{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 20:15:06 2024 " "Info: Processing started: Tue May 21 20:15:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOTAL -c TOTAL " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TOTAL -c TOTAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select1-4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file select1-4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 select1-4 " "Info: Found entity 1: select1-4" {  } { { "select1-4.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select1-4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select8-4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file select8-4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 select8-4 " "Info: Found entity 1: select8-4" {  } { { "select8-4.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select8-4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MICRO_AD.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MICRO_AD.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MICRO_AD " "Info: Found entity 1: MICRO_AD" {  } { { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MICRO_AD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "38_decoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 38_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 38_decoder " "Info: Found entity 1: 38_decoder" {  } { { "38_decoder.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/38_decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "24_decoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 24_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 24_decoder " "Info: Found entity 1: 24_decoder" {  } { { "24_decoder.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/24_decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UPC.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file UPC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UPC " "Info: Found entity 1: UPC" {  } { { "UPC.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/UPC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select-2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file select-2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 select-2 " "Info: Found entity 1: select-2" {  } { { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register-group.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register-group.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register-group " "Info: Found entity 1: register-group" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MDR.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MDR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Info: Found entity 1: MDR" {  } { { "MDR.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MDR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAR-8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MAR-8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR-8 " "Info: Found entity 1: MAR-8" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halt.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file halt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 halt " "Info: Found entity 1: halt" {  } { { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter-256.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter-256.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter-256 " "Info: Found entity 1: counter-256" {  } { { "counter-256.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/counter-256.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU-8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU-8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU-8 " "Info: Found entity 1: ALU-8" {  } { { "ALU-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/ALU-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TOTAL.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file TOTAL.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOTAL " "Info: Found entity 1: TOTAL" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOTAL " "Info: Elaborating entity \"TOTAL\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst45 " "Warning: Block or symbol \"AND2\" of instance \"inst45\" overlaps another block or symbol" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1152 1200 -400 "inst45" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst6 " "Warning: Block or symbol \"NOT\" of instance \"inst6\" overlaps another block or symbol" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -816 -24 24 -784 "inst6" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "TE9 " "Warning: Pin \"TE9\" is missing source" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { 264 1680 1856 280 "TE9" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halt halt:inst " "Info: Elaborating entity \"halt\" for hierarchy \"halt:inst\"" {  } { { "TOTAL.bdf" "inst" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -568 -464 -336 -440 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "24_decoder 24_decoder:inst2 " "Info: Elaborating entity \"24_decoder\" for hierarchy \"24_decoder:inst2\"" {  } { { "TOTAL.bdf" "inst2" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -848 -184 -88 -720 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "38_decoder 24_decoder:inst2\|38_decoder:inst " "Info: Elaborating entity \"38_decoder\" for hierarchy \"24_decoder:inst2\|38_decoder:inst\"" {  } { { "24_decoder.bdf" "inst" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/24_decoder.bdf" { { 208 568 664 400 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UPC UPC:inst1 " "Info: Elaborating entity \"UPC\" for hierarchy \"UPC:inst1\"" {  } { { "TOTAL.bdf" "inst1" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { 872 2320 2416 1128 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 UPC:inst1\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"UPC:inst1\|74161:inst\"" {  } { { "UPC.bdf" "inst" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/UPC.bdf" { { 24 224 344 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "UPC:inst1\|74161:inst " "Info: Elaborated megafunction instantiation \"UPC:inst1\|74161:inst\"" {  } { { "UPC.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/UPC.bdf" { { 24 224 344 208 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 UPC:inst1\|74161:inst\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"UPC:inst1\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UPC:inst1\|74161:inst\|f74161:sub UPC:inst1\|74161:inst " "Info: Elaborated megafunction instantiation \"UPC:inst1\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"UPC:inst1\|74161:inst\"" {  } { { "74161.tdf" "" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "UPC.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/UPC.bdf" { { 24 224 344 208 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 UPC:inst1\|74161:inst1 " "Info: Elaborating entity \"74161\" for hierarchy \"UPC:inst1\|74161:inst1\"" {  } { { "UPC.bdf" "inst1" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/UPC.bdf" { { 248 224 344 432 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "UPC:inst1\|74161:inst1 " "Info: Elaborated megafunction instantiation \"UPC:inst1\|74161:inst1\"" {  } { { "UPC.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/UPC.bdf" { { 248 224 344 432 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MICRO_AD MICRO_AD:inst5 " "Info: Elaborating entity \"MICRO_AD\" for hierarchy \"MICRO_AD:inst5\"" {  } { { "TOTAL.bdf" "inst5" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { 1008 2064 2160 1264 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "triple_selector_8b.bdf 1 1 " "Warning: Using design file triple_selector_8b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 triple_selector_8b " "Info: Found entity 1: triple_selector_8b" {  } { { "triple_selector_8b.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/triple_selector_8b.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triple_selector_8b MICRO_AD:inst5\|triple_selector_8b:inst " "Info: Elaborating entity \"triple_selector_8b\" for hierarchy \"MICRO_AD:inst5\|triple_selector_8b:inst\"" {  } { { "MICRO_AD.bdf" "inst" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MICRO_AD.bdf" { { 160 2736 2832 640 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select-2 MICRO_AD:inst5\|select-2:inst6 " "Info: Elaborating entity \"select-2\" for hierarchy \"MICRO_AD:inst5\|select-2:inst6\"" {  } { { "MICRO_AD.bdf" "inst6" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MICRO_AD.bdf" { { 416 2264 2360 768 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR-8 MAR-8:IR " "Info: Elaborating entity \"MAR-8\" for hierarchy \"MAR-8:IR\"" {  } { { "TOTAL.bdf" "IR" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -8 1848 2072 88 "IR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst40 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst40\"" {  } { { "TOTAL.bdf" "inst40" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -8 240 656 88 "inst40" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst6 " "Warning: Block or symbol \"NOT\" of instance \"inst6\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/ALU.bdf" { { 32 264 312 64 "inst6" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst8 " "Warning: Block or symbol \"NOT\" of instance \"inst8\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/ALU.bdf" { { 64 264 312 96 "inst8" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst10 " "Warning: Block or symbol \"NOT\" of instance \"inst10\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/ALU.bdf" { { 96 264 312 128 "inst10" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst12 " "Warning: Block or symbol \"NOT\" of instance \"inst12\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/ALU.bdf" { { 128 264 312 160 "inst12" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst20 " "Warning: Block or symbol \"NOT\" of instance \"inst20\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/ALU.bdf" { { 336 264 312 368 "inst20" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst22 " "Warning: Block or symbol \"NOT\" of instance \"inst22\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/ALU.bdf" { { 368 264 312 400 "inst22" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst24 " "Warning: Block or symbol \"NOT\" of instance \"inst24\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/ALU.bdf" { { 400 264 312 432 "inst24" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst26 " "Warning: Block or symbol \"NOT\" of instance \"inst26\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/ALU.bdf" { { 432 264 312 464 "inst26" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst28 " "Warning: Block or symbol \"NOT\" of instance \"inst28\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/ALU.bdf" { { 112 768 816 144 "inst28" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst30 " "Warning: Block or symbol \"NOT\" of instance \"inst30\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/ALU.bdf" { { 144 768 816 176 "inst30" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst32 " "Warning: Block or symbol \"NOT\" of instance \"inst32\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/ALU.bdf" { { 416 760 808 448 "inst32" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst34 " "Warning: Block or symbol \"NOT\" of instance \"inst34\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/ALU.bdf" { { 448 760 808 480 "inst34" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU:inst40\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"ALU:inst40\|74181:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/ALU.bdf" { { 24 496 616 280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst40\|74181:inst " "Info: Elaborated megafunction instantiation \"ALU:inst40\|74181:inst\"" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/ALU.bdf" { { 24 496 616 280 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 ALU:inst40\|74182:inst2 " "Info: Elaborating entity \"74182\" for hierarchy \"ALU:inst40\|74182:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/ALU.bdf" { { 240 712 816 416 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst40\|74182:inst2 " "Info: Elaborated megafunction instantiation \"ALU:inst40\|74182:inst2\"" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/ALU.bdf" { { 240 712 816 416 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-group register-group:inst16 " "Info: Elaborating entity \"register-group\" for hierarchy \"register-group:inst16\"" {  } { { "TOTAL.bdf" "inst16" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -8 1144 1464 104 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst16 " "Warning: Block or symbol \"NOT\" of instance \"inst16\" overlaps another block or symbol" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 488 -168 -120 520 "inst16" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139 register-group:inst16\|74139:inst15 " "Info: Elaborating entity \"74139\" for hierarchy \"register-group:inst16\|74139:inst15\"" {  } { { "register-group.bdf" "inst15" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 448 -320 -200 608 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "register-group:inst16\|74139:inst15 " "Info: Elaborated megafunction instantiation \"register-group:inst16\|74139:inst15\"" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 448 -320 -200 608 "inst15" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select8-4 register-group:inst16\|select8-4:inst4 " "Info: Elaborating entity \"select8-4\" for hierarchy \"register-group:inst16\|select8-4:inst4\"" {  } { { "register-group.bdf" "inst4" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 248 1120 1216 888 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select1-4 register-group:inst16\|select8-4:inst4\|select1-4:inst " "Info: Elaborating entity \"select1-4\" for hierarchy \"register-group:inst16\|select8-4:inst4\|select1-4:inst\"" {  } { { "select8-4.bdf" "inst" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select8-4.bdf" { { 8 456 552 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:inst24 " "Info: Elaborating entity \"MDR\" for hierarchy \"MDR:inst24\"" {  } { { "TOTAL.bdf" "inst24" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -8 2360 2680 128 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "46 " "Info: Ignored 46 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "16 " "Info: Ignored 16 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 0} { "Info" "IOPT_MLS_IGNORED_SOFT" "30 " "Info: Ignored 30 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "TE9 GND " "Warning (13410): Pin \"TE9\" is stuck at GND" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { 264 1680 1856 280 "TE9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "281 " "Info: Implemented 281 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Info: Implemented 22 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Info: Implemented 68 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "183 " "Info: Implemented 183 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 20:15:10 2024 " "Info: Processing ended: Tue May 21 20:15:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 20:15:11 2024 " "Info: Processing started: Tue May 21 20:15:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TOTAL -c TOTAL " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off TOTAL -c TOTAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "TOTAL EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"TOTAL\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 98 " "Warning: No exact pin location assignment(s) for 2 pins of 98 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TE8 " "Info: Pin TE8 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { TE8 } } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { 280 1688 1864 296 "TE8" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { TE8 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TE9 " "Info: Pin TE9 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { TE9 } } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { 264 1680 1856 280 "TE9" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { TE9 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst3  " "Info: Automatically promoted node inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst48 " "Info: Destination node inst48" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 2128 2176 -400 "inst48" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst48 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst49 " "Info: Destination node inst49" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 2384 2432 -400 "inst49" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst49 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst46 " "Info: Destination node inst46" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1184 1232 -400 "inst46" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst46 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst51 " "Info: Destination node inst51" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst51 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register-group:inst16\|inst21~22 " "Info: Destination node register-group:inst16\|inst21~22" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|inst21~22 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst52 " "Info: Destination node inst52" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1648 1696 -400 "inst52" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst52 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst3~3 " "Info: Destination node inst3~3" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uRD " "Info: Destination node uRD" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { uRD } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uRD" } } } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -408 -264 -88 -392 "uRD" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uRD } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPuIR " "Info: Destination node CPuIR" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { CPuIR } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPuIR" } } } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -384 -264 -88 -368 "CPuIR" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPuIR } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst48  " "Info: Automatically promoted node inst48 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 2128 2176 -400 "inst48" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst48 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst49  " "Info: Automatically promoted node inst49 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 2384 2432 -400 "inst49" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst49 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst52  " "Info: Automatically promoted node inst52 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1648 1696 -400 "inst52" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst52 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register-group:inst16\|inst12  " "Info: Automatically promoted node register-group:inst16\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|inst12 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register-group:inst16\|inst13  " "Info: Automatically promoted node register-group:inst16\|inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|inst13 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register-group:inst16\|inst14  " "Info: Automatically promoted node register-group:inst16\|inst14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 720 168 232 768 "inst14" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|inst14 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register-group:inst16\|inst21  " "Info: Automatically promoted node register-group:inst16\|inst21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|inst21 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Info: Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 24 8 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 30 5 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  5 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 31 4 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  4 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 13 23 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "11.656 ns register register " "Info: Estimated most critical path is register to register delay of 11.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst2\|inst3 1 REG LAB_X31_Y9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X31_Y9; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst2|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.651 ns) 1.597 ns select-2:B\|inst20~145 2 COMB LAB_X32_Y10 1 " "Info: 2: + IC(0.946 ns) + CELL(0.651 ns) = 1.597 ns; Loc. = LAB_X32_Y10; Fanout = 1; COMB Node = 'select-2:B\|inst20~145'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { register-group:inst16|MAR-8:inst2|inst3 select-2:B|inst20~145 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 256 560 624 304 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 2.408 ns select-2:B\|inst20~146 3 COMB LAB_X32_Y10 1 " "Info: 3: + IC(0.605 ns) + CELL(0.206 ns) = 2.408 ns; Loc. = LAB_X32_Y10; Fanout = 1; COMB Node = 'select-2:B\|inst20~146'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { select-2:B|inst20~145 select-2:B|inst20~146 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 256 560 624 304 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 3.219 ns select-2:B\|inst20~147 4 COMB LAB_X32_Y10 3 " "Info: 4: + IC(0.605 ns) + CELL(0.206 ns) = 3.219 ns; Loc. = LAB_X32_Y10; Fanout = 3; COMB Node = 'select-2:B\|inst20~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { select-2:B|inst20~146 select-2:B|inst20~147 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 256 560 624 304 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 4.030 ns ALU:inst40\|74181:inst\|51~129 5 COMB LAB_X32_Y10 3 " "Info: 5: + IC(0.441 ns) + CELL(0.370 ns) = 4.030 ns; Loc. = LAB_X32_Y10; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst\|51~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { select-2:B|inst20~147 ALU:inst40|74181:inst|51~129 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 336 504 568 376 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.647 ns) 5.144 ns ALU:inst40\|74181:inst1\|69~4 6 COMB LAB_X31_Y10 1 " "Info: 6: + IC(0.467 ns) + CELL(0.647 ns) = 5.144 ns; Loc. = LAB_X31_Y10; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|69~4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { ALU:inst40|74181:inst|51~129 ALU:inst40|74181:inst1|69~4 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 5.955 ns ALU:inst40\|74181:inst1\|69~5 7 COMB LAB_X31_Y10 3 " "Info: 7: + IC(0.605 ns) + CELL(0.206 ns) = 5.955 ns; Loc. = LAB_X31_Y10; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|69~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst40|74181:inst1|69~4 ALU:inst40|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 6.766 ns ALU:inst40\|74181:inst1\|75 8 COMB LAB_X31_Y10 1 " "Info: 8: + IC(0.160 ns) + CELL(0.651 ns) = 6.766 ns; Loc. = LAB_X31_Y10; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|75'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|75 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 7.577 ns ALU:inst40\|74181:inst1\|82 9 COMB LAB_X31_Y10 9 " "Info: 9: + IC(0.441 ns) + CELL(0.370 ns) = 7.577 ns; Loc. = LAB_X31_Y10; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst40|74181:inst1|75 ALU:inst40|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 8.388 ns MICRO_AD:inst5\|inst19~425 10 COMB LAB_X31_Y10 2 " "Info: 10: + IC(0.441 ns) + CELL(0.370 ns) = 8.388 ns; Loc. = LAB_X31_Y10; Fanout = 2; COMB Node = 'MICRO_AD:inst5\|inst19~425'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst40|74181:inst1|82 MICRO_AD:inst5|inst19~425 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 9.199 ns MICRO_AD:inst5\|inst19~427 11 COMB LAB_X31_Y10 1 " "Info: 11: + IC(0.160 ns) + CELL(0.651 ns) = 9.199 ns; Loc. = LAB_X31_Y10; Fanout = 1; COMB Node = 'MICRO_AD:inst5\|inst19~427'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { MICRO_AD:inst5|inst19~425 MICRO_AD:inst5|inst19~427 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 10.010 ns MICRO_AD:inst5\|inst19~428 12 COMB LAB_X31_Y10 8 " "Info: 12: + IC(0.441 ns) + CELL(0.370 ns) = 10.010 ns; Loc. = LAB_X31_Y10; Fanout = 8; COMB Node = 'MICRO_AD:inst5\|inst19~428'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { MICRO_AD:inst5|inst19~427 MICRO_AD:inst5|inst19~428 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.624 ns) 11.548 ns UPC:inst1\|74161:inst\|f74161:sub\|75~105 13 COMB LAB_X31_Y12 1 " "Info: 13: + IC(0.914 ns) + CELL(0.624 ns) = 11.548 ns; Loc. = LAB_X31_Y12; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst\|f74161:sub\|75~105'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { MICRO_AD:inst5|inst19~428 UPC:inst1|74161:inst|f74161:sub|75~105 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.656 ns UPC:inst1\|74161:inst\|f74161:sub\|9 14 REG LAB_X31_Y12 6 " "Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 11.656 ns; Loc. = LAB_X31_Y12; Fanout = 6; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst|f74161:sub|75~105 UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.430 ns ( 46.59 % ) " "Info: Total cell delay = 5.430 ns ( 46.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.226 ns ( 53.41 % ) " "Info: Total interconnect delay = 6.226 ns ( 53.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.656 ns" { register-group:inst16|MAR-8:inst2|inst3 select-2:B|inst20~145 select-2:B|inst20~146 select-2:B|inst20~147 ALU:inst40|74181:inst|51~129 ALU:inst40|74181:inst1|69~4 ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|75 ALU:inst40|74181:inst1|82 MICRO_AD:inst5|inst19~425 MICRO_AD:inst5|inst19~427 MICRO_AD:inst5|inst19~428 UPC:inst1|74161:inst|f74161:sub|75~105 UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "2 619 " "Info: 2 (of 619) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X23_Y10 X34_Y19 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "76 " "Warning: Found 76 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D7 0 " "Info: Pin \"D7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D6 0 " "Info: Pin \"D6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D5 0 " "Info: Pin \"D5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D4 0 " "Info: Pin \"D4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D3 0 " "Info: Pin \"D3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D2 0 " "Info: Pin \"D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D1 0 " "Info: Pin \"D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D0 0 " "Info: Pin \"D0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uRD 0 " "Info: Pin \"uRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPuIR 0 " "Info: Pin \"CPuIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD_OUT 0 " "Info: Pin \"RD_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WE_OUT 0 " "Info: Pin \"WE_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD4 0 " "Info: Pin \"AD4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD5 0 " "Info: Pin \"AD5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD6 0 " "Info: Pin \"AD6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD7 0 " "Info: Pin \"AD7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD0 0 " "Info: Pin \"AD0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD1 0 " "Info: Pin \"AD1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD2 0 " "Info: Pin \"AD2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD3 0 " "Info: Pin \"AD3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A0 0 " "Info: Pin \"A0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1 0 " "Info: Pin \"A1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A2 0 " "Info: Pin \"A2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A3 0 " "Info: Pin \"A3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A4 0 " "Info: Pin \"A4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A5 0 " "Info: Pin \"A5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A6 0 " "Info: Pin \"A6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A7 0 " "Info: Pin \"A7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDB0 0 " "Info: Pin \"LDB0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDB1 0 " "Info: Pin \"LDB1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDB2 0 " "Info: Pin \"LDB2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDB3 0 " "Info: Pin \"LDB3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDB4 0 " "Info: Pin \"LDB4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDB6 0 " "Info: Pin \"LDB6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDB7 0 " "Info: Pin \"LDB7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDB5 0 " "Info: Pin \"LDB5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDA0 0 " "Info: Pin \"LDA0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDA1 0 " "Info: Pin \"LDA1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDA2 0 " "Info: Pin \"LDA2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDA3 0 " "Info: Pin \"LDA3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDA4 0 " "Info: Pin \"LDA4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDA5 0 " "Info: Pin \"LDA5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDA6 0 " "Info: Pin \"LDA6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDA7 0 " "Info: Pin \"LDA7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AA8 0 " "Info: Pin \"AA8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AA9 0 " "Info: Pin \"AA9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AA10 0 " "Info: Pin \"AA10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AA11 0 " "Info: Pin \"AA11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AA12 0 " "Info: Pin \"AA12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AA13 0 " "Info: Pin \"AA13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AA14 0 " "Info: Pin \"AA14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AA7 0 " "Info: Pin \"AA7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR0 0 " "Info: Pin \"IR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR1 0 " "Info: Pin \"IR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR2 0 " "Info: Pin \"IR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR3 0 " "Info: Pin \"IR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR4 0 " "Info: Pin \"IR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR5 0 " "Info: Pin \"IR5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR6 0 " "Info: Pin \"IR6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR7 0 " "Info: Pin \"IR7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE0 0 " "Info: Pin \"TE0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE1 0 " "Info: Pin \"TE1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE7 0 " "Info: Pin \"TE7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE6 0 " "Info: Pin \"TE6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE5 0 " "Info: Pin \"TE5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE4 0 " "Info: Pin \"TE4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE3 0 " "Info: Pin \"TE3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE2 0 " "Info: Pin \"TE2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE8 0 " "Info: Pin \"TE8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE9 0 " "Info: Pin \"TE9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE10 0 " "Info: Pin \"TE10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE11 0 " "Info: Pin \"TE11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE12 0 " "Info: Pin \"TE12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE13 0 " "Info: Pin \"TE13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE14 0 " "Info: Pin \"TE14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE15 0 " "Info: Pin \"TE15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TE9 GND " "Info: Pin TE9 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { TE9 } } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { 264 1680 1856 280 "TE9" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { TE9 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "uIR9 " "Info: Following pins have the same output enable: uIR9" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D7 3.3-V LVTTL " "Info: Type bi-directional pin D7 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D7" } } } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { 328 2384 2400 504 "D7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D6 3.3-V LVTTL " "Info: Type bi-directional pin D6 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D6" } } } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { 328 2416 2432 504 "D6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D5 3.3-V LVTTL " "Info: Type bi-directional pin D5 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D5 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D5" } } } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { 328 2448 2464 504 "D5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D4 3.3-V LVTTL " "Info: Type bi-directional pin D4 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D4 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D4" } } } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { 328 2480 2496 504 "D4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D3 3.3-V LVTTL " "Info: Type bi-directional pin D3 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D3" } } } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { 328 2512 2528 504 "D3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D2 3.3-V LVTTL " "Info: Type bi-directional pin D2 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D2" } } } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { 328 2544 2560 504 "D2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D1 3.3-V LVTTL " "Info: Type bi-directional pin D1 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D1 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D1" } } } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { 328 2576 2592 504 "D1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D0 3.3-V LVTTL " "Info: Type bi-directional pin D0 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D0 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D0" } } } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { 328 2608 2624 504 "D0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 20:15:13 2024 " "Info: Processing ended: Tue May 21 20:15:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 20:15:15 2024 " "Info: Processing started: Tue May 21 20:15:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TOTAL -c TOTAL " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off TOTAL -c TOTAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 20:15:17 2024 " "Info: Processing ended: Tue May 21 20:15:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 20:15:17 2024 " "Info: Processing started: Tue May 21 20:15:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TOTAL -c TOTAL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TOTAL -c TOTAL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR8 " "Info: Assuming node \"uIR8\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR8" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR14 " "Info: Assuming node \"uIR14\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR14" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR13 " "Info: Assuming node \"uIR13\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR13" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR12 " "Info: Assuming node \"uIR12\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR12" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst48 " "Info: Detected gated clock \"inst48\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 2128 2176 -400 "inst48" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst13 " "Info: Detected gated clock \"register-group:inst16\|inst13\" as buffer" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst14 " "Info: Detected gated clock \"register-group:inst16\|inst14\" as buffer" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 720 168 232 768 "inst14" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst12 " "Info: Detected gated clock \"register-group:inst16\|inst12\" as buffer" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst46 " "Info: Detected gated clock \"inst46\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1184 1232 -400 "inst46" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst21~22 " "Info: Detected gated clock \"register-group:inst16\|inst21~22\" as buffer" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst21~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst49 " "Info: Detected gated clock \"inst49\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 2384 2432 -400 "inst49" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst52 " "Info: Detected gated clock \"inst52\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1648 1696 -400 "inst52" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst21 " "Info: Detected gated clock \"register-group:inst16\|inst21\" as buffer" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MAR-8:IR\|inst6 " "Info: Detected ripple clock \"MAR-8:IR\|inst6\" as buffer" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAR-8:IR\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MAR-8:IR\|inst7 " "Info: Detected ripple clock \"MAR-8:IR\|inst7\" as buffer" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAR-8:IR\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst51 " "Info: Detected gated clock \"inst51\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "halt:inst\|inst3 " "Info: Detected ripple clock \"halt:inst\|inst3\" as buffer" {  } { { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 144 320 384 224 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "halt:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "halt:inst\|inst5 " "Info: Detected gated clock \"halt:inst\|inst5\" as buffer" {  } { { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "halt:inst\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst3 " "Info: Detected ripple clock \"inst3\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR8 register register-group:inst16\|MAR-8:inst2\|inst1 register MAR-8:IR\|inst3 75.98 MHz 13.162 ns Internal " "Info: Clock \"uIR8\" has Internal fmax of 75.98 MHz between source register \"register-group:inst16\|MAR-8:inst2\|inst1\" and destination register \"MAR-8:IR\|inst3\" (period= 13.162 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.279 ns + Longest register register " "Info: + Longest register to register delay is 6.279 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst2\|inst1 1 REG LCFF_X31_Y9_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y9_N25; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.206 ns) 1.370 ns select-2:B\|inst22~127 2 COMB LCCOMB_X32_Y10_N24 1 " "Info: 2: + IC(1.164 ns) + CELL(0.206 ns) = 1.370 ns; Loc. = LCCOMB_X32_Y10_N24; Fanout = 1; COMB Node = 'select-2:B\|inst22~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { register-group:inst16|MAR-8:inst2|inst1 select-2:B|inst22~127 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.370 ns) 2.111 ns select-2:B\|inst22~128 3 COMB LCCOMB_X32_Y10_N12 3 " "Info: 3: + IC(0.371 ns) + CELL(0.370 ns) = 2.111 ns; Loc. = LCCOMB_X32_Y10_N12; Fanout = 3; COMB Node = 'select-2:B\|inst22~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { select-2:B|inst22~127 select-2:B|inst22~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 2.691 ns ALU:inst40\|74181:inst\|44~129 4 COMB LCCOMB_X32_Y10_N16 3 " "Info: 4: + IC(0.374 ns) + CELL(0.206 ns) = 2.691 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst\|44~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.651 ns) 4.051 ns ALU:inst40\|74182:inst2\|31~179 5 COMB LCCOMB_X31_Y10_N8 3 " "Info: 5: + IC(0.709 ns) + CELL(0.651 ns) = 4.051 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~179'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.206 ns) 4.958 ns ALU:inst40\|74182:inst2\|31~180 6 COMB LCCOMB_X32_Y10_N6 1 " "Info: 6: + IC(0.701 ns) + CELL(0.206 ns) = 4.958 ns; Loc. = LCCOMB_X32_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst40\|74182:inst2\|31~180'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.206 ns) 6.171 ns ALU:inst40\|74181:inst1\|80 7 COMB LCCOMB_X30_Y10_N26 9 " "Info: 7: + IC(1.007 ns) + CELL(0.206 ns) = 6.171 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.279 ns MAR-8:IR\|inst3 8 REG LCFF_X30_Y10_N27 2 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 6.279 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.953 ns ( 31.10 % ) " "Info: Total cell delay = 1.953 ns ( 31.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.326 ns ( 68.90 % ) " "Info: Total interconnect delay = 4.326 ns ( 68.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.279 ns" { register-group:inst16|MAR-8:inst2|inst1 select-2:B|inst22~127 select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.279 ns" { register-group:inst16|MAR-8:inst2|inst1 {} select-2:B|inst22~127 {} select-2:B|inst22~128 {} ALU:inst40|74181:inst|44~129 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 1.164ns 0.371ns 0.374ns 0.709ns 0.701ns 1.007ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.651ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.619 ns - Smallest " "Info: - Smallest clock skew is -6.619 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 destination 7.105 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR8\" to destination register is 7.105 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.964 ns) + CELL(0.206 ns) 3.154 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y10_N26 1 " "Info: 2: + IC(1.964 ns) + CELL(0.206 ns) = 3.154 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.170 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 4.445 ns inst3 3 REG LCFF_X33_Y10_N1 10 " "Info: 3: + IC(0.321 ns) + CELL(0.970 ns) = 4.445 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.544 ns) 5.453 ns inst51 4 COMB LCCOMB_X33_Y10_N30 8 " "Info: 4: + IC(0.464 ns) + CELL(0.544 ns) = 5.453 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.666 ns) 7.105 ns MAR-8:IR\|inst3 5 REG LCFF_X30_Y10_N27 2 " "Info: 5: + IC(0.986 ns) + CELL(0.666 ns) = 7.105 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.370 ns ( 47.43 % ) " "Info: Total cell delay = 3.370 ns ( 47.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.735 ns ( 52.57 % ) " "Info: Total interconnect delay = 3.735 ns ( 52.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.105 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.105 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 1.964ns 0.321ns 0.464ns 0.986ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.544ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 source 13.724 ns - Longest register " "Info: - Longest clock path from clock \"uIR8\" to source register is 13.724 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.964 ns) + CELL(0.206 ns) 3.154 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y10_N26 1 " "Info: 2: + IC(1.964 ns) + CELL(0.206 ns) = 3.154 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.170 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 4.445 ns inst3 3 REG LCFF_X33_Y10_N1 10 " "Info: 3: + IC(0.321 ns) + CELL(0.970 ns) = 4.445 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.544 ns) 5.453 ns inst51 4 COMB LCCOMB_X33_Y10_N30 8 " "Info: 4: + IC(0.464 ns) + CELL(0.544 ns) = 5.453 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.970 ns) 7.409 ns MAR-8:IR\|inst7 5 REG LCFF_X30_Y10_N9 21 " "Info: 5: + IC(0.986 ns) + CELL(0.970 ns) = 7.409 ns; Loc. = LCFF_X30_Y10_N9; Fanout = 21; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.651 ns) 9.229 ns register-group:inst16\|inst13 6 COMB LCCOMB_X33_Y10_N4 1 " "Info: 6: + IC(1.169 ns) + CELL(0.651 ns) = 9.229 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { MAR-8:IR|inst7 register-group:inst16|inst13 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.948 ns) + CELL(0.000 ns) 12.177 ns register-group:inst16\|inst13~clkctrl 7 COMB CLKCTRL_G0 8 " "Info: 7: + IC(2.948 ns) + CELL(0.000 ns) = 12.177 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.948 ns" { register-group:inst16|inst13 register-group:inst16|inst13~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.666 ns) 13.724 ns register-group:inst16\|MAR-8:inst2\|inst1 8 REG LCFF_X31_Y9_N25 1 " "Info: 8: + IC(0.881 ns) + CELL(0.666 ns) = 13.724 ns; Loc. = LCFF_X31_Y9_N25; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.991 ns ( 36.37 % ) " "Info: Total cell delay = 4.991 ns ( 36.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.733 ns ( 63.63 % ) " "Info: Total interconnect delay = 8.733 ns ( 63.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.724 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.724 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst1 {} } { 0.000ns 0.000ns 1.964ns 0.321ns 0.464ns 0.986ns 1.169ns 2.948ns 0.881ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.544ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.105 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.105 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 1.964ns 0.321ns 0.464ns 0.986ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.544ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.724 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.724 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst1 {} } { 0.000ns 0.000ns 1.964ns 0.321ns 0.464ns 0.986ns 1.169ns 2.948ns 0.881ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.544ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.279 ns" { register-group:inst16|MAR-8:inst2|inst1 select-2:B|inst22~127 select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.279 ns" { register-group:inst16|MAR-8:inst2|inst1 {} select-2:B|inst22~127 {} select-2:B|inst22~128 {} ALU:inst40|74181:inst|44~129 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 1.164ns 0.371ns 0.374ns 0.709ns 0.701ns 1.007ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.651ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.105 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.105 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 1.964ns 0.321ns 0.464ns 0.986ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.544ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.724 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.724 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst1 {} } { 0.000ns 0.000ns 1.964ns 0.321ns 0.464ns 0.986ns 1.169ns 2.948ns 0.881ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.544ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "START register register-group:inst16\|MAR-8:inst2\|inst1 register MAR-8:IR\|inst3 75.98 MHz 13.162 ns Internal " "Info: Clock \"START\" has Internal fmax of 75.98 MHz between source register \"register-group:inst16\|MAR-8:inst2\|inst1\" and destination register \"MAR-8:IR\|inst3\" (period= 13.162 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.279 ns + Longest register register " "Info: + Longest register to register delay is 6.279 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst2\|inst1 1 REG LCFF_X31_Y9_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y9_N25; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.206 ns) 1.370 ns select-2:B\|inst22~127 2 COMB LCCOMB_X32_Y10_N24 1 " "Info: 2: + IC(1.164 ns) + CELL(0.206 ns) = 1.370 ns; Loc. = LCCOMB_X32_Y10_N24; Fanout = 1; COMB Node = 'select-2:B\|inst22~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { register-group:inst16|MAR-8:inst2|inst1 select-2:B|inst22~127 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.370 ns) 2.111 ns select-2:B\|inst22~128 3 COMB LCCOMB_X32_Y10_N12 3 " "Info: 3: + IC(0.371 ns) + CELL(0.370 ns) = 2.111 ns; Loc. = LCCOMB_X32_Y10_N12; Fanout = 3; COMB Node = 'select-2:B\|inst22~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { select-2:B|inst22~127 select-2:B|inst22~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 2.691 ns ALU:inst40\|74181:inst\|44~129 4 COMB LCCOMB_X32_Y10_N16 3 " "Info: 4: + IC(0.374 ns) + CELL(0.206 ns) = 2.691 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst\|44~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.651 ns) 4.051 ns ALU:inst40\|74182:inst2\|31~179 5 COMB LCCOMB_X31_Y10_N8 3 " "Info: 5: + IC(0.709 ns) + CELL(0.651 ns) = 4.051 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~179'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.206 ns) 4.958 ns ALU:inst40\|74182:inst2\|31~180 6 COMB LCCOMB_X32_Y10_N6 1 " "Info: 6: + IC(0.701 ns) + CELL(0.206 ns) = 4.958 ns; Loc. = LCCOMB_X32_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst40\|74182:inst2\|31~180'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.206 ns) 6.171 ns ALU:inst40\|74181:inst1\|80 7 COMB LCCOMB_X30_Y10_N26 9 " "Info: 7: + IC(1.007 ns) + CELL(0.206 ns) = 6.171 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.279 ns MAR-8:IR\|inst3 8 REG LCFF_X30_Y10_N27 2 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 6.279 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.953 ns ( 31.10 % ) " "Info: Total cell delay = 1.953 ns ( 31.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.326 ns ( 68.90 % ) " "Info: Total interconnect delay = 4.326 ns ( 68.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.279 ns" { register-group:inst16|MAR-8:inst2|inst1 select-2:B|inst22~127 select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.279 ns" { register-group:inst16|MAR-8:inst2|inst1 {} select-2:B|inst22~127 {} select-2:B|inst22~128 {} ALU:inst40|74181:inst|44~129 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 1.164ns 0.371ns 0.374ns 0.709ns 0.701ns 1.007ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.651ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.619 ns - Smallest " "Info: - Smallest clock skew is -6.619 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 9.124 ns + Shortest register " "Info: + Shortest clock path from clock \"START\" to destination register is 9.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.408 ns) + CELL(0.970 ns) 4.362 ns halt:inst\|inst3 2 REG LCFF_X33_Y10_N25 1 " "Info: 2: + IC(2.408 ns) + CELL(0.970 ns) = 4.362 ns; Loc. = LCFF_X33_Y10_N25; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.378 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.366 ns) 5.173 ns halt:inst\|inst5 3 COMB LCCOMB_X33_Y10_N26 1 " "Info: 3: + IC(0.445 ns) + CELL(0.366 ns) = 5.173 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 6.464 ns inst3 4 REG LCFF_X33_Y10_N1 10 " "Info: 4: + IC(0.321 ns) + CELL(0.970 ns) = 6.464 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.544 ns) 7.472 ns inst51 5 COMB LCCOMB_X33_Y10_N30 8 " "Info: 5: + IC(0.464 ns) + CELL(0.544 ns) = 7.472 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.666 ns) 9.124 ns MAR-8:IR\|inst3 6 REG LCFF_X30_Y10_N27 2 " "Info: 6: + IC(0.986 ns) + CELL(0.666 ns) = 9.124 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.500 ns ( 49.32 % ) " "Info: Total cell delay = 4.500 ns ( 49.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.624 ns ( 50.68 % ) " "Info: Total interconnect delay = 4.624 ns ( 50.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.124 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.124 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 2.408ns 0.445ns 0.321ns 0.464ns 0.986ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.544ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 15.743 ns - Longest register " "Info: - Longest clock path from clock \"START\" to source register is 15.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.408 ns) + CELL(0.970 ns) 4.362 ns halt:inst\|inst3 2 REG LCFF_X33_Y10_N25 1 " "Info: 2: + IC(2.408 ns) + CELL(0.970 ns) = 4.362 ns; Loc. = LCFF_X33_Y10_N25; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.378 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.366 ns) 5.173 ns halt:inst\|inst5 3 COMB LCCOMB_X33_Y10_N26 1 " "Info: 3: + IC(0.445 ns) + CELL(0.366 ns) = 5.173 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 6.464 ns inst3 4 REG LCFF_X33_Y10_N1 10 " "Info: 4: + IC(0.321 ns) + CELL(0.970 ns) = 6.464 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.544 ns) 7.472 ns inst51 5 COMB LCCOMB_X33_Y10_N30 8 " "Info: 5: + IC(0.464 ns) + CELL(0.544 ns) = 7.472 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.970 ns) 9.428 ns MAR-8:IR\|inst7 6 REG LCFF_X30_Y10_N9 21 " "Info: 6: + IC(0.986 ns) + CELL(0.970 ns) = 9.428 ns; Loc. = LCFF_X30_Y10_N9; Fanout = 21; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.651 ns) 11.248 ns register-group:inst16\|inst13 7 COMB LCCOMB_X33_Y10_N4 1 " "Info: 7: + IC(1.169 ns) + CELL(0.651 ns) = 11.248 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { MAR-8:IR|inst7 register-group:inst16|inst13 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.948 ns) + CELL(0.000 ns) 14.196 ns register-group:inst16\|inst13~clkctrl 8 COMB CLKCTRL_G0 8 " "Info: 8: + IC(2.948 ns) + CELL(0.000 ns) = 14.196 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.948 ns" { register-group:inst16|inst13 register-group:inst16|inst13~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.666 ns) 15.743 ns register-group:inst16\|MAR-8:inst2\|inst1 9 REG LCFF_X31_Y9_N25 1 " "Info: 9: + IC(0.881 ns) + CELL(0.666 ns) = 15.743 ns; Loc. = LCFF_X31_Y9_N25; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.121 ns ( 38.88 % ) " "Info: Total cell delay = 6.121 ns ( 38.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.622 ns ( 61.12 % ) " "Info: Total interconnect delay = 9.622 ns ( 61.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.743 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.743 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst1 {} } { 0.000ns 0.000ns 2.408ns 0.445ns 0.321ns 0.464ns 0.986ns 1.169ns 2.948ns 0.881ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.544ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.124 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.124 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 2.408ns 0.445ns 0.321ns 0.464ns 0.986ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.544ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.743 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.743 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst1 {} } { 0.000ns 0.000ns 2.408ns 0.445ns 0.321ns 0.464ns 0.986ns 1.169ns 2.948ns 0.881ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.544ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.279 ns" { register-group:inst16|MAR-8:inst2|inst1 select-2:B|inst22~127 select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.279 ns" { register-group:inst16|MAR-8:inst2|inst1 {} select-2:B|inst22~127 {} select-2:B|inst22~128 {} ALU:inst40|74181:inst|44~129 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 1.164ns 0.371ns 0.374ns 0.709ns 0.701ns 1.007ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.651ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.124 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.124 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 2.408ns 0.445ns 0.321ns 0.464ns 0.986ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.544ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.743 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.743 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst1 {} } { 0.000ns 0.000ns 2.408ns 0.445ns 0.321ns 0.464ns 0.986ns 1.169ns 2.948ns 0.881ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.544ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register register-group:inst16\|MAR-8:inst2\|inst1 register MAR-8:IR\|inst3 75.98 MHz 13.162 ns Internal " "Info: Clock \"CP\" has Internal fmax of 75.98 MHz between source register \"register-group:inst16\|MAR-8:inst2\|inst1\" and destination register \"MAR-8:IR\|inst3\" (period= 13.162 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.279 ns + Longest register register " "Info: + Longest register to register delay is 6.279 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst2\|inst1 1 REG LCFF_X31_Y9_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y9_N25; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.206 ns) 1.370 ns select-2:B\|inst22~127 2 COMB LCCOMB_X32_Y10_N24 1 " "Info: 2: + IC(1.164 ns) + CELL(0.206 ns) = 1.370 ns; Loc. = LCCOMB_X32_Y10_N24; Fanout = 1; COMB Node = 'select-2:B\|inst22~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { register-group:inst16|MAR-8:inst2|inst1 select-2:B|inst22~127 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.370 ns) 2.111 ns select-2:B\|inst22~128 3 COMB LCCOMB_X32_Y10_N12 3 " "Info: 3: + IC(0.371 ns) + CELL(0.370 ns) = 2.111 ns; Loc. = LCCOMB_X32_Y10_N12; Fanout = 3; COMB Node = 'select-2:B\|inst22~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { select-2:B|inst22~127 select-2:B|inst22~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 2.691 ns ALU:inst40\|74181:inst\|44~129 4 COMB LCCOMB_X32_Y10_N16 3 " "Info: 4: + IC(0.374 ns) + CELL(0.206 ns) = 2.691 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst\|44~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.651 ns) 4.051 ns ALU:inst40\|74182:inst2\|31~179 5 COMB LCCOMB_X31_Y10_N8 3 " "Info: 5: + IC(0.709 ns) + CELL(0.651 ns) = 4.051 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~179'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.206 ns) 4.958 ns ALU:inst40\|74182:inst2\|31~180 6 COMB LCCOMB_X32_Y10_N6 1 " "Info: 6: + IC(0.701 ns) + CELL(0.206 ns) = 4.958 ns; Loc. = LCCOMB_X32_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst40\|74182:inst2\|31~180'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.206 ns) 6.171 ns ALU:inst40\|74181:inst1\|80 7 COMB LCCOMB_X30_Y10_N26 9 " "Info: 7: + IC(1.007 ns) + CELL(0.206 ns) = 6.171 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.279 ns MAR-8:IR\|inst3 8 REG LCFF_X30_Y10_N27 2 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 6.279 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.953 ns ( 31.10 % ) " "Info: Total cell delay = 1.953 ns ( 31.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.326 ns ( 68.90 % ) " "Info: Total interconnect delay = 4.326 ns ( 68.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.279 ns" { register-group:inst16|MAR-8:inst2|inst1 select-2:B|inst22~127 select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.279 ns" { register-group:inst16|MAR-8:inst2|inst1 {} select-2:B|inst22~127 {} select-2:B|inst22~128 {} ALU:inst40|74181:inst|44~129 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 1.164ns 0.371ns 0.374ns 0.709ns 0.701ns 1.007ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.651ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.619 ns - Smallest " "Info: - Smallest clock skew is -6.619 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 6.301 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 6.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.623 ns) 2.350 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y10_N26 1 " "Info: 2: + IC(0.577 ns) + CELL(0.623 ns) = 2.350 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 3.641 ns inst3 3 REG LCFF_X33_Y10_N1 10 " "Info: 3: + IC(0.321 ns) + CELL(0.970 ns) = 3.641 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.544 ns) 4.649 ns inst51 4 COMB LCCOMB_X33_Y10_N30 8 " "Info: 4: + IC(0.464 ns) + CELL(0.544 ns) = 4.649 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.666 ns) 6.301 ns MAR-8:IR\|inst3 5 REG LCFF_X30_Y10_N27 2 " "Info: 5: + IC(0.986 ns) + CELL(0.666 ns) = 6.301 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.953 ns ( 62.74 % ) " "Info: Total cell delay = 3.953 ns ( 62.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.348 ns ( 37.26 % ) " "Info: Total interconnect delay = 2.348 ns ( 37.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.301 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.301 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 0.577ns 0.321ns 0.464ns 0.986ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.544ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 12.920 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 12.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.623 ns) 2.350 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y10_N26 1 " "Info: 2: + IC(0.577 ns) + CELL(0.623 ns) = 2.350 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 3.641 ns inst3 3 REG LCFF_X33_Y10_N1 10 " "Info: 3: + IC(0.321 ns) + CELL(0.970 ns) = 3.641 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.544 ns) 4.649 ns inst51 4 COMB LCCOMB_X33_Y10_N30 8 " "Info: 4: + IC(0.464 ns) + CELL(0.544 ns) = 4.649 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.970 ns) 6.605 ns MAR-8:IR\|inst7 5 REG LCFF_X30_Y10_N9 21 " "Info: 5: + IC(0.986 ns) + CELL(0.970 ns) = 6.605 ns; Loc. = LCFF_X30_Y10_N9; Fanout = 21; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.651 ns) 8.425 ns register-group:inst16\|inst13 6 COMB LCCOMB_X33_Y10_N4 1 " "Info: 6: + IC(1.169 ns) + CELL(0.651 ns) = 8.425 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { MAR-8:IR|inst7 register-group:inst16|inst13 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.948 ns) + CELL(0.000 ns) 11.373 ns register-group:inst16\|inst13~clkctrl 7 COMB CLKCTRL_G0 8 " "Info: 7: + IC(2.948 ns) + CELL(0.000 ns) = 11.373 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.948 ns" { register-group:inst16|inst13 register-group:inst16|inst13~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.666 ns) 12.920 ns register-group:inst16\|MAR-8:inst2\|inst1 8 REG LCFF_X31_Y9_N25 1 " "Info: 8: + IC(0.881 ns) + CELL(0.666 ns) = 12.920 ns; Loc. = LCFF_X31_Y9_N25; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.574 ns ( 43.14 % ) " "Info: Total cell delay = 5.574 ns ( 43.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.346 ns ( 56.86 % ) " "Info: Total interconnect delay = 7.346 ns ( 56.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.920 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.920 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst1 {} } { 0.000ns 0.000ns 0.577ns 0.321ns 0.464ns 0.986ns 1.169ns 2.948ns 0.881ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.544ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.301 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.301 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 0.577ns 0.321ns 0.464ns 0.986ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.544ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.920 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.920 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst1 {} } { 0.000ns 0.000ns 0.577ns 0.321ns 0.464ns 0.986ns 1.169ns 2.948ns 0.881ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.544ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.279 ns" { register-group:inst16|MAR-8:inst2|inst1 select-2:B|inst22~127 select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.279 ns" { register-group:inst16|MAR-8:inst2|inst1 {} select-2:B|inst22~127 {} select-2:B|inst22~128 {} ALU:inst40|74181:inst|44~129 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 1.164ns 0.371ns 0.374ns 0.709ns 0.701ns 1.007ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.651ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.301 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.301 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 0.577ns 0.321ns 0.464ns 0.986ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.544ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.920 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.920 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst1 {} } { 0.000ns 0.000ns 0.577ns 0.321ns 0.464ns 0.986ns 1.169ns 2.948ns 0.881ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.544ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR14 register register-group:inst16\|MAR-8:inst2\|inst1 register MAR-8:IR\|inst3 75.98 MHz 13.162 ns Internal " "Info: Clock \"uIR14\" has Internal fmax of 75.98 MHz between source register \"register-group:inst16\|MAR-8:inst2\|inst1\" and destination register \"MAR-8:IR\|inst3\" (period= 13.162 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.279 ns + Longest register register " "Info: + Longest register to register delay is 6.279 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst2\|inst1 1 REG LCFF_X31_Y9_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y9_N25; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.206 ns) 1.370 ns select-2:B\|inst22~127 2 COMB LCCOMB_X32_Y10_N24 1 " "Info: 2: + IC(1.164 ns) + CELL(0.206 ns) = 1.370 ns; Loc. = LCCOMB_X32_Y10_N24; Fanout = 1; COMB Node = 'select-2:B\|inst22~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { register-group:inst16|MAR-8:inst2|inst1 select-2:B|inst22~127 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.370 ns) 2.111 ns select-2:B\|inst22~128 3 COMB LCCOMB_X32_Y10_N12 3 " "Info: 3: + IC(0.371 ns) + CELL(0.370 ns) = 2.111 ns; Loc. = LCCOMB_X32_Y10_N12; Fanout = 3; COMB Node = 'select-2:B\|inst22~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { select-2:B|inst22~127 select-2:B|inst22~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 2.691 ns ALU:inst40\|74181:inst\|44~129 4 COMB LCCOMB_X32_Y10_N16 3 " "Info: 4: + IC(0.374 ns) + CELL(0.206 ns) = 2.691 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst\|44~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.651 ns) 4.051 ns ALU:inst40\|74182:inst2\|31~179 5 COMB LCCOMB_X31_Y10_N8 3 " "Info: 5: + IC(0.709 ns) + CELL(0.651 ns) = 4.051 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~179'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.206 ns) 4.958 ns ALU:inst40\|74182:inst2\|31~180 6 COMB LCCOMB_X32_Y10_N6 1 " "Info: 6: + IC(0.701 ns) + CELL(0.206 ns) = 4.958 ns; Loc. = LCCOMB_X32_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst40\|74182:inst2\|31~180'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.206 ns) 6.171 ns ALU:inst40\|74181:inst1\|80 7 COMB LCCOMB_X30_Y10_N26 9 " "Info: 7: + IC(1.007 ns) + CELL(0.206 ns) = 6.171 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.279 ns MAR-8:IR\|inst3 8 REG LCFF_X30_Y10_N27 2 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 6.279 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.953 ns ( 31.10 % ) " "Info: Total cell delay = 1.953 ns ( 31.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.326 ns ( 68.90 % ) " "Info: Total interconnect delay = 4.326 ns ( 68.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.279 ns" { register-group:inst16|MAR-8:inst2|inst1 select-2:B|inst22~127 select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.279 ns" { register-group:inst16|MAR-8:inst2|inst1 {} select-2:B|inst22~127 {} select-2:B|inst22~128 {} ALU:inst40|74181:inst|44~129 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 1.164ns 0.371ns 0.374ns 0.709ns 0.701ns 1.007ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.651ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.619 ns - Smallest " "Info: - Smallest clock skew is -6.619 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 destination 4.759 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR14\" to destination register is 4.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.202 ns) 3.107 ns inst51 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(1.900 ns) + CELL(0.202 ns) = 3.107 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { uIR14 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.666 ns) 4.759 ns MAR-8:IR\|inst3 3 REG LCFF_X30_Y10_N27 2 " "Info: 3: + IC(0.986 ns) + CELL(0.666 ns) = 4.759 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.873 ns ( 39.36 % ) " "Info: Total cell delay = 1.873 ns ( 39.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.886 ns ( 60.64 % ) " "Info: Total interconnect delay = 2.886 ns ( 60.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.759 ns" { uIR14 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.759 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 1.900ns 0.986ns } { 0.000ns 1.005ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 source 11.378 ns - Longest register " "Info: - Longest clock path from clock \"uIR14\" to source register is 11.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.202 ns) 3.107 ns inst51 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(1.900 ns) + CELL(0.202 ns) = 3.107 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { uIR14 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.970 ns) 5.063 ns MAR-8:IR\|inst7 3 REG LCFF_X30_Y10_N9 21 " "Info: 3: + IC(0.986 ns) + CELL(0.970 ns) = 5.063 ns; Loc. = LCFF_X30_Y10_N9; Fanout = 21; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.651 ns) 6.883 ns register-group:inst16\|inst13 4 COMB LCCOMB_X33_Y10_N4 1 " "Info: 4: + IC(1.169 ns) + CELL(0.651 ns) = 6.883 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { MAR-8:IR|inst7 register-group:inst16|inst13 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.948 ns) + CELL(0.000 ns) 9.831 ns register-group:inst16\|inst13~clkctrl 5 COMB CLKCTRL_G0 8 " "Info: 5: + IC(2.948 ns) + CELL(0.000 ns) = 9.831 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.948 ns" { register-group:inst16|inst13 register-group:inst16|inst13~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.666 ns) 11.378 ns register-group:inst16\|MAR-8:inst2\|inst1 6 REG LCFF_X31_Y9_N25 1 " "Info: 6: + IC(0.881 ns) + CELL(0.666 ns) = 11.378 ns; Loc. = LCFF_X31_Y9_N25; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.494 ns ( 30.71 % ) " "Info: Total cell delay = 3.494 ns ( 30.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.884 ns ( 69.29 % ) " "Info: Total interconnect delay = 7.884 ns ( 69.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.378 ns" { uIR14 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.378 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst1 {} } { 0.000ns 0.000ns 1.900ns 0.986ns 1.169ns 2.948ns 0.881ns } { 0.000ns 1.005ns 0.202ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.759 ns" { uIR14 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.759 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 1.900ns 0.986ns } { 0.000ns 1.005ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.378 ns" { uIR14 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.378 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst1 {} } { 0.000ns 0.000ns 1.900ns 0.986ns 1.169ns 2.948ns 0.881ns } { 0.000ns 1.005ns 0.202ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.279 ns" { register-group:inst16|MAR-8:inst2|inst1 select-2:B|inst22~127 select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.279 ns" { register-group:inst16|MAR-8:inst2|inst1 {} select-2:B|inst22~127 {} select-2:B|inst22~128 {} ALU:inst40|74181:inst|44~129 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 1.164ns 0.371ns 0.374ns 0.709ns 0.701ns 1.007ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.651ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.759 ns" { uIR14 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.759 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 1.900ns 0.986ns } { 0.000ns 1.005ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.378 ns" { uIR14 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.378 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst1 {} } { 0.000ns 0.000ns 1.900ns 0.986ns 1.169ns 2.948ns 0.881ns } { 0.000ns 1.005ns 0.202ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR13 register register-group:inst16\|MAR-8:inst2\|inst1 register MAR-8:IR\|inst3 75.98 MHz 13.162 ns Internal " "Info: Clock \"uIR13\" has Internal fmax of 75.98 MHz between source register \"register-group:inst16\|MAR-8:inst2\|inst1\" and destination register \"MAR-8:IR\|inst3\" (period= 13.162 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.279 ns + Longest register register " "Info: + Longest register to register delay is 6.279 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst2\|inst1 1 REG LCFF_X31_Y9_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y9_N25; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.206 ns) 1.370 ns select-2:B\|inst22~127 2 COMB LCCOMB_X32_Y10_N24 1 " "Info: 2: + IC(1.164 ns) + CELL(0.206 ns) = 1.370 ns; Loc. = LCCOMB_X32_Y10_N24; Fanout = 1; COMB Node = 'select-2:B\|inst22~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { register-group:inst16|MAR-8:inst2|inst1 select-2:B|inst22~127 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.370 ns) 2.111 ns select-2:B\|inst22~128 3 COMB LCCOMB_X32_Y10_N12 3 " "Info: 3: + IC(0.371 ns) + CELL(0.370 ns) = 2.111 ns; Loc. = LCCOMB_X32_Y10_N12; Fanout = 3; COMB Node = 'select-2:B\|inst22~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { select-2:B|inst22~127 select-2:B|inst22~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 2.691 ns ALU:inst40\|74181:inst\|44~129 4 COMB LCCOMB_X32_Y10_N16 3 " "Info: 4: + IC(0.374 ns) + CELL(0.206 ns) = 2.691 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst\|44~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.651 ns) 4.051 ns ALU:inst40\|74182:inst2\|31~179 5 COMB LCCOMB_X31_Y10_N8 3 " "Info: 5: + IC(0.709 ns) + CELL(0.651 ns) = 4.051 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~179'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.206 ns) 4.958 ns ALU:inst40\|74182:inst2\|31~180 6 COMB LCCOMB_X32_Y10_N6 1 " "Info: 6: + IC(0.701 ns) + CELL(0.206 ns) = 4.958 ns; Loc. = LCCOMB_X32_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst40\|74182:inst2\|31~180'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.206 ns) 6.171 ns ALU:inst40\|74181:inst1\|80 7 COMB LCCOMB_X30_Y10_N26 9 " "Info: 7: + IC(1.007 ns) + CELL(0.206 ns) = 6.171 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.279 ns MAR-8:IR\|inst3 8 REG LCFF_X30_Y10_N27 2 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 6.279 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.953 ns ( 31.10 % ) " "Info: Total cell delay = 1.953 ns ( 31.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.326 ns ( 68.90 % ) " "Info: Total interconnect delay = 4.326 ns ( 68.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.279 ns" { register-group:inst16|MAR-8:inst2|inst1 select-2:B|inst22~127 select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.279 ns" { register-group:inst16|MAR-8:inst2|inst1 {} select-2:B|inst22~127 {} select-2:B|inst22~128 {} ALU:inst40|74181:inst|44~129 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 1.164ns 0.371ns 0.374ns 0.709ns 0.701ns 1.007ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.651ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.619 ns - Smallest " "Info: - Smallest clock skew is -6.619 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 destination 5.373 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR13\" to destination register is 5.373 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.336 ns) + CELL(0.370 ns) 3.721 ns inst51 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(2.336 ns) + CELL(0.370 ns) = 3.721 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.706 ns" { uIR13 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.666 ns) 5.373 ns MAR-8:IR\|inst3 3 REG LCFF_X30_Y10_N27 2 " "Info: 3: + IC(0.986 ns) + CELL(0.666 ns) = 5.373 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.051 ns ( 38.17 % ) " "Info: Total cell delay = 2.051 ns ( 38.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.322 ns ( 61.83 % ) " "Info: Total interconnect delay = 3.322 ns ( 61.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.373 ns" { uIR13 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.373 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 2.336ns 0.986ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 source 11.992 ns - Longest register " "Info: - Longest clock path from clock \"uIR13\" to source register is 11.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.336 ns) + CELL(0.370 ns) 3.721 ns inst51 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(2.336 ns) + CELL(0.370 ns) = 3.721 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.706 ns" { uIR13 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.970 ns) 5.677 ns MAR-8:IR\|inst7 3 REG LCFF_X30_Y10_N9 21 " "Info: 3: + IC(0.986 ns) + CELL(0.970 ns) = 5.677 ns; Loc. = LCFF_X30_Y10_N9; Fanout = 21; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.651 ns) 7.497 ns register-group:inst16\|inst13 4 COMB LCCOMB_X33_Y10_N4 1 " "Info: 4: + IC(1.169 ns) + CELL(0.651 ns) = 7.497 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { MAR-8:IR|inst7 register-group:inst16|inst13 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.948 ns) + CELL(0.000 ns) 10.445 ns register-group:inst16\|inst13~clkctrl 5 COMB CLKCTRL_G0 8 " "Info: 5: + IC(2.948 ns) + CELL(0.000 ns) = 10.445 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.948 ns" { register-group:inst16|inst13 register-group:inst16|inst13~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.666 ns) 11.992 ns register-group:inst16\|MAR-8:inst2\|inst1 6 REG LCFF_X31_Y9_N25 1 " "Info: 6: + IC(0.881 ns) + CELL(0.666 ns) = 11.992 ns; Loc. = LCFF_X31_Y9_N25; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.672 ns ( 30.62 % ) " "Info: Total cell delay = 3.672 ns ( 30.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.320 ns ( 69.38 % ) " "Info: Total interconnect delay = 8.320 ns ( 69.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.992 ns" { uIR13 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.992 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst1 {} } { 0.000ns 0.000ns 2.336ns 0.986ns 1.169ns 2.948ns 0.881ns } { 0.000ns 1.015ns 0.370ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.373 ns" { uIR13 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.373 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 2.336ns 0.986ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.992 ns" { uIR13 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.992 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst1 {} } { 0.000ns 0.000ns 2.336ns 0.986ns 1.169ns 2.948ns 0.881ns } { 0.000ns 1.015ns 0.370ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.279 ns" { register-group:inst16|MAR-8:inst2|inst1 select-2:B|inst22~127 select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.279 ns" { register-group:inst16|MAR-8:inst2|inst1 {} select-2:B|inst22~127 {} select-2:B|inst22~128 {} ALU:inst40|74181:inst|44~129 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 1.164ns 0.371ns 0.374ns 0.709ns 0.701ns 1.007ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.651ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.373 ns" { uIR13 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.373 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 2.336ns 0.986ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.992 ns" { uIR13 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.992 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst1 {} } { 0.000ns 0.000ns 2.336ns 0.986ns 1.169ns 2.948ns 0.881ns } { 0.000ns 1.015ns 0.370ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR12 register register-group:inst16\|MAR-8:inst2\|inst1 register MAR-8:IR\|inst3 75.98 MHz 13.162 ns Internal " "Info: Clock \"uIR12\" has Internal fmax of 75.98 MHz between source register \"register-group:inst16\|MAR-8:inst2\|inst1\" and destination register \"MAR-8:IR\|inst3\" (period= 13.162 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.279 ns + Longest register register " "Info: + Longest register to register delay is 6.279 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst2\|inst1 1 REG LCFF_X31_Y9_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y9_N25; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.206 ns) 1.370 ns select-2:B\|inst22~127 2 COMB LCCOMB_X32_Y10_N24 1 " "Info: 2: + IC(1.164 ns) + CELL(0.206 ns) = 1.370 ns; Loc. = LCCOMB_X32_Y10_N24; Fanout = 1; COMB Node = 'select-2:B\|inst22~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { register-group:inst16|MAR-8:inst2|inst1 select-2:B|inst22~127 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.370 ns) 2.111 ns select-2:B\|inst22~128 3 COMB LCCOMB_X32_Y10_N12 3 " "Info: 3: + IC(0.371 ns) + CELL(0.370 ns) = 2.111 ns; Loc. = LCCOMB_X32_Y10_N12; Fanout = 3; COMB Node = 'select-2:B\|inst22~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { select-2:B|inst22~127 select-2:B|inst22~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 2.691 ns ALU:inst40\|74181:inst\|44~129 4 COMB LCCOMB_X32_Y10_N16 3 " "Info: 4: + IC(0.374 ns) + CELL(0.206 ns) = 2.691 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst\|44~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.651 ns) 4.051 ns ALU:inst40\|74182:inst2\|31~179 5 COMB LCCOMB_X31_Y10_N8 3 " "Info: 5: + IC(0.709 ns) + CELL(0.651 ns) = 4.051 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~179'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.206 ns) 4.958 ns ALU:inst40\|74182:inst2\|31~180 6 COMB LCCOMB_X32_Y10_N6 1 " "Info: 6: + IC(0.701 ns) + CELL(0.206 ns) = 4.958 ns; Loc. = LCCOMB_X32_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst40\|74182:inst2\|31~180'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.206 ns) 6.171 ns ALU:inst40\|74181:inst1\|80 7 COMB LCCOMB_X30_Y10_N26 9 " "Info: 7: + IC(1.007 ns) + CELL(0.206 ns) = 6.171 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.279 ns MAR-8:IR\|inst3 8 REG LCFF_X30_Y10_N27 2 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 6.279 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.953 ns ( 31.10 % ) " "Info: Total cell delay = 1.953 ns ( 31.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.326 ns ( 68.90 % ) " "Info: Total interconnect delay = 4.326 ns ( 68.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.279 ns" { register-group:inst16|MAR-8:inst2|inst1 select-2:B|inst22~127 select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.279 ns" { register-group:inst16|MAR-8:inst2|inst1 {} select-2:B|inst22~127 {} select-2:B|inst22~128 {} ALU:inst40|74181:inst|44~129 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 1.164ns 0.371ns 0.374ns 0.709ns 0.701ns 1.007ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.651ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.619 ns - Smallest " "Info: - Smallest clock skew is -6.619 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 destination 5.615 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR12\" to destination register is 5.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.307 ns) + CELL(0.651 ns) 3.963 ns inst51 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(2.307 ns) + CELL(0.651 ns) = 3.963 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { uIR12 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.666 ns) 5.615 ns MAR-8:IR\|inst3 3 REG LCFF_X30_Y10_N27 2 " "Info: 3: + IC(0.986 ns) + CELL(0.666 ns) = 5.615 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 41.35 % ) " "Info: Total cell delay = 2.322 ns ( 41.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.293 ns ( 58.65 % ) " "Info: Total interconnect delay = 3.293 ns ( 58.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.615 ns" { uIR12 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.615 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 2.307ns 0.986ns } { 0.000ns 1.005ns 0.651ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 source 12.234 ns - Longest register " "Info: - Longest clock path from clock \"uIR12\" to source register is 12.234 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.307 ns) + CELL(0.651 ns) 3.963 ns inst51 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(2.307 ns) + CELL(0.651 ns) = 3.963 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { uIR12 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.970 ns) 5.919 ns MAR-8:IR\|inst7 3 REG LCFF_X30_Y10_N9 21 " "Info: 3: + IC(0.986 ns) + CELL(0.970 ns) = 5.919 ns; Loc. = LCFF_X30_Y10_N9; Fanout = 21; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.651 ns) 7.739 ns register-group:inst16\|inst13 4 COMB LCCOMB_X33_Y10_N4 1 " "Info: 4: + IC(1.169 ns) + CELL(0.651 ns) = 7.739 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { MAR-8:IR|inst7 register-group:inst16|inst13 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.948 ns) + CELL(0.000 ns) 10.687 ns register-group:inst16\|inst13~clkctrl 5 COMB CLKCTRL_G0 8 " "Info: 5: + IC(2.948 ns) + CELL(0.000 ns) = 10.687 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.948 ns" { register-group:inst16|inst13 register-group:inst16|inst13~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.666 ns) 12.234 ns register-group:inst16\|MAR-8:inst2\|inst1 6 REG LCFF_X31_Y9_N25 1 " "Info: 6: + IC(0.881 ns) + CELL(0.666 ns) = 12.234 ns; Loc. = LCFF_X31_Y9_N25; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.943 ns ( 32.23 % ) " "Info: Total cell delay = 3.943 ns ( 32.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.291 ns ( 67.77 % ) " "Info: Total interconnect delay = 8.291 ns ( 67.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.234 ns" { uIR12 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.234 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst1 {} } { 0.000ns 0.000ns 2.307ns 0.986ns 1.169ns 2.948ns 0.881ns } { 0.000ns 1.005ns 0.651ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.615 ns" { uIR12 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.615 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 2.307ns 0.986ns } { 0.000ns 1.005ns 0.651ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.234 ns" { uIR12 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.234 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst1 {} } { 0.000ns 0.000ns 2.307ns 0.986ns 1.169ns 2.948ns 0.881ns } { 0.000ns 1.005ns 0.651ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.279 ns" { register-group:inst16|MAR-8:inst2|inst1 select-2:B|inst22~127 select-2:B|inst22~128 ALU:inst40|74181:inst|44~129 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.279 ns" { register-group:inst16|MAR-8:inst2|inst1 {} select-2:B|inst22~127 {} select-2:B|inst22~128 {} ALU:inst40|74181:inst|44~129 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 1.164ns 0.371ns 0.374ns 0.709ns 0.701ns 1.007ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.651ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.615 ns" { uIR12 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.615 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 2.307ns 0.986ns } { 0.000ns 1.005ns 0.651ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.234 ns" { uIR12 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.234 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst1 {} } { 0.000ns 0.000ns 2.307ns 0.986ns 1.169ns 2.948ns 0.881ns } { 0.000ns 1.005ns 0.651ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR8 43 " "Warning: Circuit may not operate. Detected 43 non-operational path(s) clocked by clock \"uIR8\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst5 UPC:inst1\|74161:inst1\|f74161:sub\|110 uIR8 2.922 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst5\" and destination pin or register \"UPC:inst1\|74161:inst1\|f74161:sub\|110\" for clock \"uIR8\" (Hold time is 2.922 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.258 ns + Largest " "Info: + Largest clock skew is 5.258 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 destination 12.363 ns + Longest register " "Info: + Longest clock path from clock \"uIR8\" to destination register is 12.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.964 ns) + CELL(0.206 ns) 3.154 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y10_N26 1 " "Info: 2: + IC(1.964 ns) + CELL(0.206 ns) = 3.154 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.170 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 4.445 ns inst3 3 REG LCFF_X33_Y10_N1 10 " "Info: 3: + IC(0.321 ns) + CELL(0.970 ns) = 4.445 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.345 ns) + CELL(0.000 ns) 10.790 ns inst3~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(6.345 ns) + CELL(0.000 ns) = 10.790 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.345 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 12.363 ns UPC:inst1\|74161:inst1\|f74161:sub\|110 5 REG LCFF_X31_Y12_N5 4 " "Info: 5: + IC(0.907 ns) + CELL(0.666 ns) = 12.363 ns; Loc. = LCFF_X31_Y12_N5; Fanout = 4; REG Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.826 ns ( 22.86 % ) " "Info: Total cell delay = 2.826 ns ( 22.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.537 ns ( 77.14 % ) " "Info: Total interconnect delay = 9.537 ns ( 77.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.363 ns" { uIR8 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.363 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.964ns 0.321ns 6.345ns 0.907ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 source 7.105 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR8\" to source register is 7.105 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.964 ns) + CELL(0.206 ns) 3.154 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y10_N26 1 " "Info: 2: + IC(1.964 ns) + CELL(0.206 ns) = 3.154 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.170 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 4.445 ns inst3 3 REG LCFF_X33_Y10_N1 10 " "Info: 3: + IC(0.321 ns) + CELL(0.970 ns) = 4.445 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.544 ns) 5.453 ns inst51 4 COMB LCCOMB_X33_Y10_N30 8 " "Info: 4: + IC(0.464 ns) + CELL(0.544 ns) = 5.453 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.666 ns) 7.105 ns MAR-8:IR\|inst5 5 REG LCFF_X30_Y10_N31 4 " "Info: 5: + IC(0.986 ns) + CELL(0.666 ns) = 7.105 ns; Loc. = LCFF_X30_Y10_N31; Fanout = 4; REG Node = 'MAR-8:IR\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.370 ns ( 47.43 % ) " "Info: Total cell delay = 3.370 ns ( 47.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.735 ns ( 52.57 % ) " "Info: Total interconnect delay = 3.735 ns ( 52.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.105 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.105 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 1.964ns 0.321ns 0.464ns 0.986ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.544ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.363 ns" { uIR8 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.363 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.964ns 0.321ns 6.345ns 0.907ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.105 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.105 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 1.964ns 0.321ns 0.464ns 0.986ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.544ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.338 ns - Shortest register register " "Info: - Shortest register to register delay is 2.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst5 1 REG LCFF_X30_Y10_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y10_N31; Fanout = 4; REG Node = 'MAR-8:IR\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.370 ns) 2.230 ns UPC:inst1\|74161:inst1\|f74161:sub\|109~74 2 COMB LCCOMB_X31_Y12_N4 1 " "Info: 2: + IC(1.860 ns) + CELL(0.370 ns) = 2.230 ns; Loc. = LCCOMB_X31_Y12_N4; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|109~74'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~74 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.338 ns UPC:inst1\|74161:inst1\|f74161:sub\|110 3 REG LCFF_X31_Y12_N5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.338 ns; Loc. = LCFF_X31_Y12_N5; Fanout = 4; REG Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst1|f74161:sub|109~74 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.478 ns ( 20.44 % ) " "Info: Total cell delay = 0.478 ns ( 20.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.860 ns ( 79.56 % ) " "Info: Total interconnect delay = 1.860 ns ( 79.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~74 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { MAR-8:IR|inst5 {} UPC:inst1|74161:inst1|f74161:sub|109~74 {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 1.860ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.363 ns" { uIR8 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.363 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.964ns 0.321ns 6.345ns 0.907ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.105 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.105 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 1.964ns 0.321ns 0.464ns 0.986ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.544ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~74 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { MAR-8:IR|inst5 {} UPC:inst1|74161:inst1|f74161:sub|109~74 {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 1.860ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "START 43 " "Warning: Circuit may not operate. Detected 43 non-operational path(s) clocked by clock \"START\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst5 UPC:inst1\|74161:inst1\|f74161:sub\|110 START 2.922 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst5\" and destination pin or register \"UPC:inst1\|74161:inst1\|f74161:sub\|110\" for clock \"START\" (Hold time is 2.922 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.258 ns + Largest " "Info: + Largest clock skew is 5.258 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 14.382 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 14.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.408 ns) + CELL(0.970 ns) 4.362 ns halt:inst\|inst3 2 REG LCFF_X33_Y10_N25 1 " "Info: 2: + IC(2.408 ns) + CELL(0.970 ns) = 4.362 ns; Loc. = LCFF_X33_Y10_N25; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.378 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.366 ns) 5.173 ns halt:inst\|inst5 3 COMB LCCOMB_X33_Y10_N26 1 " "Info: 3: + IC(0.445 ns) + CELL(0.366 ns) = 5.173 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 6.464 ns inst3 4 REG LCFF_X33_Y10_N1 10 " "Info: 4: + IC(0.321 ns) + CELL(0.970 ns) = 6.464 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.345 ns) + CELL(0.000 ns) 12.809 ns inst3~clkctrl 5 COMB CLKCTRL_G7 8 " "Info: 5: + IC(6.345 ns) + CELL(0.000 ns) = 12.809 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.345 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 14.382 ns UPC:inst1\|74161:inst1\|f74161:sub\|110 6 REG LCFF_X31_Y12_N5 4 " "Info: 6: + IC(0.907 ns) + CELL(0.666 ns) = 14.382 ns; Loc. = LCFF_X31_Y12_N5; Fanout = 4; REG Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.956 ns ( 27.51 % ) " "Info: Total cell delay = 3.956 ns ( 27.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.426 ns ( 72.49 % ) " "Info: Total interconnect delay = 10.426 ns ( 72.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.382 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.382 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 2.408ns 0.445ns 0.321ns 6.345ns 0.907ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 9.124 ns - Shortest register " "Info: - Shortest clock path from clock \"START\" to source register is 9.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.408 ns) + CELL(0.970 ns) 4.362 ns halt:inst\|inst3 2 REG LCFF_X33_Y10_N25 1 " "Info: 2: + IC(2.408 ns) + CELL(0.970 ns) = 4.362 ns; Loc. = LCFF_X33_Y10_N25; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.378 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.366 ns) 5.173 ns halt:inst\|inst5 3 COMB LCCOMB_X33_Y10_N26 1 " "Info: 3: + IC(0.445 ns) + CELL(0.366 ns) = 5.173 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 6.464 ns inst3 4 REG LCFF_X33_Y10_N1 10 " "Info: 4: + IC(0.321 ns) + CELL(0.970 ns) = 6.464 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.544 ns) 7.472 ns inst51 5 COMB LCCOMB_X33_Y10_N30 8 " "Info: 5: + IC(0.464 ns) + CELL(0.544 ns) = 7.472 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.666 ns) 9.124 ns MAR-8:IR\|inst5 6 REG LCFF_X30_Y10_N31 4 " "Info: 6: + IC(0.986 ns) + CELL(0.666 ns) = 9.124 ns; Loc. = LCFF_X30_Y10_N31; Fanout = 4; REG Node = 'MAR-8:IR\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.500 ns ( 49.32 % ) " "Info: Total cell delay = 4.500 ns ( 49.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.624 ns ( 50.68 % ) " "Info: Total interconnect delay = 4.624 ns ( 50.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.124 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.124 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 2.408ns 0.445ns 0.321ns 0.464ns 0.986ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.544ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.382 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.382 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 2.408ns 0.445ns 0.321ns 6.345ns 0.907ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.124 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.124 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 2.408ns 0.445ns 0.321ns 0.464ns 0.986ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.544ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.338 ns - Shortest register register " "Info: - Shortest register to register delay is 2.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst5 1 REG LCFF_X30_Y10_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y10_N31; Fanout = 4; REG Node = 'MAR-8:IR\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.370 ns) 2.230 ns UPC:inst1\|74161:inst1\|f74161:sub\|109~74 2 COMB LCCOMB_X31_Y12_N4 1 " "Info: 2: + IC(1.860 ns) + CELL(0.370 ns) = 2.230 ns; Loc. = LCCOMB_X31_Y12_N4; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|109~74'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~74 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.338 ns UPC:inst1\|74161:inst1\|f74161:sub\|110 3 REG LCFF_X31_Y12_N5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.338 ns; Loc. = LCFF_X31_Y12_N5; Fanout = 4; REG Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst1|f74161:sub|109~74 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.478 ns ( 20.44 % ) " "Info: Total cell delay = 0.478 ns ( 20.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.860 ns ( 79.56 % ) " "Info: Total interconnect delay = 1.860 ns ( 79.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~74 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { MAR-8:IR|inst5 {} UPC:inst1|74161:inst1|f74161:sub|109~74 {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 1.860ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.382 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.382 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 2.408ns 0.445ns 0.321ns 6.345ns 0.907ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.124 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.124 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 2.408ns 0.445ns 0.321ns 0.464ns 0.986ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.544ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~74 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { MAR-8:IR|inst5 {} UPC:inst1|74161:inst1|f74161:sub|109~74 {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 1.860ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CP 43 " "Warning: Circuit may not operate. Detected 43 non-operational path(s) clocked by clock \"CP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst5 UPC:inst1\|74161:inst1\|f74161:sub\|110 CP 2.922 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst5\" and destination pin or register \"UPC:inst1\|74161:inst1\|f74161:sub\|110\" for clock \"CP\" (Hold time is 2.922 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.258 ns + Largest " "Info: + Largest clock skew is 5.258 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 11.559 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 11.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.623 ns) 2.350 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y10_N26 1 " "Info: 2: + IC(0.577 ns) + CELL(0.623 ns) = 2.350 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 3.641 ns inst3 3 REG LCFF_X33_Y10_N1 10 " "Info: 3: + IC(0.321 ns) + CELL(0.970 ns) = 3.641 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.345 ns) + CELL(0.000 ns) 9.986 ns inst3~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(6.345 ns) + CELL(0.000 ns) = 9.986 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.345 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 11.559 ns UPC:inst1\|74161:inst1\|f74161:sub\|110 5 REG LCFF_X31_Y12_N5 4 " "Info: 5: + IC(0.907 ns) + CELL(0.666 ns) = 11.559 ns; Loc. = LCFF_X31_Y12_N5; Fanout = 4; REG Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.409 ns ( 29.49 % ) " "Info: Total cell delay = 3.409 ns ( 29.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.150 ns ( 70.51 % ) " "Info: Total interconnect delay = 8.150 ns ( 70.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.559 ns" { CP halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.559 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.577ns 0.321ns 6.345ns 0.907ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 6.301 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to source register is 6.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.623 ns) 2.350 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y10_N26 1 " "Info: 2: + IC(0.577 ns) + CELL(0.623 ns) = 2.350 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 3.641 ns inst3 3 REG LCFF_X33_Y10_N1 10 " "Info: 3: + IC(0.321 ns) + CELL(0.970 ns) = 3.641 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.544 ns) 4.649 ns inst51 4 COMB LCCOMB_X33_Y10_N30 8 " "Info: 4: + IC(0.464 ns) + CELL(0.544 ns) = 4.649 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.666 ns) 6.301 ns MAR-8:IR\|inst5 5 REG LCFF_X30_Y10_N31 4 " "Info: 5: + IC(0.986 ns) + CELL(0.666 ns) = 6.301 ns; Loc. = LCFF_X30_Y10_N31; Fanout = 4; REG Node = 'MAR-8:IR\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.953 ns ( 62.74 % ) " "Info: Total cell delay = 3.953 ns ( 62.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.348 ns ( 37.26 % ) " "Info: Total interconnect delay = 2.348 ns ( 37.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.301 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.301 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 0.577ns 0.321ns 0.464ns 0.986ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.544ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.559 ns" { CP halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.559 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.577ns 0.321ns 6.345ns 0.907ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.301 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.301 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 0.577ns 0.321ns 0.464ns 0.986ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.544ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.338 ns - Shortest register register " "Info: - Shortest register to register delay is 2.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst5 1 REG LCFF_X30_Y10_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y10_N31; Fanout = 4; REG Node = 'MAR-8:IR\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.370 ns) 2.230 ns UPC:inst1\|74161:inst1\|f74161:sub\|109~74 2 COMB LCCOMB_X31_Y12_N4 1 " "Info: 2: + IC(1.860 ns) + CELL(0.370 ns) = 2.230 ns; Loc. = LCCOMB_X31_Y12_N4; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|109~74'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~74 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.338 ns UPC:inst1\|74161:inst1\|f74161:sub\|110 3 REG LCFF_X31_Y12_N5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.338 ns; Loc. = LCFF_X31_Y12_N5; Fanout = 4; REG Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst1|f74161:sub|109~74 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.478 ns ( 20.44 % ) " "Info: Total cell delay = 0.478 ns ( 20.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.860 ns ( 79.56 % ) " "Info: Total interconnect delay = 1.860 ns ( 79.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~74 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { MAR-8:IR|inst5 {} UPC:inst1|74161:inst1|f74161:sub|109~74 {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 1.860ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.559 ns" { CP halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.559 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.577ns 0.321ns 6.345ns 0.907ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.301 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.301 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 0.577ns 0.321ns 0.464ns 0.986ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.544ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~74 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { MAR-8:IR|inst5 {} UPC:inst1|74161:inst1|f74161:sub|109~74 {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 1.860ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR14 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"uIR14\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst7 MAR-8:IR\|inst uIR14 1.445 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst7\" and destination pin or register \"MAR-8:IR\|inst\" for clock \"uIR14\" (Hold time is 1.445 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.757 ns + Largest " "Info: + Largest clock skew is 5.757 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 destination 10.516 ns + Longest register " "Info: + Longest clock path from clock \"uIR14\" to destination register is 10.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.202 ns) 3.107 ns inst51 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(1.900 ns) + CELL(0.202 ns) = 3.107 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { uIR14 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.743 ns) + CELL(0.666 ns) 10.516 ns MAR-8:IR\|inst 3 REG LCFF_X31_Y10_N15 2 " "Info: 3: + IC(6.743 ns) + CELL(0.666 ns) = 10.516 ns; Loc. = LCFF_X31_Y10_N15; Fanout = 2; REG Node = 'MAR-8:IR\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.409 ns" { inst51 MAR-8:IR|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.873 ns ( 17.81 % ) " "Info: Total cell delay = 1.873 ns ( 17.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.643 ns ( 82.19 % ) " "Info: Total interconnect delay = 8.643 ns ( 82.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.516 ns" { uIR14 inst51 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.516 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst {} } { 0.000ns 0.000ns 1.900ns 6.743ns } { 0.000ns 1.005ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 source 4.759 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR14\" to source register is 4.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.202 ns) 3.107 ns inst51 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(1.900 ns) + CELL(0.202 ns) = 3.107 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { uIR14 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.666 ns) 4.759 ns MAR-8:IR\|inst7 3 REG LCFF_X30_Y10_N9 21 " "Info: 3: + IC(0.986 ns) + CELL(0.666 ns) = 4.759 ns; Loc. = LCFF_X30_Y10_N9; Fanout = 21; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.873 ns ( 39.36 % ) " "Info: Total cell delay = 1.873 ns ( 39.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.886 ns ( 60.64 % ) " "Info: Total interconnect delay = 2.886 ns ( 60.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.759 ns" { uIR14 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.759 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 1.900ns 0.986ns } { 0.000ns 1.005ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.516 ns" { uIR14 inst51 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.516 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst {} } { 0.000ns 0.000ns 1.900ns 6.743ns } { 0.000ns 1.005ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.759 ns" { uIR14 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.759 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 1.900ns 0.986ns } { 0.000ns 1.005ns 0.202ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.314 ns - Shortest register register " "Info: - Shortest register to register delay is 4.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst7 1 REG LCFF_X30_Y10_N9 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y10_N9; Fanout = 21; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.650 ns) 1.821 ns select-2:B\|inst16~129 2 COMB LCCOMB_X32_Y10_N28 1 " "Info: 2: + IC(1.171 ns) + CELL(0.650 ns) = 1.821 ns; Loc. = LCCOMB_X32_Y10_N28; Fanout = 1; COMB Node = 'select-2:B\|inst16~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { MAR-8:IR|inst7 select-2:B|inst16~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { -160 560 624 -112 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 2.387 ns select-2:B\|inst16~130 3 COMB LCCOMB_X32_Y10_N8 3 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 2.387 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 3; COMB Node = 'select-2:B\|inst16~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { select-2:B|inst16~129 select-2:B|inst16~130 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { -160 560 624 -112 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.370 ns) 3.143 ns ALU:inst40\|74181:inst1\|52~251 4 COMB LCCOMB_X32_Y10_N10 2 " "Info: 4: + IC(0.386 ns) + CELL(0.370 ns) = 3.143 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|52~251'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { select-2:B|inst16~130 ALU:inst40|74181:inst1|52~251 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.370 ns) 4.206 ns ALU:inst40\|74181:inst1\|77 5 COMB LCCOMB_X31_Y10_N14 9 " "Info: 5: + IC(0.693 ns) + CELL(0.370 ns) = 4.206 ns; Loc. = LCCOMB_X31_Y10_N14; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { ALU:inst40|74181:inst1|52~251 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.314 ns MAR-8:IR\|inst 6 REG LCFF_X31_Y10_N15 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.314 ns; Loc. = LCFF_X31_Y10_N15; Fanout = 2; REG Node = 'MAR-8:IR\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|77 MAR-8:IR|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.704 ns ( 39.50 % ) " "Info: Total cell delay = 1.704 ns ( 39.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.610 ns ( 60.50 % ) " "Info: Total interconnect delay = 2.610 ns ( 60.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.314 ns" { MAR-8:IR|inst7 select-2:B|inst16~129 select-2:B|inst16~130 ALU:inst40|74181:inst1|52~251 ALU:inst40|74181:inst1|77 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.314 ns" { MAR-8:IR|inst7 {} select-2:B|inst16~129 {} select-2:B|inst16~130 {} ALU:inst40|74181:inst1|52~251 {} ALU:inst40|74181:inst1|77 {} MAR-8:IR|inst {} } { 0.000ns 1.171ns 0.360ns 0.386ns 0.693ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.516 ns" { uIR14 inst51 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.516 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst {} } { 0.000ns 0.000ns 1.900ns 6.743ns } { 0.000ns 1.005ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.759 ns" { uIR14 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.759 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 1.900ns 0.986ns } { 0.000ns 1.005ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.314 ns" { MAR-8:IR|inst7 select-2:B|inst16~129 select-2:B|inst16~130 ALU:inst40|74181:inst1|52~251 ALU:inst40|74181:inst1|77 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.314 ns" { MAR-8:IR|inst7 {} select-2:B|inst16~129 {} select-2:B|inst16~130 {} ALU:inst40|74181:inst1|52~251 {} ALU:inst40|74181:inst1|77 {} MAR-8:IR|inst {} } { 0.000ns 1.171ns 0.360ns 0.386ns 0.693ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR13 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"uIR13\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst7 MAR-8:IR\|inst uIR13 1.445 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst7\" and destination pin or register \"MAR-8:IR\|inst\" for clock \"uIR13\" (Hold time is 1.445 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.757 ns + Largest " "Info: + Largest clock skew is 5.757 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 destination 11.130 ns + Longest register " "Info: + Longest clock path from clock \"uIR13\" to destination register is 11.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.336 ns) + CELL(0.370 ns) 3.721 ns inst51 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(2.336 ns) + CELL(0.370 ns) = 3.721 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.706 ns" { uIR13 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.743 ns) + CELL(0.666 ns) 11.130 ns MAR-8:IR\|inst 3 REG LCFF_X31_Y10_N15 2 " "Info: 3: + IC(6.743 ns) + CELL(0.666 ns) = 11.130 ns; Loc. = LCFF_X31_Y10_N15; Fanout = 2; REG Node = 'MAR-8:IR\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.409 ns" { inst51 MAR-8:IR|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.051 ns ( 18.43 % ) " "Info: Total cell delay = 2.051 ns ( 18.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.079 ns ( 81.57 % ) " "Info: Total interconnect delay = 9.079 ns ( 81.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.130 ns" { uIR13 inst51 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.130 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst {} } { 0.000ns 0.000ns 2.336ns 6.743ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 source 5.373 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR13\" to source register is 5.373 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.336 ns) + CELL(0.370 ns) 3.721 ns inst51 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(2.336 ns) + CELL(0.370 ns) = 3.721 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.706 ns" { uIR13 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.666 ns) 5.373 ns MAR-8:IR\|inst7 3 REG LCFF_X30_Y10_N9 21 " "Info: 3: + IC(0.986 ns) + CELL(0.666 ns) = 5.373 ns; Loc. = LCFF_X30_Y10_N9; Fanout = 21; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.051 ns ( 38.17 % ) " "Info: Total cell delay = 2.051 ns ( 38.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.322 ns ( 61.83 % ) " "Info: Total interconnect delay = 3.322 ns ( 61.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.373 ns" { uIR13 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.373 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 2.336ns 0.986ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.130 ns" { uIR13 inst51 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.130 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst {} } { 0.000ns 0.000ns 2.336ns 6.743ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.373 ns" { uIR13 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.373 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 2.336ns 0.986ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.314 ns - Shortest register register " "Info: - Shortest register to register delay is 4.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst7 1 REG LCFF_X30_Y10_N9 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y10_N9; Fanout = 21; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.650 ns) 1.821 ns select-2:B\|inst16~129 2 COMB LCCOMB_X32_Y10_N28 1 " "Info: 2: + IC(1.171 ns) + CELL(0.650 ns) = 1.821 ns; Loc. = LCCOMB_X32_Y10_N28; Fanout = 1; COMB Node = 'select-2:B\|inst16~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { MAR-8:IR|inst7 select-2:B|inst16~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { -160 560 624 -112 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 2.387 ns select-2:B\|inst16~130 3 COMB LCCOMB_X32_Y10_N8 3 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 2.387 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 3; COMB Node = 'select-2:B\|inst16~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { select-2:B|inst16~129 select-2:B|inst16~130 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { -160 560 624 -112 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.370 ns) 3.143 ns ALU:inst40\|74181:inst1\|52~251 4 COMB LCCOMB_X32_Y10_N10 2 " "Info: 4: + IC(0.386 ns) + CELL(0.370 ns) = 3.143 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|52~251'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { select-2:B|inst16~130 ALU:inst40|74181:inst1|52~251 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.370 ns) 4.206 ns ALU:inst40\|74181:inst1\|77 5 COMB LCCOMB_X31_Y10_N14 9 " "Info: 5: + IC(0.693 ns) + CELL(0.370 ns) = 4.206 ns; Loc. = LCCOMB_X31_Y10_N14; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { ALU:inst40|74181:inst1|52~251 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.314 ns MAR-8:IR\|inst 6 REG LCFF_X31_Y10_N15 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.314 ns; Loc. = LCFF_X31_Y10_N15; Fanout = 2; REG Node = 'MAR-8:IR\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|77 MAR-8:IR|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.704 ns ( 39.50 % ) " "Info: Total cell delay = 1.704 ns ( 39.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.610 ns ( 60.50 % ) " "Info: Total interconnect delay = 2.610 ns ( 60.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.314 ns" { MAR-8:IR|inst7 select-2:B|inst16~129 select-2:B|inst16~130 ALU:inst40|74181:inst1|52~251 ALU:inst40|74181:inst1|77 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.314 ns" { MAR-8:IR|inst7 {} select-2:B|inst16~129 {} select-2:B|inst16~130 {} ALU:inst40|74181:inst1|52~251 {} ALU:inst40|74181:inst1|77 {} MAR-8:IR|inst {} } { 0.000ns 1.171ns 0.360ns 0.386ns 0.693ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.130 ns" { uIR13 inst51 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.130 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst {} } { 0.000ns 0.000ns 2.336ns 6.743ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.373 ns" { uIR13 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.373 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 2.336ns 0.986ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.314 ns" { MAR-8:IR|inst7 select-2:B|inst16~129 select-2:B|inst16~130 ALU:inst40|74181:inst1|52~251 ALU:inst40|74181:inst1|77 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.314 ns" { MAR-8:IR|inst7 {} select-2:B|inst16~129 {} select-2:B|inst16~130 {} ALU:inst40|74181:inst1|52~251 {} ALU:inst40|74181:inst1|77 {} MAR-8:IR|inst {} } { 0.000ns 1.171ns 0.360ns 0.386ns 0.693ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR12 26 " "Warning: Circuit may not operate. Detected 26 non-operational path(s) clocked by clock \"uIR12\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst7 MAR-8:IR\|inst uIR12 1.445 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst7\" and destination pin or register \"MAR-8:IR\|inst\" for clock \"uIR12\" (Hold time is 1.445 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.757 ns + Largest " "Info: + Largest clock skew is 5.757 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 destination 11.372 ns + Longest register " "Info: + Longest clock path from clock \"uIR12\" to destination register is 11.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.307 ns) + CELL(0.651 ns) 3.963 ns inst51 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(2.307 ns) + CELL(0.651 ns) = 3.963 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { uIR12 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.743 ns) + CELL(0.666 ns) 11.372 ns MAR-8:IR\|inst 3 REG LCFF_X31_Y10_N15 2 " "Info: 3: + IC(6.743 ns) + CELL(0.666 ns) = 11.372 ns; Loc. = LCFF_X31_Y10_N15; Fanout = 2; REG Node = 'MAR-8:IR\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.409 ns" { inst51 MAR-8:IR|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 20.42 % ) " "Info: Total cell delay = 2.322 ns ( 20.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.050 ns ( 79.58 % ) " "Info: Total interconnect delay = 9.050 ns ( 79.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.372 ns" { uIR12 inst51 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.372 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst {} } { 0.000ns 0.000ns 2.307ns 6.743ns } { 0.000ns 1.005ns 0.651ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 source 5.615 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR12\" to source register is 5.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.307 ns) + CELL(0.651 ns) 3.963 ns inst51 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(2.307 ns) + CELL(0.651 ns) = 3.963 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { uIR12 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.666 ns) 5.615 ns MAR-8:IR\|inst7 3 REG LCFF_X30_Y10_N9 21 " "Info: 3: + IC(0.986 ns) + CELL(0.666 ns) = 5.615 ns; Loc. = LCFF_X30_Y10_N9; Fanout = 21; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 41.35 % ) " "Info: Total cell delay = 2.322 ns ( 41.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.293 ns ( 58.65 % ) " "Info: Total interconnect delay = 3.293 ns ( 58.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.615 ns" { uIR12 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.615 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 2.307ns 0.986ns } { 0.000ns 1.005ns 0.651ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.372 ns" { uIR12 inst51 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.372 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst {} } { 0.000ns 0.000ns 2.307ns 6.743ns } { 0.000ns 1.005ns 0.651ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.615 ns" { uIR12 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.615 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 2.307ns 0.986ns } { 0.000ns 1.005ns 0.651ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.314 ns - Shortest register register " "Info: - Shortest register to register delay is 4.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst7 1 REG LCFF_X30_Y10_N9 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y10_N9; Fanout = 21; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.650 ns) 1.821 ns select-2:B\|inst16~129 2 COMB LCCOMB_X32_Y10_N28 1 " "Info: 2: + IC(1.171 ns) + CELL(0.650 ns) = 1.821 ns; Loc. = LCCOMB_X32_Y10_N28; Fanout = 1; COMB Node = 'select-2:B\|inst16~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { MAR-8:IR|inst7 select-2:B|inst16~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { -160 560 624 -112 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 2.387 ns select-2:B\|inst16~130 3 COMB LCCOMB_X32_Y10_N8 3 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 2.387 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 3; COMB Node = 'select-2:B\|inst16~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { select-2:B|inst16~129 select-2:B|inst16~130 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { -160 560 624 -112 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.370 ns) 3.143 ns ALU:inst40\|74181:inst1\|52~251 4 COMB LCCOMB_X32_Y10_N10 2 " "Info: 4: + IC(0.386 ns) + CELL(0.370 ns) = 3.143 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|52~251'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { select-2:B|inst16~130 ALU:inst40|74181:inst1|52~251 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.370 ns) 4.206 ns ALU:inst40\|74181:inst1\|77 5 COMB LCCOMB_X31_Y10_N14 9 " "Info: 5: + IC(0.693 ns) + CELL(0.370 ns) = 4.206 ns; Loc. = LCCOMB_X31_Y10_N14; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { ALU:inst40|74181:inst1|52~251 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.314 ns MAR-8:IR\|inst 6 REG LCFF_X31_Y10_N15 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.314 ns; Loc. = LCFF_X31_Y10_N15; Fanout = 2; REG Node = 'MAR-8:IR\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|77 MAR-8:IR|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.704 ns ( 39.50 % ) " "Info: Total cell delay = 1.704 ns ( 39.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.610 ns ( 60.50 % ) " "Info: Total interconnect delay = 2.610 ns ( 60.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.314 ns" { MAR-8:IR|inst7 select-2:B|inst16~129 select-2:B|inst16~130 ALU:inst40|74181:inst1|52~251 ALU:inst40|74181:inst1|77 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.314 ns" { MAR-8:IR|inst7 {} select-2:B|inst16~129 {} select-2:B|inst16~130 {} ALU:inst40|74181:inst1|52~251 {} ALU:inst40|74181:inst1|77 {} MAR-8:IR|inst {} } { 0.000ns 1.171ns 0.360ns 0.386ns 0.693ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.372 ns" { uIR12 inst51 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.372 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst {} } { 0.000ns 0.000ns 2.307ns 6.743ns } { 0.000ns 1.005ns 0.651ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.615 ns" { uIR12 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.615 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 2.307ns 0.986ns } { 0.000ns 1.005ns 0.651ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.314 ns" { MAR-8:IR|inst7 select-2:B|inst16~129 select-2:B|inst16~130 ALU:inst40|74181:inst1|52~251 ALU:inst40|74181:inst1|77 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.314 ns" { MAR-8:IR|inst7 {} select-2:B|inst16~129 {} select-2:B|inst16~130 {} ALU:inst40|74181:inst1|52~251 {} ALU:inst40|74181:inst1|77 {} MAR-8:IR|inst {} } { 0.000ns 1.171ns 0.360ns 0.386ns 0.693ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "MAR-8:IR\|inst3 uIR21 uIR14 9.430 ns register " "Info: tsu for register \"MAR-8:IR\|inst3\" (data pin = \"uIR21\", clock pin = \"uIR14\") is 9.430 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.229 ns + Longest pin register " "Info: + Longest pin to register delay is 14.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR21 1 PIN PIN_117 10 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 10; PIN Node = 'uIR21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR21 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { 800 -264 -96 816 "uIR21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.527 ns) + CELL(0.499 ns) 8.021 ns 24_decoder:inst11\|38_decoder:inst\|inst9 2 COMB LCCOMB_X31_Y11_N26 4 " "Info: 2: + IC(6.527 ns) + CELL(0.499 ns) = 8.021 ns; Loc. = LCCOMB_X31_Y11_N26; Fanout = 4; COMB Node = '24_decoder:inst11\|38_decoder:inst\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.026 ns" { uIR21 24_decoder:inst11|38_decoder:inst|inst9 } "NODE_NAME" } } { "38_decoder.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/38_decoder.bdf" { { 312 544 608 360 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.651 ns) 10.180 ns select-2:B\|inst23~153 3 COMB LCCOMB_X29_Y10_N2 4 " "Info: 3: + IC(1.508 ns) + CELL(0.651 ns) = 10.180 ns; Loc. = LCCOMB_X29_Y10_N2; Fanout = 4; COMB Node = 'select-2:B\|inst23~153'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { 24_decoder:inst11|38_decoder:inst|inst9 select-2:B|inst23~153 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 568 560 624 616 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 10.766 ns ALU:inst40\|74182:inst2\|31~178 4 COMB LCCOMB_X29_Y10_N8 3 " "Info: 4: + IC(0.380 ns) + CELL(0.206 ns) = 10.766 ns; Loc. = LCCOMB_X29_Y10_N8; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~178'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { select-2:B|inst23~153 ALU:inst40|74182:inst2|31~178 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.206 ns) 12.001 ns ALU:inst40\|74182:inst2\|31~179 5 COMB LCCOMB_X31_Y10_N8 3 " "Info: 5: + IC(1.029 ns) + CELL(0.206 ns) = 12.001 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~179'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { ALU:inst40|74182:inst2|31~178 ALU:inst40|74182:inst2|31~179 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.206 ns) 12.908 ns ALU:inst40\|74182:inst2\|31~180 6 COMB LCCOMB_X32_Y10_N6 1 " "Info: 6: + IC(0.701 ns) + CELL(0.206 ns) = 12.908 ns; Loc. = LCCOMB_X32_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst40\|74182:inst2\|31~180'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.206 ns) 14.121 ns ALU:inst40\|74181:inst1\|80 7 COMB LCCOMB_X30_Y10_N26 9 " "Info: 7: + IC(1.007 ns) + CELL(0.206 ns) = 14.121 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 14.229 ns MAR-8:IR\|inst3 8 REG LCFF_X30_Y10_N27 2 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 14.229 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.077 ns ( 21.62 % ) " "Info: Total cell delay = 3.077 ns ( 21.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.152 ns ( 78.38 % ) " "Info: Total interconnect delay = 11.152 ns ( 78.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.229 ns" { uIR21 24_decoder:inst11|38_decoder:inst|inst9 select-2:B|inst23~153 ALU:inst40|74182:inst2|31~178 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.229 ns" { uIR21 {} uIR21~combout {} 24_decoder:inst11|38_decoder:inst|inst9 {} select-2:B|inst23~153 {} ALU:inst40|74182:inst2|31~178 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 6.527ns 1.508ns 0.380ns 1.029ns 0.701ns 1.007ns 0.000ns } { 0.000ns 0.995ns 0.499ns 0.651ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 destination 4.759 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR14\" to destination register is 4.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.202 ns) 3.107 ns inst51 2 COMB LCCOMB_X33_Y10_N30 8 " "Info: 2: + IC(1.900 ns) + CELL(0.202 ns) = 3.107 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { uIR14 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.666 ns) 4.759 ns MAR-8:IR\|inst3 3 REG LCFF_X30_Y10_N27 2 " "Info: 3: + IC(0.986 ns) + CELL(0.666 ns) = 4.759 ns; Loc. = LCFF_X30_Y10_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 352 448 512 432 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.873 ns ( 39.36 % ) " "Info: Total cell delay = 1.873 ns ( 39.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.886 ns ( 60.64 % ) " "Info: Total interconnect delay = 2.886 ns ( 60.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.759 ns" { uIR14 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.759 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 1.900ns 0.986ns } { 0.000ns 1.005ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.229 ns" { uIR21 24_decoder:inst11|38_decoder:inst|inst9 select-2:B|inst23~153 ALU:inst40|74182:inst2|31~178 ALU:inst40|74182:inst2|31~179 ALU:inst40|74182:inst2|31~180 ALU:inst40|74181:inst1|80 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.229 ns" { uIR21 {} uIR21~combout {} 24_decoder:inst11|38_decoder:inst|inst9 {} select-2:B|inst23~153 {} ALU:inst40|74182:inst2|31~178 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74182:inst2|31~180 {} ALU:inst40|74181:inst1|80 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 6.527ns 1.508ns 0.380ns 1.029ns 0.701ns 1.007ns 0.000ns } { 0.000ns 0.995ns 0.499ns 0.651ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.759 ns" { uIR14 inst51 MAR-8:IR|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.759 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst3 {} } { 0.000ns 0.000ns 1.900ns 0.986ns } { 0.000ns 1.005ns 0.202ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "START LDB5 register-group:inst16\|MAR-8:inst2\|inst5 24.380 ns register " "Info: tco from clock \"START\" to destination pin \"LDB5\" through register \"register-group:inst16\|MAR-8:inst2\|inst5\" is 24.380 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 15.743 ns + Longest register " "Info: + Longest clock path from clock \"START\" to source register is 15.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.408 ns) + CELL(0.970 ns) 4.362 ns halt:inst\|inst3 2 REG LCFF_X33_Y10_N25 1 " "Info: 2: + IC(2.408 ns) + CELL(0.970 ns) = 4.362 ns; Loc. = LCFF_X33_Y10_N25; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.378 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.366 ns) 5.173 ns halt:inst\|inst5 3 COMB LCCOMB_X33_Y10_N26 1 " "Info: 3: + IC(0.445 ns) + CELL(0.366 ns) = 5.173 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 6.464 ns inst3 4 REG LCFF_X33_Y10_N1 10 " "Info: 4: + IC(0.321 ns) + CELL(0.970 ns) = 6.464 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.544 ns) 7.472 ns inst51 5 COMB LCCOMB_X33_Y10_N30 8 " "Info: 5: + IC(0.464 ns) + CELL(0.544 ns) = 7.472 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.970 ns) 9.428 ns MAR-8:IR\|inst7 6 REG LCFF_X30_Y10_N9 21 " "Info: 6: + IC(0.986 ns) + CELL(0.970 ns) = 9.428 ns; Loc. = LCFF_X30_Y10_N9; Fanout = 21; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.651 ns) 11.248 ns register-group:inst16\|inst13 7 COMB LCCOMB_X33_Y10_N4 1 " "Info: 7: + IC(1.169 ns) + CELL(0.651 ns) = 11.248 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { MAR-8:IR|inst7 register-group:inst16|inst13 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.948 ns) + CELL(0.000 ns) 14.196 ns register-group:inst16\|inst13~clkctrl 8 COMB CLKCTRL_G0 8 " "Info: 8: + IC(2.948 ns) + CELL(0.000 ns) = 14.196 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.948 ns" { register-group:inst16|inst13 register-group:inst16|inst13~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.666 ns) 15.743 ns register-group:inst16\|MAR-8:inst2\|inst5 9 REG LCFF_X31_Y9_N9 1 " "Info: 9: + IC(0.881 ns) + CELL(0.666 ns) = 15.743 ns; Loc. = LCFF_X31_Y9_N9; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.121 ns ( 38.88 % ) " "Info: Total cell delay = 6.121 ns ( 38.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.622 ns ( 61.12 % ) " "Info: Total interconnect delay = 9.622 ns ( 61.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.743 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.743 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst5 {} } { 0.000ns 0.000ns 2.408ns 0.445ns 0.321ns 0.464ns 0.986ns 1.169ns 2.948ns 0.881ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.544ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.333 ns + Longest register pin " "Info: + Longest register to pin delay is 8.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst2\|inst5 1 REG LCFF_X31_Y9_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y9_N9; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst2|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.206 ns) 1.341 ns select-2:B\|inst18~128 2 COMB LCCOMB_X30_Y10_N12 1 " "Info: 2: + IC(1.135 ns) + CELL(0.206 ns) = 1.341 ns; Loc. = LCCOMB_X30_Y10_N12; Fanout = 1; COMB Node = 'select-2:B\|inst18~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { register-group:inst16|MAR-8:inst2|inst5 select-2:B|inst18~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.206 ns) 2.621 ns select-2:B\|inst18~129 3 COMB LCCOMB_X31_Y9_N30 1 " "Info: 3: + IC(1.074 ns) + CELL(0.206 ns) = 2.621 ns; Loc. = LCCOMB_X31_Y9_N30; Fanout = 1; COMB Node = 'select-2:B\|inst18~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { select-2:B|inst18~128 select-2:B|inst18~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.206 ns) 3.417 ns select-2:B\|inst18~130 4 COMB LCCOMB_X30_Y9_N12 3 " "Info: 4: + IC(0.590 ns) + CELL(0.206 ns) = 3.417 ns; Loc. = LCCOMB_X30_Y9_N12; Fanout = 3; COMB Node = 'select-2:B\|inst18~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { select-2:B|inst18~129 select-2:B|inst18~130 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(3.116 ns) 8.333 ns LDB5 5 PIN PIN_147 0 " "Info: 5: + IC(1.800 ns) + CELL(3.116 ns) = 8.333 ns; Loc. = PIN_147; Fanout = 0; PIN Node = 'LDB5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.916 ns" { select-2:B|inst18~130 LDB5 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { 288 776 952 304 "LDB5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.734 ns ( 44.81 % ) " "Info: Total cell delay = 3.734 ns ( 44.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.599 ns ( 55.19 % ) " "Info: Total interconnect delay = 4.599 ns ( 55.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.333 ns" { register-group:inst16|MAR-8:inst2|inst5 select-2:B|inst18~128 select-2:B|inst18~129 select-2:B|inst18~130 LDB5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.333 ns" { register-group:inst16|MAR-8:inst2|inst5 {} select-2:B|inst18~128 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} LDB5 {} } { 0.000ns 1.135ns 1.074ns 0.590ns 1.800ns } { 0.000ns 0.206ns 0.206ns 0.206ns 3.116ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.743 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.743 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst5 {} } { 0.000ns 0.000ns 2.408ns 0.445ns 0.321ns 0.464ns 0.986ns 1.169ns 2.948ns 0.881ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.544ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.333 ns" { register-group:inst16|MAR-8:inst2|inst5 select-2:B|inst18~128 select-2:B|inst18~129 select-2:B|inst18~130 LDB5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.333 ns" { register-group:inst16|MAR-8:inst2|inst5 {} select-2:B|inst18~128 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} LDB5 {} } { 0.000ns 1.135ns 1.074ns 0.590ns 1.800ns } { 0.000ns 0.206ns 0.206ns 0.206ns 3.116ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "uIR21 LDB0 14.983 ns Longest " "Info: Longest tpd from source pin \"uIR21\" to destination pin \"LDB0\" is 14.983 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR21 1 PIN PIN_117 10 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 10; PIN Node = 'uIR21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR21 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { 800 -264 -96 816 "uIR21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.527 ns) + CELL(0.499 ns) 8.021 ns 24_decoder:inst11\|38_decoder:inst\|inst9 2 COMB LCCOMB_X31_Y11_N26 4 " "Info: 2: + IC(6.527 ns) + CELL(0.499 ns) = 8.021 ns; Loc. = LCCOMB_X31_Y11_N26; Fanout = 4; COMB Node = '24_decoder:inst11\|38_decoder:inst\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.026 ns" { uIR21 24_decoder:inst11|38_decoder:inst|inst9 } "NODE_NAME" } } { "38_decoder.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/38_decoder.bdf" { { 312 544 608 360 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.651 ns) 10.180 ns select-2:B\|inst23~153 3 COMB LCCOMB_X29_Y10_N2 4 " "Info: 3: + IC(1.508 ns) + CELL(0.651 ns) = 10.180 ns; Loc. = LCCOMB_X29_Y10_N2; Fanout = 4; COMB Node = 'select-2:B\|inst23~153'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { 24_decoder:inst11|38_decoder:inst|inst9 select-2:B|inst23~153 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/select-2.bdf" { { 568 560 624 616 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.707 ns) + CELL(3.096 ns) 14.983 ns LDB0 4 PIN PIN_142 0 " "Info: 4: + IC(1.707 ns) + CELL(3.096 ns) = 14.983 ns; Loc. = PIN_142; Fanout = 0; PIN Node = 'LDB0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.803 ns" { select-2:B|inst23~153 LDB0 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { 208 776 952 224 "LDB0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.241 ns ( 34.98 % ) " "Info: Total cell delay = 5.241 ns ( 34.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.742 ns ( 65.02 % ) " "Info: Total interconnect delay = 9.742 ns ( 65.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.983 ns" { uIR21 24_decoder:inst11|38_decoder:inst|inst9 select-2:B|inst23~153 LDB0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.983 ns" { uIR21 {} uIR21~combout {} 24_decoder:inst11|38_decoder:inst|inst9 {} select-2:B|inst23~153 {} LDB0 {} } { 0.000ns 0.000ns 6.527ns 1.508ns 1.707ns } { 0.000ns 0.995ns 0.499ns 0.651ns 3.096ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "MAR-8:IR\|inst uIR19 START 6.314 ns register " "Info: th for register \"MAR-8:IR\|inst\" (data pin = \"uIR19\", clock pin = \"START\") is 6.314 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 14.881 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 14.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.408 ns) + CELL(0.970 ns) 4.362 ns halt:inst\|inst3 2 REG LCFF_X33_Y10_N25 1 " "Info: 2: + IC(2.408 ns) + CELL(0.970 ns) = 4.362 ns; Loc. = LCFF_X33_Y10_N25; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.378 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.366 ns) 5.173 ns halt:inst\|inst5 3 COMB LCCOMB_X33_Y10_N26 1 " "Info: 3: + IC(0.445 ns) + CELL(0.366 ns) = 5.173 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.970 ns) 6.464 ns inst3 4 REG LCFF_X33_Y10_N1 10 " "Info: 4: + IC(0.321 ns) + CELL(0.970 ns) = 6.464 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.544 ns) 7.472 ns inst51 5 COMB LCCOMB_X33_Y10_N30 8 " "Info: 5: + IC(0.464 ns) + CELL(0.544 ns) = 7.472 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.743 ns) + CELL(0.666 ns) 14.881 ns MAR-8:IR\|inst 6 REG LCFF_X31_Y10_N15 2 " "Info: 6: + IC(6.743 ns) + CELL(0.666 ns) = 14.881 ns; Loc. = LCFF_X31_Y10_N15; Fanout = 2; REG Node = 'MAR-8:IR\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.409 ns" { inst51 MAR-8:IR|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.500 ns ( 30.24 % ) " "Info: Total cell delay = 4.500 ns ( 30.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.381 ns ( 69.76 % ) " "Info: Total interconnect delay = 10.381 ns ( 69.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.881 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.881 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst {} } { 0.000ns 0.000ns 2.408ns 0.445ns 0.321ns 0.464ns 6.743ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.544ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.873 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR19 1 PIN PIN_115 9 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_115; Fanout = 9; PIN Node = 'uIR19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR19 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/TOTAL.bdf" { { 160 -264 -96 176 "uIR19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.501 ns) + CELL(0.206 ns) 7.702 ns ALU:inst40\|74181:inst1\|52~251 2 COMB LCCOMB_X32_Y10_N10 2 " "Info: 2: + IC(6.501 ns) + CELL(0.206 ns) = 7.702 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|52~251'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.707 ns" { uIR19 ALU:inst40|74181:inst1|52~251 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.370 ns) 8.765 ns ALU:inst40\|74181:inst1\|77 3 COMB LCCOMB_X31_Y10_N14 9 " "Info: 3: + IC(0.693 ns) + CELL(0.370 ns) = 8.765 ns; Loc. = LCCOMB_X31_Y10_N14; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { ALU:inst40|74181:inst1|52~251 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.873 ns MAR-8:IR\|inst 4 REG LCFF_X31_Y10_N15 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.873 ns; Loc. = LCFF_X31_Y10_N15; Fanout = 2; REG Node = 'MAR-8:IR\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|77 MAR-8:IR|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.679 ns ( 18.92 % ) " "Info: Total cell delay = 1.679 ns ( 18.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.194 ns ( 81.08 % ) " "Info: Total interconnect delay = 7.194 ns ( 81.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.873 ns" { uIR19 ALU:inst40|74181:inst1|52~251 ALU:inst40|74181:inst1|77 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.873 ns" { uIR19 {} uIR19~combout {} ALU:inst40|74181:inst1|52~251 {} ALU:inst40|74181:inst1|77 {} MAR-8:IR|inst {} } { 0.000ns 0.000ns 6.501ns 0.693ns 0.000ns } { 0.000ns 0.995ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.881 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.881 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst {} } { 0.000ns 0.000ns 2.408ns 0.445ns 0.321ns 0.464ns 6.743ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.544ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.873 ns" { uIR19 ALU:inst40|74181:inst1|52~251 ALU:inst40|74181:inst1|77 MAR-8:IR|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.873 ns" { uIR19 {} uIR19~combout {} ALU:inst40|74181:inst1|52~251 {} ALU:inst40|74181:inst1|77 {} MAR-8:IR|inst {} } { 0.000ns 0.000ns 6.501ns 0.693ns 0.000ns } { 0.000ns 0.995ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 20:15:19 2024 " "Info: Processing ended: Tue May 21 20:15:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Info: Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
