
STM32L476_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006928  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000046c  08006ab8  08006ab8  00007ab8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f24  08006f24  00008068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006f24  08006f24  00007f24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006f2c  08006f2c  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f2c  08006f2c  00007f2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006f30  08006f30  00007f30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08006f34  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002ac  20000068  08006f9c  00008068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000314  08006f9c  00008314  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010fdd  00000000  00000000  00008098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002337  00000000  00000000  00019075  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001000  00000000  00000000  0001b3b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c77  00000000  00000000  0001c3b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027e05  00000000  00000000  0001d027  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011ffc  00000000  00000000  00044e2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f64a4  00000000  00000000  00056e28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014d2cc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e64  00000000  00000000  0014d310  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  00152174  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006aa0 	.word	0x08006aa0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08006aa0 	.word	0x08006aa0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_dmul>:
 8000270:	b570      	push	{r4, r5, r6, lr}
 8000272:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000276:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800027a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800027e:	bf1d      	ittte	ne
 8000280:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000284:	ea94 0f0c 	teqne	r4, ip
 8000288:	ea95 0f0c 	teqne	r5, ip
 800028c:	f000 f8de 	bleq	800044c <__aeabi_dmul+0x1dc>
 8000290:	442c      	add	r4, r5
 8000292:	ea81 0603 	eor.w	r6, r1, r3
 8000296:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800029a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800029e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002a2:	bf18      	it	ne
 80002a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002b0:	d038      	beq.n	8000324 <__aeabi_dmul+0xb4>
 80002b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002b6:	f04f 0500 	mov.w	r5, #0
 80002ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002be:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002c6:	f04f 0600 	mov.w	r6, #0
 80002ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ce:	f09c 0f00 	teq	ip, #0
 80002d2:	bf18      	it	ne
 80002d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002d8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002dc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002e0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002e4:	d204      	bcs.n	80002f0 <__aeabi_dmul+0x80>
 80002e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002ea:	416d      	adcs	r5, r5
 80002ec:	eb46 0606 	adc.w	r6, r6, r6
 80002f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000300:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000304:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000308:	bf88      	it	hi
 800030a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800030e:	d81e      	bhi.n	800034e <__aeabi_dmul+0xde>
 8000310:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000314:	bf08      	it	eq
 8000316:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800031a:	f150 0000 	adcs.w	r0, r0, #0
 800031e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000328:	ea46 0101 	orr.w	r1, r6, r1
 800032c:	ea40 0002 	orr.w	r0, r0, r2
 8000330:	ea81 0103 	eor.w	r1, r1, r3
 8000334:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000338:	bfc2      	ittt	gt
 800033a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800033e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000342:	bd70      	popgt	{r4, r5, r6, pc}
 8000344:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000348:	f04f 0e00 	mov.w	lr, #0
 800034c:	3c01      	subs	r4, #1
 800034e:	f300 80ab 	bgt.w	80004a8 <__aeabi_dmul+0x238>
 8000352:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000356:	bfde      	ittt	le
 8000358:	2000      	movle	r0, #0
 800035a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800035e:	bd70      	pople	{r4, r5, r6, pc}
 8000360:	f1c4 0400 	rsb	r4, r4, #0
 8000364:	3c20      	subs	r4, #32
 8000366:	da35      	bge.n	80003d4 <__aeabi_dmul+0x164>
 8000368:	340c      	adds	r4, #12
 800036a:	dc1b      	bgt.n	80003a4 <__aeabi_dmul+0x134>
 800036c:	f104 0414 	add.w	r4, r4, #20
 8000370:	f1c4 0520 	rsb	r5, r4, #32
 8000374:	fa00 f305 	lsl.w	r3, r0, r5
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea40 0002 	orr.w	r0, r0, r2
 8000384:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000388:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000390:	fa21 f604 	lsr.w	r6, r1, r4
 8000394:	eb42 0106 	adc.w	r1, r2, r6
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f1c4 040c 	rsb	r4, r4, #12
 80003a8:	f1c4 0520 	rsb	r5, r4, #32
 80003ac:	fa00 f304 	lsl.w	r3, r0, r4
 80003b0:	fa20 f005 	lsr.w	r0, r0, r5
 80003b4:	fa01 f204 	lsl.w	r2, r1, r4
 80003b8:	ea40 0002 	orr.w	r0, r0, r2
 80003bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003c4:	f141 0100 	adc.w	r1, r1, #0
 80003c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003cc:	bf08      	it	eq
 80003ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f1c4 0520 	rsb	r5, r4, #32
 80003d8:	fa00 f205 	lsl.w	r2, r0, r5
 80003dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80003e0:	fa20 f304 	lsr.w	r3, r0, r4
 80003e4:	fa01 f205 	lsl.w	r2, r1, r5
 80003e8:	ea43 0302 	orr.w	r3, r3, r2
 80003ec:	fa21 f004 	lsr.w	r0, r1, r4
 80003f0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003f4:	fa21 f204 	lsr.w	r2, r1, r4
 80003f8:	ea20 0002 	bic.w	r0, r0, r2
 80003fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000400:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000404:	bf08      	it	eq
 8000406:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	f094 0f00 	teq	r4, #0
 8000410:	d10f      	bne.n	8000432 <__aeabi_dmul+0x1c2>
 8000412:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000416:	0040      	lsls	r0, r0, #1
 8000418:	eb41 0101 	adc.w	r1, r1, r1
 800041c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000420:	bf08      	it	eq
 8000422:	3c01      	subeq	r4, #1
 8000424:	d0f7      	beq.n	8000416 <__aeabi_dmul+0x1a6>
 8000426:	ea41 0106 	orr.w	r1, r1, r6
 800042a:	f095 0f00 	teq	r5, #0
 800042e:	bf18      	it	ne
 8000430:	4770      	bxne	lr
 8000432:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000436:	0052      	lsls	r2, r2, #1
 8000438:	eb43 0303 	adc.w	r3, r3, r3
 800043c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000440:	bf08      	it	eq
 8000442:	3d01      	subeq	r5, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1c6>
 8000446:	ea43 0306 	orr.w	r3, r3, r6
 800044a:	4770      	bx	lr
 800044c:	ea94 0f0c 	teq	r4, ip
 8000450:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000454:	bf18      	it	ne
 8000456:	ea95 0f0c 	teqne	r5, ip
 800045a:	d00c      	beq.n	8000476 <__aeabi_dmul+0x206>
 800045c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000460:	bf18      	it	ne
 8000462:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000466:	d1d1      	bne.n	800040c <__aeabi_dmul+0x19c>
 8000468:	ea81 0103 	eor.w	r1, r1, r3
 800046c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000470:	f04f 0000 	mov.w	r0, #0
 8000474:	bd70      	pop	{r4, r5, r6, pc}
 8000476:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800047a:	bf06      	itte	eq
 800047c:	4610      	moveq	r0, r2
 800047e:	4619      	moveq	r1, r3
 8000480:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000484:	d019      	beq.n	80004ba <__aeabi_dmul+0x24a>
 8000486:	ea94 0f0c 	teq	r4, ip
 800048a:	d102      	bne.n	8000492 <__aeabi_dmul+0x222>
 800048c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000490:	d113      	bne.n	80004ba <__aeabi_dmul+0x24a>
 8000492:	ea95 0f0c 	teq	r5, ip
 8000496:	d105      	bne.n	80004a4 <__aeabi_dmul+0x234>
 8000498:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800049c:	bf1c      	itt	ne
 800049e:	4610      	movne	r0, r2
 80004a0:	4619      	movne	r1, r3
 80004a2:	d10a      	bne.n	80004ba <__aeabi_dmul+0x24a>
 80004a4:	ea81 0103 	eor.w	r1, r1, r3
 80004a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004ac:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004b4:	f04f 0000 	mov.w	r0, #0
 80004b8:	bd70      	pop	{r4, r5, r6, pc}
 80004ba:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004be:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004c2:	bd70      	pop	{r4, r5, r6, pc}

080004c4 <__aeabi_drsub>:
 80004c4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004c8:	e002      	b.n	80004d0 <__adddf3>
 80004ca:	bf00      	nop

080004cc <__aeabi_dsub>:
 80004cc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004d0 <__adddf3>:
 80004d0:	b530      	push	{r4, r5, lr}
 80004d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004da:	ea94 0f05 	teq	r4, r5
 80004de:	bf08      	it	eq
 80004e0:	ea90 0f02 	teqeq	r0, r2
 80004e4:	bf1f      	itttt	ne
 80004e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f6:	f000 80e2 	beq.w	80006be <__adddf3+0x1ee>
 80004fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000502:	bfb8      	it	lt
 8000504:	426d      	neglt	r5, r5
 8000506:	dd0c      	ble.n	8000522 <__adddf3+0x52>
 8000508:	442c      	add	r4, r5
 800050a:	ea80 0202 	eor.w	r2, r0, r2
 800050e:	ea81 0303 	eor.w	r3, r1, r3
 8000512:	ea82 0000 	eor.w	r0, r2, r0
 8000516:	ea83 0101 	eor.w	r1, r3, r1
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	2d36      	cmp	r5, #54	@ 0x36
 8000524:	bf88      	it	hi
 8000526:	bd30      	pophi	{r4, r5, pc}
 8000528:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800052c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000530:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000534:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000538:	d002      	beq.n	8000540 <__adddf3+0x70>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000544:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000548:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800054c:	d002      	beq.n	8000554 <__adddf3+0x84>
 800054e:	4252      	negs	r2, r2
 8000550:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000554:	ea94 0f05 	teq	r4, r5
 8000558:	f000 80a7 	beq.w	80006aa <__adddf3+0x1da>
 800055c:	f1a4 0401 	sub.w	r4, r4, #1
 8000560:	f1d5 0e20 	rsbs	lr, r5, #32
 8000564:	db0d      	blt.n	8000582 <__adddf3+0xb2>
 8000566:	fa02 fc0e 	lsl.w	ip, r2, lr
 800056a:	fa22 f205 	lsr.w	r2, r2, r5
 800056e:	1880      	adds	r0, r0, r2
 8000570:	f141 0100 	adc.w	r1, r1, #0
 8000574:	fa03 f20e 	lsl.w	r2, r3, lr
 8000578:	1880      	adds	r0, r0, r2
 800057a:	fa43 f305 	asr.w	r3, r3, r5
 800057e:	4159      	adcs	r1, r3
 8000580:	e00e      	b.n	80005a0 <__adddf3+0xd0>
 8000582:	f1a5 0520 	sub.w	r5, r5, #32
 8000586:	f10e 0e20 	add.w	lr, lr, #32
 800058a:	2a01      	cmp	r2, #1
 800058c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000590:	bf28      	it	cs
 8000592:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000596:	fa43 f305 	asr.w	r3, r3, r5
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	d507      	bpl.n	80005b6 <__adddf3+0xe6>
 80005a6:	f04f 0e00 	mov.w	lr, #0
 80005aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005b6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ba:	d31b      	bcc.n	80005f4 <__adddf3+0x124>
 80005bc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005c0:	d30c      	bcc.n	80005dc <__adddf3+0x10c>
 80005c2:	0849      	lsrs	r1, r1, #1
 80005c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005cc:	f104 0401 	add.w	r4, r4, #1
 80005d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005d4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005d8:	f080 809a 	bcs.w	8000710 <__adddf3+0x240>
 80005dc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005e0:	bf08      	it	eq
 80005e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005e6:	f150 0000 	adcs.w	r0, r0, #0
 80005ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ee:	ea41 0105 	orr.w	r1, r1, r5
 80005f2:	bd30      	pop	{r4, r5, pc}
 80005f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005f8:	4140      	adcs	r0, r0
 80005fa:	eb41 0101 	adc.w	r1, r1, r1
 80005fe:	3c01      	subs	r4, #1
 8000600:	bf28      	it	cs
 8000602:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000606:	d2e9      	bcs.n	80005dc <__adddf3+0x10c>
 8000608:	f091 0f00 	teq	r1, #0
 800060c:	bf04      	itt	eq
 800060e:	4601      	moveq	r1, r0
 8000610:	2000      	moveq	r0, #0
 8000612:	fab1 f381 	clz	r3, r1
 8000616:	bf08      	it	eq
 8000618:	3320      	addeq	r3, #32
 800061a:	f1a3 030b 	sub.w	r3, r3, #11
 800061e:	f1b3 0220 	subs.w	r2, r3, #32
 8000622:	da0c      	bge.n	800063e <__adddf3+0x16e>
 8000624:	320c      	adds	r2, #12
 8000626:	dd08      	ble.n	800063a <__adddf3+0x16a>
 8000628:	f102 0c14 	add.w	ip, r2, #20
 800062c:	f1c2 020c 	rsb	r2, r2, #12
 8000630:	fa01 f00c 	lsl.w	r0, r1, ip
 8000634:	fa21 f102 	lsr.w	r1, r1, r2
 8000638:	e00c      	b.n	8000654 <__adddf3+0x184>
 800063a:	f102 0214 	add.w	r2, r2, #20
 800063e:	bfd8      	it	le
 8000640:	f1c2 0c20 	rsble	ip, r2, #32
 8000644:	fa01 f102 	lsl.w	r1, r1, r2
 8000648:	fa20 fc0c 	lsr.w	ip, r0, ip
 800064c:	bfdc      	itt	le
 800064e:	ea41 010c 	orrle.w	r1, r1, ip
 8000652:	4090      	lslle	r0, r2
 8000654:	1ae4      	subs	r4, r4, r3
 8000656:	bfa2      	ittt	ge
 8000658:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800065c:	4329      	orrge	r1, r5
 800065e:	bd30      	popge	{r4, r5, pc}
 8000660:	ea6f 0404 	mvn.w	r4, r4
 8000664:	3c1f      	subs	r4, #31
 8000666:	da1c      	bge.n	80006a2 <__adddf3+0x1d2>
 8000668:	340c      	adds	r4, #12
 800066a:	dc0e      	bgt.n	800068a <__adddf3+0x1ba>
 800066c:	f104 0414 	add.w	r4, r4, #20
 8000670:	f1c4 0220 	rsb	r2, r4, #32
 8000674:	fa20 f004 	lsr.w	r0, r0, r4
 8000678:	fa01 f302 	lsl.w	r3, r1, r2
 800067c:	ea40 0003 	orr.w	r0, r0, r3
 8000680:	fa21 f304 	lsr.w	r3, r1, r4
 8000684:	ea45 0103 	orr.w	r1, r5, r3
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	f1c4 040c 	rsb	r4, r4, #12
 800068e:	f1c4 0220 	rsb	r2, r4, #32
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 f304 	lsl.w	r3, r1, r4
 800069a:	ea40 0003 	orr.w	r0, r0, r3
 800069e:	4629      	mov	r1, r5
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	fa21 f004 	lsr.w	r0, r1, r4
 80006a6:	4629      	mov	r1, r5
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f094 0f00 	teq	r4, #0
 80006ae:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006b2:	bf06      	itte	eq
 80006b4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006b8:	3401      	addeq	r4, #1
 80006ba:	3d01      	subne	r5, #1
 80006bc:	e74e      	b.n	800055c <__adddf3+0x8c>
 80006be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006c2:	bf18      	it	ne
 80006c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006c8:	d029      	beq.n	800071e <__adddf3+0x24e>
 80006ca:	ea94 0f05 	teq	r4, r5
 80006ce:	bf08      	it	eq
 80006d0:	ea90 0f02 	teqeq	r0, r2
 80006d4:	d005      	beq.n	80006e2 <__adddf3+0x212>
 80006d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006da:	bf04      	itt	eq
 80006dc:	4619      	moveq	r1, r3
 80006de:	4610      	moveq	r0, r2
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	ea91 0f03 	teq	r1, r3
 80006e6:	bf1e      	ittt	ne
 80006e8:	2100      	movne	r1, #0
 80006ea:	2000      	movne	r0, #0
 80006ec:	bd30      	popne	{r4, r5, pc}
 80006ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006f2:	d105      	bne.n	8000700 <__adddf3+0x230>
 80006f4:	0040      	lsls	r0, r0, #1
 80006f6:	4149      	adcs	r1, r1
 80006f8:	bf28      	it	cs
 80006fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006fe:	bd30      	pop	{r4, r5, pc}
 8000700:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000704:	bf3c      	itt	cc
 8000706:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800070a:	bd30      	popcc	{r4, r5, pc}
 800070c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000710:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd30      	pop	{r4, r5, pc}
 800071e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000722:	bf1a      	itte	ne
 8000724:	4619      	movne	r1, r3
 8000726:	4610      	movne	r0, r2
 8000728:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800072c:	bf1c      	itt	ne
 800072e:	460b      	movne	r3, r1
 8000730:	4602      	movne	r2, r0
 8000732:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000736:	bf06      	itte	eq
 8000738:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800073c:	ea91 0f03 	teqeq	r1, r3
 8000740:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000744:	bd30      	pop	{r4, r5, pc}
 8000746:	bf00      	nop

08000748 <__aeabi_ui2d>:
 8000748:	f090 0f00 	teq	r0, #0
 800074c:	bf04      	itt	eq
 800074e:	2100      	moveq	r1, #0
 8000750:	4770      	bxeq	lr
 8000752:	b530      	push	{r4, r5, lr}
 8000754:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000758:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800075c:	f04f 0500 	mov.w	r5, #0
 8000760:	f04f 0100 	mov.w	r1, #0
 8000764:	e750      	b.n	8000608 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_i2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000780:	bf48      	it	mi
 8000782:	4240      	negmi	r0, r0
 8000784:	f04f 0100 	mov.w	r1, #0
 8000788:	e73e      	b.n	8000608 <__adddf3+0x138>
 800078a:	bf00      	nop

0800078c <__aeabi_f2d>:
 800078c:	0042      	lsls	r2, r0, #1
 800078e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000792:	ea4f 0131 	mov.w	r1, r1, rrx
 8000796:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800079a:	bf1f      	itttt	ne
 800079c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007a0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007a4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007a8:	4770      	bxne	lr
 80007aa:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ae:	bf08      	it	eq
 80007b0:	4770      	bxeq	lr
 80007b2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007b6:	bf04      	itt	eq
 80007b8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007bc:	4770      	bxeq	lr
 80007be:	b530      	push	{r4, r5, lr}
 80007c0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	e71c      	b.n	8000608 <__adddf3+0x138>
 80007ce:	bf00      	nop

080007d0 <__aeabi_ul2d>:
 80007d0:	ea50 0201 	orrs.w	r2, r0, r1
 80007d4:	bf08      	it	eq
 80007d6:	4770      	bxeq	lr
 80007d8:	b530      	push	{r4, r5, lr}
 80007da:	f04f 0500 	mov.w	r5, #0
 80007de:	e00a      	b.n	80007f6 <__aeabi_l2d+0x16>

080007e0 <__aeabi_l2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007ee:	d502      	bpl.n	80007f6 <__aeabi_l2d+0x16>
 80007f0:	4240      	negs	r0, r0
 80007f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007f6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007fa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000802:	f43f aed8 	beq.w	80005b6 <__adddf3+0xe6>
 8000806:	f04f 0203 	mov.w	r2, #3
 800080a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800080e:	bf18      	it	ne
 8000810:	3203      	addne	r2, #3
 8000812:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000816:	bf18      	it	ne
 8000818:	3203      	addne	r2, #3
 800081a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800081e:	f1c2 0320 	rsb	r3, r2, #32
 8000822:	fa00 fc03 	lsl.w	ip, r0, r3
 8000826:	fa20 f002 	lsr.w	r0, r0, r2
 800082a:	fa01 fe03 	lsl.w	lr, r1, r3
 800082e:	ea40 000e 	orr.w	r0, r0, lr
 8000832:	fa21 f102 	lsr.w	r1, r1, r2
 8000836:	4414      	add	r4, r2
 8000838:	e6bd      	b.n	80005b6 <__adddf3+0xe6>
 800083a:	bf00      	nop

0800083c <__aeabi_d2f>:
 800083c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000840:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000844:	bf24      	itt	cs
 8000846:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800084a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800084e:	d90d      	bls.n	800086c <__aeabi_d2f+0x30>
 8000850:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000854:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000858:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800085c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000860:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000864:	bf08      	it	eq
 8000866:	f020 0001 	biceq.w	r0, r0, #1
 800086a:	4770      	bx	lr
 800086c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000870:	d121      	bne.n	80008b6 <__aeabi_d2f+0x7a>
 8000872:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000876:	bfbc      	itt	lt
 8000878:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800087c:	4770      	bxlt	lr
 800087e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000882:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000886:	f1c2 0218 	rsb	r2, r2, #24
 800088a:	f1c2 0c20 	rsb	ip, r2, #32
 800088e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000892:	fa20 f002 	lsr.w	r0, r0, r2
 8000896:	bf18      	it	ne
 8000898:	f040 0001 	orrne.w	r0, r0, #1
 800089c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008a0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008a4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80008a8:	ea40 000c 	orr.w	r0, r0, ip
 80008ac:	fa23 f302 	lsr.w	r3, r3, r2
 80008b0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008b4:	e7cc      	b.n	8000850 <__aeabi_d2f+0x14>
 80008b6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80008ba:	d107      	bne.n	80008cc <__aeabi_d2f+0x90>
 80008bc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80008c0:	bf1e      	ittt	ne
 80008c2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80008c6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80008ca:	4770      	bxne	lr
 80008cc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80008d0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80008d4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop

080008dc <__aeabi_uldivmod>:
 80008dc:	b953      	cbnz	r3, 80008f4 <__aeabi_uldivmod+0x18>
 80008de:	b94a      	cbnz	r2, 80008f4 <__aeabi_uldivmod+0x18>
 80008e0:	2900      	cmp	r1, #0
 80008e2:	bf08      	it	eq
 80008e4:	2800      	cmpeq	r0, #0
 80008e6:	bf1c      	itt	ne
 80008e8:	f04f 31ff 	movne.w	r1, #4294967295
 80008ec:	f04f 30ff 	movne.w	r0, #4294967295
 80008f0:	f000 b988 	b.w	8000c04 <__aeabi_idiv0>
 80008f4:	f1ad 0c08 	sub.w	ip, sp, #8
 80008f8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008fc:	f000 f806 	bl	800090c <__udivmoddi4>
 8000900:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000904:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000908:	b004      	add	sp, #16
 800090a:	4770      	bx	lr

0800090c <__udivmoddi4>:
 800090c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000910:	9d08      	ldr	r5, [sp, #32]
 8000912:	468e      	mov	lr, r1
 8000914:	4604      	mov	r4, r0
 8000916:	4688      	mov	r8, r1
 8000918:	2b00      	cmp	r3, #0
 800091a:	d14a      	bne.n	80009b2 <__udivmoddi4+0xa6>
 800091c:	428a      	cmp	r2, r1
 800091e:	4617      	mov	r7, r2
 8000920:	d962      	bls.n	80009e8 <__udivmoddi4+0xdc>
 8000922:	fab2 f682 	clz	r6, r2
 8000926:	b14e      	cbz	r6, 800093c <__udivmoddi4+0x30>
 8000928:	f1c6 0320 	rsb	r3, r6, #32
 800092c:	fa01 f806 	lsl.w	r8, r1, r6
 8000930:	fa20 f303 	lsr.w	r3, r0, r3
 8000934:	40b7      	lsls	r7, r6
 8000936:	ea43 0808 	orr.w	r8, r3, r8
 800093a:	40b4      	lsls	r4, r6
 800093c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000940:	fa1f fc87 	uxth.w	ip, r7
 8000944:	fbb8 f1fe 	udiv	r1, r8, lr
 8000948:	0c23      	lsrs	r3, r4, #16
 800094a:	fb0e 8811 	mls	r8, lr, r1, r8
 800094e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000952:	fb01 f20c 	mul.w	r2, r1, ip
 8000956:	429a      	cmp	r2, r3
 8000958:	d909      	bls.n	800096e <__udivmoddi4+0x62>
 800095a:	18fb      	adds	r3, r7, r3
 800095c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000960:	f080 80ea 	bcs.w	8000b38 <__udivmoddi4+0x22c>
 8000964:	429a      	cmp	r2, r3
 8000966:	f240 80e7 	bls.w	8000b38 <__udivmoddi4+0x22c>
 800096a:	3902      	subs	r1, #2
 800096c:	443b      	add	r3, r7
 800096e:	1a9a      	subs	r2, r3, r2
 8000970:	b2a3      	uxth	r3, r4
 8000972:	fbb2 f0fe 	udiv	r0, r2, lr
 8000976:	fb0e 2210 	mls	r2, lr, r0, r2
 800097a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800097e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000982:	459c      	cmp	ip, r3
 8000984:	d909      	bls.n	800099a <__udivmoddi4+0x8e>
 8000986:	18fb      	adds	r3, r7, r3
 8000988:	f100 32ff 	add.w	r2, r0, #4294967295
 800098c:	f080 80d6 	bcs.w	8000b3c <__udivmoddi4+0x230>
 8000990:	459c      	cmp	ip, r3
 8000992:	f240 80d3 	bls.w	8000b3c <__udivmoddi4+0x230>
 8000996:	443b      	add	r3, r7
 8000998:	3802      	subs	r0, #2
 800099a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800099e:	eba3 030c 	sub.w	r3, r3, ip
 80009a2:	2100      	movs	r1, #0
 80009a4:	b11d      	cbz	r5, 80009ae <__udivmoddi4+0xa2>
 80009a6:	40f3      	lsrs	r3, r6
 80009a8:	2200      	movs	r2, #0
 80009aa:	e9c5 3200 	strd	r3, r2, [r5]
 80009ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009b2:	428b      	cmp	r3, r1
 80009b4:	d905      	bls.n	80009c2 <__udivmoddi4+0xb6>
 80009b6:	b10d      	cbz	r5, 80009bc <__udivmoddi4+0xb0>
 80009b8:	e9c5 0100 	strd	r0, r1, [r5]
 80009bc:	2100      	movs	r1, #0
 80009be:	4608      	mov	r0, r1
 80009c0:	e7f5      	b.n	80009ae <__udivmoddi4+0xa2>
 80009c2:	fab3 f183 	clz	r1, r3
 80009c6:	2900      	cmp	r1, #0
 80009c8:	d146      	bne.n	8000a58 <__udivmoddi4+0x14c>
 80009ca:	4573      	cmp	r3, lr
 80009cc:	d302      	bcc.n	80009d4 <__udivmoddi4+0xc8>
 80009ce:	4282      	cmp	r2, r0
 80009d0:	f200 8105 	bhi.w	8000bde <__udivmoddi4+0x2d2>
 80009d4:	1a84      	subs	r4, r0, r2
 80009d6:	eb6e 0203 	sbc.w	r2, lr, r3
 80009da:	2001      	movs	r0, #1
 80009dc:	4690      	mov	r8, r2
 80009de:	2d00      	cmp	r5, #0
 80009e0:	d0e5      	beq.n	80009ae <__udivmoddi4+0xa2>
 80009e2:	e9c5 4800 	strd	r4, r8, [r5]
 80009e6:	e7e2      	b.n	80009ae <__udivmoddi4+0xa2>
 80009e8:	2a00      	cmp	r2, #0
 80009ea:	f000 8090 	beq.w	8000b0e <__udivmoddi4+0x202>
 80009ee:	fab2 f682 	clz	r6, r2
 80009f2:	2e00      	cmp	r6, #0
 80009f4:	f040 80a4 	bne.w	8000b40 <__udivmoddi4+0x234>
 80009f8:	1a8a      	subs	r2, r1, r2
 80009fa:	0c03      	lsrs	r3, r0, #16
 80009fc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a00:	b280      	uxth	r0, r0
 8000a02:	b2bc      	uxth	r4, r7
 8000a04:	2101      	movs	r1, #1
 8000a06:	fbb2 fcfe 	udiv	ip, r2, lr
 8000a0a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000a0e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a12:	fb04 f20c 	mul.w	r2, r4, ip
 8000a16:	429a      	cmp	r2, r3
 8000a18:	d907      	bls.n	8000a2a <__udivmoddi4+0x11e>
 8000a1a:	18fb      	adds	r3, r7, r3
 8000a1c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000a20:	d202      	bcs.n	8000a28 <__udivmoddi4+0x11c>
 8000a22:	429a      	cmp	r2, r3
 8000a24:	f200 80e0 	bhi.w	8000be8 <__udivmoddi4+0x2dc>
 8000a28:	46c4      	mov	ip, r8
 8000a2a:	1a9b      	subs	r3, r3, r2
 8000a2c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000a30:	fb0e 3312 	mls	r3, lr, r2, r3
 8000a34:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000a38:	fb02 f404 	mul.w	r4, r2, r4
 8000a3c:	429c      	cmp	r4, r3
 8000a3e:	d907      	bls.n	8000a50 <__udivmoddi4+0x144>
 8000a40:	18fb      	adds	r3, r7, r3
 8000a42:	f102 30ff 	add.w	r0, r2, #4294967295
 8000a46:	d202      	bcs.n	8000a4e <__udivmoddi4+0x142>
 8000a48:	429c      	cmp	r4, r3
 8000a4a:	f200 80ca 	bhi.w	8000be2 <__udivmoddi4+0x2d6>
 8000a4e:	4602      	mov	r2, r0
 8000a50:	1b1b      	subs	r3, r3, r4
 8000a52:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000a56:	e7a5      	b.n	80009a4 <__udivmoddi4+0x98>
 8000a58:	f1c1 0620 	rsb	r6, r1, #32
 8000a5c:	408b      	lsls	r3, r1
 8000a5e:	fa22 f706 	lsr.w	r7, r2, r6
 8000a62:	431f      	orrs	r7, r3
 8000a64:	fa0e f401 	lsl.w	r4, lr, r1
 8000a68:	fa20 f306 	lsr.w	r3, r0, r6
 8000a6c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000a70:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000a74:	4323      	orrs	r3, r4
 8000a76:	fa00 f801 	lsl.w	r8, r0, r1
 8000a7a:	fa1f fc87 	uxth.w	ip, r7
 8000a7e:	fbbe f0f9 	udiv	r0, lr, r9
 8000a82:	0c1c      	lsrs	r4, r3, #16
 8000a84:	fb09 ee10 	mls	lr, r9, r0, lr
 8000a88:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000a8c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000a90:	45a6      	cmp	lr, r4
 8000a92:	fa02 f201 	lsl.w	r2, r2, r1
 8000a96:	d909      	bls.n	8000aac <__udivmoddi4+0x1a0>
 8000a98:	193c      	adds	r4, r7, r4
 8000a9a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000a9e:	f080 809c 	bcs.w	8000bda <__udivmoddi4+0x2ce>
 8000aa2:	45a6      	cmp	lr, r4
 8000aa4:	f240 8099 	bls.w	8000bda <__udivmoddi4+0x2ce>
 8000aa8:	3802      	subs	r0, #2
 8000aaa:	443c      	add	r4, r7
 8000aac:	eba4 040e 	sub.w	r4, r4, lr
 8000ab0:	fa1f fe83 	uxth.w	lr, r3
 8000ab4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ab8:	fb09 4413 	mls	r4, r9, r3, r4
 8000abc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ac0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ac4:	45a4      	cmp	ip, r4
 8000ac6:	d908      	bls.n	8000ada <__udivmoddi4+0x1ce>
 8000ac8:	193c      	adds	r4, r7, r4
 8000aca:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ace:	f080 8082 	bcs.w	8000bd6 <__udivmoddi4+0x2ca>
 8000ad2:	45a4      	cmp	ip, r4
 8000ad4:	d97f      	bls.n	8000bd6 <__udivmoddi4+0x2ca>
 8000ad6:	3b02      	subs	r3, #2
 8000ad8:	443c      	add	r4, r7
 8000ada:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ade:	eba4 040c 	sub.w	r4, r4, ip
 8000ae2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ae6:	4564      	cmp	r4, ip
 8000ae8:	4673      	mov	r3, lr
 8000aea:	46e1      	mov	r9, ip
 8000aec:	d362      	bcc.n	8000bb4 <__udivmoddi4+0x2a8>
 8000aee:	d05f      	beq.n	8000bb0 <__udivmoddi4+0x2a4>
 8000af0:	b15d      	cbz	r5, 8000b0a <__udivmoddi4+0x1fe>
 8000af2:	ebb8 0203 	subs.w	r2, r8, r3
 8000af6:	eb64 0409 	sbc.w	r4, r4, r9
 8000afa:	fa04 f606 	lsl.w	r6, r4, r6
 8000afe:	fa22 f301 	lsr.w	r3, r2, r1
 8000b02:	431e      	orrs	r6, r3
 8000b04:	40cc      	lsrs	r4, r1
 8000b06:	e9c5 6400 	strd	r6, r4, [r5]
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	e74f      	b.n	80009ae <__udivmoddi4+0xa2>
 8000b0e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000b12:	0c01      	lsrs	r1, r0, #16
 8000b14:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000b18:	b280      	uxth	r0, r0
 8000b1a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000b1e:	463b      	mov	r3, r7
 8000b20:	4638      	mov	r0, r7
 8000b22:	463c      	mov	r4, r7
 8000b24:	46b8      	mov	r8, r7
 8000b26:	46be      	mov	lr, r7
 8000b28:	2620      	movs	r6, #32
 8000b2a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000b2e:	eba2 0208 	sub.w	r2, r2, r8
 8000b32:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000b36:	e766      	b.n	8000a06 <__udivmoddi4+0xfa>
 8000b38:	4601      	mov	r1, r0
 8000b3a:	e718      	b.n	800096e <__udivmoddi4+0x62>
 8000b3c:	4610      	mov	r0, r2
 8000b3e:	e72c      	b.n	800099a <__udivmoddi4+0x8e>
 8000b40:	f1c6 0220 	rsb	r2, r6, #32
 8000b44:	fa2e f302 	lsr.w	r3, lr, r2
 8000b48:	40b7      	lsls	r7, r6
 8000b4a:	40b1      	lsls	r1, r6
 8000b4c:	fa20 f202 	lsr.w	r2, r0, r2
 8000b50:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b54:	430a      	orrs	r2, r1
 8000b56:	fbb3 f8fe 	udiv	r8, r3, lr
 8000b5a:	b2bc      	uxth	r4, r7
 8000b5c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000b60:	0c11      	lsrs	r1, r2, #16
 8000b62:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b66:	fb08 f904 	mul.w	r9, r8, r4
 8000b6a:	40b0      	lsls	r0, r6
 8000b6c:	4589      	cmp	r9, r1
 8000b6e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000b72:	b280      	uxth	r0, r0
 8000b74:	d93e      	bls.n	8000bf4 <__udivmoddi4+0x2e8>
 8000b76:	1879      	adds	r1, r7, r1
 8000b78:	f108 3cff 	add.w	ip, r8, #4294967295
 8000b7c:	d201      	bcs.n	8000b82 <__udivmoddi4+0x276>
 8000b7e:	4589      	cmp	r9, r1
 8000b80:	d81f      	bhi.n	8000bc2 <__udivmoddi4+0x2b6>
 8000b82:	eba1 0109 	sub.w	r1, r1, r9
 8000b86:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b8a:	fb09 f804 	mul.w	r8, r9, r4
 8000b8e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000b92:	b292      	uxth	r2, r2
 8000b94:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000b98:	4542      	cmp	r2, r8
 8000b9a:	d229      	bcs.n	8000bf0 <__udivmoddi4+0x2e4>
 8000b9c:	18ba      	adds	r2, r7, r2
 8000b9e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ba2:	d2c4      	bcs.n	8000b2e <__udivmoddi4+0x222>
 8000ba4:	4542      	cmp	r2, r8
 8000ba6:	d2c2      	bcs.n	8000b2e <__udivmoddi4+0x222>
 8000ba8:	f1a9 0102 	sub.w	r1, r9, #2
 8000bac:	443a      	add	r2, r7
 8000bae:	e7be      	b.n	8000b2e <__udivmoddi4+0x222>
 8000bb0:	45f0      	cmp	r8, lr
 8000bb2:	d29d      	bcs.n	8000af0 <__udivmoddi4+0x1e4>
 8000bb4:	ebbe 0302 	subs.w	r3, lr, r2
 8000bb8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000bbc:	3801      	subs	r0, #1
 8000bbe:	46e1      	mov	r9, ip
 8000bc0:	e796      	b.n	8000af0 <__udivmoddi4+0x1e4>
 8000bc2:	eba7 0909 	sub.w	r9, r7, r9
 8000bc6:	4449      	add	r1, r9
 8000bc8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000bcc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bd0:	fb09 f804 	mul.w	r8, r9, r4
 8000bd4:	e7db      	b.n	8000b8e <__udivmoddi4+0x282>
 8000bd6:	4673      	mov	r3, lr
 8000bd8:	e77f      	b.n	8000ada <__udivmoddi4+0x1ce>
 8000bda:	4650      	mov	r0, sl
 8000bdc:	e766      	b.n	8000aac <__udivmoddi4+0x1a0>
 8000bde:	4608      	mov	r0, r1
 8000be0:	e6fd      	b.n	80009de <__udivmoddi4+0xd2>
 8000be2:	443b      	add	r3, r7
 8000be4:	3a02      	subs	r2, #2
 8000be6:	e733      	b.n	8000a50 <__udivmoddi4+0x144>
 8000be8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bec:	443b      	add	r3, r7
 8000bee:	e71c      	b.n	8000a2a <__udivmoddi4+0x11e>
 8000bf0:	4649      	mov	r1, r9
 8000bf2:	e79c      	b.n	8000b2e <__udivmoddi4+0x222>
 8000bf4:	eba1 0109 	sub.w	r1, r1, r9
 8000bf8:	46c4      	mov	ip, r8
 8000bfa:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bfe:	fb09 f804 	mul.w	r8, r9, r4
 8000c02:	e7c4      	b.n	8000b8e <__udivmoddi4+0x282>

08000c04 <__aeabi_idiv0>:
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <_write>:
int Signal_Handler(int functionPicker, float t, float F, float a, float A, float C0, float F2,float F1, float A1, float A2, float Amod,float Fmod);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len){
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b084      	sub	sp, #16
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	60f8      	str	r0, [r7, #12]
 8000c10:	60b9      	str	r1, [r7, #8]
 8000c12:	607a      	str	r2, [r7, #4]

	HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len,HAL_MAX_DELAY);
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	b29a      	uxth	r2, r3
 8000c18:	f04f 33ff 	mov.w	r3, #4294967295
 8000c1c:	68b9      	ldr	r1, [r7, #8]
 8000c1e:	4804      	ldr	r0, [pc, #16]	@ (8000c30 <_write+0x28>)
 8000c20:	f003 fc50 	bl	80044c4 <HAL_UART_Transmit>

	return len;
 8000c24:	687b      	ldr	r3, [r7, #4]
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	3710      	adds	r7, #16
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	20000130 	.word	0x20000130

08000c34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c38:	f000 fe9b 	bl	8001972 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c3c:	f000 f812 	bl	8000c64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c40:	f000 f960 	bl	8000f04 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000c44:	f000 f892 	bl	8000d6c <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000c48:	f000 f92c 	bl	8000ea4 <MX_USART2_UART_Init>
  MX_DAC1_Init();
 8000c4c:	f000 f85c 	bl	8000d08 <MX_DAC1_Init>
  MX_TIM3_Init();
 8000c50:	f000 f8da 	bl	8000e08 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000c54:	2100      	movs	r1, #0
 8000c56:	4802      	ldr	r0, [pc, #8]	@ (8000c60 <main+0x2c>)
 8000c58:	f001 f857 	bl	8001d0a <HAL_DAC_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c5c:	bf00      	nop
 8000c5e:	e7fd      	b.n	8000c5c <main+0x28>
 8000c60:	20000084 	.word	0x20000084

08000c64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b096      	sub	sp, #88	@ 0x58
 8000c68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c6a:	f107 0314 	add.w	r3, r7, #20
 8000c6e:	2244      	movs	r2, #68	@ 0x44
 8000c70:	2100      	movs	r1, #0
 8000c72:	4618      	mov	r0, r3
 8000c74:	f004 fa9b 	bl	80051ae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c78:	463b      	mov	r3, r7
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	601a      	str	r2, [r3, #0]
 8000c7e:	605a      	str	r2, [r3, #4]
 8000c80:	609a      	str	r2, [r3, #8]
 8000c82:	60da      	str	r2, [r3, #12]
 8000c84:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000c86:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000c8a:	f001 fbbf 	bl	800240c <HAL_PWREx_ControlVoltageScaling>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d001      	beq.n	8000c98 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000c94:	f000 fc5a 	bl	800154c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000c98:	2310      	movs	r3, #16
 8000c9a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000ca4:	2360      	movs	r3, #96	@ 0x60
 8000ca6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ca8:	2302      	movs	r3, #2
 8000caa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000cac:	2301      	movs	r3, #1
 8000cae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000cb4:	2328      	movs	r3, #40	@ 0x28
 8000cb6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000cb8:	2307      	movs	r3, #7
 8000cba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000cbc:	2302      	movs	r3, #2
 8000cbe:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000cc0:	2302      	movs	r3, #2
 8000cc2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cc4:	f107 0314 	add.w	r3, r7, #20
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f001 fbf5 	bl	80024b8 <HAL_RCC_OscConfig>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d001      	beq.n	8000cd8 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000cd4:	f000 fc3a 	bl	800154c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cd8:	230f      	movs	r3, #15
 8000cda:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cdc:	2303      	movs	r3, #3
 8000cde:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000cec:	463b      	mov	r3, r7
 8000cee:	2104      	movs	r1, #4
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f001 ffbd 	bl	8002c70 <HAL_RCC_ClockConfig>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d001      	beq.n	8000d00 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000cfc:	f000 fc26 	bl	800154c <Error_Handler>
  }
}
 8000d00:	bf00      	nop
 8000d02:	3758      	adds	r7, #88	@ 0x58
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}

08000d08 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b08a      	sub	sp, #40	@ 0x28
 8000d0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000d0e:	1d3b      	adds	r3, r7, #4
 8000d10:	2224      	movs	r2, #36	@ 0x24
 8000d12:	2100      	movs	r1, #0
 8000d14:	4618      	mov	r0, r3
 8000d16:	f004 fa4a 	bl	80051ae <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000d1a:	4b12      	ldr	r3, [pc, #72]	@ (8000d64 <MX_DAC1_Init+0x5c>)
 8000d1c:	4a12      	ldr	r2, [pc, #72]	@ (8000d68 <MX_DAC1_Init+0x60>)
 8000d1e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000d20:	4810      	ldr	r0, [pc, #64]	@ (8000d64 <MX_DAC1_Init+0x5c>)
 8000d22:	f000 ffd0 	bl	8001cc6 <HAL_DAC_Init>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000d2c:	f000 fc0e 	bl	800154c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000d30:	2300      	movs	r3, #0
 8000d32:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000d34:	2300      	movs	r3, #0
 8000d36:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000d40:	2300      	movs	r3, #0
 8000d42:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000d44:	1d3b      	adds	r3, r7, #4
 8000d46:	2200      	movs	r2, #0
 8000d48:	4619      	mov	r1, r3
 8000d4a:	4806      	ldr	r0, [pc, #24]	@ (8000d64 <MX_DAC1_Init+0x5c>)
 8000d4c:	f001 f84f 	bl	8001dee <HAL_DAC_ConfigChannel>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d001      	beq.n	8000d5a <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8000d56:	f000 fbf9 	bl	800154c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000d5a:	bf00      	nop
 8000d5c:	3728      	adds	r7, #40	@ 0x28
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	20000084 	.word	0x20000084
 8000d68:	40007400 	.word	0x40007400

08000d6c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b088      	sub	sp, #32
 8000d70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d72:	f107 0310 	add.w	r3, r7, #16
 8000d76:	2200      	movs	r2, #0
 8000d78:	601a      	str	r2, [r3, #0]
 8000d7a:	605a      	str	r2, [r3, #4]
 8000d7c:	609a      	str	r2, [r3, #8]
 8000d7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d80:	1d3b      	adds	r3, r7, #4
 8000d82:	2200      	movs	r2, #0
 8000d84:	601a      	str	r2, [r3, #0]
 8000d86:	605a      	str	r2, [r3, #4]
 8000d88:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d8a:	4b1e      	ldr	r3, [pc, #120]	@ (8000e04 <MX_TIM2_Init+0x98>)
 8000d8c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d90:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8000d92:	4b1c      	ldr	r3, [pc, #112]	@ (8000e04 <MX_TIM2_Init+0x98>)
 8000d94:	224f      	movs	r2, #79	@ 0x4f
 8000d96:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d98:	4b1a      	ldr	r3, [pc, #104]	@ (8000e04 <MX_TIM2_Init+0x98>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000d9e:	4b19      	ldr	r3, [pc, #100]	@ (8000e04 <MX_TIM2_Init+0x98>)
 8000da0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000da4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000da6:	4b17      	ldr	r3, [pc, #92]	@ (8000e04 <MX_TIM2_Init+0x98>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dac:	4b15      	ldr	r3, [pc, #84]	@ (8000e04 <MX_TIM2_Init+0x98>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000db2:	4814      	ldr	r0, [pc, #80]	@ (8000e04 <MX_TIM2_Init+0x98>)
 8000db4:	f002 fe3c 	bl	8003a30 <HAL_TIM_Base_Init>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000dbe:	f000 fbc5 	bl	800154c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dc2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dc6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000dc8:	f107 0310 	add.w	r3, r7, #16
 8000dcc:	4619      	mov	r1, r3
 8000dce:	480d      	ldr	r0, [pc, #52]	@ (8000e04 <MX_TIM2_Init+0x98>)
 8000dd0:	f003 f852 	bl	8003e78 <HAL_TIM_ConfigClockSource>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d001      	beq.n	8000dde <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000dda:	f000 fbb7 	bl	800154c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dde:	2300      	movs	r3, #0
 8000de0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000de2:	2300      	movs	r3, #0
 8000de4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000de6:	1d3b      	adds	r3, r7, #4
 8000de8:	4619      	mov	r1, r3
 8000dea:	4806      	ldr	r0, [pc, #24]	@ (8000e04 <MX_TIM2_Init+0x98>)
 8000dec:	f003 fa76 	bl	80042dc <HAL_TIMEx_MasterConfigSynchronization>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000df6:	f000 fba9 	bl	800154c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000dfa:	bf00      	nop
 8000dfc:	3720      	adds	r7, #32
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	20000098 	.word	0x20000098

08000e08 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b088      	sub	sp, #32
 8000e0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e0e:	f107 0310 	add.w	r3, r7, #16
 8000e12:	2200      	movs	r2, #0
 8000e14:	601a      	str	r2, [r3, #0]
 8000e16:	605a      	str	r2, [r3, #4]
 8000e18:	609a      	str	r2, [r3, #8]
 8000e1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e1c:	1d3b      	adds	r3, r7, #4
 8000e1e:	2200      	movs	r2, #0
 8000e20:	601a      	str	r2, [r3, #0]
 8000e22:	605a      	str	r2, [r3, #4]
 8000e24:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000e26:	4b1d      	ldr	r3, [pc, #116]	@ (8000e9c <MX_TIM3_Init+0x94>)
 8000e28:	4a1d      	ldr	r2, [pc, #116]	@ (8000ea0 <MX_TIM3_Init+0x98>)
 8000e2a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 8000e2c:	4b1b      	ldr	r3, [pc, #108]	@ (8000e9c <MX_TIM3_Init+0x94>)
 8000e2e:	224f      	movs	r2, #79	@ 0x4f
 8000e30:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e32:	4b1a      	ldr	r3, [pc, #104]	@ (8000e9c <MX_TIM3_Init+0x94>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8000e38:	4b18      	ldr	r3, [pc, #96]	@ (8000e9c <MX_TIM3_Init+0x94>)
 8000e3a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e3e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e40:	4b16      	ldr	r3, [pc, #88]	@ (8000e9c <MX_TIM3_Init+0x94>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e46:	4b15      	ldr	r3, [pc, #84]	@ (8000e9c <MX_TIM3_Init+0x94>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000e4c:	4813      	ldr	r0, [pc, #76]	@ (8000e9c <MX_TIM3_Init+0x94>)
 8000e4e:	f002 fdef 	bl	8003a30 <HAL_TIM_Base_Init>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000e58:	f000 fb78 	bl	800154c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e60:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000e62:	f107 0310 	add.w	r3, r7, #16
 8000e66:	4619      	mov	r1, r3
 8000e68:	480c      	ldr	r0, [pc, #48]	@ (8000e9c <MX_TIM3_Init+0x94>)
 8000e6a:	f003 f805 	bl	8003e78 <HAL_TIM_ConfigClockSource>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d001      	beq.n	8000e78 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000e74:	f000 fb6a 	bl	800154c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e80:	1d3b      	adds	r3, r7, #4
 8000e82:	4619      	mov	r1, r3
 8000e84:	4805      	ldr	r0, [pc, #20]	@ (8000e9c <MX_TIM3_Init+0x94>)
 8000e86:	f003 fa29 	bl	80042dc <HAL_TIMEx_MasterConfigSynchronization>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d001      	beq.n	8000e94 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000e90:	f000 fb5c 	bl	800154c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000e94:	bf00      	nop
 8000e96:	3720      	adds	r7, #32
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	200000e4 	.word	0x200000e4
 8000ea0:	40000400 	.word	0x40000400

08000ea4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ea8:	4b14      	ldr	r3, [pc, #80]	@ (8000efc <MX_USART2_UART_Init+0x58>)
 8000eaa:	4a15      	ldr	r2, [pc, #84]	@ (8000f00 <MX_USART2_UART_Init+0x5c>)
 8000eac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000eae:	4b13      	ldr	r3, [pc, #76]	@ (8000efc <MX_USART2_UART_Init+0x58>)
 8000eb0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000eb4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000eb6:	4b11      	ldr	r3, [pc, #68]	@ (8000efc <MX_USART2_UART_Init+0x58>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ebc:	4b0f      	ldr	r3, [pc, #60]	@ (8000efc <MX_USART2_UART_Init+0x58>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ec2:	4b0e      	ldr	r3, [pc, #56]	@ (8000efc <MX_USART2_UART_Init+0x58>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8000efc <MX_USART2_UART_Init+0x58>)
 8000eca:	220c      	movs	r2, #12
 8000ecc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ece:	4b0b      	ldr	r3, [pc, #44]	@ (8000efc <MX_USART2_UART_Init+0x58>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ed4:	4b09      	ldr	r3, [pc, #36]	@ (8000efc <MX_USART2_UART_Init+0x58>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000eda:	4b08      	ldr	r3, [pc, #32]	@ (8000efc <MX_USART2_UART_Init+0x58>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ee0:	4b06      	ldr	r3, [pc, #24]	@ (8000efc <MX_USART2_UART_Init+0x58>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ee6:	4805      	ldr	r0, [pc, #20]	@ (8000efc <MX_USART2_UART_Init+0x58>)
 8000ee8:	f003 fa9e 	bl	8004428 <HAL_UART_Init>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000ef2:	f000 fb2b 	bl	800154c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ef6:	bf00      	nop
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	20000130 	.word	0x20000130
 8000f00:	40004400 	.word	0x40004400

08000f04 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b088      	sub	sp, #32
 8000f08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f0a:	f107 030c 	add.w	r3, r7, #12
 8000f0e:	2200      	movs	r2, #0
 8000f10:	601a      	str	r2, [r3, #0]
 8000f12:	605a      	str	r2, [r3, #4]
 8000f14:	609a      	str	r2, [r3, #8]
 8000f16:	60da      	str	r2, [r3, #12]
 8000f18:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f1a:	4b29      	ldr	r3, [pc, #164]	@ (8000fc0 <MX_GPIO_Init+0xbc>)
 8000f1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f1e:	4a28      	ldr	r2, [pc, #160]	@ (8000fc0 <MX_GPIO_Init+0xbc>)
 8000f20:	f043 0304 	orr.w	r3, r3, #4
 8000f24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f26:	4b26      	ldr	r3, [pc, #152]	@ (8000fc0 <MX_GPIO_Init+0xbc>)
 8000f28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f2a:	f003 0304 	and.w	r3, r3, #4
 8000f2e:	60bb      	str	r3, [r7, #8]
 8000f30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f32:	4b23      	ldr	r3, [pc, #140]	@ (8000fc0 <MX_GPIO_Init+0xbc>)
 8000f34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f36:	4a22      	ldr	r2, [pc, #136]	@ (8000fc0 <MX_GPIO_Init+0xbc>)
 8000f38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f3e:	4b20      	ldr	r3, [pc, #128]	@ (8000fc0 <MX_GPIO_Init+0xbc>)
 8000f40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f46:	607b      	str	r3, [r7, #4]
 8000f48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f4a:	4b1d      	ldr	r3, [pc, #116]	@ (8000fc0 <MX_GPIO_Init+0xbc>)
 8000f4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f4e:	4a1c      	ldr	r2, [pc, #112]	@ (8000fc0 <MX_GPIO_Init+0xbc>)
 8000f50:	f043 0301 	orr.w	r3, r3, #1
 8000f54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f56:	4b1a      	ldr	r3, [pc, #104]	@ (8000fc0 <MX_GPIO_Init+0xbc>)
 8000f58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f5a:	f003 0301 	and.w	r3, r3, #1
 8000f5e:	603b      	str	r3, [r7, #0]
 8000f60:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000f62:	2200      	movs	r2, #0
 8000f64:	2120      	movs	r1, #32
 8000f66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f6a:	f001 fa11 	bl	8002390 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000f6e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f74:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000f78:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f7e:	f107 030c 	add.w	r3, r7, #12
 8000f82:	4619      	mov	r1, r3
 8000f84:	480f      	ldr	r0, [pc, #60]	@ (8000fc4 <MX_GPIO_Init+0xc0>)
 8000f86:	f001 f859 	bl	800203c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000f8a:	2320      	movs	r3, #32
 8000f8c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f92:	2300      	movs	r3, #0
 8000f94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f96:	2300      	movs	r3, #0
 8000f98:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f9a:	f107 030c 	add.w	r3, r7, #12
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fa4:	f001 f84a 	bl	800203c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000fa8:	2200      	movs	r2, #0
 8000faa:	2100      	movs	r1, #0
 8000fac:	2028      	movs	r0, #40	@ 0x28
 8000fae:	f000 fe54 	bl	8001c5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000fb2:	2028      	movs	r0, #40	@ 0x28
 8000fb4:	f000 fe6d 	bl	8001c92 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000fb8:	bf00      	nop
 8000fba:	3720      	adds	r7, #32
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	40021000 	.word	0x40021000
 8000fc4:	48000800 	.word	0x48000800

08000fc8 <Signal_Handler>:

/* USER CODE BEGIN 4 */
int Signal_Handler(int functionPicker, float t, float F, float a, float A, float C0, float F2,float F1, float A1, float A2,float Amod,float Fmod){
 8000fc8:	b5b0      	push	{r4, r5, r7, lr}
 8000fca:	ed2d 8b02 	vpush	{d8}
 8000fce:	b08e      	sub	sp, #56	@ 0x38
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8000fd4:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
 8000fd8:	edc7 0a09 	vstr	s1, [r7, #36]	@ 0x24
 8000fdc:	ed87 1a08 	vstr	s2, [r7, #32]
 8000fe0:	edc7 1a07 	vstr	s3, [r7, #28]
 8000fe4:	ed87 2a06 	vstr	s4, [r7, #24]
 8000fe8:	edc7 2a05 	vstr	s5, [r7, #20]
 8000fec:	ed87 3a04 	vstr	s6, [r7, #16]
 8000ff0:	edc7 3a03 	vstr	s7, [r7, #12]
 8000ff4:	ed87 4a02 	vstr	s8, [r7, #8]
 8000ff8:	edc7 4a01 	vstr	s9, [r7, #4]
 8000ffc:	ed87 5a00 	vstr	s10, [r7]

	float answer = 0.0f;
 8001000:	f04f 0300 	mov.w	r3, #0
 8001004:	637b      	str	r3, [r7, #52]	@ 0x34
    switch(functionPicker){
 8001006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001008:	3b01      	subs	r3, #1
 800100a:	2b06      	cmp	r3, #6
 800100c:	f200 81a0 	bhi.w	8001350 <Signal_Handler+0x388>
 8001010:	a201      	add	r2, pc, #4	@ (adr r2, 8001018 <Signal_Handler+0x50>)
 8001012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001016:	bf00      	nop
 8001018:	08001035 	.word	0x08001035
 800101c:	080010bf 	.word	0x080010bf
 8001020:	08001141 	.word	0x08001141
 8001024:	08001351 	.word	0x08001351
 8001028:	0800119b 	.word	0x0800119b
 800102c:	0800124d 	.word	0x0800124d
 8001030:	080012f7 	.word	0x080012f7
        case 1: //    
            answer = C0 + A * ((1 - expf(-a*t*F)) * sinf(2*M_PI*F*t));
 8001034:	edd7 7a08 	vldr	s15, [r7, #32]
 8001038:	eeb1 7a67 	vneg.f32	s14, s15
 800103c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001040:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001044:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001048:	ee67 7a27 	vmul.f32	s15, s14, s15
 800104c:	eeb0 0a67 	vmov.f32	s0, s15
 8001050:	f004 fec4 	bl	8005ddc <expf>
 8001054:	eef0 7a40 	vmov.f32	s15, s0
 8001058:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800105c:	ee37 8a67 	vsub.f32	s16, s14, s15
 8001060:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001062:	f7ff fb93 	bl	800078c <__aeabi_f2d>
 8001066:	a3c0      	add	r3, pc, #768	@ (adr r3, 8001368 <Signal_Handler+0x3a0>)
 8001068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800106c:	f7ff f900 	bl	8000270 <__aeabi_dmul>
 8001070:	4602      	mov	r2, r0
 8001072:	460b      	mov	r3, r1
 8001074:	4614      	mov	r4, r2
 8001076:	461d      	mov	r5, r3
 8001078:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800107a:	f7ff fb87 	bl	800078c <__aeabi_f2d>
 800107e:	4602      	mov	r2, r0
 8001080:	460b      	mov	r3, r1
 8001082:	4620      	mov	r0, r4
 8001084:	4629      	mov	r1, r5
 8001086:	f7ff f8f3 	bl	8000270 <__aeabi_dmul>
 800108a:	4602      	mov	r2, r0
 800108c:	460b      	mov	r3, r1
 800108e:	4610      	mov	r0, r2
 8001090:	4619      	mov	r1, r3
 8001092:	f7ff fbd3 	bl	800083c <__aeabi_d2f>
 8001096:	4603      	mov	r3, r0
 8001098:	ee00 3a10 	vmov	s0, r3
 800109c:	f004 fed4 	bl	8005e48 <sinf>
 80010a0:	eef0 7a40 	vmov.f32	s15, s0
 80010a4:	ee28 7a27 	vmul.f32	s14, s16, s15
 80010a8:	edd7 7a07 	vldr	s15, [r7, #28]
 80010ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010b0:	ed97 7a06 	vldr	s14, [r7, #24]
 80010b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010b8:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
            break;
 80010bc:	e148      	b.n	8001350 <Signal_Handler+0x388>

        case 2: //    
            answer = C0 + A * (expf(-a*t*F) * sinf(2*M_PI*F*t));
 80010be:	edd7 7a08 	vldr	s15, [r7, #32]
 80010c2:	eeb1 7a67 	vneg.f32	s14, s15
 80010c6:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80010ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010ce:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80010d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010d6:	eeb0 0a67 	vmov.f32	s0, s15
 80010da:	f004 fe7f 	bl	8005ddc <expf>
 80010de:	eeb0 8a40 	vmov.f32	s16, s0
 80010e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80010e4:	f7ff fb52 	bl	800078c <__aeabi_f2d>
 80010e8:	a39f      	add	r3, pc, #636	@ (adr r3, 8001368 <Signal_Handler+0x3a0>)
 80010ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ee:	f7ff f8bf 	bl	8000270 <__aeabi_dmul>
 80010f2:	4602      	mov	r2, r0
 80010f4:	460b      	mov	r3, r1
 80010f6:	4614      	mov	r4, r2
 80010f8:	461d      	mov	r5, r3
 80010fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80010fc:	f7ff fb46 	bl	800078c <__aeabi_f2d>
 8001100:	4602      	mov	r2, r0
 8001102:	460b      	mov	r3, r1
 8001104:	4620      	mov	r0, r4
 8001106:	4629      	mov	r1, r5
 8001108:	f7ff f8b2 	bl	8000270 <__aeabi_dmul>
 800110c:	4602      	mov	r2, r0
 800110e:	460b      	mov	r3, r1
 8001110:	4610      	mov	r0, r2
 8001112:	4619      	mov	r1, r3
 8001114:	f7ff fb92 	bl	800083c <__aeabi_d2f>
 8001118:	4603      	mov	r3, r0
 800111a:	ee00 3a10 	vmov	s0, r3
 800111e:	f004 fe93 	bl	8005e48 <sinf>
 8001122:	eef0 7a40 	vmov.f32	s15, s0
 8001126:	ee28 7a27 	vmul.f32	s14, s16, s15
 800112a:	edd7 7a07 	vldr	s15, [r7, #28]
 800112e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001132:	ed97 7a06 	vldr	s14, [r7, #24]
 8001136:	ee77 7a27 	vadd.f32	s15, s14, s15
 800113a:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
            break;
 800113e:	e107      	b.n	8001350 <Signal_Handler+0x388>

        case 3: //  
            answer = C0 + A * sinf(2*M_PI*F*t);
 8001140:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001142:	f7ff fb23 	bl	800078c <__aeabi_f2d>
 8001146:	a388      	add	r3, pc, #544	@ (adr r3, 8001368 <Signal_Handler+0x3a0>)
 8001148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800114c:	f7ff f890 	bl	8000270 <__aeabi_dmul>
 8001150:	4602      	mov	r2, r0
 8001152:	460b      	mov	r3, r1
 8001154:	4614      	mov	r4, r2
 8001156:	461d      	mov	r5, r3
 8001158:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800115a:	f7ff fb17 	bl	800078c <__aeabi_f2d>
 800115e:	4602      	mov	r2, r0
 8001160:	460b      	mov	r3, r1
 8001162:	4620      	mov	r0, r4
 8001164:	4629      	mov	r1, r5
 8001166:	f7ff f883 	bl	8000270 <__aeabi_dmul>
 800116a:	4602      	mov	r2, r0
 800116c:	460b      	mov	r3, r1
 800116e:	4610      	mov	r0, r2
 8001170:	4619      	mov	r1, r3
 8001172:	f7ff fb63 	bl	800083c <__aeabi_d2f>
 8001176:	4603      	mov	r3, r0
 8001178:	ee00 3a10 	vmov	s0, r3
 800117c:	f004 fe64 	bl	8005e48 <sinf>
 8001180:	eeb0 7a40 	vmov.f32	s14, s0
 8001184:	edd7 7a07 	vldr	s15, [r7, #28]
 8001188:	ee67 7a27 	vmul.f32	s15, s14, s15
 800118c:	ed97 7a06 	vldr	s14, [r7, #24]
 8001190:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001194:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
            break;
 8001198:	e0da      	b.n	8001350 <Signal_Handler+0x388>

        case 5: // AM 
            answer = C0 + A *(0.5f+Amod * sinf(2*M_PI*Fmod*t))*sinf(2*M_PI*F*t);
 800119a:	6838      	ldr	r0, [r7, #0]
 800119c:	f7ff faf6 	bl	800078c <__aeabi_f2d>
 80011a0:	a371      	add	r3, pc, #452	@ (adr r3, 8001368 <Signal_Handler+0x3a0>)
 80011a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011a6:	f7ff f863 	bl	8000270 <__aeabi_dmul>
 80011aa:	4602      	mov	r2, r0
 80011ac:	460b      	mov	r3, r1
 80011ae:	4614      	mov	r4, r2
 80011b0:	461d      	mov	r5, r3
 80011b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80011b4:	f7ff faea 	bl	800078c <__aeabi_f2d>
 80011b8:	4602      	mov	r2, r0
 80011ba:	460b      	mov	r3, r1
 80011bc:	4620      	mov	r0, r4
 80011be:	4629      	mov	r1, r5
 80011c0:	f7ff f856 	bl	8000270 <__aeabi_dmul>
 80011c4:	4602      	mov	r2, r0
 80011c6:	460b      	mov	r3, r1
 80011c8:	4610      	mov	r0, r2
 80011ca:	4619      	mov	r1, r3
 80011cc:	f7ff fb36 	bl	800083c <__aeabi_d2f>
 80011d0:	4603      	mov	r3, r0
 80011d2:	ee00 3a10 	vmov	s0, r3
 80011d6:	f004 fe37 	bl	8005e48 <sinf>
 80011da:	eeb0 7a40 	vmov.f32	s14, s0
 80011de:	edd7 7a01 	vldr	s15, [r7, #4]
 80011e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011e6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80011ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 80011ee:	edd7 7a07 	vldr	s15, [r7, #28]
 80011f2:	ee27 8a27 	vmul.f32	s16, s14, s15
 80011f6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80011f8:	f7ff fac8 	bl	800078c <__aeabi_f2d>
 80011fc:	a35a      	add	r3, pc, #360	@ (adr r3, 8001368 <Signal_Handler+0x3a0>)
 80011fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001202:	f7ff f835 	bl	8000270 <__aeabi_dmul>
 8001206:	4602      	mov	r2, r0
 8001208:	460b      	mov	r3, r1
 800120a:	4614      	mov	r4, r2
 800120c:	461d      	mov	r5, r3
 800120e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001210:	f7ff fabc 	bl	800078c <__aeabi_f2d>
 8001214:	4602      	mov	r2, r0
 8001216:	460b      	mov	r3, r1
 8001218:	4620      	mov	r0, r4
 800121a:	4629      	mov	r1, r5
 800121c:	f7ff f828 	bl	8000270 <__aeabi_dmul>
 8001220:	4602      	mov	r2, r0
 8001222:	460b      	mov	r3, r1
 8001224:	4610      	mov	r0, r2
 8001226:	4619      	mov	r1, r3
 8001228:	f7ff fb08 	bl	800083c <__aeabi_d2f>
 800122c:	4603      	mov	r3, r0
 800122e:	ee00 3a10 	vmov	s0, r3
 8001232:	f004 fe09 	bl	8005e48 <sinf>
 8001236:	eef0 7a40 	vmov.f32	s15, s0
 800123a:	ee68 7a27 	vmul.f32	s15, s16, s15
 800123e:	ed97 7a06 	vldr	s14, [r7, #24]
 8001242:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001246:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
            break;
 800124a:	e081      	b.n	8001350 <Signal_Handler+0x388>

        case 6://  
            answer = C0 + A1*sinf(2*M_PI*F1*t) + A2*sinf(2*M_PI*F2*t);
 800124c:	6938      	ldr	r0, [r7, #16]
 800124e:	f7ff fa9d 	bl	800078c <__aeabi_f2d>
 8001252:	a345      	add	r3, pc, #276	@ (adr r3, 8001368 <Signal_Handler+0x3a0>)
 8001254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001258:	f7ff f80a 	bl	8000270 <__aeabi_dmul>
 800125c:	4602      	mov	r2, r0
 800125e:	460b      	mov	r3, r1
 8001260:	4614      	mov	r4, r2
 8001262:	461d      	mov	r5, r3
 8001264:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001266:	f7ff fa91 	bl	800078c <__aeabi_f2d>
 800126a:	4602      	mov	r2, r0
 800126c:	460b      	mov	r3, r1
 800126e:	4620      	mov	r0, r4
 8001270:	4629      	mov	r1, r5
 8001272:	f7fe fffd 	bl	8000270 <__aeabi_dmul>
 8001276:	4602      	mov	r2, r0
 8001278:	460b      	mov	r3, r1
 800127a:	4610      	mov	r0, r2
 800127c:	4619      	mov	r1, r3
 800127e:	f7ff fadd 	bl	800083c <__aeabi_d2f>
 8001282:	4603      	mov	r3, r0
 8001284:	ee00 3a10 	vmov	s0, r3
 8001288:	f004 fdde 	bl	8005e48 <sinf>
 800128c:	eeb0 7a40 	vmov.f32	s14, s0
 8001290:	edd7 7a03 	vldr	s15, [r7, #12]
 8001294:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001298:	edd7 7a06 	vldr	s15, [r7, #24]
 800129c:	ee37 8a27 	vadd.f32	s16, s14, s15
 80012a0:	6978      	ldr	r0, [r7, #20]
 80012a2:	f7ff fa73 	bl	800078c <__aeabi_f2d>
 80012a6:	a330      	add	r3, pc, #192	@ (adr r3, 8001368 <Signal_Handler+0x3a0>)
 80012a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ac:	f7fe ffe0 	bl	8000270 <__aeabi_dmul>
 80012b0:	4602      	mov	r2, r0
 80012b2:	460b      	mov	r3, r1
 80012b4:	4614      	mov	r4, r2
 80012b6:	461d      	mov	r5, r3
 80012b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80012ba:	f7ff fa67 	bl	800078c <__aeabi_f2d>
 80012be:	4602      	mov	r2, r0
 80012c0:	460b      	mov	r3, r1
 80012c2:	4620      	mov	r0, r4
 80012c4:	4629      	mov	r1, r5
 80012c6:	f7fe ffd3 	bl	8000270 <__aeabi_dmul>
 80012ca:	4602      	mov	r2, r0
 80012cc:	460b      	mov	r3, r1
 80012ce:	4610      	mov	r0, r2
 80012d0:	4619      	mov	r1, r3
 80012d2:	f7ff fab3 	bl	800083c <__aeabi_d2f>
 80012d6:	4603      	mov	r3, r0
 80012d8:	ee00 3a10 	vmov	s0, r3
 80012dc:	f004 fdb4 	bl	8005e48 <sinf>
 80012e0:	eeb0 7a40 	vmov.f32	s14, s0
 80012e4:	edd7 7a02 	vldr	s15, [r7, #8]
 80012e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012ec:	ee78 7a27 	vadd.f32	s15, s16, s15
 80012f0:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
            break;
 80012f4:	e02c      	b.n	8001350 <Signal_Handler+0x388>

        case 7:// 
            answer = C0 + A*sinf(2*M_PI*F*t);
 80012f6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80012f8:	f7ff fa48 	bl	800078c <__aeabi_f2d>
 80012fc:	a31a      	add	r3, pc, #104	@ (adr r3, 8001368 <Signal_Handler+0x3a0>)
 80012fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001302:	f7fe ffb5 	bl	8000270 <__aeabi_dmul>
 8001306:	4602      	mov	r2, r0
 8001308:	460b      	mov	r3, r1
 800130a:	4614      	mov	r4, r2
 800130c:	461d      	mov	r5, r3
 800130e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001310:	f7ff fa3c 	bl	800078c <__aeabi_f2d>
 8001314:	4602      	mov	r2, r0
 8001316:	460b      	mov	r3, r1
 8001318:	4620      	mov	r0, r4
 800131a:	4629      	mov	r1, r5
 800131c:	f7fe ffa8 	bl	8000270 <__aeabi_dmul>
 8001320:	4602      	mov	r2, r0
 8001322:	460b      	mov	r3, r1
 8001324:	4610      	mov	r0, r2
 8001326:	4619      	mov	r1, r3
 8001328:	f7ff fa88 	bl	800083c <__aeabi_d2f>
 800132c:	4603      	mov	r3, r0
 800132e:	ee00 3a10 	vmov	s0, r3
 8001332:	f004 fd89 	bl	8005e48 <sinf>
 8001336:	eeb0 7a40 	vmov.f32	s14, s0
 800133a:	edd7 7a07 	vldr	s15, [r7, #28]
 800133e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001342:	ed97 7a06 	vldr	s14, [r7, #24]
 8001346:	ee77 7a27 	vadd.f32	s15, s14, s15
 800134a:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
            break;
 800134e:	bf00      	nop
    }
    return answer;
 8001350:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001354:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001358:	ee17 3a90 	vmov	r3, s15
}
 800135c:	4618      	mov	r0, r3
 800135e:	3738      	adds	r7, #56	@ 0x38
 8001360:	46bd      	mov	sp, r7
 8001362:	ecbd 8b02 	vpop	{d8}
 8001366:	bdb0      	pop	{r4, r5, r7, pc}
 8001368:	54442d18 	.word	0x54442d18
 800136c:	401921fb 	.word	0x401921fb

08001370 <HAL_GPIO_EXTI_Callback>:




void HAL_GPIO_EXTI_Callback(uint16_t GPIO_pin){
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
 8001376:	4603      	mov	r3, r0
 8001378:	80fb      	strh	r3, [r7, #6]

	if(GPIO_pin == GPIO_PIN_13){
 800137a:	88fb      	ldrh	r3, [r7, #6]
 800137c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001380:	d105      	bne.n	800138e <HAL_GPIO_EXTI_Callback+0x1e>
	HAL_TIM_Base_Start_IT(&htim2);
 8001382:	4805      	ldr	r0, [pc, #20]	@ (8001398 <HAL_GPIO_EXTI_Callback+0x28>)
 8001384:	f002 fbd2 	bl	8003b2c <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Stop(&htim3);
 8001388:	4804      	ldr	r0, [pc, #16]	@ (800139c <HAL_GPIO_EXTI_Callback+0x2c>)
 800138a:	f002 fba8 	bl	8003ade <HAL_TIM_Base_Stop>
	}
}
 800138e:	bf00      	nop
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	20000098 	.word	0x20000098
 800139c:	200000e4 	.word	0x200000e4

080013a0 <HAL_TIM_PeriodElapsedCallback>:



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80013b0:	d150      	bne.n	8001454 <HAL_TIM_PeriodElapsedCallback+0xb4>
        i++;
 80013b2:	4b5a      	ldr	r3, [pc, #360]	@ (800151c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	3301      	adds	r3, #1
 80013b8:	4a58      	ldr	r2, [pc, #352]	@ (800151c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 80013ba:	6013      	str	r3, [r2, #0]
        t += 0.001f;
 80013bc:	4b58      	ldr	r3, [pc, #352]	@ (8001520 <HAL_TIM_PeriodElapsedCallback+0x180>)
 80013be:	edd3 7a00 	vldr	s15, [r3]
 80013c2:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8001524 <HAL_TIM_PeriodElapsedCallback+0x184>
 80013c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80013ca:	4b55      	ldr	r3, [pc, #340]	@ (8001520 <HAL_TIM_PeriodElapsedCallback+0x180>)
 80013cc:	edc3 7a00 	vstr	s15, [r3]


        HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_8B_R,Signal_Handler(2, t, 100, 0.1f, 127, 127, 0,0, 0, 0, 0,0) );
 80013d0:	4b53      	ldr	r3, [pc, #332]	@ (8001520 <HAL_TIM_PeriodElapsedCallback+0x180>)
 80013d2:	edd3 7a00 	vldr	s15, [r3]
 80013d6:	ed9f 5a54 	vldr	s10, [pc, #336]	@ 8001528 <HAL_TIM_PeriodElapsedCallback+0x188>
 80013da:	eddf 4a53 	vldr	s9, [pc, #332]	@ 8001528 <HAL_TIM_PeriodElapsedCallback+0x188>
 80013de:	ed9f 4a52 	vldr	s8, [pc, #328]	@ 8001528 <HAL_TIM_PeriodElapsedCallback+0x188>
 80013e2:	eddf 3a51 	vldr	s7, [pc, #324]	@ 8001528 <HAL_TIM_PeriodElapsedCallback+0x188>
 80013e6:	ed9f 3a50 	vldr	s6, [pc, #320]	@ 8001528 <HAL_TIM_PeriodElapsedCallback+0x188>
 80013ea:	eddf 2a4f 	vldr	s5, [pc, #316]	@ 8001528 <HAL_TIM_PeriodElapsedCallback+0x188>
 80013ee:	ed9f 2a4f 	vldr	s4, [pc, #316]	@ 800152c <HAL_TIM_PeriodElapsedCallback+0x18c>
 80013f2:	eddf 1a4e 	vldr	s3, [pc, #312]	@ 800152c <HAL_TIM_PeriodElapsedCallback+0x18c>
 80013f6:	ed9f 1a4e 	vldr	s2, [pc, #312]	@ 8001530 <HAL_TIM_PeriodElapsedCallback+0x190>
 80013fa:	eddf 0a4e 	vldr	s1, [pc, #312]	@ 8001534 <HAL_TIM_PeriodElapsedCallback+0x194>
 80013fe:	eeb0 0a67 	vmov.f32	s0, s15
 8001402:	2002      	movs	r0, #2
 8001404:	f7ff fde0 	bl	8000fc8 <Signal_Handler>
 8001408:	4603      	mov	r3, r0
 800140a:	2208      	movs	r2, #8
 800140c:	2100      	movs	r1, #0
 800140e:	484a      	ldr	r0, [pc, #296]	@ (8001538 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8001410:	f000 fcc8 	bl	8001da4 <HAL_DAC_SetValue>
        if (t >= 0.5f) t = 0.0f;
 8001414:	4b42      	ldr	r3, [pc, #264]	@ (8001520 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8001416:	edd3 7a00 	vldr	s15, [r3]
 800141a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800141e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001422:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001426:	db03      	blt.n	8001430 <HAL_TIM_PeriodElapsedCallback+0x90>
 8001428:	4b3d      	ldr	r3, [pc, #244]	@ (8001520 <HAL_TIM_PeriodElapsedCallback+0x180>)
 800142a:	f04f 0200 	mov.w	r2, #0
 800142e:	601a      	str	r2, [r3, #0]

        if (i >= 2000) {
 8001430:	4b3a      	ldr	r3, [pc, #232]	@ (800151c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001438:	db0c      	blt.n	8001454 <HAL_TIM_PeriodElapsedCallback+0xb4>
            HAL_TIM_Base_Stop_IT(&htim2);
 800143a:	4840      	ldr	r0, [pc, #256]	@ (800153c <HAL_TIM_PeriodElapsedCallback+0x19c>)
 800143c:	f002 fbe6 	bl	8003c0c <HAL_TIM_Base_Stop_IT>
            HAL_TIM_Base_Start_IT(&htim3);
 8001440:	483f      	ldr	r0, [pc, #252]	@ (8001540 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001442:	f002 fb73 	bl	8003b2c <HAL_TIM_Base_Start_IT>
            i = 0;
 8001446:	4b35      	ldr	r3, [pc, #212]	@ (800151c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8001448:	2200      	movs	r2, #0
 800144a:	601a      	str	r2, [r3, #0]
            t = 0.0f;
 800144c:	4b34      	ldr	r3, [pc, #208]	@ (8001520 <HAL_TIM_PeriodElapsedCallback+0x180>)
 800144e:	f04f 0200 	mov.w	r2, #0
 8001452:	601a      	str	r2, [r3, #0]

        }
    }

    if (htim ->Instance == TIM3){
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a3a      	ldr	r2, [pc, #232]	@ (8001544 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d15a      	bne.n	8001514 <HAL_TIM_PeriodElapsedCallback+0x174>
            	t += 0.001f;
 800145e:	4b30      	ldr	r3, [pc, #192]	@ (8001520 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8001460:	edd3 7a00 	vldr	s15, [r3]
 8001464:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8001524 <HAL_TIM_PeriodElapsedCallback+0x184>
 8001468:	ee77 7a87 	vadd.f32	s15, s15, s14
 800146c:	4b2c      	ldr	r3, [pc, #176]	@ (8001520 <HAL_TIM_PeriodElapsedCallback+0x180>)
 800146e:	edc3 7a00 	vstr	s15, [r3]
            	if (t >= 0.5f) t = 0.0f;
 8001472:	4b2b      	ldr	r3, [pc, #172]	@ (8001520 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8001474:	edd3 7a00 	vldr	s15, [r3]
 8001478:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800147c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001480:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001484:	db03      	blt.n	800148e <HAL_TIM_PeriodElapsedCallback+0xee>
 8001486:	4b26      	ldr	r3, [pc, #152]	@ (8001520 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8001488:	f04f 0200 	mov.w	r2, #0
 800148c:	601a      	str	r2, [r3, #0]
            	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_8B_R,Signal_Handler(3, t, 100, 0.1f, 127, 127, 0, 0, 0, 0,0,0) );
 800148e:	4b24      	ldr	r3, [pc, #144]	@ (8001520 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8001490:	edd3 7a00 	vldr	s15, [r3]
 8001494:	ed9f 5a24 	vldr	s10, [pc, #144]	@ 8001528 <HAL_TIM_PeriodElapsedCallback+0x188>
 8001498:	eddf 4a23 	vldr	s9, [pc, #140]	@ 8001528 <HAL_TIM_PeriodElapsedCallback+0x188>
 800149c:	ed9f 4a22 	vldr	s8, [pc, #136]	@ 8001528 <HAL_TIM_PeriodElapsedCallback+0x188>
 80014a0:	eddf 3a21 	vldr	s7, [pc, #132]	@ 8001528 <HAL_TIM_PeriodElapsedCallback+0x188>
 80014a4:	ed9f 3a20 	vldr	s6, [pc, #128]	@ 8001528 <HAL_TIM_PeriodElapsedCallback+0x188>
 80014a8:	eddf 2a1f 	vldr	s5, [pc, #124]	@ 8001528 <HAL_TIM_PeriodElapsedCallback+0x188>
 80014ac:	ed9f 2a1f 	vldr	s4, [pc, #124]	@ 800152c <HAL_TIM_PeriodElapsedCallback+0x18c>
 80014b0:	eddf 1a1e 	vldr	s3, [pc, #120]	@ 800152c <HAL_TIM_PeriodElapsedCallback+0x18c>
 80014b4:	ed9f 1a1e 	vldr	s2, [pc, #120]	@ 8001530 <HAL_TIM_PeriodElapsedCallback+0x190>
 80014b8:	eddf 0a1e 	vldr	s1, [pc, #120]	@ 8001534 <HAL_TIM_PeriodElapsedCallback+0x194>
 80014bc:	eeb0 0a67 	vmov.f32	s0, s15
 80014c0:	2003      	movs	r0, #3
 80014c2:	f7ff fd81 	bl	8000fc8 <Signal_Handler>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2208      	movs	r2, #8
 80014ca:	2100      	movs	r1, #0
 80014cc:	481a      	ldr	r0, [pc, #104]	@ (8001538 <HAL_TIM_PeriodElapsedCallback+0x198>)
 80014ce:	f000 fc69 	bl	8001da4 <HAL_DAC_SetValue>
            	printf("%d\r\n", Signal_Handler(3, t, 100, 0.1f, 127, 127, 0, 0, 0, 0, 0,0));
 80014d2:	4b13      	ldr	r3, [pc, #76]	@ (8001520 <HAL_TIM_PeriodElapsedCallback+0x180>)
 80014d4:	edd3 7a00 	vldr	s15, [r3]
 80014d8:	ed9f 5a13 	vldr	s10, [pc, #76]	@ 8001528 <HAL_TIM_PeriodElapsedCallback+0x188>
 80014dc:	eddf 4a12 	vldr	s9, [pc, #72]	@ 8001528 <HAL_TIM_PeriodElapsedCallback+0x188>
 80014e0:	ed9f 4a11 	vldr	s8, [pc, #68]	@ 8001528 <HAL_TIM_PeriodElapsedCallback+0x188>
 80014e4:	eddf 3a10 	vldr	s7, [pc, #64]	@ 8001528 <HAL_TIM_PeriodElapsedCallback+0x188>
 80014e8:	ed9f 3a0f 	vldr	s6, [pc, #60]	@ 8001528 <HAL_TIM_PeriodElapsedCallback+0x188>
 80014ec:	eddf 2a0e 	vldr	s5, [pc, #56]	@ 8001528 <HAL_TIM_PeriodElapsedCallback+0x188>
 80014f0:	ed9f 2a0e 	vldr	s4, [pc, #56]	@ 800152c <HAL_TIM_PeriodElapsedCallback+0x18c>
 80014f4:	eddf 1a0d 	vldr	s3, [pc, #52]	@ 800152c <HAL_TIM_PeriodElapsedCallback+0x18c>
 80014f8:	ed9f 1a0d 	vldr	s2, [pc, #52]	@ 8001530 <HAL_TIM_PeriodElapsedCallback+0x190>
 80014fc:	eddf 0a0d 	vldr	s1, [pc, #52]	@ 8001534 <HAL_TIM_PeriodElapsedCallback+0x194>
 8001500:	eeb0 0a67 	vmov.f32	s0, s15
 8001504:	2003      	movs	r0, #3
 8001506:	f7ff fd5f 	bl	8000fc8 <Signal_Handler>
 800150a:	4603      	mov	r3, r0
 800150c:	4619      	mov	r1, r3
 800150e:	480e      	ldr	r0, [pc, #56]	@ (8001548 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8001510:	f003 fdf8 	bl	8005104 <iprintf>
   }
}
 8001514:	bf00      	nop
 8001516:	3708      	adds	r7, #8
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	200001bc 	.word	0x200001bc
 8001520:	200001b8 	.word	0x200001b8
 8001524:	3a83126f 	.word	0x3a83126f
 8001528:	00000000 	.word	0x00000000
 800152c:	42fe0000 	.word	0x42fe0000
 8001530:	3dcccccd 	.word	0x3dcccccd
 8001534:	42c80000 	.word	0x42c80000
 8001538:	20000084 	.word	0x20000084
 800153c:	20000098 	.word	0x20000098
 8001540:	200000e4 	.word	0x200000e4
 8001544:	40000400 	.word	0x40000400
 8001548:	08006ab8 	.word	0x08006ab8

0800154c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001550:	b672      	cpsid	i
}
 8001552:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001554:	bf00      	nop
 8001556:	e7fd      	b.n	8001554 <Error_Handler+0x8>

08001558 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001558:	b480      	push	{r7}
 800155a:	b083      	sub	sp, #12
 800155c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800155e:	4b0f      	ldr	r3, [pc, #60]	@ (800159c <HAL_MspInit+0x44>)
 8001560:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001562:	4a0e      	ldr	r2, [pc, #56]	@ (800159c <HAL_MspInit+0x44>)
 8001564:	f043 0301 	orr.w	r3, r3, #1
 8001568:	6613      	str	r3, [r2, #96]	@ 0x60
 800156a:	4b0c      	ldr	r3, [pc, #48]	@ (800159c <HAL_MspInit+0x44>)
 800156c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800156e:	f003 0301 	and.w	r3, r3, #1
 8001572:	607b      	str	r3, [r7, #4]
 8001574:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001576:	4b09      	ldr	r3, [pc, #36]	@ (800159c <HAL_MspInit+0x44>)
 8001578:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800157a:	4a08      	ldr	r2, [pc, #32]	@ (800159c <HAL_MspInit+0x44>)
 800157c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001580:	6593      	str	r3, [r2, #88]	@ 0x58
 8001582:	4b06      	ldr	r3, [pc, #24]	@ (800159c <HAL_MspInit+0x44>)
 8001584:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001586:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800158a:	603b      	str	r3, [r7, #0]
 800158c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800158e:	bf00      	nop
 8001590:	370c      	adds	r7, #12
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	40021000 	.word	0x40021000

080015a0 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b08a      	sub	sp, #40	@ 0x28
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a8:	f107 0314 	add.w	r3, r7, #20
 80015ac:	2200      	movs	r2, #0
 80015ae:	601a      	str	r2, [r3, #0]
 80015b0:	605a      	str	r2, [r3, #4]
 80015b2:	609a      	str	r2, [r3, #8]
 80015b4:	60da      	str	r2, [r3, #12]
 80015b6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a15      	ldr	r2, [pc, #84]	@ (8001614 <HAL_DAC_MspInit+0x74>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d124      	bne.n	800160c <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80015c2:	4b15      	ldr	r3, [pc, #84]	@ (8001618 <HAL_DAC_MspInit+0x78>)
 80015c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015c6:	4a14      	ldr	r2, [pc, #80]	@ (8001618 <HAL_DAC_MspInit+0x78>)
 80015c8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80015cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80015ce:	4b12      	ldr	r3, [pc, #72]	@ (8001618 <HAL_DAC_MspInit+0x78>)
 80015d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015d2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80015d6:	613b      	str	r3, [r7, #16]
 80015d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015da:	4b0f      	ldr	r3, [pc, #60]	@ (8001618 <HAL_DAC_MspInit+0x78>)
 80015dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015de:	4a0e      	ldr	r2, [pc, #56]	@ (8001618 <HAL_DAC_MspInit+0x78>)
 80015e0:	f043 0301 	orr.w	r3, r3, #1
 80015e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001618 <HAL_DAC_MspInit+0x78>)
 80015e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ea:	f003 0301 	and.w	r3, r3, #1
 80015ee:	60fb      	str	r3, [r7, #12]
 80015f0:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80015f2:	2310      	movs	r3, #16
 80015f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015f6:	2303      	movs	r3, #3
 80015f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fa:	2300      	movs	r3, #0
 80015fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015fe:	f107 0314 	add.w	r3, r7, #20
 8001602:	4619      	mov	r1, r3
 8001604:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001608:	f000 fd18 	bl	800203c <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 800160c:	bf00      	nop
 800160e:	3728      	adds	r7, #40	@ 0x28
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	40007400 	.word	0x40007400
 8001618:	40021000 	.word	0x40021000

0800161c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b084      	sub	sp, #16
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800162c:	d114      	bne.n	8001658 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800162e:	4b19      	ldr	r3, [pc, #100]	@ (8001694 <HAL_TIM_Base_MspInit+0x78>)
 8001630:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001632:	4a18      	ldr	r2, [pc, #96]	@ (8001694 <HAL_TIM_Base_MspInit+0x78>)
 8001634:	f043 0301 	orr.w	r3, r3, #1
 8001638:	6593      	str	r3, [r2, #88]	@ 0x58
 800163a:	4b16      	ldr	r3, [pc, #88]	@ (8001694 <HAL_TIM_Base_MspInit+0x78>)
 800163c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800163e:	f003 0301 	and.w	r3, r3, #1
 8001642:	60fb      	str	r3, [r7, #12]
 8001644:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001646:	2200      	movs	r2, #0
 8001648:	2100      	movs	r1, #0
 800164a:	201c      	movs	r0, #28
 800164c:	f000 fb05 	bl	8001c5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001650:	201c      	movs	r0, #28
 8001652:	f000 fb1e 	bl	8001c92 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001656:	e018      	b.n	800168a <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a0e      	ldr	r2, [pc, #56]	@ (8001698 <HAL_TIM_Base_MspInit+0x7c>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d113      	bne.n	800168a <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001662:	4b0c      	ldr	r3, [pc, #48]	@ (8001694 <HAL_TIM_Base_MspInit+0x78>)
 8001664:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001666:	4a0b      	ldr	r2, [pc, #44]	@ (8001694 <HAL_TIM_Base_MspInit+0x78>)
 8001668:	f043 0302 	orr.w	r3, r3, #2
 800166c:	6593      	str	r3, [r2, #88]	@ 0x58
 800166e:	4b09      	ldr	r3, [pc, #36]	@ (8001694 <HAL_TIM_Base_MspInit+0x78>)
 8001670:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001672:	f003 0302 	and.w	r3, r3, #2
 8001676:	60bb      	str	r3, [r7, #8]
 8001678:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800167a:	2200      	movs	r2, #0
 800167c:	2100      	movs	r1, #0
 800167e:	201d      	movs	r0, #29
 8001680:	f000 faeb 	bl	8001c5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001684:	201d      	movs	r0, #29
 8001686:	f000 fb04 	bl	8001c92 <HAL_NVIC_EnableIRQ>
}
 800168a:	bf00      	nop
 800168c:	3710      	adds	r7, #16
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	40021000 	.word	0x40021000
 8001698:	40000400 	.word	0x40000400

0800169c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b0ac      	sub	sp, #176	@ 0xb0
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	605a      	str	r2, [r3, #4]
 80016ae:	609a      	str	r2, [r3, #8]
 80016b0:	60da      	str	r2, [r3, #12]
 80016b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016b4:	f107 0314 	add.w	r3, r7, #20
 80016b8:	2288      	movs	r2, #136	@ 0x88
 80016ba:	2100      	movs	r1, #0
 80016bc:	4618      	mov	r0, r3
 80016be:	f003 fd76 	bl	80051ae <memset>
  if(huart->Instance==USART2)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a21      	ldr	r2, [pc, #132]	@ (800174c <HAL_UART_MspInit+0xb0>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d13b      	bne.n	8001744 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80016cc:	2302      	movs	r3, #2
 80016ce:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80016d0:	2300      	movs	r3, #0
 80016d2:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016d4:	f107 0314 	add.w	r3, r7, #20
 80016d8:	4618      	mov	r0, r3
 80016da:	f001 fced 	bl	80030b8 <HAL_RCCEx_PeriphCLKConfig>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80016e4:	f7ff ff32 	bl	800154c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016e8:	4b19      	ldr	r3, [pc, #100]	@ (8001750 <HAL_UART_MspInit+0xb4>)
 80016ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ec:	4a18      	ldr	r2, [pc, #96]	@ (8001750 <HAL_UART_MspInit+0xb4>)
 80016ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80016f4:	4b16      	ldr	r3, [pc, #88]	@ (8001750 <HAL_UART_MspInit+0xb4>)
 80016f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016fc:	613b      	str	r3, [r7, #16]
 80016fe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001700:	4b13      	ldr	r3, [pc, #76]	@ (8001750 <HAL_UART_MspInit+0xb4>)
 8001702:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001704:	4a12      	ldr	r2, [pc, #72]	@ (8001750 <HAL_UART_MspInit+0xb4>)
 8001706:	f043 0301 	orr.w	r3, r3, #1
 800170a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800170c:	4b10      	ldr	r3, [pc, #64]	@ (8001750 <HAL_UART_MspInit+0xb4>)
 800170e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001710:	f003 0301 	and.w	r3, r3, #1
 8001714:	60fb      	str	r3, [r7, #12]
 8001716:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001718:	230c      	movs	r3, #12
 800171a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800171e:	2302      	movs	r3, #2
 8001720:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001724:	2300      	movs	r3, #0
 8001726:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800172a:	2303      	movs	r3, #3
 800172c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001730:	2307      	movs	r3, #7
 8001732:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001736:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800173a:	4619      	mov	r1, r3
 800173c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001740:	f000 fc7c 	bl	800203c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001744:	bf00      	nop
 8001746:	37b0      	adds	r7, #176	@ 0xb0
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	40004400 	.word	0x40004400
 8001750:	40021000 	.word	0x40021000

08001754 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001758:	bf00      	nop
 800175a:	e7fd      	b.n	8001758 <NMI_Handler+0x4>

0800175c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001760:	bf00      	nop
 8001762:	e7fd      	b.n	8001760 <HardFault_Handler+0x4>

08001764 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001768:	bf00      	nop
 800176a:	e7fd      	b.n	8001768 <MemManage_Handler+0x4>

0800176c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001770:	bf00      	nop
 8001772:	e7fd      	b.n	8001770 <BusFault_Handler+0x4>

08001774 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001778:	bf00      	nop
 800177a:	e7fd      	b.n	8001778 <UsageFault_Handler+0x4>

0800177c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001780:	bf00      	nop
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr

0800178a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800178a:	b480      	push	{r7}
 800178c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800178e:	bf00      	nop
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800179c:	bf00      	nop
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr

080017a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017a6:	b580      	push	{r7, lr}
 80017a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017aa:	f000 f937 	bl	8001a1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017ae:	bf00      	nop
 80017b0:	bd80      	pop	{r7, pc}
	...

080017b4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80017b8:	4802      	ldr	r0, [pc, #8]	@ (80017c4 <TIM2_IRQHandler+0x10>)
 80017ba:	f002 fa56 	bl	8003c6a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80017be:	bf00      	nop
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	20000098 	.word	0x20000098

080017c8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80017cc:	4802      	ldr	r0, [pc, #8]	@ (80017d8 <TIM3_IRQHandler+0x10>)
 80017ce:	f002 fa4c 	bl	8003c6a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80017d2:	bf00      	nop
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	200000e4 	.word	0x200000e4

080017dc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80017e0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80017e4:	f000 fdec 	bl	80023c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80017e8:	bf00      	nop
 80017ea:	bd80      	pop	{r7, pc}

080017ec <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b086      	sub	sp, #24
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	60f8      	str	r0, [r7, #12]
 80017f4:	60b9      	str	r1, [r7, #8]
 80017f6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017f8:	2300      	movs	r3, #0
 80017fa:	617b      	str	r3, [r7, #20]
 80017fc:	e00a      	b.n	8001814 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017fe:	f3af 8000 	nop.w
 8001802:	4601      	mov	r1, r0
 8001804:	68bb      	ldr	r3, [r7, #8]
 8001806:	1c5a      	adds	r2, r3, #1
 8001808:	60ba      	str	r2, [r7, #8]
 800180a:	b2ca      	uxtb	r2, r1
 800180c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800180e:	697b      	ldr	r3, [r7, #20]
 8001810:	3301      	adds	r3, #1
 8001812:	617b      	str	r3, [r7, #20]
 8001814:	697a      	ldr	r2, [r7, #20]
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	429a      	cmp	r2, r3
 800181a:	dbf0      	blt.n	80017fe <_read+0x12>
  }

  return len;
 800181c:	687b      	ldr	r3, [r7, #4]
}
 800181e:	4618      	mov	r0, r3
 8001820:	3718      	adds	r7, #24
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}

08001826 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001826:	b480      	push	{r7}
 8001828:	b083      	sub	sp, #12
 800182a:	af00      	add	r7, sp, #0
 800182c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800182e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001832:	4618      	mov	r0, r3
 8001834:	370c      	adds	r7, #12
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr

0800183e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800183e:	b480      	push	{r7}
 8001840:	b083      	sub	sp, #12
 8001842:	af00      	add	r7, sp, #0
 8001844:	6078      	str	r0, [r7, #4]
 8001846:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800184e:	605a      	str	r2, [r3, #4]
  return 0;
 8001850:	2300      	movs	r3, #0
}
 8001852:	4618      	mov	r0, r3
 8001854:	370c      	adds	r7, #12
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr

0800185e <_isatty>:

int _isatty(int file)
{
 800185e:	b480      	push	{r7}
 8001860:	b083      	sub	sp, #12
 8001862:	af00      	add	r7, sp, #0
 8001864:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001866:	2301      	movs	r3, #1
}
 8001868:	4618      	mov	r0, r3
 800186a:	370c      	adds	r7, #12
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr

08001874 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001874:	b480      	push	{r7}
 8001876:	b085      	sub	sp, #20
 8001878:	af00      	add	r7, sp, #0
 800187a:	60f8      	str	r0, [r7, #12]
 800187c:	60b9      	str	r1, [r7, #8]
 800187e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001880:	2300      	movs	r3, #0
}
 8001882:	4618      	mov	r0, r3
 8001884:	3714      	adds	r7, #20
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr
	...

08001890 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b086      	sub	sp, #24
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001898:	4a14      	ldr	r2, [pc, #80]	@ (80018ec <_sbrk+0x5c>)
 800189a:	4b15      	ldr	r3, [pc, #84]	@ (80018f0 <_sbrk+0x60>)
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018a4:	4b13      	ldr	r3, [pc, #76]	@ (80018f4 <_sbrk+0x64>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d102      	bne.n	80018b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018ac:	4b11      	ldr	r3, [pc, #68]	@ (80018f4 <_sbrk+0x64>)
 80018ae:	4a12      	ldr	r2, [pc, #72]	@ (80018f8 <_sbrk+0x68>)
 80018b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018b2:	4b10      	ldr	r3, [pc, #64]	@ (80018f4 <_sbrk+0x64>)
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4413      	add	r3, r2
 80018ba:	693a      	ldr	r2, [r7, #16]
 80018bc:	429a      	cmp	r2, r3
 80018be:	d207      	bcs.n	80018d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018c0:	f003 fcc4 	bl	800524c <__errno>
 80018c4:	4603      	mov	r3, r0
 80018c6:	220c      	movs	r2, #12
 80018c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018ca:	f04f 33ff 	mov.w	r3, #4294967295
 80018ce:	e009      	b.n	80018e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018d0:	4b08      	ldr	r3, [pc, #32]	@ (80018f4 <_sbrk+0x64>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018d6:	4b07      	ldr	r3, [pc, #28]	@ (80018f4 <_sbrk+0x64>)
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	4413      	add	r3, r2
 80018de:	4a05      	ldr	r2, [pc, #20]	@ (80018f4 <_sbrk+0x64>)
 80018e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018e2:	68fb      	ldr	r3, [r7, #12]
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	3718      	adds	r7, #24
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	20018000 	.word	0x20018000
 80018f0:	00000400 	.word	0x00000400
 80018f4:	200001c0 	.word	0x200001c0
 80018f8:	20000318 	.word	0x20000318

080018fc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001900:	4b06      	ldr	r3, [pc, #24]	@ (800191c <SystemInit+0x20>)
 8001902:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001906:	4a05      	ldr	r2, [pc, #20]	@ (800191c <SystemInit+0x20>)
 8001908:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800190c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001910:	bf00      	nop
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	e000ed00 	.word	0xe000ed00

08001920 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001920:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001958 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001924:	f7ff ffea 	bl	80018fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001928:	480c      	ldr	r0, [pc, #48]	@ (800195c <LoopForever+0x6>)
  ldr r1, =_edata
 800192a:	490d      	ldr	r1, [pc, #52]	@ (8001960 <LoopForever+0xa>)
  ldr r2, =_sidata
 800192c:	4a0d      	ldr	r2, [pc, #52]	@ (8001964 <LoopForever+0xe>)
  movs r3, #0
 800192e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001930:	e002      	b.n	8001938 <LoopCopyDataInit>

08001932 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001932:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001934:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001936:	3304      	adds	r3, #4

08001938 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001938:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800193a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800193c:	d3f9      	bcc.n	8001932 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800193e:	4a0a      	ldr	r2, [pc, #40]	@ (8001968 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001940:	4c0a      	ldr	r4, [pc, #40]	@ (800196c <LoopForever+0x16>)
  movs r3, #0
 8001942:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001944:	e001      	b.n	800194a <LoopFillZerobss>

08001946 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001946:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001948:	3204      	adds	r2, #4

0800194a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800194a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800194c:	d3fb      	bcc.n	8001946 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800194e:	f003 fc83 	bl	8005258 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001952:	f7ff f96f 	bl	8000c34 <main>

08001956 <LoopForever>:

LoopForever:
    b LoopForever
 8001956:	e7fe      	b.n	8001956 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001958:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800195c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001960:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001964:	08006f34 	.word	0x08006f34
  ldr r2, =_sbss
 8001968:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800196c:	20000314 	.word	0x20000314

08001970 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001970:	e7fe      	b.n	8001970 <ADC1_2_IRQHandler>

08001972 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001972:	b580      	push	{r7, lr}
 8001974:	b082      	sub	sp, #8
 8001976:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001978:	2300      	movs	r3, #0
 800197a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800197c:	2003      	movs	r0, #3
 800197e:	f000 f961 	bl	8001c44 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001982:	200f      	movs	r0, #15
 8001984:	f000 f80e 	bl	80019a4 <HAL_InitTick>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d002      	beq.n	8001994 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800198e:	2301      	movs	r3, #1
 8001990:	71fb      	strb	r3, [r7, #7]
 8001992:	e001      	b.n	8001998 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001994:	f7ff fde0 	bl	8001558 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001998:	79fb      	ldrb	r3, [r7, #7]
}
 800199a:	4618      	mov	r0, r3
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
	...

080019a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b084      	sub	sp, #16
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80019ac:	2300      	movs	r3, #0
 80019ae:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80019b0:	4b17      	ldr	r3, [pc, #92]	@ (8001a10 <HAL_InitTick+0x6c>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d023      	beq.n	8001a00 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80019b8:	4b16      	ldr	r3, [pc, #88]	@ (8001a14 <HAL_InitTick+0x70>)
 80019ba:	681a      	ldr	r2, [r3, #0]
 80019bc:	4b14      	ldr	r3, [pc, #80]	@ (8001a10 <HAL_InitTick+0x6c>)
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	4619      	mov	r1, r3
 80019c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80019ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80019ce:	4618      	mov	r0, r3
 80019d0:	f000 f96d 	bl	8001cae <HAL_SYSTICK_Config>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d10f      	bne.n	80019fa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2b0f      	cmp	r3, #15
 80019de:	d809      	bhi.n	80019f4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019e0:	2200      	movs	r2, #0
 80019e2:	6879      	ldr	r1, [r7, #4]
 80019e4:	f04f 30ff 	mov.w	r0, #4294967295
 80019e8:	f000 f937 	bl	8001c5a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019ec:	4a0a      	ldr	r2, [pc, #40]	@ (8001a18 <HAL_InitTick+0x74>)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6013      	str	r3, [r2, #0]
 80019f2:	e007      	b.n	8001a04 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80019f4:	2301      	movs	r3, #1
 80019f6:	73fb      	strb	r3, [r7, #15]
 80019f8:	e004      	b.n	8001a04 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	73fb      	strb	r3, [r7, #15]
 80019fe:	e001      	b.n	8001a04 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a00:	2301      	movs	r3, #1
 8001a02:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a04:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	3710      	adds	r7, #16
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	20000008 	.word	0x20000008
 8001a14:	20000000 	.word	0x20000000
 8001a18:	20000004 	.word	0x20000004

08001a1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a20:	4b06      	ldr	r3, [pc, #24]	@ (8001a3c <HAL_IncTick+0x20>)
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	461a      	mov	r2, r3
 8001a26:	4b06      	ldr	r3, [pc, #24]	@ (8001a40 <HAL_IncTick+0x24>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	4a04      	ldr	r2, [pc, #16]	@ (8001a40 <HAL_IncTick+0x24>)
 8001a2e:	6013      	str	r3, [r2, #0]
}
 8001a30:	bf00      	nop
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	20000008 	.word	0x20000008
 8001a40:	200001c4 	.word	0x200001c4

08001a44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  return uwTick;
 8001a48:	4b03      	ldr	r3, [pc, #12]	@ (8001a58 <HAL_GetTick+0x14>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	200001c4 	.word	0x200001c4

08001a5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b084      	sub	sp, #16
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a64:	f7ff ffee 	bl	8001a44 <HAL_GetTick>
 8001a68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a74:	d005      	beq.n	8001a82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001a76:	4b0a      	ldr	r3, [pc, #40]	@ (8001aa0 <HAL_Delay+0x44>)
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	461a      	mov	r2, r3
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	4413      	add	r3, r2
 8001a80:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a82:	bf00      	nop
 8001a84:	f7ff ffde 	bl	8001a44 <HAL_GetTick>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	68fa      	ldr	r2, [r7, #12]
 8001a90:	429a      	cmp	r2, r3
 8001a92:	d8f7      	bhi.n	8001a84 <HAL_Delay+0x28>
  {
  }
}
 8001a94:	bf00      	nop
 8001a96:	bf00      	nop
 8001a98:	3710      	adds	r7, #16
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	20000008 	.word	0x20000008

08001aa4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b085      	sub	sp, #20
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	f003 0307 	and.w	r3, r3, #7
 8001ab2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ab4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ae8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001aba:	68ba      	ldr	r2, [r7, #8]
 8001abc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ac8:	68bb      	ldr	r3, [r7, #8]
 8001aca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001acc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ad0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ad4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ad6:	4a04      	ldr	r2, [pc, #16]	@ (8001ae8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	60d3      	str	r3, [r2, #12]
}
 8001adc:	bf00      	nop
 8001ade:	3714      	adds	r7, #20
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae6:	4770      	bx	lr
 8001ae8:	e000ed00 	.word	0xe000ed00

08001aec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001af0:	4b04      	ldr	r3, [pc, #16]	@ (8001b04 <__NVIC_GetPriorityGrouping+0x18>)
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	0a1b      	lsrs	r3, r3, #8
 8001af6:	f003 0307 	and.w	r3, r3, #7
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr
 8001b04:	e000ed00 	.word	0xe000ed00

08001b08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	4603      	mov	r3, r0
 8001b10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	db0b      	blt.n	8001b32 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b1a:	79fb      	ldrb	r3, [r7, #7]
 8001b1c:	f003 021f 	and.w	r2, r3, #31
 8001b20:	4907      	ldr	r1, [pc, #28]	@ (8001b40 <__NVIC_EnableIRQ+0x38>)
 8001b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b26:	095b      	lsrs	r3, r3, #5
 8001b28:	2001      	movs	r0, #1
 8001b2a:	fa00 f202 	lsl.w	r2, r0, r2
 8001b2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b32:	bf00      	nop
 8001b34:	370c      	adds	r7, #12
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr
 8001b3e:	bf00      	nop
 8001b40:	e000e100 	.word	0xe000e100

08001b44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b083      	sub	sp, #12
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	6039      	str	r1, [r7, #0]
 8001b4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	db0a      	blt.n	8001b6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	b2da      	uxtb	r2, r3
 8001b5c:	490c      	ldr	r1, [pc, #48]	@ (8001b90 <__NVIC_SetPriority+0x4c>)
 8001b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b62:	0112      	lsls	r2, r2, #4
 8001b64:	b2d2      	uxtb	r2, r2
 8001b66:	440b      	add	r3, r1
 8001b68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b6c:	e00a      	b.n	8001b84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	b2da      	uxtb	r2, r3
 8001b72:	4908      	ldr	r1, [pc, #32]	@ (8001b94 <__NVIC_SetPriority+0x50>)
 8001b74:	79fb      	ldrb	r3, [r7, #7]
 8001b76:	f003 030f 	and.w	r3, r3, #15
 8001b7a:	3b04      	subs	r3, #4
 8001b7c:	0112      	lsls	r2, r2, #4
 8001b7e:	b2d2      	uxtb	r2, r2
 8001b80:	440b      	add	r3, r1
 8001b82:	761a      	strb	r2, [r3, #24]
}
 8001b84:	bf00      	nop
 8001b86:	370c      	adds	r7, #12
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr
 8001b90:	e000e100 	.word	0xe000e100
 8001b94:	e000ed00 	.word	0xe000ed00

08001b98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b089      	sub	sp, #36	@ 0x24
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	60f8      	str	r0, [r7, #12]
 8001ba0:	60b9      	str	r1, [r7, #8]
 8001ba2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	f003 0307 	and.w	r3, r3, #7
 8001baa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	f1c3 0307 	rsb	r3, r3, #7
 8001bb2:	2b04      	cmp	r3, #4
 8001bb4:	bf28      	it	cs
 8001bb6:	2304      	movcs	r3, #4
 8001bb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bba:	69fb      	ldr	r3, [r7, #28]
 8001bbc:	3304      	adds	r3, #4
 8001bbe:	2b06      	cmp	r3, #6
 8001bc0:	d902      	bls.n	8001bc8 <NVIC_EncodePriority+0x30>
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	3b03      	subs	r3, #3
 8001bc6:	e000      	b.n	8001bca <NVIC_EncodePriority+0x32>
 8001bc8:	2300      	movs	r3, #0
 8001bca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bcc:	f04f 32ff 	mov.w	r2, #4294967295
 8001bd0:	69bb      	ldr	r3, [r7, #24]
 8001bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd6:	43da      	mvns	r2, r3
 8001bd8:	68bb      	ldr	r3, [r7, #8]
 8001bda:	401a      	ands	r2, r3
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001be0:	f04f 31ff 	mov.w	r1, #4294967295
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bea:	43d9      	mvns	r1, r3
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bf0:	4313      	orrs	r3, r2
         );
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3724      	adds	r7, #36	@ 0x24
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
	...

08001c00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	3b01      	subs	r3, #1
 8001c0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c10:	d301      	bcc.n	8001c16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c12:	2301      	movs	r3, #1
 8001c14:	e00f      	b.n	8001c36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c16:	4a0a      	ldr	r2, [pc, #40]	@ (8001c40 <SysTick_Config+0x40>)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	3b01      	subs	r3, #1
 8001c1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c1e:	210f      	movs	r1, #15
 8001c20:	f04f 30ff 	mov.w	r0, #4294967295
 8001c24:	f7ff ff8e 	bl	8001b44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c28:	4b05      	ldr	r3, [pc, #20]	@ (8001c40 <SysTick_Config+0x40>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c2e:	4b04      	ldr	r3, [pc, #16]	@ (8001c40 <SysTick_Config+0x40>)
 8001c30:	2207      	movs	r2, #7
 8001c32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c34:	2300      	movs	r3, #0
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	e000e010 	.word	0xe000e010

08001c44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	f7ff ff29 	bl	8001aa4 <__NVIC_SetPriorityGrouping>
}
 8001c52:	bf00      	nop
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}

08001c5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c5a:	b580      	push	{r7, lr}
 8001c5c:	b086      	sub	sp, #24
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	4603      	mov	r3, r0
 8001c62:	60b9      	str	r1, [r7, #8]
 8001c64:	607a      	str	r2, [r7, #4]
 8001c66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c6c:	f7ff ff3e 	bl	8001aec <__NVIC_GetPriorityGrouping>
 8001c70:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c72:	687a      	ldr	r2, [r7, #4]
 8001c74:	68b9      	ldr	r1, [r7, #8]
 8001c76:	6978      	ldr	r0, [r7, #20]
 8001c78:	f7ff ff8e 	bl	8001b98 <NVIC_EncodePriority>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c82:	4611      	mov	r1, r2
 8001c84:	4618      	mov	r0, r3
 8001c86:	f7ff ff5d 	bl	8001b44 <__NVIC_SetPriority>
}
 8001c8a:	bf00      	nop
 8001c8c:	3718      	adds	r7, #24
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}

08001c92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c92:	b580      	push	{r7, lr}
 8001c94:	b082      	sub	sp, #8
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	4603      	mov	r3, r0
 8001c9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7ff ff31 	bl	8001b08 <__NVIC_EnableIRQ>
}
 8001ca6:	bf00      	nop
 8001ca8:	3708      	adds	r7, #8
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}

08001cae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	b082      	sub	sp, #8
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cb6:	6878      	ldr	r0, [r7, #4]
 8001cb8:	f7ff ffa2 	bl	8001c00 <SysTick_Config>
 8001cbc:	4603      	mov	r3, r0
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3708      	adds	r7, #8
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}

08001cc6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001cc6:	b580      	push	{r7, lr}
 8001cc8:	b082      	sub	sp, #8
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d101      	bne.n	8001cd8 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	e014      	b.n	8001d02 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	791b      	ldrb	r3, [r3, #4]
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d105      	bne.n	8001cee <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	f7ff fc59 	bl	80015a0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2202      	movs	r2, #2
 8001cf2:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001d00:	2300      	movs	r3, #0
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3708      	adds	r7, #8
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}

08001d0a <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8001d0a:	b480      	push	{r7}
 8001d0c:	b083      	sub	sp, #12
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	6078      	str	r0, [r7, #4]
 8001d12:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	795b      	ldrb	r3, [r3, #5]
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d101      	bne.n	8001d20 <HAL_DAC_Start+0x16>
 8001d1c:	2302      	movs	r3, #2
 8001d1e:	e03b      	b.n	8001d98 <HAL_DAC_Start+0x8e>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2201      	movs	r2, #1
 8001d24:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2202      	movs	r2, #2
 8001d2a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	6819      	ldr	r1, [r3, #0]
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	f003 0310 	and.w	r3, r3, #16
 8001d38:	2201      	movs	r2, #1
 8001d3a:	409a      	lsls	r2, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	430a      	orrs	r2, r1
 8001d42:	601a      	str	r2, [r3, #0]

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx                                     */

#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx)
  if(Channel == DAC_CHANNEL_1)
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d10f      	bne.n	8001d6a <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_CR_TEN1)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8001d54:	2b04      	cmp	r3, #4
 8001d56:	d118      	bne.n	8001d8a <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	685a      	ldr	r2, [r3, #4]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f042 0201 	orr.w	r2, r2, #1
 8001d66:	605a      	str	r2, [r3, #4]
 8001d68:	e00f      	b.n	8001d8a <HAL_DAC_Start+0x80>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == DAC_CR_TEN2)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8001d74:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001d78:	d107      	bne.n	8001d8a <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	685a      	ldr	r2, [r3, #4]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f042 0202 	orr.w	r2, r2, #2
 8001d88:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2200      	movs	r2, #0
 8001d94:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001d96:	2300      	movs	r3, #0
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	370c      	adds	r7, #12
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr

08001da4 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b087      	sub	sp, #28
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	60f8      	str	r0, [r7, #12]
 8001dac:	60b9      	str	r1, [r7, #8]
 8001dae:	607a      	str	r2, [r7, #4]
 8001db0:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8001db2:	2300      	movs	r3, #0
 8001db4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8001dbc:	68bb      	ldr	r3, [r7, #8]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d105      	bne.n	8001dce <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8001dc2:	697a      	ldr	r2, [r7, #20]
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	4413      	add	r3, r2
 8001dc8:	3308      	adds	r3, #8
 8001dca:	617b      	str	r3, [r7, #20]
 8001dcc:	e004      	b.n	8001dd8 <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8001dce:	697a      	ldr	r2, [r7, #20]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	3314      	adds	r3, #20
 8001dd6:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	461a      	mov	r2, r3
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001de0:	2300      	movs	r3, #0
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	371c      	adds	r7, #28
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr

08001dee <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001dee:	b580      	push	{r7, lr}
 8001df0:	b088      	sub	sp, #32
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	60f8      	str	r0, [r7, #12]
 8001df6:	60b9      	str	r1, [r7, #8]
 8001df8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	795b      	ldrb	r3, [r3, #5]
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d101      	bne.n	8001e0a <HAL_DAC_ConfigChannel+0x1c>
 8001e06:	2302      	movs	r3, #2
 8001e08:	e114      	b.n	8002034 <HAL_DAC_ConfigChannel+0x246>
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	2202      	movs	r2, #2
 8001e14:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8001e16:	68bb      	ldr	r3, [r7, #8]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	2b04      	cmp	r3, #4
 8001e1c:	f040 8081 	bne.w	8001f22 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8001e20:	f7ff fe10 	bl	8001a44 <HAL_GetTick>
 8001e24:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d140      	bne.n	8001eae <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001e2c:	e018      	b.n	8001e60 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001e2e:	f7ff fe09 	bl	8001a44 <HAL_GetTick>
 8001e32:	4602      	mov	r2, r0
 8001e34:	69fb      	ldr	r3, [r7, #28]
 8001e36:	1ad3      	subs	r3, r2, r3
 8001e38:	2b01      	cmp	r3, #1
 8001e3a:	d911      	bls.n	8001e60 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e42:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d00a      	beq.n	8001e60 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	691b      	ldr	r3, [r3, #16]
 8001e4e:	f043 0208 	orr.w	r2, r3, #8
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	2203      	movs	r2, #3
 8001e5a:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	e0e9      	b.n	8002034 <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e66:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d1df      	bne.n	8001e2e <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8001e6e:	2001      	movs	r0, #1
 8001e70:	f7ff fdf4 	bl	8001a5c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	68ba      	ldr	r2, [r7, #8]
 8001e7a:	6992      	ldr	r2, [r2, #24]
 8001e7c:	641a      	str	r2, [r3, #64]	@ 0x40
 8001e7e:	e023      	b.n	8001ec8 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001e80:	f7ff fde0 	bl	8001a44 <HAL_GetTick>
 8001e84:	4602      	mov	r2, r0
 8001e86:	69fb      	ldr	r3, [r7, #28]
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d90f      	bls.n	8001eae <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	da0a      	bge.n	8001eae <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	691b      	ldr	r3, [r3, #16]
 8001e9c:	f043 0208 	orr.w	r2, r3, #8
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	2203      	movs	r2, #3
 8001ea8:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e0c2      	b.n	8002034 <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	dbe3      	blt.n	8001e80 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8001eb8:	2001      	movs	r0, #1
 8001eba:	f7ff fdcf 	bl	8001a5c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	68ba      	ldr	r2, [r7, #8]
 8001ec4:	6992      	ldr	r2, [r2, #24]
 8001ec6:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	f003 0310 	and.w	r3, r3, #16
 8001ed4:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8001ed8:	fa01 f303 	lsl.w	r3, r1, r3
 8001edc:	43db      	mvns	r3, r3
 8001ede:	ea02 0103 	and.w	r1, r2, r3
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	69da      	ldr	r2, [r3, #28]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	f003 0310 	and.w	r3, r3, #16
 8001eec:	409a      	lsls	r2, r3
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	430a      	orrs	r2, r1
 8001ef4:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	f003 0310 	and.w	r3, r3, #16
 8001f02:	21ff      	movs	r1, #255	@ 0xff
 8001f04:	fa01 f303 	lsl.w	r3, r1, r3
 8001f08:	43db      	mvns	r3, r3
 8001f0a:	ea02 0103 	and.w	r1, r2, r3
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	6a1a      	ldr	r2, [r3, #32]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	f003 0310 	and.w	r3, r3, #16
 8001f18:	409a      	lsls	r2, r3
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	430a      	orrs	r2, r1
 8001f20:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8001f22:	68bb      	ldr	r3, [r7, #8]
 8001f24:	691b      	ldr	r3, [r3, #16]
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d11d      	bne.n	8001f66 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f30:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	f003 0310 	and.w	r3, r3, #16
 8001f38:	221f      	movs	r2, #31
 8001f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3e:	43db      	mvns	r3, r3
 8001f40:	69ba      	ldr	r2, [r7, #24]
 8001f42:	4013      	ands	r3, r2
 8001f44:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	695b      	ldr	r3, [r3, #20]
 8001f4a:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	f003 0310 	and.w	r3, r3, #16
 8001f52:	697a      	ldr	r2, [r7, #20]
 8001f54:	fa02 f303 	lsl.w	r3, r2, r3
 8001f58:	69ba      	ldr	r2, [r7, #24]
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	69ba      	ldr	r2, [r7, #24]
 8001f64:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f6c:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	f003 0310 	and.w	r3, r3, #16
 8001f74:	2207      	movs	r2, #7
 8001f76:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7a:	43db      	mvns	r3, r3
 8001f7c:	69ba      	ldr	r2, [r7, #24]
 8001f7e:	4013      	ands	r3, r2
 8001f80:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	431a      	orrs	r2, r3
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	4313      	orrs	r3, r2
 8001f92:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	f003 0310 	and.w	r3, r3, #16
 8001f9a:	697a      	ldr	r2, [r7, #20]
 8001f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa0:	69ba      	ldr	r2, [r7, #24]
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	69ba      	ldr	r2, [r7, #24]
 8001fac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	6819      	ldr	r1, [r3, #0]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	f003 0310 	and.w	r3, r3, #16
 8001fba:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc2:	43da      	mvns	r2, r3
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	400a      	ands	r2, r1
 8001fca:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	f003 0310 	and.w	r3, r3, #16
 8001fda:	f640 72fc 	movw	r2, #4092	@ 0xffc
 8001fde:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe2:	43db      	mvns	r3, r3
 8001fe4:	69ba      	ldr	r2, [r7, #24]
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	f003 0310 	and.w	r3, r3, #16
 8001ff6:	697a      	ldr	r2, [r7, #20]
 8001ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffc:	69ba      	ldr	r2, [r7, #24]
 8001ffe:	4313      	orrs	r3, r2
 8002000:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	69ba      	ldr	r2, [r7, #24]
 8002008:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	6819      	ldr	r1, [r3, #0]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	f003 0310 	and.w	r3, r3, #16
 8002016:	22c0      	movs	r2, #192	@ 0xc0
 8002018:	fa02 f303 	lsl.w	r3, r2, r3
 800201c:	43da      	mvns	r2, r3
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	400a      	ands	r2, r1
 8002024:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	2201      	movs	r2, #1
 800202a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	2200      	movs	r2, #0
 8002030:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002032:	2300      	movs	r3, #0
}
 8002034:	4618      	mov	r0, r3
 8002036:	3720      	adds	r7, #32
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}

0800203c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800203c:	b480      	push	{r7}
 800203e:	b087      	sub	sp, #28
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002046:	2300      	movs	r3, #0
 8002048:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800204a:	e17f      	b.n	800234c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	2101      	movs	r1, #1
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	fa01 f303 	lsl.w	r3, r1, r3
 8002058:	4013      	ands	r3, r2
 800205a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	2b00      	cmp	r3, #0
 8002060:	f000 8171 	beq.w	8002346 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	f003 0303 	and.w	r3, r3, #3
 800206c:	2b01      	cmp	r3, #1
 800206e:	d005      	beq.n	800207c <HAL_GPIO_Init+0x40>
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	f003 0303 	and.w	r3, r3, #3
 8002078:	2b02      	cmp	r3, #2
 800207a:	d130      	bne.n	80020de <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	005b      	lsls	r3, r3, #1
 8002086:	2203      	movs	r2, #3
 8002088:	fa02 f303 	lsl.w	r3, r2, r3
 800208c:	43db      	mvns	r3, r3
 800208e:	693a      	ldr	r2, [r7, #16]
 8002090:	4013      	ands	r3, r2
 8002092:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	68da      	ldr	r2, [r3, #12]
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	005b      	lsls	r3, r3, #1
 800209c:	fa02 f303 	lsl.w	r3, r2, r3
 80020a0:	693a      	ldr	r2, [r7, #16]
 80020a2:	4313      	orrs	r3, r2
 80020a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	693a      	ldr	r2, [r7, #16]
 80020aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80020b2:	2201      	movs	r2, #1
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ba:	43db      	mvns	r3, r3
 80020bc:	693a      	ldr	r2, [r7, #16]
 80020be:	4013      	ands	r3, r2
 80020c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	091b      	lsrs	r3, r3, #4
 80020c8:	f003 0201 	and.w	r2, r3, #1
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	fa02 f303 	lsl.w	r3, r2, r3
 80020d2:	693a      	ldr	r2, [r7, #16]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	693a      	ldr	r2, [r7, #16]
 80020dc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	f003 0303 	and.w	r3, r3, #3
 80020e6:	2b03      	cmp	r3, #3
 80020e8:	d118      	bne.n	800211c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80020f0:	2201      	movs	r2, #1
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	fa02 f303 	lsl.w	r3, r2, r3
 80020f8:	43db      	mvns	r3, r3
 80020fa:	693a      	ldr	r2, [r7, #16]
 80020fc:	4013      	ands	r3, r2
 80020fe:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	08db      	lsrs	r3, r3, #3
 8002106:	f003 0201 	and.w	r2, r3, #1
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	fa02 f303 	lsl.w	r3, r2, r3
 8002110:	693a      	ldr	r2, [r7, #16]
 8002112:	4313      	orrs	r3, r2
 8002114:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	693a      	ldr	r2, [r7, #16]
 800211a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f003 0303 	and.w	r3, r3, #3
 8002124:	2b03      	cmp	r3, #3
 8002126:	d017      	beq.n	8002158 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	005b      	lsls	r3, r3, #1
 8002132:	2203      	movs	r2, #3
 8002134:	fa02 f303 	lsl.w	r3, r2, r3
 8002138:	43db      	mvns	r3, r3
 800213a:	693a      	ldr	r2, [r7, #16]
 800213c:	4013      	ands	r3, r2
 800213e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	689a      	ldr	r2, [r3, #8]
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	005b      	lsls	r3, r3, #1
 8002148:	fa02 f303 	lsl.w	r3, r2, r3
 800214c:	693a      	ldr	r2, [r7, #16]
 800214e:	4313      	orrs	r3, r2
 8002150:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	693a      	ldr	r2, [r7, #16]
 8002156:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	f003 0303 	and.w	r3, r3, #3
 8002160:	2b02      	cmp	r3, #2
 8002162:	d123      	bne.n	80021ac <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	08da      	lsrs	r2, r3, #3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	3208      	adds	r2, #8
 800216c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002170:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	f003 0307 	and.w	r3, r3, #7
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	220f      	movs	r2, #15
 800217c:	fa02 f303 	lsl.w	r3, r2, r3
 8002180:	43db      	mvns	r3, r3
 8002182:	693a      	ldr	r2, [r7, #16]
 8002184:	4013      	ands	r3, r2
 8002186:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	691a      	ldr	r2, [r3, #16]
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	f003 0307 	and.w	r3, r3, #7
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	fa02 f303 	lsl.w	r3, r2, r3
 8002198:	693a      	ldr	r2, [r7, #16]
 800219a:	4313      	orrs	r3, r2
 800219c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	08da      	lsrs	r2, r3, #3
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	3208      	adds	r2, #8
 80021a6:	6939      	ldr	r1, [r7, #16]
 80021a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	005b      	lsls	r3, r3, #1
 80021b6:	2203      	movs	r2, #3
 80021b8:	fa02 f303 	lsl.w	r3, r2, r3
 80021bc:	43db      	mvns	r3, r3
 80021be:	693a      	ldr	r2, [r7, #16]
 80021c0:	4013      	ands	r3, r2
 80021c2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f003 0203 	and.w	r2, r3, #3
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	005b      	lsls	r3, r3, #1
 80021d0:	fa02 f303 	lsl.w	r3, r2, r3
 80021d4:	693a      	ldr	r2, [r7, #16]
 80021d6:	4313      	orrs	r3, r2
 80021d8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	693a      	ldr	r2, [r7, #16]
 80021de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	f000 80ac 	beq.w	8002346 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021ee:	4b5f      	ldr	r3, [pc, #380]	@ (800236c <HAL_GPIO_Init+0x330>)
 80021f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021f2:	4a5e      	ldr	r2, [pc, #376]	@ (800236c <HAL_GPIO_Init+0x330>)
 80021f4:	f043 0301 	orr.w	r3, r3, #1
 80021f8:	6613      	str	r3, [r2, #96]	@ 0x60
 80021fa:	4b5c      	ldr	r3, [pc, #368]	@ (800236c <HAL_GPIO_Init+0x330>)
 80021fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021fe:	f003 0301 	and.w	r3, r3, #1
 8002202:	60bb      	str	r3, [r7, #8]
 8002204:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002206:	4a5a      	ldr	r2, [pc, #360]	@ (8002370 <HAL_GPIO_Init+0x334>)
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	089b      	lsrs	r3, r3, #2
 800220c:	3302      	adds	r3, #2
 800220e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002212:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	f003 0303 	and.w	r3, r3, #3
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	220f      	movs	r2, #15
 800221e:	fa02 f303 	lsl.w	r3, r2, r3
 8002222:	43db      	mvns	r3, r3
 8002224:	693a      	ldr	r2, [r7, #16]
 8002226:	4013      	ands	r3, r2
 8002228:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002230:	d025      	beq.n	800227e <HAL_GPIO_Init+0x242>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	4a4f      	ldr	r2, [pc, #316]	@ (8002374 <HAL_GPIO_Init+0x338>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d01f      	beq.n	800227a <HAL_GPIO_Init+0x23e>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4a4e      	ldr	r2, [pc, #312]	@ (8002378 <HAL_GPIO_Init+0x33c>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d019      	beq.n	8002276 <HAL_GPIO_Init+0x23a>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4a4d      	ldr	r2, [pc, #308]	@ (800237c <HAL_GPIO_Init+0x340>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d013      	beq.n	8002272 <HAL_GPIO_Init+0x236>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4a4c      	ldr	r2, [pc, #304]	@ (8002380 <HAL_GPIO_Init+0x344>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d00d      	beq.n	800226e <HAL_GPIO_Init+0x232>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a4b      	ldr	r2, [pc, #300]	@ (8002384 <HAL_GPIO_Init+0x348>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d007      	beq.n	800226a <HAL_GPIO_Init+0x22e>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a4a      	ldr	r2, [pc, #296]	@ (8002388 <HAL_GPIO_Init+0x34c>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d101      	bne.n	8002266 <HAL_GPIO_Init+0x22a>
 8002262:	2306      	movs	r3, #6
 8002264:	e00c      	b.n	8002280 <HAL_GPIO_Init+0x244>
 8002266:	2307      	movs	r3, #7
 8002268:	e00a      	b.n	8002280 <HAL_GPIO_Init+0x244>
 800226a:	2305      	movs	r3, #5
 800226c:	e008      	b.n	8002280 <HAL_GPIO_Init+0x244>
 800226e:	2304      	movs	r3, #4
 8002270:	e006      	b.n	8002280 <HAL_GPIO_Init+0x244>
 8002272:	2303      	movs	r3, #3
 8002274:	e004      	b.n	8002280 <HAL_GPIO_Init+0x244>
 8002276:	2302      	movs	r3, #2
 8002278:	e002      	b.n	8002280 <HAL_GPIO_Init+0x244>
 800227a:	2301      	movs	r3, #1
 800227c:	e000      	b.n	8002280 <HAL_GPIO_Init+0x244>
 800227e:	2300      	movs	r3, #0
 8002280:	697a      	ldr	r2, [r7, #20]
 8002282:	f002 0203 	and.w	r2, r2, #3
 8002286:	0092      	lsls	r2, r2, #2
 8002288:	4093      	lsls	r3, r2
 800228a:	693a      	ldr	r2, [r7, #16]
 800228c:	4313      	orrs	r3, r2
 800228e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002290:	4937      	ldr	r1, [pc, #220]	@ (8002370 <HAL_GPIO_Init+0x334>)
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	089b      	lsrs	r3, r3, #2
 8002296:	3302      	adds	r3, #2
 8002298:	693a      	ldr	r2, [r7, #16]
 800229a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800229e:	4b3b      	ldr	r3, [pc, #236]	@ (800238c <HAL_GPIO_Init+0x350>)
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	43db      	mvns	r3, r3
 80022a8:	693a      	ldr	r2, [r7, #16]
 80022aa:	4013      	ands	r3, r2
 80022ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d003      	beq.n	80022c2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80022ba:	693a      	ldr	r2, [r7, #16]
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	4313      	orrs	r3, r2
 80022c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80022c2:	4a32      	ldr	r2, [pc, #200]	@ (800238c <HAL_GPIO_Init+0x350>)
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80022c8:	4b30      	ldr	r3, [pc, #192]	@ (800238c <HAL_GPIO_Init+0x350>)
 80022ca:	68db      	ldr	r3, [r3, #12]
 80022cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	43db      	mvns	r3, r3
 80022d2:	693a      	ldr	r2, [r7, #16]
 80022d4:	4013      	ands	r3, r2
 80022d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d003      	beq.n	80022ec <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80022e4:	693a      	ldr	r2, [r7, #16]
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	4313      	orrs	r3, r2
 80022ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80022ec:	4a27      	ldr	r2, [pc, #156]	@ (800238c <HAL_GPIO_Init+0x350>)
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80022f2:	4b26      	ldr	r3, [pc, #152]	@ (800238c <HAL_GPIO_Init+0x350>)
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	43db      	mvns	r3, r3
 80022fc:	693a      	ldr	r2, [r7, #16]
 80022fe:	4013      	ands	r3, r2
 8002300:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d003      	beq.n	8002316 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800230e:	693a      	ldr	r2, [r7, #16]
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	4313      	orrs	r3, r2
 8002314:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002316:	4a1d      	ldr	r2, [pc, #116]	@ (800238c <HAL_GPIO_Init+0x350>)
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800231c:	4b1b      	ldr	r3, [pc, #108]	@ (800238c <HAL_GPIO_Init+0x350>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	43db      	mvns	r3, r3
 8002326:	693a      	ldr	r2, [r7, #16]
 8002328:	4013      	ands	r3, r2
 800232a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002334:	2b00      	cmp	r3, #0
 8002336:	d003      	beq.n	8002340 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002338:	693a      	ldr	r2, [r7, #16]
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	4313      	orrs	r3, r2
 800233e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002340:	4a12      	ldr	r2, [pc, #72]	@ (800238c <HAL_GPIO_Init+0x350>)
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	3301      	adds	r3, #1
 800234a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	681a      	ldr	r2, [r3, #0]
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	fa22 f303 	lsr.w	r3, r2, r3
 8002356:	2b00      	cmp	r3, #0
 8002358:	f47f ae78 	bne.w	800204c <HAL_GPIO_Init+0x10>
  }
}
 800235c:	bf00      	nop
 800235e:	bf00      	nop
 8002360:	371c      	adds	r7, #28
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	40021000 	.word	0x40021000
 8002370:	40010000 	.word	0x40010000
 8002374:	48000400 	.word	0x48000400
 8002378:	48000800 	.word	0x48000800
 800237c:	48000c00 	.word	0x48000c00
 8002380:	48001000 	.word	0x48001000
 8002384:	48001400 	.word	0x48001400
 8002388:	48001800 	.word	0x48001800
 800238c:	40010400 	.word	0x40010400

08002390 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002390:	b480      	push	{r7}
 8002392:	b083      	sub	sp, #12
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
 8002398:	460b      	mov	r3, r1
 800239a:	807b      	strh	r3, [r7, #2]
 800239c:	4613      	mov	r3, r2
 800239e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80023a0:	787b      	ldrb	r3, [r7, #1]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d003      	beq.n	80023ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80023a6:	887a      	ldrh	r2, [r7, #2]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80023ac:	e002      	b.n	80023b4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80023ae:	887a      	ldrh	r2, [r7, #2]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80023b4:	bf00      	nop
 80023b6:	370c      	adds	r7, #12
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr

080023c0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	4603      	mov	r3, r0
 80023c8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80023ca:	4b08      	ldr	r3, [pc, #32]	@ (80023ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023cc:	695a      	ldr	r2, [r3, #20]
 80023ce:	88fb      	ldrh	r3, [r7, #6]
 80023d0:	4013      	ands	r3, r2
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d006      	beq.n	80023e4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80023d6:	4a05      	ldr	r2, [pc, #20]	@ (80023ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023d8:	88fb      	ldrh	r3, [r7, #6]
 80023da:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80023dc:	88fb      	ldrh	r3, [r7, #6]
 80023de:	4618      	mov	r0, r3
 80023e0:	f7fe ffc6 	bl	8001370 <HAL_GPIO_EXTI_Callback>
  }
}
 80023e4:	bf00      	nop
 80023e6:	3708      	adds	r7, #8
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	40010400 	.word	0x40010400

080023f0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80023f4:	4b04      	ldr	r3, [pc, #16]	@ (8002408 <HAL_PWREx_GetVoltageRange+0x18>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr
 8002406:	bf00      	nop
 8002408:	40007000 	.word	0x40007000

0800240c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800240c:	b480      	push	{r7}
 800240e:	b085      	sub	sp, #20
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800241a:	d130      	bne.n	800247e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800241c:	4b23      	ldr	r3, [pc, #140]	@ (80024ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002424:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002428:	d038      	beq.n	800249c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800242a:	4b20      	ldr	r3, [pc, #128]	@ (80024ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002432:	4a1e      	ldr	r2, [pc, #120]	@ (80024ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002434:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002438:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800243a:	4b1d      	ldr	r3, [pc, #116]	@ (80024b0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	2232      	movs	r2, #50	@ 0x32
 8002440:	fb02 f303 	mul.w	r3, r2, r3
 8002444:	4a1b      	ldr	r2, [pc, #108]	@ (80024b4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002446:	fba2 2303 	umull	r2, r3, r2, r3
 800244a:	0c9b      	lsrs	r3, r3, #18
 800244c:	3301      	adds	r3, #1
 800244e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002450:	e002      	b.n	8002458 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	3b01      	subs	r3, #1
 8002456:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002458:	4b14      	ldr	r3, [pc, #80]	@ (80024ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800245a:	695b      	ldr	r3, [r3, #20]
 800245c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002460:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002464:	d102      	bne.n	800246c <HAL_PWREx_ControlVoltageScaling+0x60>
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d1f2      	bne.n	8002452 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800246c:	4b0f      	ldr	r3, [pc, #60]	@ (80024ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800246e:	695b      	ldr	r3, [r3, #20]
 8002470:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002474:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002478:	d110      	bne.n	800249c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800247a:	2303      	movs	r3, #3
 800247c:	e00f      	b.n	800249e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800247e:	4b0b      	ldr	r3, [pc, #44]	@ (80024ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002486:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800248a:	d007      	beq.n	800249c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800248c:	4b07      	ldr	r3, [pc, #28]	@ (80024ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002494:	4a05      	ldr	r2, [pc, #20]	@ (80024ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002496:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800249a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800249c:	2300      	movs	r3, #0
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3714      	adds	r7, #20
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr
 80024aa:	bf00      	nop
 80024ac:	40007000 	.word	0x40007000
 80024b0:	20000000 	.word	0x20000000
 80024b4:	431bde83 	.word	0x431bde83

080024b8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b088      	sub	sp, #32
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d101      	bne.n	80024ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
 80024c8:	e3ca      	b.n	8002c60 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024ca:	4b97      	ldr	r3, [pc, #604]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	f003 030c 	and.w	r3, r3, #12
 80024d2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80024d4:	4b94      	ldr	r3, [pc, #592]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	f003 0303 	and.w	r3, r3, #3
 80024dc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f003 0310 	and.w	r3, r3, #16
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	f000 80e4 	beq.w	80026b4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80024ec:	69bb      	ldr	r3, [r7, #24]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d007      	beq.n	8002502 <HAL_RCC_OscConfig+0x4a>
 80024f2:	69bb      	ldr	r3, [r7, #24]
 80024f4:	2b0c      	cmp	r3, #12
 80024f6:	f040 808b 	bne.w	8002610 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	f040 8087 	bne.w	8002610 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002502:	4b89      	ldr	r3, [pc, #548]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0302 	and.w	r3, r3, #2
 800250a:	2b00      	cmp	r3, #0
 800250c:	d005      	beq.n	800251a <HAL_RCC_OscConfig+0x62>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	699b      	ldr	r3, [r3, #24]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d101      	bne.n	800251a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e3a2      	b.n	8002c60 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6a1a      	ldr	r2, [r3, #32]
 800251e:	4b82      	ldr	r3, [pc, #520]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0308 	and.w	r3, r3, #8
 8002526:	2b00      	cmp	r3, #0
 8002528:	d004      	beq.n	8002534 <HAL_RCC_OscConfig+0x7c>
 800252a:	4b7f      	ldr	r3, [pc, #508]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002532:	e005      	b.n	8002540 <HAL_RCC_OscConfig+0x88>
 8002534:	4b7c      	ldr	r3, [pc, #496]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 8002536:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800253a:	091b      	lsrs	r3, r3, #4
 800253c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002540:	4293      	cmp	r3, r2
 8002542:	d223      	bcs.n	800258c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6a1b      	ldr	r3, [r3, #32]
 8002548:	4618      	mov	r0, r3
 800254a:	f000 fd55 	bl	8002ff8 <RCC_SetFlashLatencyFromMSIRange>
 800254e:	4603      	mov	r3, r0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d001      	beq.n	8002558 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002554:	2301      	movs	r3, #1
 8002556:	e383      	b.n	8002c60 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002558:	4b73      	ldr	r3, [pc, #460]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a72      	ldr	r2, [pc, #456]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 800255e:	f043 0308 	orr.w	r3, r3, #8
 8002562:	6013      	str	r3, [r2, #0]
 8002564:	4b70      	ldr	r3, [pc, #448]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6a1b      	ldr	r3, [r3, #32]
 8002570:	496d      	ldr	r1, [pc, #436]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 8002572:	4313      	orrs	r3, r2
 8002574:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002576:	4b6c      	ldr	r3, [pc, #432]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	69db      	ldr	r3, [r3, #28]
 8002582:	021b      	lsls	r3, r3, #8
 8002584:	4968      	ldr	r1, [pc, #416]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 8002586:	4313      	orrs	r3, r2
 8002588:	604b      	str	r3, [r1, #4]
 800258a:	e025      	b.n	80025d8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800258c:	4b66      	ldr	r3, [pc, #408]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a65      	ldr	r2, [pc, #404]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 8002592:	f043 0308 	orr.w	r3, r3, #8
 8002596:	6013      	str	r3, [r2, #0]
 8002598:	4b63      	ldr	r3, [pc, #396]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6a1b      	ldr	r3, [r3, #32]
 80025a4:	4960      	ldr	r1, [pc, #384]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 80025a6:	4313      	orrs	r3, r2
 80025a8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80025aa:	4b5f      	ldr	r3, [pc, #380]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	69db      	ldr	r3, [r3, #28]
 80025b6:	021b      	lsls	r3, r3, #8
 80025b8:	495b      	ldr	r1, [pc, #364]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 80025ba:	4313      	orrs	r3, r2
 80025bc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80025be:	69bb      	ldr	r3, [r7, #24]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d109      	bne.n	80025d8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6a1b      	ldr	r3, [r3, #32]
 80025c8:	4618      	mov	r0, r3
 80025ca:	f000 fd15 	bl	8002ff8 <RCC_SetFlashLatencyFromMSIRange>
 80025ce:	4603      	mov	r3, r0
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d001      	beq.n	80025d8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80025d4:	2301      	movs	r3, #1
 80025d6:	e343      	b.n	8002c60 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80025d8:	f000 fc4a 	bl	8002e70 <HAL_RCC_GetSysClockFreq>
 80025dc:	4602      	mov	r2, r0
 80025de:	4b52      	ldr	r3, [pc, #328]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	091b      	lsrs	r3, r3, #4
 80025e4:	f003 030f 	and.w	r3, r3, #15
 80025e8:	4950      	ldr	r1, [pc, #320]	@ (800272c <HAL_RCC_OscConfig+0x274>)
 80025ea:	5ccb      	ldrb	r3, [r1, r3]
 80025ec:	f003 031f 	and.w	r3, r3, #31
 80025f0:	fa22 f303 	lsr.w	r3, r2, r3
 80025f4:	4a4e      	ldr	r2, [pc, #312]	@ (8002730 <HAL_RCC_OscConfig+0x278>)
 80025f6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80025f8:	4b4e      	ldr	r3, [pc, #312]	@ (8002734 <HAL_RCC_OscConfig+0x27c>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4618      	mov	r0, r3
 80025fe:	f7ff f9d1 	bl	80019a4 <HAL_InitTick>
 8002602:	4603      	mov	r3, r0
 8002604:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002606:	7bfb      	ldrb	r3, [r7, #15]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d052      	beq.n	80026b2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800260c:	7bfb      	ldrb	r3, [r7, #15]
 800260e:	e327      	b.n	8002c60 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	699b      	ldr	r3, [r3, #24]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d032      	beq.n	800267e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002618:	4b43      	ldr	r3, [pc, #268]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a42      	ldr	r2, [pc, #264]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 800261e:	f043 0301 	orr.w	r3, r3, #1
 8002622:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002624:	f7ff fa0e 	bl	8001a44 <HAL_GetTick>
 8002628:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800262a:	e008      	b.n	800263e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800262c:	f7ff fa0a 	bl	8001a44 <HAL_GetTick>
 8002630:	4602      	mov	r2, r0
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	2b02      	cmp	r3, #2
 8002638:	d901      	bls.n	800263e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800263a:	2303      	movs	r3, #3
 800263c:	e310      	b.n	8002c60 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800263e:	4b3a      	ldr	r3, [pc, #232]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 0302 	and.w	r3, r3, #2
 8002646:	2b00      	cmp	r3, #0
 8002648:	d0f0      	beq.n	800262c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800264a:	4b37      	ldr	r3, [pc, #220]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a36      	ldr	r2, [pc, #216]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 8002650:	f043 0308 	orr.w	r3, r3, #8
 8002654:	6013      	str	r3, [r2, #0]
 8002656:	4b34      	ldr	r3, [pc, #208]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6a1b      	ldr	r3, [r3, #32]
 8002662:	4931      	ldr	r1, [pc, #196]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 8002664:	4313      	orrs	r3, r2
 8002666:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002668:	4b2f      	ldr	r3, [pc, #188]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	69db      	ldr	r3, [r3, #28]
 8002674:	021b      	lsls	r3, r3, #8
 8002676:	492c      	ldr	r1, [pc, #176]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 8002678:	4313      	orrs	r3, r2
 800267a:	604b      	str	r3, [r1, #4]
 800267c:	e01a      	b.n	80026b4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800267e:	4b2a      	ldr	r3, [pc, #168]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a29      	ldr	r2, [pc, #164]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 8002684:	f023 0301 	bic.w	r3, r3, #1
 8002688:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800268a:	f7ff f9db 	bl	8001a44 <HAL_GetTick>
 800268e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002690:	e008      	b.n	80026a4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002692:	f7ff f9d7 	bl	8001a44 <HAL_GetTick>
 8002696:	4602      	mov	r2, r0
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	1ad3      	subs	r3, r2, r3
 800269c:	2b02      	cmp	r3, #2
 800269e:	d901      	bls.n	80026a4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80026a0:	2303      	movs	r3, #3
 80026a2:	e2dd      	b.n	8002c60 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80026a4:	4b20      	ldr	r3, [pc, #128]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0302 	and.w	r3, r3, #2
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d1f0      	bne.n	8002692 <HAL_RCC_OscConfig+0x1da>
 80026b0:	e000      	b.n	80026b4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80026b2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f003 0301 	and.w	r3, r3, #1
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d074      	beq.n	80027aa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80026c0:	69bb      	ldr	r3, [r7, #24]
 80026c2:	2b08      	cmp	r3, #8
 80026c4:	d005      	beq.n	80026d2 <HAL_RCC_OscConfig+0x21a>
 80026c6:	69bb      	ldr	r3, [r7, #24]
 80026c8:	2b0c      	cmp	r3, #12
 80026ca:	d10e      	bne.n	80026ea <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	2b03      	cmp	r3, #3
 80026d0:	d10b      	bne.n	80026ea <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026d2:	4b15      	ldr	r3, [pc, #84]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d064      	beq.n	80027a8 <HAL_RCC_OscConfig+0x2f0>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d160      	bne.n	80027a8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e2ba      	b.n	8002c60 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026f2:	d106      	bne.n	8002702 <HAL_RCC_OscConfig+0x24a>
 80026f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a0b      	ldr	r2, [pc, #44]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 80026fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026fe:	6013      	str	r3, [r2, #0]
 8002700:	e026      	b.n	8002750 <HAL_RCC_OscConfig+0x298>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800270a:	d115      	bne.n	8002738 <HAL_RCC_OscConfig+0x280>
 800270c:	4b06      	ldr	r3, [pc, #24]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a05      	ldr	r2, [pc, #20]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 8002712:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002716:	6013      	str	r3, [r2, #0]
 8002718:	4b03      	ldr	r3, [pc, #12]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a02      	ldr	r2, [pc, #8]	@ (8002728 <HAL_RCC_OscConfig+0x270>)
 800271e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002722:	6013      	str	r3, [r2, #0]
 8002724:	e014      	b.n	8002750 <HAL_RCC_OscConfig+0x298>
 8002726:	bf00      	nop
 8002728:	40021000 	.word	0x40021000
 800272c:	08006ac0 	.word	0x08006ac0
 8002730:	20000000 	.word	0x20000000
 8002734:	20000004 	.word	0x20000004
 8002738:	4ba0      	ldr	r3, [pc, #640]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a9f      	ldr	r2, [pc, #636]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 800273e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002742:	6013      	str	r3, [r2, #0]
 8002744:	4b9d      	ldr	r3, [pc, #628]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a9c      	ldr	r2, [pc, #624]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 800274a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800274e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d013      	beq.n	8002780 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002758:	f7ff f974 	bl	8001a44 <HAL_GetTick>
 800275c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800275e:	e008      	b.n	8002772 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002760:	f7ff f970 	bl	8001a44 <HAL_GetTick>
 8002764:	4602      	mov	r2, r0
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	2b64      	cmp	r3, #100	@ 0x64
 800276c:	d901      	bls.n	8002772 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800276e:	2303      	movs	r3, #3
 8002770:	e276      	b.n	8002c60 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002772:	4b92      	ldr	r3, [pc, #584]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800277a:	2b00      	cmp	r3, #0
 800277c:	d0f0      	beq.n	8002760 <HAL_RCC_OscConfig+0x2a8>
 800277e:	e014      	b.n	80027aa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002780:	f7ff f960 	bl	8001a44 <HAL_GetTick>
 8002784:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002786:	e008      	b.n	800279a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002788:	f7ff f95c 	bl	8001a44 <HAL_GetTick>
 800278c:	4602      	mov	r2, r0
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	2b64      	cmp	r3, #100	@ 0x64
 8002794:	d901      	bls.n	800279a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002796:	2303      	movs	r3, #3
 8002798:	e262      	b.n	8002c60 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800279a:	4b88      	ldr	r3, [pc, #544]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d1f0      	bne.n	8002788 <HAL_RCC_OscConfig+0x2d0>
 80027a6:	e000      	b.n	80027aa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 0302 	and.w	r3, r3, #2
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d060      	beq.n	8002878 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80027b6:	69bb      	ldr	r3, [r7, #24]
 80027b8:	2b04      	cmp	r3, #4
 80027ba:	d005      	beq.n	80027c8 <HAL_RCC_OscConfig+0x310>
 80027bc:	69bb      	ldr	r3, [r7, #24]
 80027be:	2b0c      	cmp	r3, #12
 80027c0:	d119      	bne.n	80027f6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d116      	bne.n	80027f6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027c8:	4b7c      	ldr	r3, [pc, #496]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d005      	beq.n	80027e0 <HAL_RCC_OscConfig+0x328>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d101      	bne.n	80027e0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e23f      	b.n	8002c60 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027e0:	4b76      	ldr	r3, [pc, #472]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	691b      	ldr	r3, [r3, #16]
 80027ec:	061b      	lsls	r3, r3, #24
 80027ee:	4973      	ldr	r1, [pc, #460]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 80027f0:	4313      	orrs	r3, r2
 80027f2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027f4:	e040      	b.n	8002878 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	68db      	ldr	r3, [r3, #12]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d023      	beq.n	8002846 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027fe:	4b6f      	ldr	r3, [pc, #444]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a6e      	ldr	r2, [pc, #440]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 8002804:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002808:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800280a:	f7ff f91b 	bl	8001a44 <HAL_GetTick>
 800280e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002810:	e008      	b.n	8002824 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002812:	f7ff f917 	bl	8001a44 <HAL_GetTick>
 8002816:	4602      	mov	r2, r0
 8002818:	693b      	ldr	r3, [r7, #16]
 800281a:	1ad3      	subs	r3, r2, r3
 800281c:	2b02      	cmp	r3, #2
 800281e:	d901      	bls.n	8002824 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002820:	2303      	movs	r3, #3
 8002822:	e21d      	b.n	8002c60 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002824:	4b65      	ldr	r3, [pc, #404]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800282c:	2b00      	cmp	r3, #0
 800282e:	d0f0      	beq.n	8002812 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002830:	4b62      	ldr	r3, [pc, #392]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	691b      	ldr	r3, [r3, #16]
 800283c:	061b      	lsls	r3, r3, #24
 800283e:	495f      	ldr	r1, [pc, #380]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 8002840:	4313      	orrs	r3, r2
 8002842:	604b      	str	r3, [r1, #4]
 8002844:	e018      	b.n	8002878 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002846:	4b5d      	ldr	r3, [pc, #372]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a5c      	ldr	r2, [pc, #368]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 800284c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002850:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002852:	f7ff f8f7 	bl	8001a44 <HAL_GetTick>
 8002856:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002858:	e008      	b.n	800286c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800285a:	f7ff f8f3 	bl	8001a44 <HAL_GetTick>
 800285e:	4602      	mov	r2, r0
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	2b02      	cmp	r3, #2
 8002866:	d901      	bls.n	800286c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002868:	2303      	movs	r3, #3
 800286a:	e1f9      	b.n	8002c60 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800286c:	4b53      	ldr	r3, [pc, #332]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002874:	2b00      	cmp	r3, #0
 8002876:	d1f0      	bne.n	800285a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f003 0308 	and.w	r3, r3, #8
 8002880:	2b00      	cmp	r3, #0
 8002882:	d03c      	beq.n	80028fe <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	695b      	ldr	r3, [r3, #20]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d01c      	beq.n	80028c6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800288c:	4b4b      	ldr	r3, [pc, #300]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 800288e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002892:	4a4a      	ldr	r2, [pc, #296]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 8002894:	f043 0301 	orr.w	r3, r3, #1
 8002898:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800289c:	f7ff f8d2 	bl	8001a44 <HAL_GetTick>
 80028a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028a2:	e008      	b.n	80028b6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028a4:	f7ff f8ce 	bl	8001a44 <HAL_GetTick>
 80028a8:	4602      	mov	r2, r0
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	2b02      	cmp	r3, #2
 80028b0:	d901      	bls.n	80028b6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80028b2:	2303      	movs	r3, #3
 80028b4:	e1d4      	b.n	8002c60 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028b6:	4b41      	ldr	r3, [pc, #260]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 80028b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028bc:	f003 0302 	and.w	r3, r3, #2
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d0ef      	beq.n	80028a4 <HAL_RCC_OscConfig+0x3ec>
 80028c4:	e01b      	b.n	80028fe <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028c6:	4b3d      	ldr	r3, [pc, #244]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 80028c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028cc:	4a3b      	ldr	r2, [pc, #236]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 80028ce:	f023 0301 	bic.w	r3, r3, #1
 80028d2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028d6:	f7ff f8b5 	bl	8001a44 <HAL_GetTick>
 80028da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80028dc:	e008      	b.n	80028f0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028de:	f7ff f8b1 	bl	8001a44 <HAL_GetTick>
 80028e2:	4602      	mov	r2, r0
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	1ad3      	subs	r3, r2, r3
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	d901      	bls.n	80028f0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80028ec:	2303      	movs	r3, #3
 80028ee:	e1b7      	b.n	8002c60 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80028f0:	4b32      	ldr	r3, [pc, #200]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 80028f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028f6:	f003 0302 	and.w	r3, r3, #2
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d1ef      	bne.n	80028de <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f003 0304 	and.w	r3, r3, #4
 8002906:	2b00      	cmp	r3, #0
 8002908:	f000 80a6 	beq.w	8002a58 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800290c:	2300      	movs	r3, #0
 800290e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002910:	4b2a      	ldr	r3, [pc, #168]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 8002912:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002914:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002918:	2b00      	cmp	r3, #0
 800291a:	d10d      	bne.n	8002938 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800291c:	4b27      	ldr	r3, [pc, #156]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 800291e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002920:	4a26      	ldr	r2, [pc, #152]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 8002922:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002926:	6593      	str	r3, [r2, #88]	@ 0x58
 8002928:	4b24      	ldr	r3, [pc, #144]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 800292a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800292c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002930:	60bb      	str	r3, [r7, #8]
 8002932:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002934:	2301      	movs	r3, #1
 8002936:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002938:	4b21      	ldr	r3, [pc, #132]	@ (80029c0 <HAL_RCC_OscConfig+0x508>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002940:	2b00      	cmp	r3, #0
 8002942:	d118      	bne.n	8002976 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002944:	4b1e      	ldr	r3, [pc, #120]	@ (80029c0 <HAL_RCC_OscConfig+0x508>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a1d      	ldr	r2, [pc, #116]	@ (80029c0 <HAL_RCC_OscConfig+0x508>)
 800294a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800294e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002950:	f7ff f878 	bl	8001a44 <HAL_GetTick>
 8002954:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002956:	e008      	b.n	800296a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002958:	f7ff f874 	bl	8001a44 <HAL_GetTick>
 800295c:	4602      	mov	r2, r0
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	2b02      	cmp	r3, #2
 8002964:	d901      	bls.n	800296a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002966:	2303      	movs	r3, #3
 8002968:	e17a      	b.n	8002c60 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800296a:	4b15      	ldr	r3, [pc, #84]	@ (80029c0 <HAL_RCC_OscConfig+0x508>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002972:	2b00      	cmp	r3, #0
 8002974:	d0f0      	beq.n	8002958 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	2b01      	cmp	r3, #1
 800297c:	d108      	bne.n	8002990 <HAL_RCC_OscConfig+0x4d8>
 800297e:	4b0f      	ldr	r3, [pc, #60]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 8002980:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002984:	4a0d      	ldr	r2, [pc, #52]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 8002986:	f043 0301 	orr.w	r3, r3, #1
 800298a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800298e:	e029      	b.n	80029e4 <HAL_RCC_OscConfig+0x52c>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	689b      	ldr	r3, [r3, #8]
 8002994:	2b05      	cmp	r3, #5
 8002996:	d115      	bne.n	80029c4 <HAL_RCC_OscConfig+0x50c>
 8002998:	4b08      	ldr	r3, [pc, #32]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 800299a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800299e:	4a07      	ldr	r2, [pc, #28]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 80029a0:	f043 0304 	orr.w	r3, r3, #4
 80029a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80029a8:	4b04      	ldr	r3, [pc, #16]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 80029aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029ae:	4a03      	ldr	r2, [pc, #12]	@ (80029bc <HAL_RCC_OscConfig+0x504>)
 80029b0:	f043 0301 	orr.w	r3, r3, #1
 80029b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80029b8:	e014      	b.n	80029e4 <HAL_RCC_OscConfig+0x52c>
 80029ba:	bf00      	nop
 80029bc:	40021000 	.word	0x40021000
 80029c0:	40007000 	.word	0x40007000
 80029c4:	4b9c      	ldr	r3, [pc, #624]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 80029c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029ca:	4a9b      	ldr	r2, [pc, #620]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 80029cc:	f023 0301 	bic.w	r3, r3, #1
 80029d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80029d4:	4b98      	ldr	r3, [pc, #608]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 80029d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029da:	4a97      	ldr	r2, [pc, #604]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 80029dc:	f023 0304 	bic.w	r3, r3, #4
 80029e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d016      	beq.n	8002a1a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029ec:	f7ff f82a 	bl	8001a44 <HAL_GetTick>
 80029f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029f2:	e00a      	b.n	8002a0a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029f4:	f7ff f826 	bl	8001a44 <HAL_GetTick>
 80029f8:	4602      	mov	r2, r0
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	1ad3      	subs	r3, r2, r3
 80029fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d901      	bls.n	8002a0a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002a06:	2303      	movs	r3, #3
 8002a08:	e12a      	b.n	8002c60 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a0a:	4b8b      	ldr	r3, [pc, #556]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 8002a0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a10:	f003 0302 	and.w	r3, r3, #2
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d0ed      	beq.n	80029f4 <HAL_RCC_OscConfig+0x53c>
 8002a18:	e015      	b.n	8002a46 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a1a:	f7ff f813 	bl	8001a44 <HAL_GetTick>
 8002a1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a20:	e00a      	b.n	8002a38 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a22:	f7ff f80f 	bl	8001a44 <HAL_GetTick>
 8002a26:	4602      	mov	r2, r0
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d901      	bls.n	8002a38 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e113      	b.n	8002c60 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a38:	4b7f      	ldr	r3, [pc, #508]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 8002a3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a3e:	f003 0302 	and.w	r3, r3, #2
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d1ed      	bne.n	8002a22 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002a46:	7ffb      	ldrb	r3, [r7, #31]
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d105      	bne.n	8002a58 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a4c:	4b7a      	ldr	r3, [pc, #488]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 8002a4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a50:	4a79      	ldr	r2, [pc, #484]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 8002a52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a56:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	f000 80fe 	beq.w	8002c5e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	f040 80d0 	bne.w	8002c0c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002a6c:	4b72      	ldr	r3, [pc, #456]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 8002a6e:	68db      	ldr	r3, [r3, #12]
 8002a70:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	f003 0203 	and.w	r2, r3, #3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d130      	bne.n	8002ae2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a8a:	3b01      	subs	r3, #1
 8002a8c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	d127      	bne.n	8002ae2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a9c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	d11f      	bne.n	8002ae2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aa8:	687a      	ldr	r2, [r7, #4]
 8002aaa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002aac:	2a07      	cmp	r2, #7
 8002aae:	bf14      	ite	ne
 8002ab0:	2201      	movne	r2, #1
 8002ab2:	2200      	moveq	r2, #0
 8002ab4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d113      	bne.n	8002ae2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ac4:	085b      	lsrs	r3, r3, #1
 8002ac6:	3b01      	subs	r3, #1
 8002ac8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002aca:	429a      	cmp	r2, r3
 8002acc:	d109      	bne.n	8002ae2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad8:	085b      	lsrs	r3, r3, #1
 8002ada:	3b01      	subs	r3, #1
 8002adc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ade:	429a      	cmp	r2, r3
 8002ae0:	d06e      	beq.n	8002bc0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ae2:	69bb      	ldr	r3, [r7, #24]
 8002ae4:	2b0c      	cmp	r3, #12
 8002ae6:	d069      	beq.n	8002bbc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002ae8:	4b53      	ldr	r3, [pc, #332]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d105      	bne.n	8002b00 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002af4:	4b50      	ldr	r3, [pc, #320]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d001      	beq.n	8002b04 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e0ad      	b.n	8002c60 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002b04:	4b4c      	ldr	r3, [pc, #304]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a4b      	ldr	r2, [pc, #300]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 8002b0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b0e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002b10:	f7fe ff98 	bl	8001a44 <HAL_GetTick>
 8002b14:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b16:	e008      	b.n	8002b2a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b18:	f7fe ff94 	bl	8001a44 <HAL_GetTick>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d901      	bls.n	8002b2a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002b26:	2303      	movs	r3, #3
 8002b28:	e09a      	b.n	8002c60 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b2a:	4b43      	ldr	r3, [pc, #268]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d1f0      	bne.n	8002b18 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b36:	4b40      	ldr	r3, [pc, #256]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 8002b38:	68da      	ldr	r2, [r3, #12]
 8002b3a:	4b40      	ldr	r3, [pc, #256]	@ (8002c3c <HAL_RCC_OscConfig+0x784>)
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	687a      	ldr	r2, [r7, #4]
 8002b40:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002b46:	3a01      	subs	r2, #1
 8002b48:	0112      	lsls	r2, r2, #4
 8002b4a:	4311      	orrs	r1, r2
 8002b4c:	687a      	ldr	r2, [r7, #4]
 8002b4e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002b50:	0212      	lsls	r2, r2, #8
 8002b52:	4311      	orrs	r1, r2
 8002b54:	687a      	ldr	r2, [r7, #4]
 8002b56:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002b58:	0852      	lsrs	r2, r2, #1
 8002b5a:	3a01      	subs	r2, #1
 8002b5c:	0552      	lsls	r2, r2, #21
 8002b5e:	4311      	orrs	r1, r2
 8002b60:	687a      	ldr	r2, [r7, #4]
 8002b62:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002b64:	0852      	lsrs	r2, r2, #1
 8002b66:	3a01      	subs	r2, #1
 8002b68:	0652      	lsls	r2, r2, #25
 8002b6a:	4311      	orrs	r1, r2
 8002b6c:	687a      	ldr	r2, [r7, #4]
 8002b6e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002b70:	0912      	lsrs	r2, r2, #4
 8002b72:	0452      	lsls	r2, r2, #17
 8002b74:	430a      	orrs	r2, r1
 8002b76:	4930      	ldr	r1, [pc, #192]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002b7c:	4b2e      	ldr	r3, [pc, #184]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a2d      	ldr	r2, [pc, #180]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 8002b82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b86:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002b88:	4b2b      	ldr	r3, [pc, #172]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	4a2a      	ldr	r2, [pc, #168]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 8002b8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b92:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002b94:	f7fe ff56 	bl	8001a44 <HAL_GetTick>
 8002b98:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b9a:	e008      	b.n	8002bae <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b9c:	f7fe ff52 	bl	8001a44 <HAL_GetTick>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	1ad3      	subs	r3, r2, r3
 8002ba6:	2b02      	cmp	r3, #2
 8002ba8:	d901      	bls.n	8002bae <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002baa:	2303      	movs	r3, #3
 8002bac:	e058      	b.n	8002c60 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bae:	4b22      	ldr	r3, [pc, #136]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d0f0      	beq.n	8002b9c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002bba:	e050      	b.n	8002c5e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e04f      	b.n	8002c60 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bc0:	4b1d      	ldr	r3, [pc, #116]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d148      	bne.n	8002c5e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002bcc:	4b1a      	ldr	r3, [pc, #104]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a19      	ldr	r2, [pc, #100]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 8002bd2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002bd6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002bd8:	4b17      	ldr	r3, [pc, #92]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 8002bda:	68db      	ldr	r3, [r3, #12]
 8002bdc:	4a16      	ldr	r2, [pc, #88]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 8002bde:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002be2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002be4:	f7fe ff2e 	bl	8001a44 <HAL_GetTick>
 8002be8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bea:	e008      	b.n	8002bfe <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bec:	f7fe ff2a 	bl	8001a44 <HAL_GetTick>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	1ad3      	subs	r3, r2, r3
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d901      	bls.n	8002bfe <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e030      	b.n	8002c60 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bfe:	4b0e      	ldr	r3, [pc, #56]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d0f0      	beq.n	8002bec <HAL_RCC_OscConfig+0x734>
 8002c0a:	e028      	b.n	8002c5e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002c0c:	69bb      	ldr	r3, [r7, #24]
 8002c0e:	2b0c      	cmp	r3, #12
 8002c10:	d023      	beq.n	8002c5a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c12:	4b09      	ldr	r3, [pc, #36]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a08      	ldr	r2, [pc, #32]	@ (8002c38 <HAL_RCC_OscConfig+0x780>)
 8002c18:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c1e:	f7fe ff11 	bl	8001a44 <HAL_GetTick>
 8002c22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c24:	e00c      	b.n	8002c40 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c26:	f7fe ff0d 	bl	8001a44 <HAL_GetTick>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	1ad3      	subs	r3, r2, r3
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d905      	bls.n	8002c40 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002c34:	2303      	movs	r3, #3
 8002c36:	e013      	b.n	8002c60 <HAL_RCC_OscConfig+0x7a8>
 8002c38:	40021000 	.word	0x40021000
 8002c3c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c40:	4b09      	ldr	r3, [pc, #36]	@ (8002c68 <HAL_RCC_OscConfig+0x7b0>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d1ec      	bne.n	8002c26 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002c4c:	4b06      	ldr	r3, [pc, #24]	@ (8002c68 <HAL_RCC_OscConfig+0x7b0>)
 8002c4e:	68da      	ldr	r2, [r3, #12]
 8002c50:	4905      	ldr	r1, [pc, #20]	@ (8002c68 <HAL_RCC_OscConfig+0x7b0>)
 8002c52:	4b06      	ldr	r3, [pc, #24]	@ (8002c6c <HAL_RCC_OscConfig+0x7b4>)
 8002c54:	4013      	ands	r3, r2
 8002c56:	60cb      	str	r3, [r1, #12]
 8002c58:	e001      	b.n	8002c5e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e000      	b.n	8002c60 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002c5e:	2300      	movs	r3, #0
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3720      	adds	r7, #32
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}
 8002c68:	40021000 	.word	0x40021000
 8002c6c:	feeefffc 	.word	0xfeeefffc

08002c70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b084      	sub	sp, #16
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
 8002c78:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d101      	bne.n	8002c84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	e0e7      	b.n	8002e54 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c84:	4b75      	ldr	r3, [pc, #468]	@ (8002e5c <HAL_RCC_ClockConfig+0x1ec>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 0307 	and.w	r3, r3, #7
 8002c8c:	683a      	ldr	r2, [r7, #0]
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	d910      	bls.n	8002cb4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c92:	4b72      	ldr	r3, [pc, #456]	@ (8002e5c <HAL_RCC_ClockConfig+0x1ec>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f023 0207 	bic.w	r2, r3, #7
 8002c9a:	4970      	ldr	r1, [pc, #448]	@ (8002e5c <HAL_RCC_ClockConfig+0x1ec>)
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ca2:	4b6e      	ldr	r3, [pc, #440]	@ (8002e5c <HAL_RCC_ClockConfig+0x1ec>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0307 	and.w	r3, r3, #7
 8002caa:	683a      	ldr	r2, [r7, #0]
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d001      	beq.n	8002cb4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e0cf      	b.n	8002e54 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0302 	and.w	r3, r3, #2
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d010      	beq.n	8002ce2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	689a      	ldr	r2, [r3, #8]
 8002cc4:	4b66      	ldr	r3, [pc, #408]	@ (8002e60 <HAL_RCC_ClockConfig+0x1f0>)
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d908      	bls.n	8002ce2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cd0:	4b63      	ldr	r3, [pc, #396]	@ (8002e60 <HAL_RCC_ClockConfig+0x1f0>)
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	4960      	ldr	r1, [pc, #384]	@ (8002e60 <HAL_RCC_ClockConfig+0x1f0>)
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 0301 	and.w	r3, r3, #1
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d04c      	beq.n	8002d88 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	2b03      	cmp	r3, #3
 8002cf4:	d107      	bne.n	8002d06 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cf6:	4b5a      	ldr	r3, [pc, #360]	@ (8002e60 <HAL_RCC_ClockConfig+0x1f0>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d121      	bne.n	8002d46 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e0a6      	b.n	8002e54 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d107      	bne.n	8002d1e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d0e:	4b54      	ldr	r3, [pc, #336]	@ (8002e60 <HAL_RCC_ClockConfig+0x1f0>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d115      	bne.n	8002d46 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e09a      	b.n	8002e54 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d107      	bne.n	8002d36 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d26:	4b4e      	ldr	r3, [pc, #312]	@ (8002e60 <HAL_RCC_ClockConfig+0x1f0>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 0302 	and.w	r3, r3, #2
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d109      	bne.n	8002d46 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	e08e      	b.n	8002e54 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d36:	4b4a      	ldr	r3, [pc, #296]	@ (8002e60 <HAL_RCC_ClockConfig+0x1f0>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d101      	bne.n	8002d46 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	e086      	b.n	8002e54 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002d46:	4b46      	ldr	r3, [pc, #280]	@ (8002e60 <HAL_RCC_ClockConfig+0x1f0>)
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	f023 0203 	bic.w	r2, r3, #3
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	4943      	ldr	r1, [pc, #268]	@ (8002e60 <HAL_RCC_ClockConfig+0x1f0>)
 8002d54:	4313      	orrs	r3, r2
 8002d56:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d58:	f7fe fe74 	bl	8001a44 <HAL_GetTick>
 8002d5c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d5e:	e00a      	b.n	8002d76 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d60:	f7fe fe70 	bl	8001a44 <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d901      	bls.n	8002d76 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002d72:	2303      	movs	r3, #3
 8002d74:	e06e      	b.n	8002e54 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d76:	4b3a      	ldr	r3, [pc, #232]	@ (8002e60 <HAL_RCC_ClockConfig+0x1f0>)
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	f003 020c 	and.w	r2, r3, #12
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d1eb      	bne.n	8002d60 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 0302 	and.w	r3, r3, #2
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d010      	beq.n	8002db6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	689a      	ldr	r2, [r3, #8]
 8002d98:	4b31      	ldr	r3, [pc, #196]	@ (8002e60 <HAL_RCC_ClockConfig+0x1f0>)
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d208      	bcs.n	8002db6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002da4:	4b2e      	ldr	r3, [pc, #184]	@ (8002e60 <HAL_RCC_ClockConfig+0x1f0>)
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	492b      	ldr	r1, [pc, #172]	@ (8002e60 <HAL_RCC_ClockConfig+0x1f0>)
 8002db2:	4313      	orrs	r3, r2
 8002db4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002db6:	4b29      	ldr	r3, [pc, #164]	@ (8002e5c <HAL_RCC_ClockConfig+0x1ec>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 0307 	and.w	r3, r3, #7
 8002dbe:	683a      	ldr	r2, [r7, #0]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d210      	bcs.n	8002de6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dc4:	4b25      	ldr	r3, [pc, #148]	@ (8002e5c <HAL_RCC_ClockConfig+0x1ec>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f023 0207 	bic.w	r2, r3, #7
 8002dcc:	4923      	ldr	r1, [pc, #140]	@ (8002e5c <HAL_RCC_ClockConfig+0x1ec>)
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dd4:	4b21      	ldr	r3, [pc, #132]	@ (8002e5c <HAL_RCC_ClockConfig+0x1ec>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 0307 	and.w	r3, r3, #7
 8002ddc:	683a      	ldr	r2, [r7, #0]
 8002dde:	429a      	cmp	r2, r3
 8002de0:	d001      	beq.n	8002de6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e036      	b.n	8002e54 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f003 0304 	and.w	r3, r3, #4
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d008      	beq.n	8002e04 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002df2:	4b1b      	ldr	r3, [pc, #108]	@ (8002e60 <HAL_RCC_ClockConfig+0x1f0>)
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	4918      	ldr	r1, [pc, #96]	@ (8002e60 <HAL_RCC_ClockConfig+0x1f0>)
 8002e00:	4313      	orrs	r3, r2
 8002e02:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 0308 	and.w	r3, r3, #8
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d009      	beq.n	8002e24 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e10:	4b13      	ldr	r3, [pc, #76]	@ (8002e60 <HAL_RCC_ClockConfig+0x1f0>)
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	691b      	ldr	r3, [r3, #16]
 8002e1c:	00db      	lsls	r3, r3, #3
 8002e1e:	4910      	ldr	r1, [pc, #64]	@ (8002e60 <HAL_RCC_ClockConfig+0x1f0>)
 8002e20:	4313      	orrs	r3, r2
 8002e22:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002e24:	f000 f824 	bl	8002e70 <HAL_RCC_GetSysClockFreq>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	4b0d      	ldr	r3, [pc, #52]	@ (8002e60 <HAL_RCC_ClockConfig+0x1f0>)
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	091b      	lsrs	r3, r3, #4
 8002e30:	f003 030f 	and.w	r3, r3, #15
 8002e34:	490b      	ldr	r1, [pc, #44]	@ (8002e64 <HAL_RCC_ClockConfig+0x1f4>)
 8002e36:	5ccb      	ldrb	r3, [r1, r3]
 8002e38:	f003 031f 	and.w	r3, r3, #31
 8002e3c:	fa22 f303 	lsr.w	r3, r2, r3
 8002e40:	4a09      	ldr	r2, [pc, #36]	@ (8002e68 <HAL_RCC_ClockConfig+0x1f8>)
 8002e42:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002e44:	4b09      	ldr	r3, [pc, #36]	@ (8002e6c <HAL_RCC_ClockConfig+0x1fc>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f7fe fdab 	bl	80019a4 <HAL_InitTick>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	72fb      	strb	r3, [r7, #11]

  return status;
 8002e52:	7afb      	ldrb	r3, [r7, #11]
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3710      	adds	r7, #16
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	40022000 	.word	0x40022000
 8002e60:	40021000 	.word	0x40021000
 8002e64:	08006ac0 	.word	0x08006ac0
 8002e68:	20000000 	.word	0x20000000
 8002e6c:	20000004 	.word	0x20000004

08002e70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b089      	sub	sp, #36	@ 0x24
 8002e74:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002e76:	2300      	movs	r3, #0
 8002e78:	61fb      	str	r3, [r7, #28]
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e7e:	4b3e      	ldr	r3, [pc, #248]	@ (8002f78 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	f003 030c 	and.w	r3, r3, #12
 8002e86:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e88:	4b3b      	ldr	r3, [pc, #236]	@ (8002f78 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	f003 0303 	and.w	r3, r3, #3
 8002e90:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d005      	beq.n	8002ea4 <HAL_RCC_GetSysClockFreq+0x34>
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	2b0c      	cmp	r3, #12
 8002e9c:	d121      	bne.n	8002ee2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d11e      	bne.n	8002ee2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002ea4:	4b34      	ldr	r3, [pc, #208]	@ (8002f78 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 0308 	and.w	r3, r3, #8
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d107      	bne.n	8002ec0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002eb0:	4b31      	ldr	r3, [pc, #196]	@ (8002f78 <HAL_RCC_GetSysClockFreq+0x108>)
 8002eb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002eb6:	0a1b      	lsrs	r3, r3, #8
 8002eb8:	f003 030f 	and.w	r3, r3, #15
 8002ebc:	61fb      	str	r3, [r7, #28]
 8002ebe:	e005      	b.n	8002ecc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002ec0:	4b2d      	ldr	r3, [pc, #180]	@ (8002f78 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	091b      	lsrs	r3, r3, #4
 8002ec6:	f003 030f 	and.w	r3, r3, #15
 8002eca:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002ecc:	4a2b      	ldr	r2, [pc, #172]	@ (8002f7c <HAL_RCC_GetSysClockFreq+0x10c>)
 8002ece:	69fb      	ldr	r3, [r7, #28]
 8002ed0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ed4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d10d      	bne.n	8002ef8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002edc:	69fb      	ldr	r3, [r7, #28]
 8002ede:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ee0:	e00a      	b.n	8002ef8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002ee2:	693b      	ldr	r3, [r7, #16]
 8002ee4:	2b04      	cmp	r3, #4
 8002ee6:	d102      	bne.n	8002eee <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002ee8:	4b25      	ldr	r3, [pc, #148]	@ (8002f80 <HAL_RCC_GetSysClockFreq+0x110>)
 8002eea:	61bb      	str	r3, [r7, #24]
 8002eec:	e004      	b.n	8002ef8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	2b08      	cmp	r3, #8
 8002ef2:	d101      	bne.n	8002ef8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002ef4:	4b23      	ldr	r3, [pc, #140]	@ (8002f84 <HAL_RCC_GetSysClockFreq+0x114>)
 8002ef6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	2b0c      	cmp	r3, #12
 8002efc:	d134      	bne.n	8002f68 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002efe:	4b1e      	ldr	r3, [pc, #120]	@ (8002f78 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f00:	68db      	ldr	r3, [r3, #12]
 8002f02:	f003 0303 	and.w	r3, r3, #3
 8002f06:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d003      	beq.n	8002f16 <HAL_RCC_GetSysClockFreq+0xa6>
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	2b03      	cmp	r3, #3
 8002f12:	d003      	beq.n	8002f1c <HAL_RCC_GetSysClockFreq+0xac>
 8002f14:	e005      	b.n	8002f22 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002f16:	4b1a      	ldr	r3, [pc, #104]	@ (8002f80 <HAL_RCC_GetSysClockFreq+0x110>)
 8002f18:	617b      	str	r3, [r7, #20]
      break;
 8002f1a:	e005      	b.n	8002f28 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002f1c:	4b19      	ldr	r3, [pc, #100]	@ (8002f84 <HAL_RCC_GetSysClockFreq+0x114>)
 8002f1e:	617b      	str	r3, [r7, #20]
      break;
 8002f20:	e002      	b.n	8002f28 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	617b      	str	r3, [r7, #20]
      break;
 8002f26:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002f28:	4b13      	ldr	r3, [pc, #76]	@ (8002f78 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	091b      	lsrs	r3, r3, #4
 8002f2e:	f003 0307 	and.w	r3, r3, #7
 8002f32:	3301      	adds	r3, #1
 8002f34:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002f36:	4b10      	ldr	r3, [pc, #64]	@ (8002f78 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f38:	68db      	ldr	r3, [r3, #12]
 8002f3a:	0a1b      	lsrs	r3, r3, #8
 8002f3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f40:	697a      	ldr	r2, [r7, #20]
 8002f42:	fb03 f202 	mul.w	r2, r3, r2
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f4c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002f4e:	4b0a      	ldr	r3, [pc, #40]	@ (8002f78 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f50:	68db      	ldr	r3, [r3, #12]
 8002f52:	0e5b      	lsrs	r3, r3, #25
 8002f54:	f003 0303 	and.w	r3, r3, #3
 8002f58:	3301      	adds	r3, #1
 8002f5a:	005b      	lsls	r3, r3, #1
 8002f5c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002f5e:	697a      	ldr	r2, [r7, #20]
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f66:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002f68:	69bb      	ldr	r3, [r7, #24]
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	3724      	adds	r7, #36	@ 0x24
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f74:	4770      	bx	lr
 8002f76:	bf00      	nop
 8002f78:	40021000 	.word	0x40021000
 8002f7c:	08006ad8 	.word	0x08006ad8
 8002f80:	00f42400 	.word	0x00f42400
 8002f84:	007a1200 	.word	0x007a1200

08002f88 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f8c:	4b03      	ldr	r3, [pc, #12]	@ (8002f9c <HAL_RCC_GetHCLKFreq+0x14>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	46bd      	mov	sp, r7
 8002f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f98:	4770      	bx	lr
 8002f9a:	bf00      	nop
 8002f9c:	20000000 	.word	0x20000000

08002fa0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002fa4:	f7ff fff0 	bl	8002f88 <HAL_RCC_GetHCLKFreq>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	4b06      	ldr	r3, [pc, #24]	@ (8002fc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	0a1b      	lsrs	r3, r3, #8
 8002fb0:	f003 0307 	and.w	r3, r3, #7
 8002fb4:	4904      	ldr	r1, [pc, #16]	@ (8002fc8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002fb6:	5ccb      	ldrb	r3, [r1, r3]
 8002fb8:	f003 031f 	and.w	r3, r3, #31
 8002fbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	40021000 	.word	0x40021000
 8002fc8:	08006ad0 	.word	0x08006ad0

08002fcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002fd0:	f7ff ffda 	bl	8002f88 <HAL_RCC_GetHCLKFreq>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	4b06      	ldr	r3, [pc, #24]	@ (8002ff0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	0adb      	lsrs	r3, r3, #11
 8002fdc:	f003 0307 	and.w	r3, r3, #7
 8002fe0:	4904      	ldr	r1, [pc, #16]	@ (8002ff4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002fe2:	5ccb      	ldrb	r3, [r1, r3]
 8002fe4:	f003 031f 	and.w	r3, r3, #31
 8002fe8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	40021000 	.word	0x40021000
 8002ff4:	08006ad0 	.word	0x08006ad0

08002ff8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b086      	sub	sp, #24
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003000:	2300      	movs	r3, #0
 8003002:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003004:	4b2a      	ldr	r3, [pc, #168]	@ (80030b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003006:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003008:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800300c:	2b00      	cmp	r3, #0
 800300e:	d003      	beq.n	8003018 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003010:	f7ff f9ee 	bl	80023f0 <HAL_PWREx_GetVoltageRange>
 8003014:	6178      	str	r0, [r7, #20]
 8003016:	e014      	b.n	8003042 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003018:	4b25      	ldr	r3, [pc, #148]	@ (80030b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800301a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800301c:	4a24      	ldr	r2, [pc, #144]	@ (80030b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800301e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003022:	6593      	str	r3, [r2, #88]	@ 0x58
 8003024:	4b22      	ldr	r3, [pc, #136]	@ (80030b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003028:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800302c:	60fb      	str	r3, [r7, #12]
 800302e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003030:	f7ff f9de 	bl	80023f0 <HAL_PWREx_GetVoltageRange>
 8003034:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003036:	4b1e      	ldr	r3, [pc, #120]	@ (80030b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003038:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800303a:	4a1d      	ldr	r2, [pc, #116]	@ (80030b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800303c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003040:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003048:	d10b      	bne.n	8003062 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2b80      	cmp	r3, #128	@ 0x80
 800304e:	d919      	bls.n	8003084 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2ba0      	cmp	r3, #160	@ 0xa0
 8003054:	d902      	bls.n	800305c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003056:	2302      	movs	r3, #2
 8003058:	613b      	str	r3, [r7, #16]
 800305a:	e013      	b.n	8003084 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800305c:	2301      	movs	r3, #1
 800305e:	613b      	str	r3, [r7, #16]
 8003060:	e010      	b.n	8003084 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2b80      	cmp	r3, #128	@ 0x80
 8003066:	d902      	bls.n	800306e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003068:	2303      	movs	r3, #3
 800306a:	613b      	str	r3, [r7, #16]
 800306c:	e00a      	b.n	8003084 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2b80      	cmp	r3, #128	@ 0x80
 8003072:	d102      	bne.n	800307a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003074:	2302      	movs	r3, #2
 8003076:	613b      	str	r3, [r7, #16]
 8003078:	e004      	b.n	8003084 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2b70      	cmp	r3, #112	@ 0x70
 800307e:	d101      	bne.n	8003084 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003080:	2301      	movs	r3, #1
 8003082:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003084:	4b0b      	ldr	r3, [pc, #44]	@ (80030b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f023 0207 	bic.w	r2, r3, #7
 800308c:	4909      	ldr	r1, [pc, #36]	@ (80030b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	4313      	orrs	r3, r2
 8003092:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003094:	4b07      	ldr	r3, [pc, #28]	@ (80030b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 0307 	and.w	r3, r3, #7
 800309c:	693a      	ldr	r2, [r7, #16]
 800309e:	429a      	cmp	r2, r3
 80030a0:	d001      	beq.n	80030a6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e000      	b.n	80030a8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80030a6:	2300      	movs	r3, #0
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	3718      	adds	r7, #24
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	40021000 	.word	0x40021000
 80030b4:	40022000 	.word	0x40022000

080030b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b086      	sub	sp, #24
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80030c0:	2300      	movs	r3, #0
 80030c2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80030c4:	2300      	movs	r3, #0
 80030c6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d041      	beq.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80030d8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80030dc:	d02a      	beq.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80030de:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80030e2:	d824      	bhi.n	800312e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80030e4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80030e8:	d008      	beq.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x44>
 80030ea:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80030ee:	d81e      	bhi.n	800312e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d00a      	beq.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x52>
 80030f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80030f8:	d010      	beq.n	800311c <HAL_RCCEx_PeriphCLKConfig+0x64>
 80030fa:	e018      	b.n	800312e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80030fc:	4b86      	ldr	r3, [pc, #536]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	4a85      	ldr	r2, [pc, #532]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003102:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003106:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003108:	e015      	b.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	3304      	adds	r3, #4
 800310e:	2100      	movs	r1, #0
 8003110:	4618      	mov	r0, r3
 8003112:	f000 fabb 	bl	800368c <RCCEx_PLLSAI1_Config>
 8003116:	4603      	mov	r3, r0
 8003118:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800311a:	e00c      	b.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	3320      	adds	r3, #32
 8003120:	2100      	movs	r1, #0
 8003122:	4618      	mov	r0, r3
 8003124:	f000 fba6 	bl	8003874 <RCCEx_PLLSAI2_Config>
 8003128:	4603      	mov	r3, r0
 800312a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800312c:	e003      	b.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	74fb      	strb	r3, [r7, #19]
      break;
 8003132:	e000      	b.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003134:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003136:	7cfb      	ldrb	r3, [r7, #19]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d10b      	bne.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800313c:	4b76      	ldr	r3, [pc, #472]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800313e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003142:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800314a:	4973      	ldr	r1, [pc, #460]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800314c:	4313      	orrs	r3, r2
 800314e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003152:	e001      	b.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003154:	7cfb      	ldrb	r3, [r7, #19]
 8003156:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d041      	beq.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003168:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800316c:	d02a      	beq.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800316e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003172:	d824      	bhi.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003174:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003178:	d008      	beq.n	800318c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800317a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800317e:	d81e      	bhi.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003180:	2b00      	cmp	r3, #0
 8003182:	d00a      	beq.n	800319a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003184:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003188:	d010      	beq.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800318a:	e018      	b.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800318c:	4b62      	ldr	r3, [pc, #392]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800318e:	68db      	ldr	r3, [r3, #12]
 8003190:	4a61      	ldr	r2, [pc, #388]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003192:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003196:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003198:	e015      	b.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	3304      	adds	r3, #4
 800319e:	2100      	movs	r1, #0
 80031a0:	4618      	mov	r0, r3
 80031a2:	f000 fa73 	bl	800368c <RCCEx_PLLSAI1_Config>
 80031a6:	4603      	mov	r3, r0
 80031a8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80031aa:	e00c      	b.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	3320      	adds	r3, #32
 80031b0:	2100      	movs	r1, #0
 80031b2:	4618      	mov	r0, r3
 80031b4:	f000 fb5e 	bl	8003874 <RCCEx_PLLSAI2_Config>
 80031b8:	4603      	mov	r3, r0
 80031ba:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80031bc:	e003      	b.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	74fb      	strb	r3, [r7, #19]
      break;
 80031c2:	e000      	b.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80031c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80031c6:	7cfb      	ldrb	r3, [r7, #19]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d10b      	bne.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80031cc:	4b52      	ldr	r3, [pc, #328]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031d2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80031da:	494f      	ldr	r1, [pc, #316]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031dc:	4313      	orrs	r3, r2
 80031de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80031e2:	e001      	b.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031e4:	7cfb      	ldrb	r3, [r7, #19]
 80031e6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	f000 80a0 	beq.w	8003336 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031f6:	2300      	movs	r3, #0
 80031f8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80031fa:	4b47      	ldr	r3, [pc, #284]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003202:	2b00      	cmp	r3, #0
 8003204:	d101      	bne.n	800320a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003206:	2301      	movs	r3, #1
 8003208:	e000      	b.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800320a:	2300      	movs	r3, #0
 800320c:	2b00      	cmp	r3, #0
 800320e:	d00d      	beq.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003210:	4b41      	ldr	r3, [pc, #260]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003212:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003214:	4a40      	ldr	r2, [pc, #256]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003216:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800321a:	6593      	str	r3, [r2, #88]	@ 0x58
 800321c:	4b3e      	ldr	r3, [pc, #248]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800321e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003220:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003224:	60bb      	str	r3, [r7, #8]
 8003226:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003228:	2301      	movs	r3, #1
 800322a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800322c:	4b3b      	ldr	r3, [pc, #236]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a3a      	ldr	r2, [pc, #232]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003232:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003236:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003238:	f7fe fc04 	bl	8001a44 <HAL_GetTick>
 800323c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800323e:	e009      	b.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003240:	f7fe fc00 	bl	8001a44 <HAL_GetTick>
 8003244:	4602      	mov	r2, r0
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	1ad3      	subs	r3, r2, r3
 800324a:	2b02      	cmp	r3, #2
 800324c:	d902      	bls.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800324e:	2303      	movs	r3, #3
 8003250:	74fb      	strb	r3, [r7, #19]
        break;
 8003252:	e005      	b.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003254:	4b31      	ldr	r3, [pc, #196]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800325c:	2b00      	cmp	r3, #0
 800325e:	d0ef      	beq.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003260:	7cfb      	ldrb	r3, [r7, #19]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d15c      	bne.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003266:	4b2c      	ldr	r3, [pc, #176]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003268:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800326c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003270:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d01f      	beq.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800327e:	697a      	ldr	r2, [r7, #20]
 8003280:	429a      	cmp	r2, r3
 8003282:	d019      	beq.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003284:	4b24      	ldr	r3, [pc, #144]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003286:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800328a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800328e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003290:	4b21      	ldr	r3, [pc, #132]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003292:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003296:	4a20      	ldr	r2, [pc, #128]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003298:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800329c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80032a0:	4b1d      	ldr	r3, [pc, #116]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032a6:	4a1c      	ldr	r2, [pc, #112]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80032b0:	4a19      	ldr	r2, [pc, #100]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	f003 0301 	and.w	r3, r3, #1
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d016      	beq.n	80032f0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032c2:	f7fe fbbf 	bl	8001a44 <HAL_GetTick>
 80032c6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032c8:	e00b      	b.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032ca:	f7fe fbbb 	bl	8001a44 <HAL_GetTick>
 80032ce:	4602      	mov	r2, r0
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	1ad3      	subs	r3, r2, r3
 80032d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032d8:	4293      	cmp	r3, r2
 80032da:	d902      	bls.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80032dc:	2303      	movs	r3, #3
 80032de:	74fb      	strb	r3, [r7, #19]
            break;
 80032e0:	e006      	b.n	80032f0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032e8:	f003 0302 	and.w	r3, r3, #2
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d0ec      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80032f0:	7cfb      	ldrb	r3, [r7, #19]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d10c      	bne.n	8003310 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032f6:	4b08      	ldr	r3, [pc, #32]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003306:	4904      	ldr	r1, [pc, #16]	@ (8003318 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003308:	4313      	orrs	r3, r2
 800330a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800330e:	e009      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003310:	7cfb      	ldrb	r3, [r7, #19]
 8003312:	74bb      	strb	r3, [r7, #18]
 8003314:	e006      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003316:	bf00      	nop
 8003318:	40021000 	.word	0x40021000
 800331c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003320:	7cfb      	ldrb	r3, [r7, #19]
 8003322:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003324:	7c7b      	ldrb	r3, [r7, #17]
 8003326:	2b01      	cmp	r3, #1
 8003328:	d105      	bne.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800332a:	4b9e      	ldr	r3, [pc, #632]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800332c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800332e:	4a9d      	ldr	r2, [pc, #628]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003330:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003334:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 0301 	and.w	r3, r3, #1
 800333e:	2b00      	cmp	r3, #0
 8003340:	d00a      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003342:	4b98      	ldr	r3, [pc, #608]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003344:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003348:	f023 0203 	bic.w	r2, r3, #3
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003350:	4994      	ldr	r1, [pc, #592]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003352:	4313      	orrs	r3, r2
 8003354:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 0302 	and.w	r3, r3, #2
 8003360:	2b00      	cmp	r3, #0
 8003362:	d00a      	beq.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003364:	4b8f      	ldr	r3, [pc, #572]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800336a:	f023 020c 	bic.w	r2, r3, #12
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003372:	498c      	ldr	r1, [pc, #560]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003374:	4313      	orrs	r3, r2
 8003376:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 0304 	and.w	r3, r3, #4
 8003382:	2b00      	cmp	r3, #0
 8003384:	d00a      	beq.n	800339c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003386:	4b87      	ldr	r3, [pc, #540]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003388:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800338c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003394:	4983      	ldr	r1, [pc, #524]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003396:	4313      	orrs	r3, r2
 8003398:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f003 0308 	and.w	r3, r3, #8
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d00a      	beq.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80033a8:	4b7e      	ldr	r3, [pc, #504]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033ae:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033b6:	497b      	ldr	r1, [pc, #492]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033b8:	4313      	orrs	r3, r2
 80033ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 0310 	and.w	r3, r3, #16
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d00a      	beq.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80033ca:	4b76      	ldr	r3, [pc, #472]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033d0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033d8:	4972      	ldr	r1, [pc, #456]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033da:	4313      	orrs	r3, r2
 80033dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0320 	and.w	r3, r3, #32
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d00a      	beq.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80033ec:	4b6d      	ldr	r3, [pc, #436]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033f2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033fa:	496a      	ldr	r1, [pc, #424]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033fc:	4313      	orrs	r3, r2
 80033fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800340a:	2b00      	cmp	r3, #0
 800340c:	d00a      	beq.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800340e:	4b65      	ldr	r3, [pc, #404]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003410:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003414:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800341c:	4961      	ldr	r1, [pc, #388]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800341e:	4313      	orrs	r3, r2
 8003420:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800342c:	2b00      	cmp	r3, #0
 800342e:	d00a      	beq.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003430:	4b5c      	ldr	r3, [pc, #368]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003432:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003436:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800343e:	4959      	ldr	r1, [pc, #356]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003440:	4313      	orrs	r3, r2
 8003442:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800344e:	2b00      	cmp	r3, #0
 8003450:	d00a      	beq.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003452:	4b54      	ldr	r3, [pc, #336]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003454:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003458:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003460:	4950      	ldr	r1, [pc, #320]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003462:	4313      	orrs	r3, r2
 8003464:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003470:	2b00      	cmp	r3, #0
 8003472:	d00a      	beq.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003474:	4b4b      	ldr	r3, [pc, #300]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003476:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800347a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003482:	4948      	ldr	r1, [pc, #288]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003484:	4313      	orrs	r3, r2
 8003486:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003492:	2b00      	cmp	r3, #0
 8003494:	d00a      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003496:	4b43      	ldr	r3, [pc, #268]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003498:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800349c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034a4:	493f      	ldr	r1, [pc, #252]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034a6:	4313      	orrs	r3, r2
 80034a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d028      	beq.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80034b8:	4b3a      	ldr	r3, [pc, #232]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034c6:	4937      	ldr	r1, [pc, #220]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034c8:	4313      	orrs	r3, r2
 80034ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80034d6:	d106      	bne.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034d8:	4b32      	ldr	r3, [pc, #200]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034da:	68db      	ldr	r3, [r3, #12]
 80034dc:	4a31      	ldr	r2, [pc, #196]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034e2:	60d3      	str	r3, [r2, #12]
 80034e4:	e011      	b.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034ea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80034ee:	d10c      	bne.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	3304      	adds	r3, #4
 80034f4:	2101      	movs	r1, #1
 80034f6:	4618      	mov	r0, r3
 80034f8:	f000 f8c8 	bl	800368c <RCCEx_PLLSAI1_Config>
 80034fc:	4603      	mov	r3, r0
 80034fe:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003500:	7cfb      	ldrb	r3, [r7, #19]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d001      	beq.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003506:	7cfb      	ldrb	r3, [r7, #19]
 8003508:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003512:	2b00      	cmp	r3, #0
 8003514:	d028      	beq.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003516:	4b23      	ldr	r3, [pc, #140]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003518:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800351c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003524:	491f      	ldr	r1, [pc, #124]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003526:	4313      	orrs	r3, r2
 8003528:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003530:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003534:	d106      	bne.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003536:	4b1b      	ldr	r3, [pc, #108]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	4a1a      	ldr	r2, [pc, #104]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800353c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003540:	60d3      	str	r3, [r2, #12]
 8003542:	e011      	b.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003548:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800354c:	d10c      	bne.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	3304      	adds	r3, #4
 8003552:	2101      	movs	r1, #1
 8003554:	4618      	mov	r0, r3
 8003556:	f000 f899 	bl	800368c <RCCEx_PLLSAI1_Config>
 800355a:	4603      	mov	r3, r0
 800355c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800355e:	7cfb      	ldrb	r3, [r7, #19]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d001      	beq.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003564:	7cfb      	ldrb	r3, [r7, #19]
 8003566:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003570:	2b00      	cmp	r3, #0
 8003572:	d02b      	beq.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003574:	4b0b      	ldr	r3, [pc, #44]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003576:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800357a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003582:	4908      	ldr	r1, [pc, #32]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003584:	4313      	orrs	r3, r2
 8003586:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800358e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003592:	d109      	bne.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003594:	4b03      	ldr	r3, [pc, #12]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	4a02      	ldr	r2, [pc, #8]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800359a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800359e:	60d3      	str	r3, [r2, #12]
 80035a0:	e014      	b.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x514>
 80035a2:	bf00      	nop
 80035a4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035ac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80035b0:	d10c      	bne.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	3304      	adds	r3, #4
 80035b6:	2101      	movs	r1, #1
 80035b8:	4618      	mov	r0, r3
 80035ba:	f000 f867 	bl	800368c <RCCEx_PLLSAI1_Config>
 80035be:	4603      	mov	r3, r0
 80035c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80035c2:	7cfb      	ldrb	r3, [r7, #19]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d001      	beq.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80035c8:	7cfb      	ldrb	r3, [r7, #19]
 80035ca:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d02f      	beq.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80035d8:	4b2b      	ldr	r3, [pc, #172]	@ (8003688 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80035da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035de:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80035e6:	4928      	ldr	r1, [pc, #160]	@ (8003688 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80035e8:	4313      	orrs	r3, r2
 80035ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80035f2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80035f6:	d10d      	bne.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	3304      	adds	r3, #4
 80035fc:	2102      	movs	r1, #2
 80035fe:	4618      	mov	r0, r3
 8003600:	f000 f844 	bl	800368c <RCCEx_PLLSAI1_Config>
 8003604:	4603      	mov	r3, r0
 8003606:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003608:	7cfb      	ldrb	r3, [r7, #19]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d014      	beq.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800360e:	7cfb      	ldrb	r3, [r7, #19]
 8003610:	74bb      	strb	r3, [r7, #18]
 8003612:	e011      	b.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003618:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800361c:	d10c      	bne.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	3320      	adds	r3, #32
 8003622:	2102      	movs	r1, #2
 8003624:	4618      	mov	r0, r3
 8003626:	f000 f925 	bl	8003874 <RCCEx_PLLSAI2_Config>
 800362a:	4603      	mov	r3, r0
 800362c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800362e:	7cfb      	ldrb	r3, [r7, #19]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d001      	beq.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003634:	7cfb      	ldrb	r3, [r7, #19]
 8003636:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003640:	2b00      	cmp	r3, #0
 8003642:	d00a      	beq.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003644:	4b10      	ldr	r3, [pc, #64]	@ (8003688 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003646:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800364a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003652:	490d      	ldr	r1, [pc, #52]	@ (8003688 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003654:	4313      	orrs	r3, r2
 8003656:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003662:	2b00      	cmp	r3, #0
 8003664:	d00b      	beq.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003666:	4b08      	ldr	r3, [pc, #32]	@ (8003688 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003668:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800366c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003676:	4904      	ldr	r1, [pc, #16]	@ (8003688 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003678:	4313      	orrs	r3, r2
 800367a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800367e:	7cbb      	ldrb	r3, [r7, #18]
}
 8003680:	4618      	mov	r0, r3
 8003682:	3718      	adds	r7, #24
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}
 8003688:	40021000 	.word	0x40021000

0800368c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b084      	sub	sp, #16
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003696:	2300      	movs	r3, #0
 8003698:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800369a:	4b75      	ldr	r3, [pc, #468]	@ (8003870 <RCCEx_PLLSAI1_Config+0x1e4>)
 800369c:	68db      	ldr	r3, [r3, #12]
 800369e:	f003 0303 	and.w	r3, r3, #3
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d018      	beq.n	80036d8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80036a6:	4b72      	ldr	r3, [pc, #456]	@ (8003870 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036a8:	68db      	ldr	r3, [r3, #12]
 80036aa:	f003 0203 	and.w	r2, r3, #3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d10d      	bne.n	80036d2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
       ||
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d009      	beq.n	80036d2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80036be:	4b6c      	ldr	r3, [pc, #432]	@ (8003870 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	091b      	lsrs	r3, r3, #4
 80036c4:	f003 0307 	and.w	r3, r3, #7
 80036c8:	1c5a      	adds	r2, r3, #1
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	685b      	ldr	r3, [r3, #4]
       ||
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d047      	beq.n	8003762 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	73fb      	strb	r3, [r7, #15]
 80036d6:	e044      	b.n	8003762 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	2b03      	cmp	r3, #3
 80036de:	d018      	beq.n	8003712 <RCCEx_PLLSAI1_Config+0x86>
 80036e0:	2b03      	cmp	r3, #3
 80036e2:	d825      	bhi.n	8003730 <RCCEx_PLLSAI1_Config+0xa4>
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d002      	beq.n	80036ee <RCCEx_PLLSAI1_Config+0x62>
 80036e8:	2b02      	cmp	r3, #2
 80036ea:	d009      	beq.n	8003700 <RCCEx_PLLSAI1_Config+0x74>
 80036ec:	e020      	b.n	8003730 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80036ee:	4b60      	ldr	r3, [pc, #384]	@ (8003870 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0302 	and.w	r3, r3, #2
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d11d      	bne.n	8003736 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036fe:	e01a      	b.n	8003736 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003700:	4b5b      	ldr	r3, [pc, #364]	@ (8003870 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003708:	2b00      	cmp	r3, #0
 800370a:	d116      	bne.n	800373a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003710:	e013      	b.n	800373a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003712:	4b57      	ldr	r3, [pc, #348]	@ (8003870 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800371a:	2b00      	cmp	r3, #0
 800371c:	d10f      	bne.n	800373e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800371e:	4b54      	ldr	r3, [pc, #336]	@ (8003870 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003726:	2b00      	cmp	r3, #0
 8003728:	d109      	bne.n	800373e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800372e:	e006      	b.n	800373e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	73fb      	strb	r3, [r7, #15]
      break;
 8003734:	e004      	b.n	8003740 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003736:	bf00      	nop
 8003738:	e002      	b.n	8003740 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800373a:	bf00      	nop
 800373c:	e000      	b.n	8003740 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800373e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003740:	7bfb      	ldrb	r3, [r7, #15]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d10d      	bne.n	8003762 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003746:	4b4a      	ldr	r3, [pc, #296]	@ (8003870 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003748:	68db      	ldr	r3, [r3, #12]
 800374a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6819      	ldr	r1, [r3, #0]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	3b01      	subs	r3, #1
 8003758:	011b      	lsls	r3, r3, #4
 800375a:	430b      	orrs	r3, r1
 800375c:	4944      	ldr	r1, [pc, #272]	@ (8003870 <RCCEx_PLLSAI1_Config+0x1e4>)
 800375e:	4313      	orrs	r3, r2
 8003760:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003762:	7bfb      	ldrb	r3, [r7, #15]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d17d      	bne.n	8003864 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003768:	4b41      	ldr	r3, [pc, #260]	@ (8003870 <RCCEx_PLLSAI1_Config+0x1e4>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a40      	ldr	r2, [pc, #256]	@ (8003870 <RCCEx_PLLSAI1_Config+0x1e4>)
 800376e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003772:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003774:	f7fe f966 	bl	8001a44 <HAL_GetTick>
 8003778:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800377a:	e009      	b.n	8003790 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800377c:	f7fe f962 	bl	8001a44 <HAL_GetTick>
 8003780:	4602      	mov	r2, r0
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	1ad3      	subs	r3, r2, r3
 8003786:	2b02      	cmp	r3, #2
 8003788:	d902      	bls.n	8003790 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800378a:	2303      	movs	r3, #3
 800378c:	73fb      	strb	r3, [r7, #15]
        break;
 800378e:	e005      	b.n	800379c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003790:	4b37      	ldr	r3, [pc, #220]	@ (8003870 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d1ef      	bne.n	800377c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800379c:	7bfb      	ldrb	r3, [r7, #15]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d160      	bne.n	8003864 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d111      	bne.n	80037cc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80037a8:	4b31      	ldr	r3, [pc, #196]	@ (8003870 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037aa:	691b      	ldr	r3, [r3, #16]
 80037ac:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80037b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037b4:	687a      	ldr	r2, [r7, #4]
 80037b6:	6892      	ldr	r2, [r2, #8]
 80037b8:	0211      	lsls	r1, r2, #8
 80037ba:	687a      	ldr	r2, [r7, #4]
 80037bc:	68d2      	ldr	r2, [r2, #12]
 80037be:	0912      	lsrs	r2, r2, #4
 80037c0:	0452      	lsls	r2, r2, #17
 80037c2:	430a      	orrs	r2, r1
 80037c4:	492a      	ldr	r1, [pc, #168]	@ (8003870 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037c6:	4313      	orrs	r3, r2
 80037c8:	610b      	str	r3, [r1, #16]
 80037ca:	e027      	b.n	800381c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d112      	bne.n	80037f8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80037d2:	4b27      	ldr	r3, [pc, #156]	@ (8003870 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037d4:	691b      	ldr	r3, [r3, #16]
 80037d6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80037da:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	6892      	ldr	r2, [r2, #8]
 80037e2:	0211      	lsls	r1, r2, #8
 80037e4:	687a      	ldr	r2, [r7, #4]
 80037e6:	6912      	ldr	r2, [r2, #16]
 80037e8:	0852      	lsrs	r2, r2, #1
 80037ea:	3a01      	subs	r2, #1
 80037ec:	0552      	lsls	r2, r2, #21
 80037ee:	430a      	orrs	r2, r1
 80037f0:	491f      	ldr	r1, [pc, #124]	@ (8003870 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037f2:	4313      	orrs	r3, r2
 80037f4:	610b      	str	r3, [r1, #16]
 80037f6:	e011      	b.n	800381c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80037f8:	4b1d      	ldr	r3, [pc, #116]	@ (8003870 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037fa:	691b      	ldr	r3, [r3, #16]
 80037fc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003800:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003804:	687a      	ldr	r2, [r7, #4]
 8003806:	6892      	ldr	r2, [r2, #8]
 8003808:	0211      	lsls	r1, r2, #8
 800380a:	687a      	ldr	r2, [r7, #4]
 800380c:	6952      	ldr	r2, [r2, #20]
 800380e:	0852      	lsrs	r2, r2, #1
 8003810:	3a01      	subs	r2, #1
 8003812:	0652      	lsls	r2, r2, #25
 8003814:	430a      	orrs	r2, r1
 8003816:	4916      	ldr	r1, [pc, #88]	@ (8003870 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003818:	4313      	orrs	r3, r2
 800381a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800381c:	4b14      	ldr	r3, [pc, #80]	@ (8003870 <RCCEx_PLLSAI1_Config+0x1e4>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a13      	ldr	r2, [pc, #76]	@ (8003870 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003822:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003826:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003828:	f7fe f90c 	bl	8001a44 <HAL_GetTick>
 800382c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800382e:	e009      	b.n	8003844 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003830:	f7fe f908 	bl	8001a44 <HAL_GetTick>
 8003834:	4602      	mov	r2, r0
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	1ad3      	subs	r3, r2, r3
 800383a:	2b02      	cmp	r3, #2
 800383c:	d902      	bls.n	8003844 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800383e:	2303      	movs	r3, #3
 8003840:	73fb      	strb	r3, [r7, #15]
          break;
 8003842:	e005      	b.n	8003850 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003844:	4b0a      	ldr	r3, [pc, #40]	@ (8003870 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800384c:	2b00      	cmp	r3, #0
 800384e:	d0ef      	beq.n	8003830 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003850:	7bfb      	ldrb	r3, [r7, #15]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d106      	bne.n	8003864 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003856:	4b06      	ldr	r3, [pc, #24]	@ (8003870 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003858:	691a      	ldr	r2, [r3, #16]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	699b      	ldr	r3, [r3, #24]
 800385e:	4904      	ldr	r1, [pc, #16]	@ (8003870 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003860:	4313      	orrs	r3, r2
 8003862:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003864:	7bfb      	ldrb	r3, [r7, #15]
}
 8003866:	4618      	mov	r0, r3
 8003868:	3710      	adds	r7, #16
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}
 800386e:	bf00      	nop
 8003870:	40021000 	.word	0x40021000

08003874 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b084      	sub	sp, #16
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
 800387c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800387e:	2300      	movs	r3, #0
 8003880:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003882:	4b6a      	ldr	r3, [pc, #424]	@ (8003a2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	f003 0303 	and.w	r3, r3, #3
 800388a:	2b00      	cmp	r3, #0
 800388c:	d018      	beq.n	80038c0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800388e:	4b67      	ldr	r3, [pc, #412]	@ (8003a2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003890:	68db      	ldr	r3, [r3, #12]
 8003892:	f003 0203 	and.w	r2, r3, #3
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	429a      	cmp	r2, r3
 800389c:	d10d      	bne.n	80038ba <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
       ||
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d009      	beq.n	80038ba <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80038a6:	4b61      	ldr	r3, [pc, #388]	@ (8003a2c <RCCEx_PLLSAI2_Config+0x1b8>)
 80038a8:	68db      	ldr	r3, [r3, #12]
 80038aa:	091b      	lsrs	r3, r3, #4
 80038ac:	f003 0307 	and.w	r3, r3, #7
 80038b0:	1c5a      	adds	r2, r3, #1
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	685b      	ldr	r3, [r3, #4]
       ||
 80038b6:	429a      	cmp	r2, r3
 80038b8:	d047      	beq.n	800394a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	73fb      	strb	r3, [r7, #15]
 80038be:	e044      	b.n	800394a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	2b03      	cmp	r3, #3
 80038c6:	d018      	beq.n	80038fa <RCCEx_PLLSAI2_Config+0x86>
 80038c8:	2b03      	cmp	r3, #3
 80038ca:	d825      	bhi.n	8003918 <RCCEx_PLLSAI2_Config+0xa4>
 80038cc:	2b01      	cmp	r3, #1
 80038ce:	d002      	beq.n	80038d6 <RCCEx_PLLSAI2_Config+0x62>
 80038d0:	2b02      	cmp	r3, #2
 80038d2:	d009      	beq.n	80038e8 <RCCEx_PLLSAI2_Config+0x74>
 80038d4:	e020      	b.n	8003918 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80038d6:	4b55      	ldr	r3, [pc, #340]	@ (8003a2c <RCCEx_PLLSAI2_Config+0x1b8>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 0302 	and.w	r3, r3, #2
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d11d      	bne.n	800391e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038e6:	e01a      	b.n	800391e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80038e8:	4b50      	ldr	r3, [pc, #320]	@ (8003a2c <RCCEx_PLLSAI2_Config+0x1b8>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d116      	bne.n	8003922 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038f8:	e013      	b.n	8003922 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80038fa:	4b4c      	ldr	r3, [pc, #304]	@ (8003a2c <RCCEx_PLLSAI2_Config+0x1b8>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003902:	2b00      	cmp	r3, #0
 8003904:	d10f      	bne.n	8003926 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003906:	4b49      	ldr	r3, [pc, #292]	@ (8003a2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d109      	bne.n	8003926 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003916:	e006      	b.n	8003926 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	73fb      	strb	r3, [r7, #15]
      break;
 800391c:	e004      	b.n	8003928 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800391e:	bf00      	nop
 8003920:	e002      	b.n	8003928 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003922:	bf00      	nop
 8003924:	e000      	b.n	8003928 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003926:	bf00      	nop
    }

    if(status == HAL_OK)
 8003928:	7bfb      	ldrb	r3, [r7, #15]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d10d      	bne.n	800394a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800392e:	4b3f      	ldr	r3, [pc, #252]	@ (8003a2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003930:	68db      	ldr	r3, [r3, #12]
 8003932:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6819      	ldr	r1, [r3, #0]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	3b01      	subs	r3, #1
 8003940:	011b      	lsls	r3, r3, #4
 8003942:	430b      	orrs	r3, r1
 8003944:	4939      	ldr	r1, [pc, #228]	@ (8003a2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003946:	4313      	orrs	r3, r2
 8003948:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800394a:	7bfb      	ldrb	r3, [r7, #15]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d167      	bne.n	8003a20 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003950:	4b36      	ldr	r3, [pc, #216]	@ (8003a2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a35      	ldr	r2, [pc, #212]	@ (8003a2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003956:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800395a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800395c:	f7fe f872 	bl	8001a44 <HAL_GetTick>
 8003960:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003962:	e009      	b.n	8003978 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003964:	f7fe f86e 	bl	8001a44 <HAL_GetTick>
 8003968:	4602      	mov	r2, r0
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	1ad3      	subs	r3, r2, r3
 800396e:	2b02      	cmp	r3, #2
 8003970:	d902      	bls.n	8003978 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003972:	2303      	movs	r3, #3
 8003974:	73fb      	strb	r3, [r7, #15]
        break;
 8003976:	e005      	b.n	8003984 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003978:	4b2c      	ldr	r3, [pc, #176]	@ (8003a2c <RCCEx_PLLSAI2_Config+0x1b8>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003980:	2b00      	cmp	r3, #0
 8003982:	d1ef      	bne.n	8003964 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003984:	7bfb      	ldrb	r3, [r7, #15]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d14a      	bne.n	8003a20 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d111      	bne.n	80039b4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003990:	4b26      	ldr	r3, [pc, #152]	@ (8003a2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003992:	695b      	ldr	r3, [r3, #20]
 8003994:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003998:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800399c:	687a      	ldr	r2, [r7, #4]
 800399e:	6892      	ldr	r2, [r2, #8]
 80039a0:	0211      	lsls	r1, r2, #8
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	68d2      	ldr	r2, [r2, #12]
 80039a6:	0912      	lsrs	r2, r2, #4
 80039a8:	0452      	lsls	r2, r2, #17
 80039aa:	430a      	orrs	r2, r1
 80039ac:	491f      	ldr	r1, [pc, #124]	@ (8003a2c <RCCEx_PLLSAI2_Config+0x1b8>)
 80039ae:	4313      	orrs	r3, r2
 80039b0:	614b      	str	r3, [r1, #20]
 80039b2:	e011      	b.n	80039d8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80039b4:	4b1d      	ldr	r3, [pc, #116]	@ (8003a2c <RCCEx_PLLSAI2_Config+0x1b8>)
 80039b6:	695b      	ldr	r3, [r3, #20]
 80039b8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80039bc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80039c0:	687a      	ldr	r2, [r7, #4]
 80039c2:	6892      	ldr	r2, [r2, #8]
 80039c4:	0211      	lsls	r1, r2, #8
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	6912      	ldr	r2, [r2, #16]
 80039ca:	0852      	lsrs	r2, r2, #1
 80039cc:	3a01      	subs	r2, #1
 80039ce:	0652      	lsls	r2, r2, #25
 80039d0:	430a      	orrs	r2, r1
 80039d2:	4916      	ldr	r1, [pc, #88]	@ (8003a2c <RCCEx_PLLSAI2_Config+0x1b8>)
 80039d4:	4313      	orrs	r3, r2
 80039d6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80039d8:	4b14      	ldr	r3, [pc, #80]	@ (8003a2c <RCCEx_PLLSAI2_Config+0x1b8>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a13      	ldr	r2, [pc, #76]	@ (8003a2c <RCCEx_PLLSAI2_Config+0x1b8>)
 80039de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039e2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039e4:	f7fe f82e 	bl	8001a44 <HAL_GetTick>
 80039e8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80039ea:	e009      	b.n	8003a00 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80039ec:	f7fe f82a 	bl	8001a44 <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d902      	bls.n	8003a00 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	73fb      	strb	r3, [r7, #15]
          break;
 80039fe:	e005      	b.n	8003a0c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003a00:	4b0a      	ldr	r3, [pc, #40]	@ (8003a2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d0ef      	beq.n	80039ec <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003a0c:	7bfb      	ldrb	r3, [r7, #15]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d106      	bne.n	8003a20 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003a12:	4b06      	ldr	r3, [pc, #24]	@ (8003a2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a14:	695a      	ldr	r2, [r3, #20]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	695b      	ldr	r3, [r3, #20]
 8003a1a:	4904      	ldr	r1, [pc, #16]	@ (8003a2c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003a20:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3710      	adds	r7, #16
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	40021000 	.word	0x40021000

08003a30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d101      	bne.n	8003a42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e049      	b.n	8003ad6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a48:	b2db      	uxtb	r3, r3
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d106      	bne.n	8003a5c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2200      	movs	r2, #0
 8003a52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a56:	6878      	ldr	r0, [r7, #4]
 8003a58:	f7fd fde0 	bl	800161c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2202      	movs	r2, #2
 8003a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	3304      	adds	r3, #4
 8003a6c:	4619      	mov	r1, r3
 8003a6e:	4610      	mov	r0, r2
 8003a70:	f000 faf4 	bl	800405c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2201      	movs	r2, #1
 8003a78:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2201      	movs	r2, #1
 8003a80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2201      	movs	r2, #1
 8003a88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2201      	movs	r2, #1
 8003a98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2201      	movs	r2, #1
 8003ac0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2201      	movs	r2, #1
 8003ad0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003ad4:	2300      	movs	r3, #0
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3708      	adds	r7, #8
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}

08003ade <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8003ade:	b480      	push	{r7}
 8003ae0:	b083      	sub	sp, #12
 8003ae2:	af00      	add	r7, sp, #0
 8003ae4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	6a1a      	ldr	r2, [r3, #32]
 8003aec:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003af0:	4013      	ands	r3, r2
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d10f      	bne.n	8003b16 <HAL_TIM_Base_Stop+0x38>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	6a1a      	ldr	r2, [r3, #32]
 8003afc:	f240 4344 	movw	r3, #1092	@ 0x444
 8003b00:	4013      	ands	r3, r2
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d107      	bne.n	8003b16 <HAL_TIM_Base_Stop+0x38>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	681a      	ldr	r2, [r3, #0]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f022 0201 	bic.w	r2, r2, #1
 8003b14:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2201      	movs	r2, #1
 8003b1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8003b1e:	2300      	movs	r3, #0
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	370c      	adds	r7, #12
 8003b24:	46bd      	mov	sp, r7
 8003b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2a:	4770      	bx	lr

08003b2c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b085      	sub	sp, #20
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d001      	beq.n	8003b44 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	e04f      	b.n	8003be4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2202      	movs	r2, #2
 8003b48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	68da      	ldr	r2, [r3, #12]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f042 0201 	orr.w	r2, r2, #1
 8003b5a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a23      	ldr	r2, [pc, #140]	@ (8003bf0 <HAL_TIM_Base_Start_IT+0xc4>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d01d      	beq.n	8003ba2 <HAL_TIM_Base_Start_IT+0x76>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b6e:	d018      	beq.n	8003ba2 <HAL_TIM_Base_Start_IT+0x76>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a1f      	ldr	r2, [pc, #124]	@ (8003bf4 <HAL_TIM_Base_Start_IT+0xc8>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d013      	beq.n	8003ba2 <HAL_TIM_Base_Start_IT+0x76>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a1e      	ldr	r2, [pc, #120]	@ (8003bf8 <HAL_TIM_Base_Start_IT+0xcc>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d00e      	beq.n	8003ba2 <HAL_TIM_Base_Start_IT+0x76>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a1c      	ldr	r2, [pc, #112]	@ (8003bfc <HAL_TIM_Base_Start_IT+0xd0>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d009      	beq.n	8003ba2 <HAL_TIM_Base_Start_IT+0x76>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a1b      	ldr	r2, [pc, #108]	@ (8003c00 <HAL_TIM_Base_Start_IT+0xd4>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d004      	beq.n	8003ba2 <HAL_TIM_Base_Start_IT+0x76>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a19      	ldr	r2, [pc, #100]	@ (8003c04 <HAL_TIM_Base_Start_IT+0xd8>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d115      	bne.n	8003bce <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	689a      	ldr	r2, [r3, #8]
 8003ba8:	4b17      	ldr	r3, [pc, #92]	@ (8003c08 <HAL_TIM_Base_Start_IT+0xdc>)
 8003baa:	4013      	ands	r3, r2
 8003bac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2b06      	cmp	r3, #6
 8003bb2:	d015      	beq.n	8003be0 <HAL_TIM_Base_Start_IT+0xb4>
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bba:	d011      	beq.n	8003be0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	681a      	ldr	r2, [r3, #0]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f042 0201 	orr.w	r2, r2, #1
 8003bca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bcc:	e008      	b.n	8003be0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681a      	ldr	r2, [r3, #0]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f042 0201 	orr.w	r2, r2, #1
 8003bdc:	601a      	str	r2, [r3, #0]
 8003bde:	e000      	b.n	8003be2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003be0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003be2:	2300      	movs	r3, #0
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3714      	adds	r7, #20
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr
 8003bf0:	40012c00 	.word	0x40012c00
 8003bf4:	40000400 	.word	0x40000400
 8003bf8:	40000800 	.word	0x40000800
 8003bfc:	40000c00 	.word	0x40000c00
 8003c00:	40013400 	.word	0x40013400
 8003c04:	40014000 	.word	0x40014000
 8003c08:	00010007 	.word	0x00010007

08003c0c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	68da      	ldr	r2, [r3, #12]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f022 0201 	bic.w	r2, r2, #1
 8003c22:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	6a1a      	ldr	r2, [r3, #32]
 8003c2a:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003c2e:	4013      	ands	r3, r2
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d10f      	bne.n	8003c54 <HAL_TIM_Base_Stop_IT+0x48>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	6a1a      	ldr	r2, [r3, #32]
 8003c3a:	f240 4344 	movw	r3, #1092	@ 0x444
 8003c3e:	4013      	ands	r3, r2
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d107      	bne.n	8003c54 <HAL_TIM_Base_Stop_IT+0x48>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f022 0201 	bic.w	r2, r2, #1
 8003c52:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2201      	movs	r2, #1
 8003c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8003c5c:	2300      	movs	r3, #0
}
 8003c5e:	4618      	mov	r0, r3
 8003c60:	370c      	adds	r7, #12
 8003c62:	46bd      	mov	sp, r7
 8003c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c68:	4770      	bx	lr

08003c6a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c6a:	b580      	push	{r7, lr}
 8003c6c:	b084      	sub	sp, #16
 8003c6e:	af00      	add	r7, sp, #0
 8003c70:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	691b      	ldr	r3, [r3, #16]
 8003c80:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	f003 0302 	and.w	r3, r3, #2
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d020      	beq.n	8003cce <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	f003 0302 	and.w	r3, r3, #2
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d01b      	beq.n	8003cce <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f06f 0202 	mvn.w	r2, #2
 8003c9e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	699b      	ldr	r3, [r3, #24]
 8003cac:	f003 0303 	and.w	r3, r3, #3
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d003      	beq.n	8003cbc <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003cb4:	6878      	ldr	r0, [r7, #4]
 8003cb6:	f000 f9b2 	bl	800401e <HAL_TIM_IC_CaptureCallback>
 8003cba:	e005      	b.n	8003cc8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cbc:	6878      	ldr	r0, [r7, #4]
 8003cbe:	f000 f9a4 	bl	800400a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	f000 f9b5 	bl	8004032 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	f003 0304 	and.w	r3, r3, #4
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d020      	beq.n	8003d1a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f003 0304 	and.w	r3, r3, #4
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d01b      	beq.n	8003d1a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f06f 0204 	mvn.w	r2, #4
 8003cea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2202      	movs	r2, #2
 8003cf0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	699b      	ldr	r3, [r3, #24]
 8003cf8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d003      	beq.n	8003d08 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d00:	6878      	ldr	r0, [r7, #4]
 8003d02:	f000 f98c 	bl	800401e <HAL_TIM_IC_CaptureCallback>
 8003d06:	e005      	b.n	8003d14 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d08:	6878      	ldr	r0, [r7, #4]
 8003d0a:	f000 f97e 	bl	800400a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d0e:	6878      	ldr	r0, [r7, #4]
 8003d10:	f000 f98f 	bl	8004032 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2200      	movs	r2, #0
 8003d18:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	f003 0308 	and.w	r3, r3, #8
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d020      	beq.n	8003d66 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	f003 0308 	and.w	r3, r3, #8
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d01b      	beq.n	8003d66 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f06f 0208 	mvn.w	r2, #8
 8003d36:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2204      	movs	r2, #4
 8003d3c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	69db      	ldr	r3, [r3, #28]
 8003d44:	f003 0303 	and.w	r3, r3, #3
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d003      	beq.n	8003d54 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d4c:	6878      	ldr	r0, [r7, #4]
 8003d4e:	f000 f966 	bl	800401e <HAL_TIM_IC_CaptureCallback>
 8003d52:	e005      	b.n	8003d60 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d54:	6878      	ldr	r0, [r7, #4]
 8003d56:	f000 f958 	bl	800400a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f000 f969 	bl	8004032 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2200      	movs	r2, #0
 8003d64:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	f003 0310 	and.w	r3, r3, #16
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d020      	beq.n	8003db2 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	f003 0310 	and.w	r3, r3, #16
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d01b      	beq.n	8003db2 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f06f 0210 	mvn.w	r2, #16
 8003d82:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2208      	movs	r2, #8
 8003d88:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	69db      	ldr	r3, [r3, #28]
 8003d90:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d003      	beq.n	8003da0 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d98:	6878      	ldr	r0, [r7, #4]
 8003d9a:	f000 f940 	bl	800401e <HAL_TIM_IC_CaptureCallback>
 8003d9e:	e005      	b.n	8003dac <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003da0:	6878      	ldr	r0, [r7, #4]
 8003da2:	f000 f932 	bl	800400a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f000 f943 	bl	8004032 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	f003 0301 	and.w	r3, r3, #1
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d00c      	beq.n	8003dd6 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d007      	beq.n	8003dd6 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f06f 0201 	mvn.w	r2, #1
 8003dce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003dd0:	6878      	ldr	r0, [r7, #4]
 8003dd2:	f7fd fae5 	bl	80013a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d104      	bne.n	8003dea <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d00c      	beq.n	8003e04 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d007      	beq.n	8003e04 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003dfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f000 fafe 	bl	8004400 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00c      	beq.n	8003e28 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d007      	beq.n	8003e28 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003e20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f000 faf6 	bl	8004414 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d00c      	beq.n	8003e4c <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d007      	beq.n	8003e4c <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003e44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f000 f8fd 	bl	8004046 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	f003 0320 	and.w	r3, r3, #32
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d00c      	beq.n	8003e70 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	f003 0320 	and.w	r3, r3, #32
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d007      	beq.n	8003e70 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f06f 0220 	mvn.w	r2, #32
 8003e68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f000 fabe 	bl	80043ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003e70:	bf00      	nop
 8003e72:	3710      	adds	r7, #16
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}

08003e78 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b084      	sub	sp, #16
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
 8003e80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e82:	2300      	movs	r3, #0
 8003e84:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d101      	bne.n	8003e94 <HAL_TIM_ConfigClockSource+0x1c>
 8003e90:	2302      	movs	r3, #2
 8003e92:	e0b6      	b.n	8004002 <HAL_TIM_ConfigClockSource+0x18a>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2201      	movs	r2, #1
 8003e98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2202      	movs	r2, #2
 8003ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003eb2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003eb6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003ebe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	68ba      	ldr	r2, [r7, #8]
 8003ec6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ed0:	d03e      	beq.n	8003f50 <HAL_TIM_ConfigClockSource+0xd8>
 8003ed2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ed6:	f200 8087 	bhi.w	8003fe8 <HAL_TIM_ConfigClockSource+0x170>
 8003eda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ede:	f000 8086 	beq.w	8003fee <HAL_TIM_ConfigClockSource+0x176>
 8003ee2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ee6:	d87f      	bhi.n	8003fe8 <HAL_TIM_ConfigClockSource+0x170>
 8003ee8:	2b70      	cmp	r3, #112	@ 0x70
 8003eea:	d01a      	beq.n	8003f22 <HAL_TIM_ConfigClockSource+0xaa>
 8003eec:	2b70      	cmp	r3, #112	@ 0x70
 8003eee:	d87b      	bhi.n	8003fe8 <HAL_TIM_ConfigClockSource+0x170>
 8003ef0:	2b60      	cmp	r3, #96	@ 0x60
 8003ef2:	d050      	beq.n	8003f96 <HAL_TIM_ConfigClockSource+0x11e>
 8003ef4:	2b60      	cmp	r3, #96	@ 0x60
 8003ef6:	d877      	bhi.n	8003fe8 <HAL_TIM_ConfigClockSource+0x170>
 8003ef8:	2b50      	cmp	r3, #80	@ 0x50
 8003efa:	d03c      	beq.n	8003f76 <HAL_TIM_ConfigClockSource+0xfe>
 8003efc:	2b50      	cmp	r3, #80	@ 0x50
 8003efe:	d873      	bhi.n	8003fe8 <HAL_TIM_ConfigClockSource+0x170>
 8003f00:	2b40      	cmp	r3, #64	@ 0x40
 8003f02:	d058      	beq.n	8003fb6 <HAL_TIM_ConfigClockSource+0x13e>
 8003f04:	2b40      	cmp	r3, #64	@ 0x40
 8003f06:	d86f      	bhi.n	8003fe8 <HAL_TIM_ConfigClockSource+0x170>
 8003f08:	2b30      	cmp	r3, #48	@ 0x30
 8003f0a:	d064      	beq.n	8003fd6 <HAL_TIM_ConfigClockSource+0x15e>
 8003f0c:	2b30      	cmp	r3, #48	@ 0x30
 8003f0e:	d86b      	bhi.n	8003fe8 <HAL_TIM_ConfigClockSource+0x170>
 8003f10:	2b20      	cmp	r3, #32
 8003f12:	d060      	beq.n	8003fd6 <HAL_TIM_ConfigClockSource+0x15e>
 8003f14:	2b20      	cmp	r3, #32
 8003f16:	d867      	bhi.n	8003fe8 <HAL_TIM_ConfigClockSource+0x170>
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d05c      	beq.n	8003fd6 <HAL_TIM_ConfigClockSource+0x15e>
 8003f1c:	2b10      	cmp	r3, #16
 8003f1e:	d05a      	beq.n	8003fd6 <HAL_TIM_ConfigClockSource+0x15e>
 8003f20:	e062      	b.n	8003fe8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003f32:	f000 f9b3 	bl	800429c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003f44:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	68ba      	ldr	r2, [r7, #8]
 8003f4c:	609a      	str	r2, [r3, #8]
      break;
 8003f4e:	e04f      	b.n	8003ff0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003f60:	f000 f99c 	bl	800429c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	689a      	ldr	r2, [r3, #8]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003f72:	609a      	str	r2, [r3, #8]
      break;
 8003f74:	e03c      	b.n	8003ff0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f82:	461a      	mov	r2, r3
 8003f84:	f000 f910 	bl	80041a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	2150      	movs	r1, #80	@ 0x50
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f000 f969 	bl	8004266 <TIM_ITRx_SetConfig>
      break;
 8003f94:	e02c      	b.n	8003ff0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	f000 f92f 	bl	8004206 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	2160      	movs	r1, #96	@ 0x60
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f000 f959 	bl	8004266 <TIM_ITRx_SetConfig>
      break;
 8003fb4:	e01c      	b.n	8003ff0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	f000 f8f0 	bl	80041a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	2140      	movs	r1, #64	@ 0x40
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f000 f949 	bl	8004266 <TIM_ITRx_SetConfig>
      break;
 8003fd4:	e00c      	b.n	8003ff0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4619      	mov	r1, r3
 8003fe0:	4610      	mov	r0, r2
 8003fe2:	f000 f940 	bl	8004266 <TIM_ITRx_SetConfig>
      break;
 8003fe6:	e003      	b.n	8003ff0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	73fb      	strb	r3, [r7, #15]
      break;
 8003fec:	e000      	b.n	8003ff0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003fee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004000:	7bfb      	ldrb	r3, [r7, #15]
}
 8004002:	4618      	mov	r0, r3
 8004004:	3710      	adds	r7, #16
 8004006:	46bd      	mov	sp, r7
 8004008:	bd80      	pop	{r7, pc}

0800400a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800400a:	b480      	push	{r7}
 800400c:	b083      	sub	sp, #12
 800400e:	af00      	add	r7, sp, #0
 8004010:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004012:	bf00      	nop
 8004014:	370c      	adds	r7, #12
 8004016:	46bd      	mov	sp, r7
 8004018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401c:	4770      	bx	lr

0800401e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800401e:	b480      	push	{r7}
 8004020:	b083      	sub	sp, #12
 8004022:	af00      	add	r7, sp, #0
 8004024:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004026:	bf00      	nop
 8004028:	370c      	adds	r7, #12
 800402a:	46bd      	mov	sp, r7
 800402c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004030:	4770      	bx	lr

08004032 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004032:	b480      	push	{r7}
 8004034:	b083      	sub	sp, #12
 8004036:	af00      	add	r7, sp, #0
 8004038:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800403a:	bf00      	nop
 800403c:	370c      	adds	r7, #12
 800403e:	46bd      	mov	sp, r7
 8004040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004044:	4770      	bx	lr

08004046 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004046:	b480      	push	{r7}
 8004048:	b083      	sub	sp, #12
 800404a:	af00      	add	r7, sp, #0
 800404c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800404e:	bf00      	nop
 8004050:	370c      	adds	r7, #12
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr
	...

0800405c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800405c:	b480      	push	{r7}
 800405e:	b085      	sub	sp, #20
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
 8004064:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	4a46      	ldr	r2, [pc, #280]	@ (8004188 <TIM_Base_SetConfig+0x12c>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d013      	beq.n	800409c <TIM_Base_SetConfig+0x40>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800407a:	d00f      	beq.n	800409c <TIM_Base_SetConfig+0x40>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	4a43      	ldr	r2, [pc, #268]	@ (800418c <TIM_Base_SetConfig+0x130>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d00b      	beq.n	800409c <TIM_Base_SetConfig+0x40>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	4a42      	ldr	r2, [pc, #264]	@ (8004190 <TIM_Base_SetConfig+0x134>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d007      	beq.n	800409c <TIM_Base_SetConfig+0x40>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	4a41      	ldr	r2, [pc, #260]	@ (8004194 <TIM_Base_SetConfig+0x138>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d003      	beq.n	800409c <TIM_Base_SetConfig+0x40>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	4a40      	ldr	r2, [pc, #256]	@ (8004198 <TIM_Base_SetConfig+0x13c>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d108      	bne.n	80040ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	68fa      	ldr	r2, [r7, #12]
 80040aa:	4313      	orrs	r3, r2
 80040ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	4a35      	ldr	r2, [pc, #212]	@ (8004188 <TIM_Base_SetConfig+0x12c>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d01f      	beq.n	80040f6 <TIM_Base_SetConfig+0x9a>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040bc:	d01b      	beq.n	80040f6 <TIM_Base_SetConfig+0x9a>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	4a32      	ldr	r2, [pc, #200]	@ (800418c <TIM_Base_SetConfig+0x130>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d017      	beq.n	80040f6 <TIM_Base_SetConfig+0x9a>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	4a31      	ldr	r2, [pc, #196]	@ (8004190 <TIM_Base_SetConfig+0x134>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d013      	beq.n	80040f6 <TIM_Base_SetConfig+0x9a>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	4a30      	ldr	r2, [pc, #192]	@ (8004194 <TIM_Base_SetConfig+0x138>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d00f      	beq.n	80040f6 <TIM_Base_SetConfig+0x9a>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	4a2f      	ldr	r2, [pc, #188]	@ (8004198 <TIM_Base_SetConfig+0x13c>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d00b      	beq.n	80040f6 <TIM_Base_SetConfig+0x9a>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	4a2e      	ldr	r2, [pc, #184]	@ (800419c <TIM_Base_SetConfig+0x140>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d007      	beq.n	80040f6 <TIM_Base_SetConfig+0x9a>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	4a2d      	ldr	r2, [pc, #180]	@ (80041a0 <TIM_Base_SetConfig+0x144>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d003      	beq.n	80040f6 <TIM_Base_SetConfig+0x9a>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	4a2c      	ldr	r2, [pc, #176]	@ (80041a4 <TIM_Base_SetConfig+0x148>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d108      	bne.n	8004108 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	68db      	ldr	r3, [r3, #12]
 8004102:	68fa      	ldr	r2, [r7, #12]
 8004104:	4313      	orrs	r3, r2
 8004106:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	695b      	ldr	r3, [r3, #20]
 8004112:	4313      	orrs	r3, r2
 8004114:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	68fa      	ldr	r2, [r7, #12]
 800411a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	689a      	ldr	r2, [r3, #8]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	4a16      	ldr	r2, [pc, #88]	@ (8004188 <TIM_Base_SetConfig+0x12c>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d00f      	beq.n	8004154 <TIM_Base_SetConfig+0xf8>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	4a18      	ldr	r2, [pc, #96]	@ (8004198 <TIM_Base_SetConfig+0x13c>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d00b      	beq.n	8004154 <TIM_Base_SetConfig+0xf8>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	4a17      	ldr	r2, [pc, #92]	@ (800419c <TIM_Base_SetConfig+0x140>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d007      	beq.n	8004154 <TIM_Base_SetConfig+0xf8>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	4a16      	ldr	r2, [pc, #88]	@ (80041a0 <TIM_Base_SetConfig+0x144>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d003      	beq.n	8004154 <TIM_Base_SetConfig+0xf8>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	4a15      	ldr	r2, [pc, #84]	@ (80041a4 <TIM_Base_SetConfig+0x148>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d103      	bne.n	800415c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	691a      	ldr	r2, [r3, #16]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2201      	movs	r2, #1
 8004160:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	691b      	ldr	r3, [r3, #16]
 8004166:	f003 0301 	and.w	r3, r3, #1
 800416a:	2b01      	cmp	r3, #1
 800416c:	d105      	bne.n	800417a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	691b      	ldr	r3, [r3, #16]
 8004172:	f023 0201 	bic.w	r2, r3, #1
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	611a      	str	r2, [r3, #16]
  }
}
 800417a:	bf00      	nop
 800417c:	3714      	adds	r7, #20
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr
 8004186:	bf00      	nop
 8004188:	40012c00 	.word	0x40012c00
 800418c:	40000400 	.word	0x40000400
 8004190:	40000800 	.word	0x40000800
 8004194:	40000c00 	.word	0x40000c00
 8004198:	40013400 	.word	0x40013400
 800419c:	40014000 	.word	0x40014000
 80041a0:	40014400 	.word	0x40014400
 80041a4:	40014800 	.word	0x40014800

080041a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041a8:	b480      	push	{r7}
 80041aa:	b087      	sub	sp, #28
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	60f8      	str	r0, [r7, #12]
 80041b0:	60b9      	str	r1, [r7, #8]
 80041b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	6a1b      	ldr	r3, [r3, #32]
 80041b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	6a1b      	ldr	r3, [r3, #32]
 80041be:	f023 0201 	bic.w	r2, r3, #1
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	699b      	ldr	r3, [r3, #24]
 80041ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80041d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	011b      	lsls	r3, r3, #4
 80041d8:	693a      	ldr	r2, [r7, #16]
 80041da:	4313      	orrs	r3, r2
 80041dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	f023 030a 	bic.w	r3, r3, #10
 80041e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80041e6:	697a      	ldr	r2, [r7, #20]
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	4313      	orrs	r3, r2
 80041ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	693a      	ldr	r2, [r7, #16]
 80041f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	697a      	ldr	r2, [r7, #20]
 80041f8:	621a      	str	r2, [r3, #32]
}
 80041fa:	bf00      	nop
 80041fc:	371c      	adds	r7, #28
 80041fe:	46bd      	mov	sp, r7
 8004200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004204:	4770      	bx	lr

08004206 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004206:	b480      	push	{r7}
 8004208:	b087      	sub	sp, #28
 800420a:	af00      	add	r7, sp, #0
 800420c:	60f8      	str	r0, [r7, #12]
 800420e:	60b9      	str	r1, [r7, #8]
 8004210:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	6a1b      	ldr	r3, [r3, #32]
 8004216:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	6a1b      	ldr	r3, [r3, #32]
 800421c:	f023 0210 	bic.w	r2, r3, #16
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	699b      	ldr	r3, [r3, #24]
 8004228:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004230:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	031b      	lsls	r3, r3, #12
 8004236:	693a      	ldr	r2, [r7, #16]
 8004238:	4313      	orrs	r3, r2
 800423a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004242:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	011b      	lsls	r3, r3, #4
 8004248:	697a      	ldr	r2, [r7, #20]
 800424a:	4313      	orrs	r3, r2
 800424c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	693a      	ldr	r2, [r7, #16]
 8004252:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	697a      	ldr	r2, [r7, #20]
 8004258:	621a      	str	r2, [r3, #32]
}
 800425a:	bf00      	nop
 800425c:	371c      	adds	r7, #28
 800425e:	46bd      	mov	sp, r7
 8004260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004264:	4770      	bx	lr

08004266 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004266:	b480      	push	{r7}
 8004268:	b085      	sub	sp, #20
 800426a:	af00      	add	r7, sp, #0
 800426c:	6078      	str	r0, [r7, #4]
 800426e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800427c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800427e:	683a      	ldr	r2, [r7, #0]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	4313      	orrs	r3, r2
 8004284:	f043 0307 	orr.w	r3, r3, #7
 8004288:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	68fa      	ldr	r2, [r7, #12]
 800428e:	609a      	str	r2, [r3, #8]
}
 8004290:	bf00      	nop
 8004292:	3714      	adds	r7, #20
 8004294:	46bd      	mov	sp, r7
 8004296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429a:	4770      	bx	lr

0800429c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800429c:	b480      	push	{r7}
 800429e:	b087      	sub	sp, #28
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	60f8      	str	r0, [r7, #12]
 80042a4:	60b9      	str	r1, [r7, #8]
 80042a6:	607a      	str	r2, [r7, #4]
 80042a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80042b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	021a      	lsls	r2, r3, #8
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	431a      	orrs	r2, r3
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	4313      	orrs	r3, r2
 80042c4:	697a      	ldr	r2, [r7, #20]
 80042c6:	4313      	orrs	r3, r2
 80042c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	697a      	ldr	r2, [r7, #20]
 80042ce:	609a      	str	r2, [r3, #8]
}
 80042d0:	bf00      	nop
 80042d2:	371c      	adds	r7, #28
 80042d4:	46bd      	mov	sp, r7
 80042d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042da:	4770      	bx	lr

080042dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80042dc:	b480      	push	{r7}
 80042de:	b085      	sub	sp, #20
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d101      	bne.n	80042f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80042f0:	2302      	movs	r3, #2
 80042f2:	e068      	b.n	80043c6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2201      	movs	r2, #1
 80042f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2202      	movs	r2, #2
 8004300:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a2e      	ldr	r2, [pc, #184]	@ (80043d4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d004      	beq.n	8004328 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a2d      	ldr	r2, [pc, #180]	@ (80043d8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d108      	bne.n	800433a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800432e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	68fa      	ldr	r2, [r7, #12]
 8004336:	4313      	orrs	r3, r2
 8004338:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004340:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	68fa      	ldr	r2, [r7, #12]
 8004348:	4313      	orrs	r3, r2
 800434a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	68fa      	ldr	r2, [r7, #12]
 8004352:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a1e      	ldr	r2, [pc, #120]	@ (80043d4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d01d      	beq.n	800439a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004366:	d018      	beq.n	800439a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a1b      	ldr	r2, [pc, #108]	@ (80043dc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d013      	beq.n	800439a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a1a      	ldr	r2, [pc, #104]	@ (80043e0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d00e      	beq.n	800439a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a18      	ldr	r2, [pc, #96]	@ (80043e4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d009      	beq.n	800439a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a13      	ldr	r2, [pc, #76]	@ (80043d8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d004      	beq.n	800439a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a14      	ldr	r2, [pc, #80]	@ (80043e8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d10c      	bne.n	80043b4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80043a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	68ba      	ldr	r2, [r7, #8]
 80043a8:	4313      	orrs	r3, r2
 80043aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	68ba      	ldr	r2, [r7, #8]
 80043b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2201      	movs	r2, #1
 80043b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2200      	movs	r2, #0
 80043c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80043c4:	2300      	movs	r3, #0
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3714      	adds	r7, #20
 80043ca:	46bd      	mov	sp, r7
 80043cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d0:	4770      	bx	lr
 80043d2:	bf00      	nop
 80043d4:	40012c00 	.word	0x40012c00
 80043d8:	40013400 	.word	0x40013400
 80043dc:	40000400 	.word	0x40000400
 80043e0:	40000800 	.word	0x40000800
 80043e4:	40000c00 	.word	0x40000c00
 80043e8:	40014000 	.word	0x40014000

080043ec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80043ec:	b480      	push	{r7}
 80043ee:	b083      	sub	sp, #12
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80043f4:	bf00      	nop
 80043f6:	370c      	adds	r7, #12
 80043f8:	46bd      	mov	sp, r7
 80043fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fe:	4770      	bx	lr

08004400 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004400:	b480      	push	{r7}
 8004402:	b083      	sub	sp, #12
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004408:	bf00      	nop
 800440a:	370c      	adds	r7, #12
 800440c:	46bd      	mov	sp, r7
 800440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004412:	4770      	bx	lr

08004414 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004414:	b480      	push	{r7}
 8004416:	b083      	sub	sp, #12
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800441c:	bf00      	nop
 800441e:	370c      	adds	r7, #12
 8004420:	46bd      	mov	sp, r7
 8004422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004426:	4770      	bx	lr

08004428 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b082      	sub	sp, #8
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d101      	bne.n	800443a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	e040      	b.n	80044bc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800443e:	2b00      	cmp	r3, #0
 8004440:	d106      	bne.n	8004450 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2200      	movs	r2, #0
 8004446:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f7fd f926 	bl	800169c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2224      	movs	r2, #36	@ 0x24
 8004454:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	681a      	ldr	r2, [r3, #0]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f022 0201 	bic.w	r2, r2, #1
 8004464:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800446a:	2b00      	cmp	r3, #0
 800446c:	d002      	beq.n	8004474 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800446e:	6878      	ldr	r0, [r7, #4]
 8004470:	f000 fb6a 	bl	8004b48 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f000 f8af 	bl	80045d8 <UART_SetConfig>
 800447a:	4603      	mov	r3, r0
 800447c:	2b01      	cmp	r3, #1
 800447e:	d101      	bne.n	8004484 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004480:	2301      	movs	r3, #1
 8004482:	e01b      	b.n	80044bc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	685a      	ldr	r2, [r3, #4]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004492:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	689a      	ldr	r2, [r3, #8]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80044a2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f042 0201 	orr.w	r2, r2, #1
 80044b2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80044b4:	6878      	ldr	r0, [r7, #4]
 80044b6:	f000 fbe9 	bl	8004c8c <UART_CheckIdleState>
 80044ba:	4603      	mov	r3, r0
}
 80044bc:	4618      	mov	r0, r3
 80044be:	3708      	adds	r7, #8
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd80      	pop	{r7, pc}

080044c4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b08a      	sub	sp, #40	@ 0x28
 80044c8:	af02      	add	r7, sp, #8
 80044ca:	60f8      	str	r0, [r7, #12]
 80044cc:	60b9      	str	r1, [r7, #8]
 80044ce:	603b      	str	r3, [r7, #0]
 80044d0:	4613      	mov	r3, r2
 80044d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044d8:	2b20      	cmp	r3, #32
 80044da:	d177      	bne.n	80045cc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d002      	beq.n	80044e8 <HAL_UART_Transmit+0x24>
 80044e2:	88fb      	ldrh	r3, [r7, #6]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d101      	bne.n	80044ec <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	e070      	b.n	80045ce <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2200      	movs	r2, #0
 80044f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2221      	movs	r2, #33	@ 0x21
 80044f8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80044fa:	f7fd faa3 	bl	8001a44 <HAL_GetTick>
 80044fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	88fa      	ldrh	r2, [r7, #6]
 8004504:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	88fa      	ldrh	r2, [r7, #6]
 800450c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004518:	d108      	bne.n	800452c <HAL_UART_Transmit+0x68>
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	691b      	ldr	r3, [r3, #16]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d104      	bne.n	800452c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004522:	2300      	movs	r3, #0
 8004524:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004526:	68bb      	ldr	r3, [r7, #8]
 8004528:	61bb      	str	r3, [r7, #24]
 800452a:	e003      	b.n	8004534 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004530:	2300      	movs	r3, #0
 8004532:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004534:	e02f      	b.n	8004596 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	9300      	str	r3, [sp, #0]
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	2200      	movs	r2, #0
 800453e:	2180      	movs	r1, #128	@ 0x80
 8004540:	68f8      	ldr	r0, [r7, #12]
 8004542:	f000 fc4b 	bl	8004ddc <UART_WaitOnFlagUntilTimeout>
 8004546:	4603      	mov	r3, r0
 8004548:	2b00      	cmp	r3, #0
 800454a:	d004      	beq.n	8004556 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	2220      	movs	r2, #32
 8004550:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004552:	2303      	movs	r3, #3
 8004554:	e03b      	b.n	80045ce <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004556:	69fb      	ldr	r3, [r7, #28]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d10b      	bne.n	8004574 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800455c:	69bb      	ldr	r3, [r7, #24]
 800455e:	881a      	ldrh	r2, [r3, #0]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004568:	b292      	uxth	r2, r2
 800456a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800456c:	69bb      	ldr	r3, [r7, #24]
 800456e:	3302      	adds	r3, #2
 8004570:	61bb      	str	r3, [r7, #24]
 8004572:	e007      	b.n	8004584 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004574:	69fb      	ldr	r3, [r7, #28]
 8004576:	781a      	ldrb	r2, [r3, #0]
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800457e:	69fb      	ldr	r3, [r7, #28]
 8004580:	3301      	adds	r3, #1
 8004582:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800458a:	b29b      	uxth	r3, r3
 800458c:	3b01      	subs	r3, #1
 800458e:	b29a      	uxth	r2, r3
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800459c:	b29b      	uxth	r3, r3
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d1c9      	bne.n	8004536 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	9300      	str	r3, [sp, #0]
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	2200      	movs	r2, #0
 80045aa:	2140      	movs	r1, #64	@ 0x40
 80045ac:	68f8      	ldr	r0, [r7, #12]
 80045ae:	f000 fc15 	bl	8004ddc <UART_WaitOnFlagUntilTimeout>
 80045b2:	4603      	mov	r3, r0
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d004      	beq.n	80045c2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2220      	movs	r2, #32
 80045bc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80045be:	2303      	movs	r3, #3
 80045c0:	e005      	b.n	80045ce <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2220      	movs	r2, #32
 80045c6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80045c8:	2300      	movs	r3, #0
 80045ca:	e000      	b.n	80045ce <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80045cc:	2302      	movs	r3, #2
  }
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3720      	adds	r7, #32
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}
	...

080045d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80045d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045dc:	b08a      	sub	sp, #40	@ 0x28
 80045de:	af00      	add	r7, sp, #0
 80045e0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80045e2:	2300      	movs	r3, #0
 80045e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	689a      	ldr	r2, [r3, #8]
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	691b      	ldr	r3, [r3, #16]
 80045f0:	431a      	orrs	r2, r3
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	695b      	ldr	r3, [r3, #20]
 80045f6:	431a      	orrs	r2, r3
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	69db      	ldr	r3, [r3, #28]
 80045fc:	4313      	orrs	r3, r2
 80045fe:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681a      	ldr	r2, [r3, #0]
 8004606:	4ba4      	ldr	r3, [pc, #656]	@ (8004898 <UART_SetConfig+0x2c0>)
 8004608:	4013      	ands	r3, r2
 800460a:	68fa      	ldr	r2, [r7, #12]
 800460c:	6812      	ldr	r2, [r2, #0]
 800460e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004610:	430b      	orrs	r3, r1
 8004612:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	68da      	ldr	r2, [r3, #12]
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	430a      	orrs	r2, r1
 8004628:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	699b      	ldr	r3, [r3, #24]
 800462e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a99      	ldr	r2, [pc, #612]	@ (800489c <UART_SetConfig+0x2c4>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d004      	beq.n	8004644 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	6a1b      	ldr	r3, [r3, #32]
 800463e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004640:	4313      	orrs	r3, r2
 8004642:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	689b      	ldr	r3, [r3, #8]
 800464a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004654:	430a      	orrs	r2, r1
 8004656:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a90      	ldr	r2, [pc, #576]	@ (80048a0 <UART_SetConfig+0x2c8>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d126      	bne.n	80046b0 <UART_SetConfig+0xd8>
 8004662:	4b90      	ldr	r3, [pc, #576]	@ (80048a4 <UART_SetConfig+0x2cc>)
 8004664:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004668:	f003 0303 	and.w	r3, r3, #3
 800466c:	2b03      	cmp	r3, #3
 800466e:	d81b      	bhi.n	80046a8 <UART_SetConfig+0xd0>
 8004670:	a201      	add	r2, pc, #4	@ (adr r2, 8004678 <UART_SetConfig+0xa0>)
 8004672:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004676:	bf00      	nop
 8004678:	08004689 	.word	0x08004689
 800467c:	08004699 	.word	0x08004699
 8004680:	08004691 	.word	0x08004691
 8004684:	080046a1 	.word	0x080046a1
 8004688:	2301      	movs	r3, #1
 800468a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800468e:	e116      	b.n	80048be <UART_SetConfig+0x2e6>
 8004690:	2302      	movs	r3, #2
 8004692:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004696:	e112      	b.n	80048be <UART_SetConfig+0x2e6>
 8004698:	2304      	movs	r3, #4
 800469a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800469e:	e10e      	b.n	80048be <UART_SetConfig+0x2e6>
 80046a0:	2308      	movs	r3, #8
 80046a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046a6:	e10a      	b.n	80048be <UART_SetConfig+0x2e6>
 80046a8:	2310      	movs	r3, #16
 80046aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046ae:	e106      	b.n	80048be <UART_SetConfig+0x2e6>
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a7c      	ldr	r2, [pc, #496]	@ (80048a8 <UART_SetConfig+0x2d0>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d138      	bne.n	800472c <UART_SetConfig+0x154>
 80046ba:	4b7a      	ldr	r3, [pc, #488]	@ (80048a4 <UART_SetConfig+0x2cc>)
 80046bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046c0:	f003 030c 	and.w	r3, r3, #12
 80046c4:	2b0c      	cmp	r3, #12
 80046c6:	d82d      	bhi.n	8004724 <UART_SetConfig+0x14c>
 80046c8:	a201      	add	r2, pc, #4	@ (adr r2, 80046d0 <UART_SetConfig+0xf8>)
 80046ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046ce:	bf00      	nop
 80046d0:	08004705 	.word	0x08004705
 80046d4:	08004725 	.word	0x08004725
 80046d8:	08004725 	.word	0x08004725
 80046dc:	08004725 	.word	0x08004725
 80046e0:	08004715 	.word	0x08004715
 80046e4:	08004725 	.word	0x08004725
 80046e8:	08004725 	.word	0x08004725
 80046ec:	08004725 	.word	0x08004725
 80046f0:	0800470d 	.word	0x0800470d
 80046f4:	08004725 	.word	0x08004725
 80046f8:	08004725 	.word	0x08004725
 80046fc:	08004725 	.word	0x08004725
 8004700:	0800471d 	.word	0x0800471d
 8004704:	2300      	movs	r3, #0
 8004706:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800470a:	e0d8      	b.n	80048be <UART_SetConfig+0x2e6>
 800470c:	2302      	movs	r3, #2
 800470e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004712:	e0d4      	b.n	80048be <UART_SetConfig+0x2e6>
 8004714:	2304      	movs	r3, #4
 8004716:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800471a:	e0d0      	b.n	80048be <UART_SetConfig+0x2e6>
 800471c:	2308      	movs	r3, #8
 800471e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004722:	e0cc      	b.n	80048be <UART_SetConfig+0x2e6>
 8004724:	2310      	movs	r3, #16
 8004726:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800472a:	e0c8      	b.n	80048be <UART_SetConfig+0x2e6>
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a5e      	ldr	r2, [pc, #376]	@ (80048ac <UART_SetConfig+0x2d4>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d125      	bne.n	8004782 <UART_SetConfig+0x1aa>
 8004736:	4b5b      	ldr	r3, [pc, #364]	@ (80048a4 <UART_SetConfig+0x2cc>)
 8004738:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800473c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004740:	2b30      	cmp	r3, #48	@ 0x30
 8004742:	d016      	beq.n	8004772 <UART_SetConfig+0x19a>
 8004744:	2b30      	cmp	r3, #48	@ 0x30
 8004746:	d818      	bhi.n	800477a <UART_SetConfig+0x1a2>
 8004748:	2b20      	cmp	r3, #32
 800474a:	d00a      	beq.n	8004762 <UART_SetConfig+0x18a>
 800474c:	2b20      	cmp	r3, #32
 800474e:	d814      	bhi.n	800477a <UART_SetConfig+0x1a2>
 8004750:	2b00      	cmp	r3, #0
 8004752:	d002      	beq.n	800475a <UART_SetConfig+0x182>
 8004754:	2b10      	cmp	r3, #16
 8004756:	d008      	beq.n	800476a <UART_SetConfig+0x192>
 8004758:	e00f      	b.n	800477a <UART_SetConfig+0x1a2>
 800475a:	2300      	movs	r3, #0
 800475c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004760:	e0ad      	b.n	80048be <UART_SetConfig+0x2e6>
 8004762:	2302      	movs	r3, #2
 8004764:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004768:	e0a9      	b.n	80048be <UART_SetConfig+0x2e6>
 800476a:	2304      	movs	r3, #4
 800476c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004770:	e0a5      	b.n	80048be <UART_SetConfig+0x2e6>
 8004772:	2308      	movs	r3, #8
 8004774:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004778:	e0a1      	b.n	80048be <UART_SetConfig+0x2e6>
 800477a:	2310      	movs	r3, #16
 800477c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004780:	e09d      	b.n	80048be <UART_SetConfig+0x2e6>
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4a4a      	ldr	r2, [pc, #296]	@ (80048b0 <UART_SetConfig+0x2d8>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d125      	bne.n	80047d8 <UART_SetConfig+0x200>
 800478c:	4b45      	ldr	r3, [pc, #276]	@ (80048a4 <UART_SetConfig+0x2cc>)
 800478e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004792:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004796:	2bc0      	cmp	r3, #192	@ 0xc0
 8004798:	d016      	beq.n	80047c8 <UART_SetConfig+0x1f0>
 800479a:	2bc0      	cmp	r3, #192	@ 0xc0
 800479c:	d818      	bhi.n	80047d0 <UART_SetConfig+0x1f8>
 800479e:	2b80      	cmp	r3, #128	@ 0x80
 80047a0:	d00a      	beq.n	80047b8 <UART_SetConfig+0x1e0>
 80047a2:	2b80      	cmp	r3, #128	@ 0x80
 80047a4:	d814      	bhi.n	80047d0 <UART_SetConfig+0x1f8>
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d002      	beq.n	80047b0 <UART_SetConfig+0x1d8>
 80047aa:	2b40      	cmp	r3, #64	@ 0x40
 80047ac:	d008      	beq.n	80047c0 <UART_SetConfig+0x1e8>
 80047ae:	e00f      	b.n	80047d0 <UART_SetConfig+0x1f8>
 80047b0:	2300      	movs	r3, #0
 80047b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047b6:	e082      	b.n	80048be <UART_SetConfig+0x2e6>
 80047b8:	2302      	movs	r3, #2
 80047ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047be:	e07e      	b.n	80048be <UART_SetConfig+0x2e6>
 80047c0:	2304      	movs	r3, #4
 80047c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047c6:	e07a      	b.n	80048be <UART_SetConfig+0x2e6>
 80047c8:	2308      	movs	r3, #8
 80047ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047ce:	e076      	b.n	80048be <UART_SetConfig+0x2e6>
 80047d0:	2310      	movs	r3, #16
 80047d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047d6:	e072      	b.n	80048be <UART_SetConfig+0x2e6>
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a35      	ldr	r2, [pc, #212]	@ (80048b4 <UART_SetConfig+0x2dc>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d12a      	bne.n	8004838 <UART_SetConfig+0x260>
 80047e2:	4b30      	ldr	r3, [pc, #192]	@ (80048a4 <UART_SetConfig+0x2cc>)
 80047e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80047f0:	d01a      	beq.n	8004828 <UART_SetConfig+0x250>
 80047f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80047f6:	d81b      	bhi.n	8004830 <UART_SetConfig+0x258>
 80047f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047fc:	d00c      	beq.n	8004818 <UART_SetConfig+0x240>
 80047fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004802:	d815      	bhi.n	8004830 <UART_SetConfig+0x258>
 8004804:	2b00      	cmp	r3, #0
 8004806:	d003      	beq.n	8004810 <UART_SetConfig+0x238>
 8004808:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800480c:	d008      	beq.n	8004820 <UART_SetConfig+0x248>
 800480e:	e00f      	b.n	8004830 <UART_SetConfig+0x258>
 8004810:	2300      	movs	r3, #0
 8004812:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004816:	e052      	b.n	80048be <UART_SetConfig+0x2e6>
 8004818:	2302      	movs	r3, #2
 800481a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800481e:	e04e      	b.n	80048be <UART_SetConfig+0x2e6>
 8004820:	2304      	movs	r3, #4
 8004822:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004826:	e04a      	b.n	80048be <UART_SetConfig+0x2e6>
 8004828:	2308      	movs	r3, #8
 800482a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800482e:	e046      	b.n	80048be <UART_SetConfig+0x2e6>
 8004830:	2310      	movs	r3, #16
 8004832:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004836:	e042      	b.n	80048be <UART_SetConfig+0x2e6>
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a17      	ldr	r2, [pc, #92]	@ (800489c <UART_SetConfig+0x2c4>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d13a      	bne.n	80048b8 <UART_SetConfig+0x2e0>
 8004842:	4b18      	ldr	r3, [pc, #96]	@ (80048a4 <UART_SetConfig+0x2cc>)
 8004844:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004848:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800484c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004850:	d01a      	beq.n	8004888 <UART_SetConfig+0x2b0>
 8004852:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004856:	d81b      	bhi.n	8004890 <UART_SetConfig+0x2b8>
 8004858:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800485c:	d00c      	beq.n	8004878 <UART_SetConfig+0x2a0>
 800485e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004862:	d815      	bhi.n	8004890 <UART_SetConfig+0x2b8>
 8004864:	2b00      	cmp	r3, #0
 8004866:	d003      	beq.n	8004870 <UART_SetConfig+0x298>
 8004868:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800486c:	d008      	beq.n	8004880 <UART_SetConfig+0x2a8>
 800486e:	e00f      	b.n	8004890 <UART_SetConfig+0x2b8>
 8004870:	2300      	movs	r3, #0
 8004872:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004876:	e022      	b.n	80048be <UART_SetConfig+0x2e6>
 8004878:	2302      	movs	r3, #2
 800487a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800487e:	e01e      	b.n	80048be <UART_SetConfig+0x2e6>
 8004880:	2304      	movs	r3, #4
 8004882:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004886:	e01a      	b.n	80048be <UART_SetConfig+0x2e6>
 8004888:	2308      	movs	r3, #8
 800488a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800488e:	e016      	b.n	80048be <UART_SetConfig+0x2e6>
 8004890:	2310      	movs	r3, #16
 8004892:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004896:	e012      	b.n	80048be <UART_SetConfig+0x2e6>
 8004898:	efff69f3 	.word	0xefff69f3
 800489c:	40008000 	.word	0x40008000
 80048a0:	40013800 	.word	0x40013800
 80048a4:	40021000 	.word	0x40021000
 80048a8:	40004400 	.word	0x40004400
 80048ac:	40004800 	.word	0x40004800
 80048b0:	40004c00 	.word	0x40004c00
 80048b4:	40005000 	.word	0x40005000
 80048b8:	2310      	movs	r3, #16
 80048ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a9f      	ldr	r2, [pc, #636]	@ (8004b40 <UART_SetConfig+0x568>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d17a      	bne.n	80049be <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80048c8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80048cc:	2b08      	cmp	r3, #8
 80048ce:	d824      	bhi.n	800491a <UART_SetConfig+0x342>
 80048d0:	a201      	add	r2, pc, #4	@ (adr r2, 80048d8 <UART_SetConfig+0x300>)
 80048d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048d6:	bf00      	nop
 80048d8:	080048fd 	.word	0x080048fd
 80048dc:	0800491b 	.word	0x0800491b
 80048e0:	08004905 	.word	0x08004905
 80048e4:	0800491b 	.word	0x0800491b
 80048e8:	0800490b 	.word	0x0800490b
 80048ec:	0800491b 	.word	0x0800491b
 80048f0:	0800491b 	.word	0x0800491b
 80048f4:	0800491b 	.word	0x0800491b
 80048f8:	08004913 	.word	0x08004913
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048fc:	f7fe fb50 	bl	8002fa0 <HAL_RCC_GetPCLK1Freq>
 8004900:	61f8      	str	r0, [r7, #28]
        break;
 8004902:	e010      	b.n	8004926 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004904:	4b8f      	ldr	r3, [pc, #572]	@ (8004b44 <UART_SetConfig+0x56c>)
 8004906:	61fb      	str	r3, [r7, #28]
        break;
 8004908:	e00d      	b.n	8004926 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800490a:	f7fe fab1 	bl	8002e70 <HAL_RCC_GetSysClockFreq>
 800490e:	61f8      	str	r0, [r7, #28]
        break;
 8004910:	e009      	b.n	8004926 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004912:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004916:	61fb      	str	r3, [r7, #28]
        break;
 8004918:	e005      	b.n	8004926 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800491a:	2300      	movs	r3, #0
 800491c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004924:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004926:	69fb      	ldr	r3, [r7, #28]
 8004928:	2b00      	cmp	r3, #0
 800492a:	f000 80fb 	beq.w	8004b24 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	685a      	ldr	r2, [r3, #4]
 8004932:	4613      	mov	r3, r2
 8004934:	005b      	lsls	r3, r3, #1
 8004936:	4413      	add	r3, r2
 8004938:	69fa      	ldr	r2, [r7, #28]
 800493a:	429a      	cmp	r2, r3
 800493c:	d305      	bcc.n	800494a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004944:	69fa      	ldr	r2, [r7, #28]
 8004946:	429a      	cmp	r2, r3
 8004948:	d903      	bls.n	8004952 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004950:	e0e8      	b.n	8004b24 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004952:	69fb      	ldr	r3, [r7, #28]
 8004954:	2200      	movs	r2, #0
 8004956:	461c      	mov	r4, r3
 8004958:	4615      	mov	r5, r2
 800495a:	f04f 0200 	mov.w	r2, #0
 800495e:	f04f 0300 	mov.w	r3, #0
 8004962:	022b      	lsls	r3, r5, #8
 8004964:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004968:	0222      	lsls	r2, r4, #8
 800496a:	68f9      	ldr	r1, [r7, #12]
 800496c:	6849      	ldr	r1, [r1, #4]
 800496e:	0849      	lsrs	r1, r1, #1
 8004970:	2000      	movs	r0, #0
 8004972:	4688      	mov	r8, r1
 8004974:	4681      	mov	r9, r0
 8004976:	eb12 0a08 	adds.w	sl, r2, r8
 800497a:	eb43 0b09 	adc.w	fp, r3, r9
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	2200      	movs	r2, #0
 8004984:	603b      	str	r3, [r7, #0]
 8004986:	607a      	str	r2, [r7, #4]
 8004988:	e9d7 2300 	ldrd	r2, r3, [r7]
 800498c:	4650      	mov	r0, sl
 800498e:	4659      	mov	r1, fp
 8004990:	f7fb ffa4 	bl	80008dc <__aeabi_uldivmod>
 8004994:	4602      	mov	r2, r0
 8004996:	460b      	mov	r3, r1
 8004998:	4613      	mov	r3, r2
 800499a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800499c:	69bb      	ldr	r3, [r7, #24]
 800499e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80049a2:	d308      	bcc.n	80049b6 <UART_SetConfig+0x3de>
 80049a4:	69bb      	ldr	r3, [r7, #24]
 80049a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80049aa:	d204      	bcs.n	80049b6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	69ba      	ldr	r2, [r7, #24]
 80049b2:	60da      	str	r2, [r3, #12]
 80049b4:	e0b6      	b.n	8004b24 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80049b6:	2301      	movs	r3, #1
 80049b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80049bc:	e0b2      	b.n	8004b24 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	69db      	ldr	r3, [r3, #28]
 80049c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049c6:	d15e      	bne.n	8004a86 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80049c8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80049cc:	2b08      	cmp	r3, #8
 80049ce:	d828      	bhi.n	8004a22 <UART_SetConfig+0x44a>
 80049d0:	a201      	add	r2, pc, #4	@ (adr r2, 80049d8 <UART_SetConfig+0x400>)
 80049d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049d6:	bf00      	nop
 80049d8:	080049fd 	.word	0x080049fd
 80049dc:	08004a05 	.word	0x08004a05
 80049e0:	08004a0d 	.word	0x08004a0d
 80049e4:	08004a23 	.word	0x08004a23
 80049e8:	08004a13 	.word	0x08004a13
 80049ec:	08004a23 	.word	0x08004a23
 80049f0:	08004a23 	.word	0x08004a23
 80049f4:	08004a23 	.word	0x08004a23
 80049f8:	08004a1b 	.word	0x08004a1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80049fc:	f7fe fad0 	bl	8002fa0 <HAL_RCC_GetPCLK1Freq>
 8004a00:	61f8      	str	r0, [r7, #28]
        break;
 8004a02:	e014      	b.n	8004a2e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a04:	f7fe fae2 	bl	8002fcc <HAL_RCC_GetPCLK2Freq>
 8004a08:	61f8      	str	r0, [r7, #28]
        break;
 8004a0a:	e010      	b.n	8004a2e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a0c:	4b4d      	ldr	r3, [pc, #308]	@ (8004b44 <UART_SetConfig+0x56c>)
 8004a0e:	61fb      	str	r3, [r7, #28]
        break;
 8004a10:	e00d      	b.n	8004a2e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a12:	f7fe fa2d 	bl	8002e70 <HAL_RCC_GetSysClockFreq>
 8004a16:	61f8      	str	r0, [r7, #28]
        break;
 8004a18:	e009      	b.n	8004a2e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a1e:	61fb      	str	r3, [r7, #28]
        break;
 8004a20:	e005      	b.n	8004a2e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004a22:	2300      	movs	r3, #0
 8004a24:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004a2c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004a2e:	69fb      	ldr	r3, [r7, #28]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d077      	beq.n	8004b24 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004a34:	69fb      	ldr	r3, [r7, #28]
 8004a36:	005a      	lsls	r2, r3, #1
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	085b      	lsrs	r3, r3, #1
 8004a3e:	441a      	add	r2, r3
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a48:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a4a:	69bb      	ldr	r3, [r7, #24]
 8004a4c:	2b0f      	cmp	r3, #15
 8004a4e:	d916      	bls.n	8004a7e <UART_SetConfig+0x4a6>
 8004a50:	69bb      	ldr	r3, [r7, #24]
 8004a52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a56:	d212      	bcs.n	8004a7e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004a58:	69bb      	ldr	r3, [r7, #24]
 8004a5a:	b29b      	uxth	r3, r3
 8004a5c:	f023 030f 	bic.w	r3, r3, #15
 8004a60:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004a62:	69bb      	ldr	r3, [r7, #24]
 8004a64:	085b      	lsrs	r3, r3, #1
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	f003 0307 	and.w	r3, r3, #7
 8004a6c:	b29a      	uxth	r2, r3
 8004a6e:	8afb      	ldrh	r3, [r7, #22]
 8004a70:	4313      	orrs	r3, r2
 8004a72:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	8afa      	ldrh	r2, [r7, #22]
 8004a7a:	60da      	str	r2, [r3, #12]
 8004a7c:	e052      	b.n	8004b24 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004a84:	e04e      	b.n	8004b24 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004a86:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004a8a:	2b08      	cmp	r3, #8
 8004a8c:	d827      	bhi.n	8004ade <UART_SetConfig+0x506>
 8004a8e:	a201      	add	r2, pc, #4	@ (adr r2, 8004a94 <UART_SetConfig+0x4bc>)
 8004a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a94:	08004ab9 	.word	0x08004ab9
 8004a98:	08004ac1 	.word	0x08004ac1
 8004a9c:	08004ac9 	.word	0x08004ac9
 8004aa0:	08004adf 	.word	0x08004adf
 8004aa4:	08004acf 	.word	0x08004acf
 8004aa8:	08004adf 	.word	0x08004adf
 8004aac:	08004adf 	.word	0x08004adf
 8004ab0:	08004adf 	.word	0x08004adf
 8004ab4:	08004ad7 	.word	0x08004ad7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ab8:	f7fe fa72 	bl	8002fa0 <HAL_RCC_GetPCLK1Freq>
 8004abc:	61f8      	str	r0, [r7, #28]
        break;
 8004abe:	e014      	b.n	8004aea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ac0:	f7fe fa84 	bl	8002fcc <HAL_RCC_GetPCLK2Freq>
 8004ac4:	61f8      	str	r0, [r7, #28]
        break;
 8004ac6:	e010      	b.n	8004aea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ac8:	4b1e      	ldr	r3, [pc, #120]	@ (8004b44 <UART_SetConfig+0x56c>)
 8004aca:	61fb      	str	r3, [r7, #28]
        break;
 8004acc:	e00d      	b.n	8004aea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ace:	f7fe f9cf 	bl	8002e70 <HAL_RCC_GetSysClockFreq>
 8004ad2:	61f8      	str	r0, [r7, #28]
        break;
 8004ad4:	e009      	b.n	8004aea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ad6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ada:	61fb      	str	r3, [r7, #28]
        break;
 8004adc:	e005      	b.n	8004aea <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004ae8:	bf00      	nop
    }

    if (pclk != 0U)
 8004aea:	69fb      	ldr	r3, [r7, #28]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d019      	beq.n	8004b24 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	085a      	lsrs	r2, r3, #1
 8004af6:	69fb      	ldr	r3, [r7, #28]
 8004af8:	441a      	add	r2, r3
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b02:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b04:	69bb      	ldr	r3, [r7, #24]
 8004b06:	2b0f      	cmp	r3, #15
 8004b08:	d909      	bls.n	8004b1e <UART_SetConfig+0x546>
 8004b0a:	69bb      	ldr	r3, [r7, #24]
 8004b0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b10:	d205      	bcs.n	8004b1e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004b12:	69bb      	ldr	r3, [r7, #24]
 8004b14:	b29a      	uxth	r2, r3
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	60da      	str	r2, [r3, #12]
 8004b1c:	e002      	b.n	8004b24 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2200      	movs	r2, #0
 8004b28:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004b30:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004b34:	4618      	mov	r0, r3
 8004b36:	3728      	adds	r7, #40	@ 0x28
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b3e:	bf00      	nop
 8004b40:	40008000 	.word	0x40008000
 8004b44:	00f42400 	.word	0x00f42400

08004b48 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b083      	sub	sp, #12
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b54:	f003 0308 	and.w	r3, r3, #8
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d00a      	beq.n	8004b72 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	430a      	orrs	r2, r1
 8004b70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b76:	f003 0301 	and.w	r3, r3, #1
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d00a      	beq.n	8004b94 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	430a      	orrs	r2, r1
 8004b92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b98:	f003 0302 	and.w	r3, r3, #2
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d00a      	beq.n	8004bb6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	430a      	orrs	r2, r1
 8004bb4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bba:	f003 0304 	and.w	r3, r3, #4
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d00a      	beq.n	8004bd8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	430a      	orrs	r2, r1
 8004bd6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bdc:	f003 0310 	and.w	r3, r3, #16
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d00a      	beq.n	8004bfa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	689b      	ldr	r3, [r3, #8]
 8004bea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	430a      	orrs	r2, r1
 8004bf8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bfe:	f003 0320 	and.w	r3, r3, #32
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d00a      	beq.n	8004c1c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	689b      	ldr	r3, [r3, #8]
 8004c0c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	430a      	orrs	r2, r1
 8004c1a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d01a      	beq.n	8004c5e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	430a      	orrs	r2, r1
 8004c3c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c42:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c46:	d10a      	bne.n	8004c5e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	430a      	orrs	r2, r1
 8004c5c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d00a      	beq.n	8004c80 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	430a      	orrs	r2, r1
 8004c7e:	605a      	str	r2, [r3, #4]
  }
}
 8004c80:	bf00      	nop
 8004c82:	370c      	adds	r7, #12
 8004c84:	46bd      	mov	sp, r7
 8004c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8a:	4770      	bx	lr

08004c8c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b098      	sub	sp, #96	@ 0x60
 8004c90:	af02      	add	r7, sp, #8
 8004c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2200      	movs	r2, #0
 8004c98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004c9c:	f7fc fed2 	bl	8001a44 <HAL_GetTick>
 8004ca0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f003 0308 	and.w	r3, r3, #8
 8004cac:	2b08      	cmp	r3, #8
 8004cae:	d12e      	bne.n	8004d0e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004cb0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004cb4:	9300      	str	r3, [sp, #0]
 8004cb6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004cb8:	2200      	movs	r2, #0
 8004cba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f000 f88c 	bl	8004ddc <UART_WaitOnFlagUntilTimeout>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d021      	beq.n	8004d0e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cd2:	e853 3f00 	ldrex	r3, [r3]
 8004cd6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004cd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cda:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004cde:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	461a      	mov	r2, r3
 8004ce6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ce8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cea:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004cee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004cf0:	e841 2300 	strex	r3, r2, [r1]
 8004cf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004cf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d1e6      	bne.n	8004cca <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2220      	movs	r2, #32
 8004d00:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2200      	movs	r2, #0
 8004d06:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d0a:	2303      	movs	r3, #3
 8004d0c:	e062      	b.n	8004dd4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f003 0304 	and.w	r3, r3, #4
 8004d18:	2b04      	cmp	r3, #4
 8004d1a:	d149      	bne.n	8004db0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d1c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004d20:	9300      	str	r3, [sp, #0]
 8004d22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d24:	2200      	movs	r2, #0
 8004d26:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f000 f856 	bl	8004ddc <UART_WaitOnFlagUntilTimeout>
 8004d30:	4603      	mov	r3, r0
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d03c      	beq.n	8004db0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d3e:	e853 3f00 	ldrex	r3, [r3]
 8004d42:	623b      	str	r3, [r7, #32]
   return(result);
 8004d44:	6a3b      	ldr	r3, [r7, #32]
 8004d46:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	461a      	mov	r2, r3
 8004d52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d54:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d56:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d58:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d5c:	e841 2300 	strex	r3, r2, [r1]
 8004d60:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d1e6      	bne.n	8004d36 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	3308      	adds	r3, #8
 8004d6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	e853 3f00 	ldrex	r3, [r3]
 8004d76:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	f023 0301 	bic.w	r3, r3, #1
 8004d7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	3308      	adds	r3, #8
 8004d86:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004d88:	61fa      	str	r2, [r7, #28]
 8004d8a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d8c:	69b9      	ldr	r1, [r7, #24]
 8004d8e:	69fa      	ldr	r2, [r7, #28]
 8004d90:	e841 2300 	strex	r3, r2, [r1]
 8004d94:	617b      	str	r3, [r7, #20]
   return(result);
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d1e5      	bne.n	8004d68 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2220      	movs	r2, #32
 8004da0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2200      	movs	r2, #0
 8004da8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004dac:	2303      	movs	r3, #3
 8004dae:	e011      	b.n	8004dd4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2220      	movs	r2, #32
 8004db4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2220      	movs	r2, #32
 8004dba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004dd2:	2300      	movs	r3, #0
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	3758      	adds	r7, #88	@ 0x58
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}

08004ddc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b084      	sub	sp, #16
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	60f8      	str	r0, [r7, #12]
 8004de4:	60b9      	str	r1, [r7, #8]
 8004de6:	603b      	str	r3, [r7, #0]
 8004de8:	4613      	mov	r3, r2
 8004dea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dec:	e04f      	b.n	8004e8e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dee:	69bb      	ldr	r3, [r7, #24]
 8004df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004df4:	d04b      	beq.n	8004e8e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004df6:	f7fc fe25 	bl	8001a44 <HAL_GetTick>
 8004dfa:	4602      	mov	r2, r0
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	1ad3      	subs	r3, r2, r3
 8004e00:	69ba      	ldr	r2, [r7, #24]
 8004e02:	429a      	cmp	r2, r3
 8004e04:	d302      	bcc.n	8004e0c <UART_WaitOnFlagUntilTimeout+0x30>
 8004e06:	69bb      	ldr	r3, [r7, #24]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d101      	bne.n	8004e10 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004e0c:	2303      	movs	r3, #3
 8004e0e:	e04e      	b.n	8004eae <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 0304 	and.w	r3, r3, #4
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d037      	beq.n	8004e8e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	2b80      	cmp	r3, #128	@ 0x80
 8004e22:	d034      	beq.n	8004e8e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	2b40      	cmp	r3, #64	@ 0x40
 8004e28:	d031      	beq.n	8004e8e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	69db      	ldr	r3, [r3, #28]
 8004e30:	f003 0308 	and.w	r3, r3, #8
 8004e34:	2b08      	cmp	r3, #8
 8004e36:	d110      	bne.n	8004e5a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	2208      	movs	r2, #8
 8004e3e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e40:	68f8      	ldr	r0, [r7, #12]
 8004e42:	f000 f838 	bl	8004eb6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	2208      	movs	r2, #8
 8004e4a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2200      	movs	r2, #0
 8004e52:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	e029      	b.n	8004eae <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	69db      	ldr	r3, [r3, #28]
 8004e60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e68:	d111      	bne.n	8004e8e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004e72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e74:	68f8      	ldr	r0, [r7, #12]
 8004e76:	f000 f81e 	bl	8004eb6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2220      	movs	r2, #32
 8004e7e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2200      	movs	r2, #0
 8004e86:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004e8a:	2303      	movs	r3, #3
 8004e8c:	e00f      	b.n	8004eae <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	69da      	ldr	r2, [r3, #28]
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	4013      	ands	r3, r2
 8004e98:	68ba      	ldr	r2, [r7, #8]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	bf0c      	ite	eq
 8004e9e:	2301      	moveq	r3, #1
 8004ea0:	2300      	movne	r3, #0
 8004ea2:	b2db      	uxtb	r3, r3
 8004ea4:	461a      	mov	r2, r3
 8004ea6:	79fb      	ldrb	r3, [r7, #7]
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	d0a0      	beq.n	8004dee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004eac:	2300      	movs	r3, #0
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	3710      	adds	r7, #16
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bd80      	pop	{r7, pc}

08004eb6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004eb6:	b480      	push	{r7}
 8004eb8:	b095      	sub	sp, #84	@ 0x54
 8004eba:	af00      	add	r7, sp, #0
 8004ebc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ec6:	e853 3f00 	ldrex	r3, [r3]
 8004eca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004ecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ece:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ed2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	461a      	mov	r2, r3
 8004eda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004edc:	643b      	str	r3, [r7, #64]	@ 0x40
 8004ede:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ee0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004ee2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004ee4:	e841 2300 	strex	r3, r2, [r1]
 8004ee8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004eea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d1e6      	bne.n	8004ebe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	3308      	adds	r3, #8
 8004ef6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ef8:	6a3b      	ldr	r3, [r7, #32]
 8004efa:	e853 3f00 	ldrex	r3, [r3]
 8004efe:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f00:	69fb      	ldr	r3, [r7, #28]
 8004f02:	f023 0301 	bic.w	r3, r3, #1
 8004f06:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	3308      	adds	r3, #8
 8004f0e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f10:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f12:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f14:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f18:	e841 2300 	strex	r3, r2, [r1]
 8004f1c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d1e5      	bne.n	8004ef0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f28:	2b01      	cmp	r3, #1
 8004f2a:	d118      	bne.n	8004f5e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	e853 3f00 	ldrex	r3, [r3]
 8004f38:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	f023 0310 	bic.w	r3, r3, #16
 8004f40:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	461a      	mov	r2, r3
 8004f48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f4a:	61bb      	str	r3, [r7, #24]
 8004f4c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f4e:	6979      	ldr	r1, [r7, #20]
 8004f50:	69ba      	ldr	r2, [r7, #24]
 8004f52:	e841 2300 	strex	r3, r2, [r1]
 8004f56:	613b      	str	r3, [r7, #16]
   return(result);
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d1e6      	bne.n	8004f2c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2220      	movs	r2, #32
 8004f62:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004f72:	bf00      	nop
 8004f74:	3754      	adds	r7, #84	@ 0x54
 8004f76:	46bd      	mov	sp, r7
 8004f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7c:	4770      	bx	lr
	...

08004f80 <std>:
 8004f80:	2300      	movs	r3, #0
 8004f82:	b510      	push	{r4, lr}
 8004f84:	4604      	mov	r4, r0
 8004f86:	e9c0 3300 	strd	r3, r3, [r0]
 8004f8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004f8e:	6083      	str	r3, [r0, #8]
 8004f90:	8181      	strh	r1, [r0, #12]
 8004f92:	6643      	str	r3, [r0, #100]	@ 0x64
 8004f94:	81c2      	strh	r2, [r0, #14]
 8004f96:	6183      	str	r3, [r0, #24]
 8004f98:	4619      	mov	r1, r3
 8004f9a:	2208      	movs	r2, #8
 8004f9c:	305c      	adds	r0, #92	@ 0x5c
 8004f9e:	f000 f906 	bl	80051ae <memset>
 8004fa2:	4b0d      	ldr	r3, [pc, #52]	@ (8004fd8 <std+0x58>)
 8004fa4:	6263      	str	r3, [r4, #36]	@ 0x24
 8004fa6:	4b0d      	ldr	r3, [pc, #52]	@ (8004fdc <std+0x5c>)
 8004fa8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004faa:	4b0d      	ldr	r3, [pc, #52]	@ (8004fe0 <std+0x60>)
 8004fac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004fae:	4b0d      	ldr	r3, [pc, #52]	@ (8004fe4 <std+0x64>)
 8004fb0:	6323      	str	r3, [r4, #48]	@ 0x30
 8004fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8004fe8 <std+0x68>)
 8004fb4:	6224      	str	r4, [r4, #32]
 8004fb6:	429c      	cmp	r4, r3
 8004fb8:	d006      	beq.n	8004fc8 <std+0x48>
 8004fba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004fbe:	4294      	cmp	r4, r2
 8004fc0:	d002      	beq.n	8004fc8 <std+0x48>
 8004fc2:	33d0      	adds	r3, #208	@ 0xd0
 8004fc4:	429c      	cmp	r4, r3
 8004fc6:	d105      	bne.n	8004fd4 <std+0x54>
 8004fc8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004fcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fd0:	f000 b966 	b.w	80052a0 <__retarget_lock_init_recursive>
 8004fd4:	bd10      	pop	{r4, pc}
 8004fd6:	bf00      	nop
 8004fd8:	08005129 	.word	0x08005129
 8004fdc:	0800514b 	.word	0x0800514b
 8004fe0:	08005183 	.word	0x08005183
 8004fe4:	080051a7 	.word	0x080051a7
 8004fe8:	200001c8 	.word	0x200001c8

08004fec <stdio_exit_handler>:
 8004fec:	4a02      	ldr	r2, [pc, #8]	@ (8004ff8 <stdio_exit_handler+0xc>)
 8004fee:	4903      	ldr	r1, [pc, #12]	@ (8004ffc <stdio_exit_handler+0x10>)
 8004ff0:	4803      	ldr	r0, [pc, #12]	@ (8005000 <stdio_exit_handler+0x14>)
 8004ff2:	f000 b869 	b.w	80050c8 <_fwalk_sglue>
 8004ff6:	bf00      	nop
 8004ff8:	2000000c 	.word	0x2000000c
 8004ffc:	08005b3d 	.word	0x08005b3d
 8005000:	2000001c 	.word	0x2000001c

08005004 <cleanup_stdio>:
 8005004:	6841      	ldr	r1, [r0, #4]
 8005006:	4b0c      	ldr	r3, [pc, #48]	@ (8005038 <cleanup_stdio+0x34>)
 8005008:	4299      	cmp	r1, r3
 800500a:	b510      	push	{r4, lr}
 800500c:	4604      	mov	r4, r0
 800500e:	d001      	beq.n	8005014 <cleanup_stdio+0x10>
 8005010:	f000 fd94 	bl	8005b3c <_fflush_r>
 8005014:	68a1      	ldr	r1, [r4, #8]
 8005016:	4b09      	ldr	r3, [pc, #36]	@ (800503c <cleanup_stdio+0x38>)
 8005018:	4299      	cmp	r1, r3
 800501a:	d002      	beq.n	8005022 <cleanup_stdio+0x1e>
 800501c:	4620      	mov	r0, r4
 800501e:	f000 fd8d 	bl	8005b3c <_fflush_r>
 8005022:	68e1      	ldr	r1, [r4, #12]
 8005024:	4b06      	ldr	r3, [pc, #24]	@ (8005040 <cleanup_stdio+0x3c>)
 8005026:	4299      	cmp	r1, r3
 8005028:	d004      	beq.n	8005034 <cleanup_stdio+0x30>
 800502a:	4620      	mov	r0, r4
 800502c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005030:	f000 bd84 	b.w	8005b3c <_fflush_r>
 8005034:	bd10      	pop	{r4, pc}
 8005036:	bf00      	nop
 8005038:	200001c8 	.word	0x200001c8
 800503c:	20000230 	.word	0x20000230
 8005040:	20000298 	.word	0x20000298

08005044 <global_stdio_init.part.0>:
 8005044:	b510      	push	{r4, lr}
 8005046:	4b0b      	ldr	r3, [pc, #44]	@ (8005074 <global_stdio_init.part.0+0x30>)
 8005048:	4c0b      	ldr	r4, [pc, #44]	@ (8005078 <global_stdio_init.part.0+0x34>)
 800504a:	4a0c      	ldr	r2, [pc, #48]	@ (800507c <global_stdio_init.part.0+0x38>)
 800504c:	601a      	str	r2, [r3, #0]
 800504e:	4620      	mov	r0, r4
 8005050:	2200      	movs	r2, #0
 8005052:	2104      	movs	r1, #4
 8005054:	f7ff ff94 	bl	8004f80 <std>
 8005058:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800505c:	2201      	movs	r2, #1
 800505e:	2109      	movs	r1, #9
 8005060:	f7ff ff8e 	bl	8004f80 <std>
 8005064:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005068:	2202      	movs	r2, #2
 800506a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800506e:	2112      	movs	r1, #18
 8005070:	f7ff bf86 	b.w	8004f80 <std>
 8005074:	20000300 	.word	0x20000300
 8005078:	200001c8 	.word	0x200001c8
 800507c:	08004fed 	.word	0x08004fed

08005080 <__sfp_lock_acquire>:
 8005080:	4801      	ldr	r0, [pc, #4]	@ (8005088 <__sfp_lock_acquire+0x8>)
 8005082:	f000 b90e 	b.w	80052a2 <__retarget_lock_acquire_recursive>
 8005086:	bf00      	nop
 8005088:	20000309 	.word	0x20000309

0800508c <__sfp_lock_release>:
 800508c:	4801      	ldr	r0, [pc, #4]	@ (8005094 <__sfp_lock_release+0x8>)
 800508e:	f000 b909 	b.w	80052a4 <__retarget_lock_release_recursive>
 8005092:	bf00      	nop
 8005094:	20000309 	.word	0x20000309

08005098 <__sinit>:
 8005098:	b510      	push	{r4, lr}
 800509a:	4604      	mov	r4, r0
 800509c:	f7ff fff0 	bl	8005080 <__sfp_lock_acquire>
 80050a0:	6a23      	ldr	r3, [r4, #32]
 80050a2:	b11b      	cbz	r3, 80050ac <__sinit+0x14>
 80050a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050a8:	f7ff bff0 	b.w	800508c <__sfp_lock_release>
 80050ac:	4b04      	ldr	r3, [pc, #16]	@ (80050c0 <__sinit+0x28>)
 80050ae:	6223      	str	r3, [r4, #32]
 80050b0:	4b04      	ldr	r3, [pc, #16]	@ (80050c4 <__sinit+0x2c>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d1f5      	bne.n	80050a4 <__sinit+0xc>
 80050b8:	f7ff ffc4 	bl	8005044 <global_stdio_init.part.0>
 80050bc:	e7f2      	b.n	80050a4 <__sinit+0xc>
 80050be:	bf00      	nop
 80050c0:	08005005 	.word	0x08005005
 80050c4:	20000300 	.word	0x20000300

080050c8 <_fwalk_sglue>:
 80050c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80050cc:	4607      	mov	r7, r0
 80050ce:	4688      	mov	r8, r1
 80050d0:	4614      	mov	r4, r2
 80050d2:	2600      	movs	r6, #0
 80050d4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80050d8:	f1b9 0901 	subs.w	r9, r9, #1
 80050dc:	d505      	bpl.n	80050ea <_fwalk_sglue+0x22>
 80050de:	6824      	ldr	r4, [r4, #0]
 80050e0:	2c00      	cmp	r4, #0
 80050e2:	d1f7      	bne.n	80050d4 <_fwalk_sglue+0xc>
 80050e4:	4630      	mov	r0, r6
 80050e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050ea:	89ab      	ldrh	r3, [r5, #12]
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d907      	bls.n	8005100 <_fwalk_sglue+0x38>
 80050f0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80050f4:	3301      	adds	r3, #1
 80050f6:	d003      	beq.n	8005100 <_fwalk_sglue+0x38>
 80050f8:	4629      	mov	r1, r5
 80050fa:	4638      	mov	r0, r7
 80050fc:	47c0      	blx	r8
 80050fe:	4306      	orrs	r6, r0
 8005100:	3568      	adds	r5, #104	@ 0x68
 8005102:	e7e9      	b.n	80050d8 <_fwalk_sglue+0x10>

08005104 <iprintf>:
 8005104:	b40f      	push	{r0, r1, r2, r3}
 8005106:	b507      	push	{r0, r1, r2, lr}
 8005108:	4906      	ldr	r1, [pc, #24]	@ (8005124 <iprintf+0x20>)
 800510a:	ab04      	add	r3, sp, #16
 800510c:	6808      	ldr	r0, [r1, #0]
 800510e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005112:	6881      	ldr	r1, [r0, #8]
 8005114:	9301      	str	r3, [sp, #4]
 8005116:	f000 f9e9 	bl	80054ec <_vfiprintf_r>
 800511a:	b003      	add	sp, #12
 800511c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005120:	b004      	add	sp, #16
 8005122:	4770      	bx	lr
 8005124:	20000018 	.word	0x20000018

08005128 <__sread>:
 8005128:	b510      	push	{r4, lr}
 800512a:	460c      	mov	r4, r1
 800512c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005130:	f000 f868 	bl	8005204 <_read_r>
 8005134:	2800      	cmp	r0, #0
 8005136:	bfab      	itete	ge
 8005138:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800513a:	89a3      	ldrhlt	r3, [r4, #12]
 800513c:	181b      	addge	r3, r3, r0
 800513e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005142:	bfac      	ite	ge
 8005144:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005146:	81a3      	strhlt	r3, [r4, #12]
 8005148:	bd10      	pop	{r4, pc}

0800514a <__swrite>:
 800514a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800514e:	461f      	mov	r7, r3
 8005150:	898b      	ldrh	r3, [r1, #12]
 8005152:	05db      	lsls	r3, r3, #23
 8005154:	4605      	mov	r5, r0
 8005156:	460c      	mov	r4, r1
 8005158:	4616      	mov	r6, r2
 800515a:	d505      	bpl.n	8005168 <__swrite+0x1e>
 800515c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005160:	2302      	movs	r3, #2
 8005162:	2200      	movs	r2, #0
 8005164:	f000 f83c 	bl	80051e0 <_lseek_r>
 8005168:	89a3      	ldrh	r3, [r4, #12]
 800516a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800516e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005172:	81a3      	strh	r3, [r4, #12]
 8005174:	4632      	mov	r2, r6
 8005176:	463b      	mov	r3, r7
 8005178:	4628      	mov	r0, r5
 800517a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800517e:	f000 b853 	b.w	8005228 <_write_r>

08005182 <__sseek>:
 8005182:	b510      	push	{r4, lr}
 8005184:	460c      	mov	r4, r1
 8005186:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800518a:	f000 f829 	bl	80051e0 <_lseek_r>
 800518e:	1c43      	adds	r3, r0, #1
 8005190:	89a3      	ldrh	r3, [r4, #12]
 8005192:	bf15      	itete	ne
 8005194:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005196:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800519a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800519e:	81a3      	strheq	r3, [r4, #12]
 80051a0:	bf18      	it	ne
 80051a2:	81a3      	strhne	r3, [r4, #12]
 80051a4:	bd10      	pop	{r4, pc}

080051a6 <__sclose>:
 80051a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051aa:	f000 b809 	b.w	80051c0 <_close_r>

080051ae <memset>:
 80051ae:	4402      	add	r2, r0
 80051b0:	4603      	mov	r3, r0
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d100      	bne.n	80051b8 <memset+0xa>
 80051b6:	4770      	bx	lr
 80051b8:	f803 1b01 	strb.w	r1, [r3], #1
 80051bc:	e7f9      	b.n	80051b2 <memset+0x4>
	...

080051c0 <_close_r>:
 80051c0:	b538      	push	{r3, r4, r5, lr}
 80051c2:	4d06      	ldr	r5, [pc, #24]	@ (80051dc <_close_r+0x1c>)
 80051c4:	2300      	movs	r3, #0
 80051c6:	4604      	mov	r4, r0
 80051c8:	4608      	mov	r0, r1
 80051ca:	602b      	str	r3, [r5, #0]
 80051cc:	f7fc fb2b 	bl	8001826 <_close>
 80051d0:	1c43      	adds	r3, r0, #1
 80051d2:	d102      	bne.n	80051da <_close_r+0x1a>
 80051d4:	682b      	ldr	r3, [r5, #0]
 80051d6:	b103      	cbz	r3, 80051da <_close_r+0x1a>
 80051d8:	6023      	str	r3, [r4, #0]
 80051da:	bd38      	pop	{r3, r4, r5, pc}
 80051dc:	20000304 	.word	0x20000304

080051e0 <_lseek_r>:
 80051e0:	b538      	push	{r3, r4, r5, lr}
 80051e2:	4d07      	ldr	r5, [pc, #28]	@ (8005200 <_lseek_r+0x20>)
 80051e4:	4604      	mov	r4, r0
 80051e6:	4608      	mov	r0, r1
 80051e8:	4611      	mov	r1, r2
 80051ea:	2200      	movs	r2, #0
 80051ec:	602a      	str	r2, [r5, #0]
 80051ee:	461a      	mov	r2, r3
 80051f0:	f7fc fb40 	bl	8001874 <_lseek>
 80051f4:	1c43      	adds	r3, r0, #1
 80051f6:	d102      	bne.n	80051fe <_lseek_r+0x1e>
 80051f8:	682b      	ldr	r3, [r5, #0]
 80051fa:	b103      	cbz	r3, 80051fe <_lseek_r+0x1e>
 80051fc:	6023      	str	r3, [r4, #0]
 80051fe:	bd38      	pop	{r3, r4, r5, pc}
 8005200:	20000304 	.word	0x20000304

08005204 <_read_r>:
 8005204:	b538      	push	{r3, r4, r5, lr}
 8005206:	4d07      	ldr	r5, [pc, #28]	@ (8005224 <_read_r+0x20>)
 8005208:	4604      	mov	r4, r0
 800520a:	4608      	mov	r0, r1
 800520c:	4611      	mov	r1, r2
 800520e:	2200      	movs	r2, #0
 8005210:	602a      	str	r2, [r5, #0]
 8005212:	461a      	mov	r2, r3
 8005214:	f7fc faea 	bl	80017ec <_read>
 8005218:	1c43      	adds	r3, r0, #1
 800521a:	d102      	bne.n	8005222 <_read_r+0x1e>
 800521c:	682b      	ldr	r3, [r5, #0]
 800521e:	b103      	cbz	r3, 8005222 <_read_r+0x1e>
 8005220:	6023      	str	r3, [r4, #0]
 8005222:	bd38      	pop	{r3, r4, r5, pc}
 8005224:	20000304 	.word	0x20000304

08005228 <_write_r>:
 8005228:	b538      	push	{r3, r4, r5, lr}
 800522a:	4d07      	ldr	r5, [pc, #28]	@ (8005248 <_write_r+0x20>)
 800522c:	4604      	mov	r4, r0
 800522e:	4608      	mov	r0, r1
 8005230:	4611      	mov	r1, r2
 8005232:	2200      	movs	r2, #0
 8005234:	602a      	str	r2, [r5, #0]
 8005236:	461a      	mov	r2, r3
 8005238:	f7fb fce6 	bl	8000c08 <_write>
 800523c:	1c43      	adds	r3, r0, #1
 800523e:	d102      	bne.n	8005246 <_write_r+0x1e>
 8005240:	682b      	ldr	r3, [r5, #0]
 8005242:	b103      	cbz	r3, 8005246 <_write_r+0x1e>
 8005244:	6023      	str	r3, [r4, #0]
 8005246:	bd38      	pop	{r3, r4, r5, pc}
 8005248:	20000304 	.word	0x20000304

0800524c <__errno>:
 800524c:	4b01      	ldr	r3, [pc, #4]	@ (8005254 <__errno+0x8>)
 800524e:	6818      	ldr	r0, [r3, #0]
 8005250:	4770      	bx	lr
 8005252:	bf00      	nop
 8005254:	20000018 	.word	0x20000018

08005258 <__libc_init_array>:
 8005258:	b570      	push	{r4, r5, r6, lr}
 800525a:	4d0d      	ldr	r5, [pc, #52]	@ (8005290 <__libc_init_array+0x38>)
 800525c:	4c0d      	ldr	r4, [pc, #52]	@ (8005294 <__libc_init_array+0x3c>)
 800525e:	1b64      	subs	r4, r4, r5
 8005260:	10a4      	asrs	r4, r4, #2
 8005262:	2600      	movs	r6, #0
 8005264:	42a6      	cmp	r6, r4
 8005266:	d109      	bne.n	800527c <__libc_init_array+0x24>
 8005268:	4d0b      	ldr	r5, [pc, #44]	@ (8005298 <__libc_init_array+0x40>)
 800526a:	4c0c      	ldr	r4, [pc, #48]	@ (800529c <__libc_init_array+0x44>)
 800526c:	f001 fc18 	bl	8006aa0 <_init>
 8005270:	1b64      	subs	r4, r4, r5
 8005272:	10a4      	asrs	r4, r4, #2
 8005274:	2600      	movs	r6, #0
 8005276:	42a6      	cmp	r6, r4
 8005278:	d105      	bne.n	8005286 <__libc_init_array+0x2e>
 800527a:	bd70      	pop	{r4, r5, r6, pc}
 800527c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005280:	4798      	blx	r3
 8005282:	3601      	adds	r6, #1
 8005284:	e7ee      	b.n	8005264 <__libc_init_array+0xc>
 8005286:	f855 3b04 	ldr.w	r3, [r5], #4
 800528a:	4798      	blx	r3
 800528c:	3601      	adds	r6, #1
 800528e:	e7f2      	b.n	8005276 <__libc_init_array+0x1e>
 8005290:	08006f2c 	.word	0x08006f2c
 8005294:	08006f2c 	.word	0x08006f2c
 8005298:	08006f2c 	.word	0x08006f2c
 800529c:	08006f30 	.word	0x08006f30

080052a0 <__retarget_lock_init_recursive>:
 80052a0:	4770      	bx	lr

080052a2 <__retarget_lock_acquire_recursive>:
 80052a2:	4770      	bx	lr

080052a4 <__retarget_lock_release_recursive>:
 80052a4:	4770      	bx	lr
	...

080052a8 <_free_r>:
 80052a8:	b538      	push	{r3, r4, r5, lr}
 80052aa:	4605      	mov	r5, r0
 80052ac:	2900      	cmp	r1, #0
 80052ae:	d041      	beq.n	8005334 <_free_r+0x8c>
 80052b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052b4:	1f0c      	subs	r4, r1, #4
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	bfb8      	it	lt
 80052ba:	18e4      	addlt	r4, r4, r3
 80052bc:	f000 f8e0 	bl	8005480 <__malloc_lock>
 80052c0:	4a1d      	ldr	r2, [pc, #116]	@ (8005338 <_free_r+0x90>)
 80052c2:	6813      	ldr	r3, [r2, #0]
 80052c4:	b933      	cbnz	r3, 80052d4 <_free_r+0x2c>
 80052c6:	6063      	str	r3, [r4, #4]
 80052c8:	6014      	str	r4, [r2, #0]
 80052ca:	4628      	mov	r0, r5
 80052cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80052d0:	f000 b8dc 	b.w	800548c <__malloc_unlock>
 80052d4:	42a3      	cmp	r3, r4
 80052d6:	d908      	bls.n	80052ea <_free_r+0x42>
 80052d8:	6820      	ldr	r0, [r4, #0]
 80052da:	1821      	adds	r1, r4, r0
 80052dc:	428b      	cmp	r3, r1
 80052de:	bf01      	itttt	eq
 80052e0:	6819      	ldreq	r1, [r3, #0]
 80052e2:	685b      	ldreq	r3, [r3, #4]
 80052e4:	1809      	addeq	r1, r1, r0
 80052e6:	6021      	streq	r1, [r4, #0]
 80052e8:	e7ed      	b.n	80052c6 <_free_r+0x1e>
 80052ea:	461a      	mov	r2, r3
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	b10b      	cbz	r3, 80052f4 <_free_r+0x4c>
 80052f0:	42a3      	cmp	r3, r4
 80052f2:	d9fa      	bls.n	80052ea <_free_r+0x42>
 80052f4:	6811      	ldr	r1, [r2, #0]
 80052f6:	1850      	adds	r0, r2, r1
 80052f8:	42a0      	cmp	r0, r4
 80052fa:	d10b      	bne.n	8005314 <_free_r+0x6c>
 80052fc:	6820      	ldr	r0, [r4, #0]
 80052fe:	4401      	add	r1, r0
 8005300:	1850      	adds	r0, r2, r1
 8005302:	4283      	cmp	r3, r0
 8005304:	6011      	str	r1, [r2, #0]
 8005306:	d1e0      	bne.n	80052ca <_free_r+0x22>
 8005308:	6818      	ldr	r0, [r3, #0]
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	6053      	str	r3, [r2, #4]
 800530e:	4408      	add	r0, r1
 8005310:	6010      	str	r0, [r2, #0]
 8005312:	e7da      	b.n	80052ca <_free_r+0x22>
 8005314:	d902      	bls.n	800531c <_free_r+0x74>
 8005316:	230c      	movs	r3, #12
 8005318:	602b      	str	r3, [r5, #0]
 800531a:	e7d6      	b.n	80052ca <_free_r+0x22>
 800531c:	6820      	ldr	r0, [r4, #0]
 800531e:	1821      	adds	r1, r4, r0
 8005320:	428b      	cmp	r3, r1
 8005322:	bf04      	itt	eq
 8005324:	6819      	ldreq	r1, [r3, #0]
 8005326:	685b      	ldreq	r3, [r3, #4]
 8005328:	6063      	str	r3, [r4, #4]
 800532a:	bf04      	itt	eq
 800532c:	1809      	addeq	r1, r1, r0
 800532e:	6021      	streq	r1, [r4, #0]
 8005330:	6054      	str	r4, [r2, #4]
 8005332:	e7ca      	b.n	80052ca <_free_r+0x22>
 8005334:	bd38      	pop	{r3, r4, r5, pc}
 8005336:	bf00      	nop
 8005338:	20000310 	.word	0x20000310

0800533c <sbrk_aligned>:
 800533c:	b570      	push	{r4, r5, r6, lr}
 800533e:	4e0f      	ldr	r6, [pc, #60]	@ (800537c <sbrk_aligned+0x40>)
 8005340:	460c      	mov	r4, r1
 8005342:	6831      	ldr	r1, [r6, #0]
 8005344:	4605      	mov	r5, r0
 8005346:	b911      	cbnz	r1, 800534e <sbrk_aligned+0x12>
 8005348:	f000 fcb4 	bl	8005cb4 <_sbrk_r>
 800534c:	6030      	str	r0, [r6, #0]
 800534e:	4621      	mov	r1, r4
 8005350:	4628      	mov	r0, r5
 8005352:	f000 fcaf 	bl	8005cb4 <_sbrk_r>
 8005356:	1c43      	adds	r3, r0, #1
 8005358:	d103      	bne.n	8005362 <sbrk_aligned+0x26>
 800535a:	f04f 34ff 	mov.w	r4, #4294967295
 800535e:	4620      	mov	r0, r4
 8005360:	bd70      	pop	{r4, r5, r6, pc}
 8005362:	1cc4      	adds	r4, r0, #3
 8005364:	f024 0403 	bic.w	r4, r4, #3
 8005368:	42a0      	cmp	r0, r4
 800536a:	d0f8      	beq.n	800535e <sbrk_aligned+0x22>
 800536c:	1a21      	subs	r1, r4, r0
 800536e:	4628      	mov	r0, r5
 8005370:	f000 fca0 	bl	8005cb4 <_sbrk_r>
 8005374:	3001      	adds	r0, #1
 8005376:	d1f2      	bne.n	800535e <sbrk_aligned+0x22>
 8005378:	e7ef      	b.n	800535a <sbrk_aligned+0x1e>
 800537a:	bf00      	nop
 800537c:	2000030c 	.word	0x2000030c

08005380 <_malloc_r>:
 8005380:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005384:	1ccd      	adds	r5, r1, #3
 8005386:	f025 0503 	bic.w	r5, r5, #3
 800538a:	3508      	adds	r5, #8
 800538c:	2d0c      	cmp	r5, #12
 800538e:	bf38      	it	cc
 8005390:	250c      	movcc	r5, #12
 8005392:	2d00      	cmp	r5, #0
 8005394:	4606      	mov	r6, r0
 8005396:	db01      	blt.n	800539c <_malloc_r+0x1c>
 8005398:	42a9      	cmp	r1, r5
 800539a:	d904      	bls.n	80053a6 <_malloc_r+0x26>
 800539c:	230c      	movs	r3, #12
 800539e:	6033      	str	r3, [r6, #0]
 80053a0:	2000      	movs	r0, #0
 80053a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800547c <_malloc_r+0xfc>
 80053aa:	f000 f869 	bl	8005480 <__malloc_lock>
 80053ae:	f8d8 3000 	ldr.w	r3, [r8]
 80053b2:	461c      	mov	r4, r3
 80053b4:	bb44      	cbnz	r4, 8005408 <_malloc_r+0x88>
 80053b6:	4629      	mov	r1, r5
 80053b8:	4630      	mov	r0, r6
 80053ba:	f7ff ffbf 	bl	800533c <sbrk_aligned>
 80053be:	1c43      	adds	r3, r0, #1
 80053c0:	4604      	mov	r4, r0
 80053c2:	d158      	bne.n	8005476 <_malloc_r+0xf6>
 80053c4:	f8d8 4000 	ldr.w	r4, [r8]
 80053c8:	4627      	mov	r7, r4
 80053ca:	2f00      	cmp	r7, #0
 80053cc:	d143      	bne.n	8005456 <_malloc_r+0xd6>
 80053ce:	2c00      	cmp	r4, #0
 80053d0:	d04b      	beq.n	800546a <_malloc_r+0xea>
 80053d2:	6823      	ldr	r3, [r4, #0]
 80053d4:	4639      	mov	r1, r7
 80053d6:	4630      	mov	r0, r6
 80053d8:	eb04 0903 	add.w	r9, r4, r3
 80053dc:	f000 fc6a 	bl	8005cb4 <_sbrk_r>
 80053e0:	4581      	cmp	r9, r0
 80053e2:	d142      	bne.n	800546a <_malloc_r+0xea>
 80053e4:	6821      	ldr	r1, [r4, #0]
 80053e6:	1a6d      	subs	r5, r5, r1
 80053e8:	4629      	mov	r1, r5
 80053ea:	4630      	mov	r0, r6
 80053ec:	f7ff ffa6 	bl	800533c <sbrk_aligned>
 80053f0:	3001      	adds	r0, #1
 80053f2:	d03a      	beq.n	800546a <_malloc_r+0xea>
 80053f4:	6823      	ldr	r3, [r4, #0]
 80053f6:	442b      	add	r3, r5
 80053f8:	6023      	str	r3, [r4, #0]
 80053fa:	f8d8 3000 	ldr.w	r3, [r8]
 80053fe:	685a      	ldr	r2, [r3, #4]
 8005400:	bb62      	cbnz	r2, 800545c <_malloc_r+0xdc>
 8005402:	f8c8 7000 	str.w	r7, [r8]
 8005406:	e00f      	b.n	8005428 <_malloc_r+0xa8>
 8005408:	6822      	ldr	r2, [r4, #0]
 800540a:	1b52      	subs	r2, r2, r5
 800540c:	d420      	bmi.n	8005450 <_malloc_r+0xd0>
 800540e:	2a0b      	cmp	r2, #11
 8005410:	d917      	bls.n	8005442 <_malloc_r+0xc2>
 8005412:	1961      	adds	r1, r4, r5
 8005414:	42a3      	cmp	r3, r4
 8005416:	6025      	str	r5, [r4, #0]
 8005418:	bf18      	it	ne
 800541a:	6059      	strne	r1, [r3, #4]
 800541c:	6863      	ldr	r3, [r4, #4]
 800541e:	bf08      	it	eq
 8005420:	f8c8 1000 	streq.w	r1, [r8]
 8005424:	5162      	str	r2, [r4, r5]
 8005426:	604b      	str	r3, [r1, #4]
 8005428:	4630      	mov	r0, r6
 800542a:	f000 f82f 	bl	800548c <__malloc_unlock>
 800542e:	f104 000b 	add.w	r0, r4, #11
 8005432:	1d23      	adds	r3, r4, #4
 8005434:	f020 0007 	bic.w	r0, r0, #7
 8005438:	1ac2      	subs	r2, r0, r3
 800543a:	bf1c      	itt	ne
 800543c:	1a1b      	subne	r3, r3, r0
 800543e:	50a3      	strne	r3, [r4, r2]
 8005440:	e7af      	b.n	80053a2 <_malloc_r+0x22>
 8005442:	6862      	ldr	r2, [r4, #4]
 8005444:	42a3      	cmp	r3, r4
 8005446:	bf0c      	ite	eq
 8005448:	f8c8 2000 	streq.w	r2, [r8]
 800544c:	605a      	strne	r2, [r3, #4]
 800544e:	e7eb      	b.n	8005428 <_malloc_r+0xa8>
 8005450:	4623      	mov	r3, r4
 8005452:	6864      	ldr	r4, [r4, #4]
 8005454:	e7ae      	b.n	80053b4 <_malloc_r+0x34>
 8005456:	463c      	mov	r4, r7
 8005458:	687f      	ldr	r7, [r7, #4]
 800545a:	e7b6      	b.n	80053ca <_malloc_r+0x4a>
 800545c:	461a      	mov	r2, r3
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	42a3      	cmp	r3, r4
 8005462:	d1fb      	bne.n	800545c <_malloc_r+0xdc>
 8005464:	2300      	movs	r3, #0
 8005466:	6053      	str	r3, [r2, #4]
 8005468:	e7de      	b.n	8005428 <_malloc_r+0xa8>
 800546a:	230c      	movs	r3, #12
 800546c:	6033      	str	r3, [r6, #0]
 800546e:	4630      	mov	r0, r6
 8005470:	f000 f80c 	bl	800548c <__malloc_unlock>
 8005474:	e794      	b.n	80053a0 <_malloc_r+0x20>
 8005476:	6005      	str	r5, [r0, #0]
 8005478:	e7d6      	b.n	8005428 <_malloc_r+0xa8>
 800547a:	bf00      	nop
 800547c:	20000310 	.word	0x20000310

08005480 <__malloc_lock>:
 8005480:	4801      	ldr	r0, [pc, #4]	@ (8005488 <__malloc_lock+0x8>)
 8005482:	f7ff bf0e 	b.w	80052a2 <__retarget_lock_acquire_recursive>
 8005486:	bf00      	nop
 8005488:	20000308 	.word	0x20000308

0800548c <__malloc_unlock>:
 800548c:	4801      	ldr	r0, [pc, #4]	@ (8005494 <__malloc_unlock+0x8>)
 800548e:	f7ff bf09 	b.w	80052a4 <__retarget_lock_release_recursive>
 8005492:	bf00      	nop
 8005494:	20000308 	.word	0x20000308

08005498 <__sfputc_r>:
 8005498:	6893      	ldr	r3, [r2, #8]
 800549a:	3b01      	subs	r3, #1
 800549c:	2b00      	cmp	r3, #0
 800549e:	b410      	push	{r4}
 80054a0:	6093      	str	r3, [r2, #8]
 80054a2:	da08      	bge.n	80054b6 <__sfputc_r+0x1e>
 80054a4:	6994      	ldr	r4, [r2, #24]
 80054a6:	42a3      	cmp	r3, r4
 80054a8:	db01      	blt.n	80054ae <__sfputc_r+0x16>
 80054aa:	290a      	cmp	r1, #10
 80054ac:	d103      	bne.n	80054b6 <__sfputc_r+0x1e>
 80054ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80054b2:	f000 bb6b 	b.w	8005b8c <__swbuf_r>
 80054b6:	6813      	ldr	r3, [r2, #0]
 80054b8:	1c58      	adds	r0, r3, #1
 80054ba:	6010      	str	r0, [r2, #0]
 80054bc:	7019      	strb	r1, [r3, #0]
 80054be:	4608      	mov	r0, r1
 80054c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80054c4:	4770      	bx	lr

080054c6 <__sfputs_r>:
 80054c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054c8:	4606      	mov	r6, r0
 80054ca:	460f      	mov	r7, r1
 80054cc:	4614      	mov	r4, r2
 80054ce:	18d5      	adds	r5, r2, r3
 80054d0:	42ac      	cmp	r4, r5
 80054d2:	d101      	bne.n	80054d8 <__sfputs_r+0x12>
 80054d4:	2000      	movs	r0, #0
 80054d6:	e007      	b.n	80054e8 <__sfputs_r+0x22>
 80054d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054dc:	463a      	mov	r2, r7
 80054de:	4630      	mov	r0, r6
 80054e0:	f7ff ffda 	bl	8005498 <__sfputc_r>
 80054e4:	1c43      	adds	r3, r0, #1
 80054e6:	d1f3      	bne.n	80054d0 <__sfputs_r+0xa>
 80054e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080054ec <_vfiprintf_r>:
 80054ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054f0:	460d      	mov	r5, r1
 80054f2:	b09d      	sub	sp, #116	@ 0x74
 80054f4:	4614      	mov	r4, r2
 80054f6:	4698      	mov	r8, r3
 80054f8:	4606      	mov	r6, r0
 80054fa:	b118      	cbz	r0, 8005504 <_vfiprintf_r+0x18>
 80054fc:	6a03      	ldr	r3, [r0, #32]
 80054fe:	b90b      	cbnz	r3, 8005504 <_vfiprintf_r+0x18>
 8005500:	f7ff fdca 	bl	8005098 <__sinit>
 8005504:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005506:	07d9      	lsls	r1, r3, #31
 8005508:	d405      	bmi.n	8005516 <_vfiprintf_r+0x2a>
 800550a:	89ab      	ldrh	r3, [r5, #12]
 800550c:	059a      	lsls	r2, r3, #22
 800550e:	d402      	bmi.n	8005516 <_vfiprintf_r+0x2a>
 8005510:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005512:	f7ff fec6 	bl	80052a2 <__retarget_lock_acquire_recursive>
 8005516:	89ab      	ldrh	r3, [r5, #12]
 8005518:	071b      	lsls	r3, r3, #28
 800551a:	d501      	bpl.n	8005520 <_vfiprintf_r+0x34>
 800551c:	692b      	ldr	r3, [r5, #16]
 800551e:	b99b      	cbnz	r3, 8005548 <_vfiprintf_r+0x5c>
 8005520:	4629      	mov	r1, r5
 8005522:	4630      	mov	r0, r6
 8005524:	f000 fb70 	bl	8005c08 <__swsetup_r>
 8005528:	b170      	cbz	r0, 8005548 <_vfiprintf_r+0x5c>
 800552a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800552c:	07dc      	lsls	r4, r3, #31
 800552e:	d504      	bpl.n	800553a <_vfiprintf_r+0x4e>
 8005530:	f04f 30ff 	mov.w	r0, #4294967295
 8005534:	b01d      	add	sp, #116	@ 0x74
 8005536:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800553a:	89ab      	ldrh	r3, [r5, #12]
 800553c:	0598      	lsls	r0, r3, #22
 800553e:	d4f7      	bmi.n	8005530 <_vfiprintf_r+0x44>
 8005540:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005542:	f7ff feaf 	bl	80052a4 <__retarget_lock_release_recursive>
 8005546:	e7f3      	b.n	8005530 <_vfiprintf_r+0x44>
 8005548:	2300      	movs	r3, #0
 800554a:	9309      	str	r3, [sp, #36]	@ 0x24
 800554c:	2320      	movs	r3, #32
 800554e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005552:	f8cd 800c 	str.w	r8, [sp, #12]
 8005556:	2330      	movs	r3, #48	@ 0x30
 8005558:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005708 <_vfiprintf_r+0x21c>
 800555c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005560:	f04f 0901 	mov.w	r9, #1
 8005564:	4623      	mov	r3, r4
 8005566:	469a      	mov	sl, r3
 8005568:	f813 2b01 	ldrb.w	r2, [r3], #1
 800556c:	b10a      	cbz	r2, 8005572 <_vfiprintf_r+0x86>
 800556e:	2a25      	cmp	r2, #37	@ 0x25
 8005570:	d1f9      	bne.n	8005566 <_vfiprintf_r+0x7a>
 8005572:	ebba 0b04 	subs.w	fp, sl, r4
 8005576:	d00b      	beq.n	8005590 <_vfiprintf_r+0xa4>
 8005578:	465b      	mov	r3, fp
 800557a:	4622      	mov	r2, r4
 800557c:	4629      	mov	r1, r5
 800557e:	4630      	mov	r0, r6
 8005580:	f7ff ffa1 	bl	80054c6 <__sfputs_r>
 8005584:	3001      	adds	r0, #1
 8005586:	f000 80a7 	beq.w	80056d8 <_vfiprintf_r+0x1ec>
 800558a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800558c:	445a      	add	r2, fp
 800558e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005590:	f89a 3000 	ldrb.w	r3, [sl]
 8005594:	2b00      	cmp	r3, #0
 8005596:	f000 809f 	beq.w	80056d8 <_vfiprintf_r+0x1ec>
 800559a:	2300      	movs	r3, #0
 800559c:	f04f 32ff 	mov.w	r2, #4294967295
 80055a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80055a4:	f10a 0a01 	add.w	sl, sl, #1
 80055a8:	9304      	str	r3, [sp, #16]
 80055aa:	9307      	str	r3, [sp, #28]
 80055ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80055b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80055b2:	4654      	mov	r4, sl
 80055b4:	2205      	movs	r2, #5
 80055b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055ba:	4853      	ldr	r0, [pc, #332]	@ (8005708 <_vfiprintf_r+0x21c>)
 80055bc:	f7fa fe08 	bl	80001d0 <memchr>
 80055c0:	9a04      	ldr	r2, [sp, #16]
 80055c2:	b9d8      	cbnz	r0, 80055fc <_vfiprintf_r+0x110>
 80055c4:	06d1      	lsls	r1, r2, #27
 80055c6:	bf44      	itt	mi
 80055c8:	2320      	movmi	r3, #32
 80055ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80055ce:	0713      	lsls	r3, r2, #28
 80055d0:	bf44      	itt	mi
 80055d2:	232b      	movmi	r3, #43	@ 0x2b
 80055d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80055d8:	f89a 3000 	ldrb.w	r3, [sl]
 80055dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80055de:	d015      	beq.n	800560c <_vfiprintf_r+0x120>
 80055e0:	9a07      	ldr	r2, [sp, #28]
 80055e2:	4654      	mov	r4, sl
 80055e4:	2000      	movs	r0, #0
 80055e6:	f04f 0c0a 	mov.w	ip, #10
 80055ea:	4621      	mov	r1, r4
 80055ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80055f0:	3b30      	subs	r3, #48	@ 0x30
 80055f2:	2b09      	cmp	r3, #9
 80055f4:	d94b      	bls.n	800568e <_vfiprintf_r+0x1a2>
 80055f6:	b1b0      	cbz	r0, 8005626 <_vfiprintf_r+0x13a>
 80055f8:	9207      	str	r2, [sp, #28]
 80055fa:	e014      	b.n	8005626 <_vfiprintf_r+0x13a>
 80055fc:	eba0 0308 	sub.w	r3, r0, r8
 8005600:	fa09 f303 	lsl.w	r3, r9, r3
 8005604:	4313      	orrs	r3, r2
 8005606:	9304      	str	r3, [sp, #16]
 8005608:	46a2      	mov	sl, r4
 800560a:	e7d2      	b.n	80055b2 <_vfiprintf_r+0xc6>
 800560c:	9b03      	ldr	r3, [sp, #12]
 800560e:	1d19      	adds	r1, r3, #4
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	9103      	str	r1, [sp, #12]
 8005614:	2b00      	cmp	r3, #0
 8005616:	bfbb      	ittet	lt
 8005618:	425b      	neglt	r3, r3
 800561a:	f042 0202 	orrlt.w	r2, r2, #2
 800561e:	9307      	strge	r3, [sp, #28]
 8005620:	9307      	strlt	r3, [sp, #28]
 8005622:	bfb8      	it	lt
 8005624:	9204      	strlt	r2, [sp, #16]
 8005626:	7823      	ldrb	r3, [r4, #0]
 8005628:	2b2e      	cmp	r3, #46	@ 0x2e
 800562a:	d10a      	bne.n	8005642 <_vfiprintf_r+0x156>
 800562c:	7863      	ldrb	r3, [r4, #1]
 800562e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005630:	d132      	bne.n	8005698 <_vfiprintf_r+0x1ac>
 8005632:	9b03      	ldr	r3, [sp, #12]
 8005634:	1d1a      	adds	r2, r3, #4
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	9203      	str	r2, [sp, #12]
 800563a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800563e:	3402      	adds	r4, #2
 8005640:	9305      	str	r3, [sp, #20]
 8005642:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005718 <_vfiprintf_r+0x22c>
 8005646:	7821      	ldrb	r1, [r4, #0]
 8005648:	2203      	movs	r2, #3
 800564a:	4650      	mov	r0, sl
 800564c:	f7fa fdc0 	bl	80001d0 <memchr>
 8005650:	b138      	cbz	r0, 8005662 <_vfiprintf_r+0x176>
 8005652:	9b04      	ldr	r3, [sp, #16]
 8005654:	eba0 000a 	sub.w	r0, r0, sl
 8005658:	2240      	movs	r2, #64	@ 0x40
 800565a:	4082      	lsls	r2, r0
 800565c:	4313      	orrs	r3, r2
 800565e:	3401      	adds	r4, #1
 8005660:	9304      	str	r3, [sp, #16]
 8005662:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005666:	4829      	ldr	r0, [pc, #164]	@ (800570c <_vfiprintf_r+0x220>)
 8005668:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800566c:	2206      	movs	r2, #6
 800566e:	f7fa fdaf 	bl	80001d0 <memchr>
 8005672:	2800      	cmp	r0, #0
 8005674:	d03f      	beq.n	80056f6 <_vfiprintf_r+0x20a>
 8005676:	4b26      	ldr	r3, [pc, #152]	@ (8005710 <_vfiprintf_r+0x224>)
 8005678:	bb1b      	cbnz	r3, 80056c2 <_vfiprintf_r+0x1d6>
 800567a:	9b03      	ldr	r3, [sp, #12]
 800567c:	3307      	adds	r3, #7
 800567e:	f023 0307 	bic.w	r3, r3, #7
 8005682:	3308      	adds	r3, #8
 8005684:	9303      	str	r3, [sp, #12]
 8005686:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005688:	443b      	add	r3, r7
 800568a:	9309      	str	r3, [sp, #36]	@ 0x24
 800568c:	e76a      	b.n	8005564 <_vfiprintf_r+0x78>
 800568e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005692:	460c      	mov	r4, r1
 8005694:	2001      	movs	r0, #1
 8005696:	e7a8      	b.n	80055ea <_vfiprintf_r+0xfe>
 8005698:	2300      	movs	r3, #0
 800569a:	3401      	adds	r4, #1
 800569c:	9305      	str	r3, [sp, #20]
 800569e:	4619      	mov	r1, r3
 80056a0:	f04f 0c0a 	mov.w	ip, #10
 80056a4:	4620      	mov	r0, r4
 80056a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80056aa:	3a30      	subs	r2, #48	@ 0x30
 80056ac:	2a09      	cmp	r2, #9
 80056ae:	d903      	bls.n	80056b8 <_vfiprintf_r+0x1cc>
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d0c6      	beq.n	8005642 <_vfiprintf_r+0x156>
 80056b4:	9105      	str	r1, [sp, #20]
 80056b6:	e7c4      	b.n	8005642 <_vfiprintf_r+0x156>
 80056b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80056bc:	4604      	mov	r4, r0
 80056be:	2301      	movs	r3, #1
 80056c0:	e7f0      	b.n	80056a4 <_vfiprintf_r+0x1b8>
 80056c2:	ab03      	add	r3, sp, #12
 80056c4:	9300      	str	r3, [sp, #0]
 80056c6:	462a      	mov	r2, r5
 80056c8:	4b12      	ldr	r3, [pc, #72]	@ (8005714 <_vfiprintf_r+0x228>)
 80056ca:	a904      	add	r1, sp, #16
 80056cc:	4630      	mov	r0, r6
 80056ce:	f3af 8000 	nop.w
 80056d2:	4607      	mov	r7, r0
 80056d4:	1c78      	adds	r0, r7, #1
 80056d6:	d1d6      	bne.n	8005686 <_vfiprintf_r+0x19a>
 80056d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80056da:	07d9      	lsls	r1, r3, #31
 80056dc:	d405      	bmi.n	80056ea <_vfiprintf_r+0x1fe>
 80056de:	89ab      	ldrh	r3, [r5, #12]
 80056e0:	059a      	lsls	r2, r3, #22
 80056e2:	d402      	bmi.n	80056ea <_vfiprintf_r+0x1fe>
 80056e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80056e6:	f7ff fddd 	bl	80052a4 <__retarget_lock_release_recursive>
 80056ea:	89ab      	ldrh	r3, [r5, #12]
 80056ec:	065b      	lsls	r3, r3, #25
 80056ee:	f53f af1f 	bmi.w	8005530 <_vfiprintf_r+0x44>
 80056f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80056f4:	e71e      	b.n	8005534 <_vfiprintf_r+0x48>
 80056f6:	ab03      	add	r3, sp, #12
 80056f8:	9300      	str	r3, [sp, #0]
 80056fa:	462a      	mov	r2, r5
 80056fc:	4b05      	ldr	r3, [pc, #20]	@ (8005714 <_vfiprintf_r+0x228>)
 80056fe:	a904      	add	r1, sp, #16
 8005700:	4630      	mov	r0, r6
 8005702:	f000 f879 	bl	80057f8 <_printf_i>
 8005706:	e7e4      	b.n	80056d2 <_vfiprintf_r+0x1e6>
 8005708:	08006b08 	.word	0x08006b08
 800570c:	08006b12 	.word	0x08006b12
 8005710:	00000000 	.word	0x00000000
 8005714:	080054c7 	.word	0x080054c7
 8005718:	08006b0e 	.word	0x08006b0e

0800571c <_printf_common>:
 800571c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005720:	4616      	mov	r6, r2
 8005722:	4698      	mov	r8, r3
 8005724:	688a      	ldr	r2, [r1, #8]
 8005726:	690b      	ldr	r3, [r1, #16]
 8005728:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800572c:	4293      	cmp	r3, r2
 800572e:	bfb8      	it	lt
 8005730:	4613      	movlt	r3, r2
 8005732:	6033      	str	r3, [r6, #0]
 8005734:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005738:	4607      	mov	r7, r0
 800573a:	460c      	mov	r4, r1
 800573c:	b10a      	cbz	r2, 8005742 <_printf_common+0x26>
 800573e:	3301      	adds	r3, #1
 8005740:	6033      	str	r3, [r6, #0]
 8005742:	6823      	ldr	r3, [r4, #0]
 8005744:	0699      	lsls	r1, r3, #26
 8005746:	bf42      	ittt	mi
 8005748:	6833      	ldrmi	r3, [r6, #0]
 800574a:	3302      	addmi	r3, #2
 800574c:	6033      	strmi	r3, [r6, #0]
 800574e:	6825      	ldr	r5, [r4, #0]
 8005750:	f015 0506 	ands.w	r5, r5, #6
 8005754:	d106      	bne.n	8005764 <_printf_common+0x48>
 8005756:	f104 0a19 	add.w	sl, r4, #25
 800575a:	68e3      	ldr	r3, [r4, #12]
 800575c:	6832      	ldr	r2, [r6, #0]
 800575e:	1a9b      	subs	r3, r3, r2
 8005760:	42ab      	cmp	r3, r5
 8005762:	dc26      	bgt.n	80057b2 <_printf_common+0x96>
 8005764:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005768:	6822      	ldr	r2, [r4, #0]
 800576a:	3b00      	subs	r3, #0
 800576c:	bf18      	it	ne
 800576e:	2301      	movne	r3, #1
 8005770:	0692      	lsls	r2, r2, #26
 8005772:	d42b      	bmi.n	80057cc <_printf_common+0xb0>
 8005774:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005778:	4641      	mov	r1, r8
 800577a:	4638      	mov	r0, r7
 800577c:	47c8      	blx	r9
 800577e:	3001      	adds	r0, #1
 8005780:	d01e      	beq.n	80057c0 <_printf_common+0xa4>
 8005782:	6823      	ldr	r3, [r4, #0]
 8005784:	6922      	ldr	r2, [r4, #16]
 8005786:	f003 0306 	and.w	r3, r3, #6
 800578a:	2b04      	cmp	r3, #4
 800578c:	bf02      	ittt	eq
 800578e:	68e5      	ldreq	r5, [r4, #12]
 8005790:	6833      	ldreq	r3, [r6, #0]
 8005792:	1aed      	subeq	r5, r5, r3
 8005794:	68a3      	ldr	r3, [r4, #8]
 8005796:	bf0c      	ite	eq
 8005798:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800579c:	2500      	movne	r5, #0
 800579e:	4293      	cmp	r3, r2
 80057a0:	bfc4      	itt	gt
 80057a2:	1a9b      	subgt	r3, r3, r2
 80057a4:	18ed      	addgt	r5, r5, r3
 80057a6:	2600      	movs	r6, #0
 80057a8:	341a      	adds	r4, #26
 80057aa:	42b5      	cmp	r5, r6
 80057ac:	d11a      	bne.n	80057e4 <_printf_common+0xc8>
 80057ae:	2000      	movs	r0, #0
 80057b0:	e008      	b.n	80057c4 <_printf_common+0xa8>
 80057b2:	2301      	movs	r3, #1
 80057b4:	4652      	mov	r2, sl
 80057b6:	4641      	mov	r1, r8
 80057b8:	4638      	mov	r0, r7
 80057ba:	47c8      	blx	r9
 80057bc:	3001      	adds	r0, #1
 80057be:	d103      	bne.n	80057c8 <_printf_common+0xac>
 80057c0:	f04f 30ff 	mov.w	r0, #4294967295
 80057c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057c8:	3501      	adds	r5, #1
 80057ca:	e7c6      	b.n	800575a <_printf_common+0x3e>
 80057cc:	18e1      	adds	r1, r4, r3
 80057ce:	1c5a      	adds	r2, r3, #1
 80057d0:	2030      	movs	r0, #48	@ 0x30
 80057d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80057d6:	4422      	add	r2, r4
 80057d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80057dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80057e0:	3302      	adds	r3, #2
 80057e2:	e7c7      	b.n	8005774 <_printf_common+0x58>
 80057e4:	2301      	movs	r3, #1
 80057e6:	4622      	mov	r2, r4
 80057e8:	4641      	mov	r1, r8
 80057ea:	4638      	mov	r0, r7
 80057ec:	47c8      	blx	r9
 80057ee:	3001      	adds	r0, #1
 80057f0:	d0e6      	beq.n	80057c0 <_printf_common+0xa4>
 80057f2:	3601      	adds	r6, #1
 80057f4:	e7d9      	b.n	80057aa <_printf_common+0x8e>
	...

080057f8 <_printf_i>:
 80057f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80057fc:	7e0f      	ldrb	r7, [r1, #24]
 80057fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005800:	2f78      	cmp	r7, #120	@ 0x78
 8005802:	4691      	mov	r9, r2
 8005804:	4680      	mov	r8, r0
 8005806:	460c      	mov	r4, r1
 8005808:	469a      	mov	sl, r3
 800580a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800580e:	d807      	bhi.n	8005820 <_printf_i+0x28>
 8005810:	2f62      	cmp	r7, #98	@ 0x62
 8005812:	d80a      	bhi.n	800582a <_printf_i+0x32>
 8005814:	2f00      	cmp	r7, #0
 8005816:	f000 80d1 	beq.w	80059bc <_printf_i+0x1c4>
 800581a:	2f58      	cmp	r7, #88	@ 0x58
 800581c:	f000 80b8 	beq.w	8005990 <_printf_i+0x198>
 8005820:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005824:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005828:	e03a      	b.n	80058a0 <_printf_i+0xa8>
 800582a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800582e:	2b15      	cmp	r3, #21
 8005830:	d8f6      	bhi.n	8005820 <_printf_i+0x28>
 8005832:	a101      	add	r1, pc, #4	@ (adr r1, 8005838 <_printf_i+0x40>)
 8005834:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005838:	08005891 	.word	0x08005891
 800583c:	080058a5 	.word	0x080058a5
 8005840:	08005821 	.word	0x08005821
 8005844:	08005821 	.word	0x08005821
 8005848:	08005821 	.word	0x08005821
 800584c:	08005821 	.word	0x08005821
 8005850:	080058a5 	.word	0x080058a5
 8005854:	08005821 	.word	0x08005821
 8005858:	08005821 	.word	0x08005821
 800585c:	08005821 	.word	0x08005821
 8005860:	08005821 	.word	0x08005821
 8005864:	080059a3 	.word	0x080059a3
 8005868:	080058cf 	.word	0x080058cf
 800586c:	0800595d 	.word	0x0800595d
 8005870:	08005821 	.word	0x08005821
 8005874:	08005821 	.word	0x08005821
 8005878:	080059c5 	.word	0x080059c5
 800587c:	08005821 	.word	0x08005821
 8005880:	080058cf 	.word	0x080058cf
 8005884:	08005821 	.word	0x08005821
 8005888:	08005821 	.word	0x08005821
 800588c:	08005965 	.word	0x08005965
 8005890:	6833      	ldr	r3, [r6, #0]
 8005892:	1d1a      	adds	r2, r3, #4
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	6032      	str	r2, [r6, #0]
 8005898:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800589c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80058a0:	2301      	movs	r3, #1
 80058a2:	e09c      	b.n	80059de <_printf_i+0x1e6>
 80058a4:	6833      	ldr	r3, [r6, #0]
 80058a6:	6820      	ldr	r0, [r4, #0]
 80058a8:	1d19      	adds	r1, r3, #4
 80058aa:	6031      	str	r1, [r6, #0]
 80058ac:	0606      	lsls	r6, r0, #24
 80058ae:	d501      	bpl.n	80058b4 <_printf_i+0xbc>
 80058b0:	681d      	ldr	r5, [r3, #0]
 80058b2:	e003      	b.n	80058bc <_printf_i+0xc4>
 80058b4:	0645      	lsls	r5, r0, #25
 80058b6:	d5fb      	bpl.n	80058b0 <_printf_i+0xb8>
 80058b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80058bc:	2d00      	cmp	r5, #0
 80058be:	da03      	bge.n	80058c8 <_printf_i+0xd0>
 80058c0:	232d      	movs	r3, #45	@ 0x2d
 80058c2:	426d      	negs	r5, r5
 80058c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80058c8:	4858      	ldr	r0, [pc, #352]	@ (8005a2c <_printf_i+0x234>)
 80058ca:	230a      	movs	r3, #10
 80058cc:	e011      	b.n	80058f2 <_printf_i+0xfa>
 80058ce:	6821      	ldr	r1, [r4, #0]
 80058d0:	6833      	ldr	r3, [r6, #0]
 80058d2:	0608      	lsls	r0, r1, #24
 80058d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80058d8:	d402      	bmi.n	80058e0 <_printf_i+0xe8>
 80058da:	0649      	lsls	r1, r1, #25
 80058dc:	bf48      	it	mi
 80058de:	b2ad      	uxthmi	r5, r5
 80058e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80058e2:	4852      	ldr	r0, [pc, #328]	@ (8005a2c <_printf_i+0x234>)
 80058e4:	6033      	str	r3, [r6, #0]
 80058e6:	bf14      	ite	ne
 80058e8:	230a      	movne	r3, #10
 80058ea:	2308      	moveq	r3, #8
 80058ec:	2100      	movs	r1, #0
 80058ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80058f2:	6866      	ldr	r6, [r4, #4]
 80058f4:	60a6      	str	r6, [r4, #8]
 80058f6:	2e00      	cmp	r6, #0
 80058f8:	db05      	blt.n	8005906 <_printf_i+0x10e>
 80058fa:	6821      	ldr	r1, [r4, #0]
 80058fc:	432e      	orrs	r6, r5
 80058fe:	f021 0104 	bic.w	r1, r1, #4
 8005902:	6021      	str	r1, [r4, #0]
 8005904:	d04b      	beq.n	800599e <_printf_i+0x1a6>
 8005906:	4616      	mov	r6, r2
 8005908:	fbb5 f1f3 	udiv	r1, r5, r3
 800590c:	fb03 5711 	mls	r7, r3, r1, r5
 8005910:	5dc7      	ldrb	r7, [r0, r7]
 8005912:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005916:	462f      	mov	r7, r5
 8005918:	42bb      	cmp	r3, r7
 800591a:	460d      	mov	r5, r1
 800591c:	d9f4      	bls.n	8005908 <_printf_i+0x110>
 800591e:	2b08      	cmp	r3, #8
 8005920:	d10b      	bne.n	800593a <_printf_i+0x142>
 8005922:	6823      	ldr	r3, [r4, #0]
 8005924:	07df      	lsls	r7, r3, #31
 8005926:	d508      	bpl.n	800593a <_printf_i+0x142>
 8005928:	6923      	ldr	r3, [r4, #16]
 800592a:	6861      	ldr	r1, [r4, #4]
 800592c:	4299      	cmp	r1, r3
 800592e:	bfde      	ittt	le
 8005930:	2330      	movle	r3, #48	@ 0x30
 8005932:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005936:	f106 36ff 	addle.w	r6, r6, #4294967295
 800593a:	1b92      	subs	r2, r2, r6
 800593c:	6122      	str	r2, [r4, #16]
 800593e:	f8cd a000 	str.w	sl, [sp]
 8005942:	464b      	mov	r3, r9
 8005944:	aa03      	add	r2, sp, #12
 8005946:	4621      	mov	r1, r4
 8005948:	4640      	mov	r0, r8
 800594a:	f7ff fee7 	bl	800571c <_printf_common>
 800594e:	3001      	adds	r0, #1
 8005950:	d14a      	bne.n	80059e8 <_printf_i+0x1f0>
 8005952:	f04f 30ff 	mov.w	r0, #4294967295
 8005956:	b004      	add	sp, #16
 8005958:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800595c:	6823      	ldr	r3, [r4, #0]
 800595e:	f043 0320 	orr.w	r3, r3, #32
 8005962:	6023      	str	r3, [r4, #0]
 8005964:	4832      	ldr	r0, [pc, #200]	@ (8005a30 <_printf_i+0x238>)
 8005966:	2778      	movs	r7, #120	@ 0x78
 8005968:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800596c:	6823      	ldr	r3, [r4, #0]
 800596e:	6831      	ldr	r1, [r6, #0]
 8005970:	061f      	lsls	r7, r3, #24
 8005972:	f851 5b04 	ldr.w	r5, [r1], #4
 8005976:	d402      	bmi.n	800597e <_printf_i+0x186>
 8005978:	065f      	lsls	r7, r3, #25
 800597a:	bf48      	it	mi
 800597c:	b2ad      	uxthmi	r5, r5
 800597e:	6031      	str	r1, [r6, #0]
 8005980:	07d9      	lsls	r1, r3, #31
 8005982:	bf44      	itt	mi
 8005984:	f043 0320 	orrmi.w	r3, r3, #32
 8005988:	6023      	strmi	r3, [r4, #0]
 800598a:	b11d      	cbz	r5, 8005994 <_printf_i+0x19c>
 800598c:	2310      	movs	r3, #16
 800598e:	e7ad      	b.n	80058ec <_printf_i+0xf4>
 8005990:	4826      	ldr	r0, [pc, #152]	@ (8005a2c <_printf_i+0x234>)
 8005992:	e7e9      	b.n	8005968 <_printf_i+0x170>
 8005994:	6823      	ldr	r3, [r4, #0]
 8005996:	f023 0320 	bic.w	r3, r3, #32
 800599a:	6023      	str	r3, [r4, #0]
 800599c:	e7f6      	b.n	800598c <_printf_i+0x194>
 800599e:	4616      	mov	r6, r2
 80059a0:	e7bd      	b.n	800591e <_printf_i+0x126>
 80059a2:	6833      	ldr	r3, [r6, #0]
 80059a4:	6825      	ldr	r5, [r4, #0]
 80059a6:	6961      	ldr	r1, [r4, #20]
 80059a8:	1d18      	adds	r0, r3, #4
 80059aa:	6030      	str	r0, [r6, #0]
 80059ac:	062e      	lsls	r6, r5, #24
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	d501      	bpl.n	80059b6 <_printf_i+0x1be>
 80059b2:	6019      	str	r1, [r3, #0]
 80059b4:	e002      	b.n	80059bc <_printf_i+0x1c4>
 80059b6:	0668      	lsls	r0, r5, #25
 80059b8:	d5fb      	bpl.n	80059b2 <_printf_i+0x1ba>
 80059ba:	8019      	strh	r1, [r3, #0]
 80059bc:	2300      	movs	r3, #0
 80059be:	6123      	str	r3, [r4, #16]
 80059c0:	4616      	mov	r6, r2
 80059c2:	e7bc      	b.n	800593e <_printf_i+0x146>
 80059c4:	6833      	ldr	r3, [r6, #0]
 80059c6:	1d1a      	adds	r2, r3, #4
 80059c8:	6032      	str	r2, [r6, #0]
 80059ca:	681e      	ldr	r6, [r3, #0]
 80059cc:	6862      	ldr	r2, [r4, #4]
 80059ce:	2100      	movs	r1, #0
 80059d0:	4630      	mov	r0, r6
 80059d2:	f7fa fbfd 	bl	80001d0 <memchr>
 80059d6:	b108      	cbz	r0, 80059dc <_printf_i+0x1e4>
 80059d8:	1b80      	subs	r0, r0, r6
 80059da:	6060      	str	r0, [r4, #4]
 80059dc:	6863      	ldr	r3, [r4, #4]
 80059de:	6123      	str	r3, [r4, #16]
 80059e0:	2300      	movs	r3, #0
 80059e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80059e6:	e7aa      	b.n	800593e <_printf_i+0x146>
 80059e8:	6923      	ldr	r3, [r4, #16]
 80059ea:	4632      	mov	r2, r6
 80059ec:	4649      	mov	r1, r9
 80059ee:	4640      	mov	r0, r8
 80059f0:	47d0      	blx	sl
 80059f2:	3001      	adds	r0, #1
 80059f4:	d0ad      	beq.n	8005952 <_printf_i+0x15a>
 80059f6:	6823      	ldr	r3, [r4, #0]
 80059f8:	079b      	lsls	r3, r3, #30
 80059fa:	d413      	bmi.n	8005a24 <_printf_i+0x22c>
 80059fc:	68e0      	ldr	r0, [r4, #12]
 80059fe:	9b03      	ldr	r3, [sp, #12]
 8005a00:	4298      	cmp	r0, r3
 8005a02:	bfb8      	it	lt
 8005a04:	4618      	movlt	r0, r3
 8005a06:	e7a6      	b.n	8005956 <_printf_i+0x15e>
 8005a08:	2301      	movs	r3, #1
 8005a0a:	4632      	mov	r2, r6
 8005a0c:	4649      	mov	r1, r9
 8005a0e:	4640      	mov	r0, r8
 8005a10:	47d0      	blx	sl
 8005a12:	3001      	adds	r0, #1
 8005a14:	d09d      	beq.n	8005952 <_printf_i+0x15a>
 8005a16:	3501      	adds	r5, #1
 8005a18:	68e3      	ldr	r3, [r4, #12]
 8005a1a:	9903      	ldr	r1, [sp, #12]
 8005a1c:	1a5b      	subs	r3, r3, r1
 8005a1e:	42ab      	cmp	r3, r5
 8005a20:	dcf2      	bgt.n	8005a08 <_printf_i+0x210>
 8005a22:	e7eb      	b.n	80059fc <_printf_i+0x204>
 8005a24:	2500      	movs	r5, #0
 8005a26:	f104 0619 	add.w	r6, r4, #25
 8005a2a:	e7f5      	b.n	8005a18 <_printf_i+0x220>
 8005a2c:	08006b19 	.word	0x08006b19
 8005a30:	08006b2a 	.word	0x08006b2a

08005a34 <__sflush_r>:
 8005a34:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005a38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a3c:	0716      	lsls	r6, r2, #28
 8005a3e:	4605      	mov	r5, r0
 8005a40:	460c      	mov	r4, r1
 8005a42:	d454      	bmi.n	8005aee <__sflush_r+0xba>
 8005a44:	684b      	ldr	r3, [r1, #4]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	dc02      	bgt.n	8005a50 <__sflush_r+0x1c>
 8005a4a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	dd48      	ble.n	8005ae2 <__sflush_r+0xae>
 8005a50:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005a52:	2e00      	cmp	r6, #0
 8005a54:	d045      	beq.n	8005ae2 <__sflush_r+0xae>
 8005a56:	2300      	movs	r3, #0
 8005a58:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005a5c:	682f      	ldr	r7, [r5, #0]
 8005a5e:	6a21      	ldr	r1, [r4, #32]
 8005a60:	602b      	str	r3, [r5, #0]
 8005a62:	d030      	beq.n	8005ac6 <__sflush_r+0x92>
 8005a64:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005a66:	89a3      	ldrh	r3, [r4, #12]
 8005a68:	0759      	lsls	r1, r3, #29
 8005a6a:	d505      	bpl.n	8005a78 <__sflush_r+0x44>
 8005a6c:	6863      	ldr	r3, [r4, #4]
 8005a6e:	1ad2      	subs	r2, r2, r3
 8005a70:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005a72:	b10b      	cbz	r3, 8005a78 <__sflush_r+0x44>
 8005a74:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005a76:	1ad2      	subs	r2, r2, r3
 8005a78:	2300      	movs	r3, #0
 8005a7a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005a7c:	6a21      	ldr	r1, [r4, #32]
 8005a7e:	4628      	mov	r0, r5
 8005a80:	47b0      	blx	r6
 8005a82:	1c43      	adds	r3, r0, #1
 8005a84:	89a3      	ldrh	r3, [r4, #12]
 8005a86:	d106      	bne.n	8005a96 <__sflush_r+0x62>
 8005a88:	6829      	ldr	r1, [r5, #0]
 8005a8a:	291d      	cmp	r1, #29
 8005a8c:	d82b      	bhi.n	8005ae6 <__sflush_r+0xb2>
 8005a8e:	4a2a      	ldr	r2, [pc, #168]	@ (8005b38 <__sflush_r+0x104>)
 8005a90:	40ca      	lsrs	r2, r1
 8005a92:	07d6      	lsls	r6, r2, #31
 8005a94:	d527      	bpl.n	8005ae6 <__sflush_r+0xb2>
 8005a96:	2200      	movs	r2, #0
 8005a98:	6062      	str	r2, [r4, #4]
 8005a9a:	04d9      	lsls	r1, r3, #19
 8005a9c:	6922      	ldr	r2, [r4, #16]
 8005a9e:	6022      	str	r2, [r4, #0]
 8005aa0:	d504      	bpl.n	8005aac <__sflush_r+0x78>
 8005aa2:	1c42      	adds	r2, r0, #1
 8005aa4:	d101      	bne.n	8005aaa <__sflush_r+0x76>
 8005aa6:	682b      	ldr	r3, [r5, #0]
 8005aa8:	b903      	cbnz	r3, 8005aac <__sflush_r+0x78>
 8005aaa:	6560      	str	r0, [r4, #84]	@ 0x54
 8005aac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005aae:	602f      	str	r7, [r5, #0]
 8005ab0:	b1b9      	cbz	r1, 8005ae2 <__sflush_r+0xae>
 8005ab2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005ab6:	4299      	cmp	r1, r3
 8005ab8:	d002      	beq.n	8005ac0 <__sflush_r+0x8c>
 8005aba:	4628      	mov	r0, r5
 8005abc:	f7ff fbf4 	bl	80052a8 <_free_r>
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	6363      	str	r3, [r4, #52]	@ 0x34
 8005ac4:	e00d      	b.n	8005ae2 <__sflush_r+0xae>
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	4628      	mov	r0, r5
 8005aca:	47b0      	blx	r6
 8005acc:	4602      	mov	r2, r0
 8005ace:	1c50      	adds	r0, r2, #1
 8005ad0:	d1c9      	bne.n	8005a66 <__sflush_r+0x32>
 8005ad2:	682b      	ldr	r3, [r5, #0]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d0c6      	beq.n	8005a66 <__sflush_r+0x32>
 8005ad8:	2b1d      	cmp	r3, #29
 8005ada:	d001      	beq.n	8005ae0 <__sflush_r+0xac>
 8005adc:	2b16      	cmp	r3, #22
 8005ade:	d11e      	bne.n	8005b1e <__sflush_r+0xea>
 8005ae0:	602f      	str	r7, [r5, #0]
 8005ae2:	2000      	movs	r0, #0
 8005ae4:	e022      	b.n	8005b2c <__sflush_r+0xf8>
 8005ae6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005aea:	b21b      	sxth	r3, r3
 8005aec:	e01b      	b.n	8005b26 <__sflush_r+0xf2>
 8005aee:	690f      	ldr	r7, [r1, #16]
 8005af0:	2f00      	cmp	r7, #0
 8005af2:	d0f6      	beq.n	8005ae2 <__sflush_r+0xae>
 8005af4:	0793      	lsls	r3, r2, #30
 8005af6:	680e      	ldr	r6, [r1, #0]
 8005af8:	bf08      	it	eq
 8005afa:	694b      	ldreq	r3, [r1, #20]
 8005afc:	600f      	str	r7, [r1, #0]
 8005afe:	bf18      	it	ne
 8005b00:	2300      	movne	r3, #0
 8005b02:	eba6 0807 	sub.w	r8, r6, r7
 8005b06:	608b      	str	r3, [r1, #8]
 8005b08:	f1b8 0f00 	cmp.w	r8, #0
 8005b0c:	dde9      	ble.n	8005ae2 <__sflush_r+0xae>
 8005b0e:	6a21      	ldr	r1, [r4, #32]
 8005b10:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005b12:	4643      	mov	r3, r8
 8005b14:	463a      	mov	r2, r7
 8005b16:	4628      	mov	r0, r5
 8005b18:	47b0      	blx	r6
 8005b1a:	2800      	cmp	r0, #0
 8005b1c:	dc08      	bgt.n	8005b30 <__sflush_r+0xfc>
 8005b1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b26:	81a3      	strh	r3, [r4, #12]
 8005b28:	f04f 30ff 	mov.w	r0, #4294967295
 8005b2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b30:	4407      	add	r7, r0
 8005b32:	eba8 0800 	sub.w	r8, r8, r0
 8005b36:	e7e7      	b.n	8005b08 <__sflush_r+0xd4>
 8005b38:	20400001 	.word	0x20400001

08005b3c <_fflush_r>:
 8005b3c:	b538      	push	{r3, r4, r5, lr}
 8005b3e:	690b      	ldr	r3, [r1, #16]
 8005b40:	4605      	mov	r5, r0
 8005b42:	460c      	mov	r4, r1
 8005b44:	b913      	cbnz	r3, 8005b4c <_fflush_r+0x10>
 8005b46:	2500      	movs	r5, #0
 8005b48:	4628      	mov	r0, r5
 8005b4a:	bd38      	pop	{r3, r4, r5, pc}
 8005b4c:	b118      	cbz	r0, 8005b56 <_fflush_r+0x1a>
 8005b4e:	6a03      	ldr	r3, [r0, #32]
 8005b50:	b90b      	cbnz	r3, 8005b56 <_fflush_r+0x1a>
 8005b52:	f7ff faa1 	bl	8005098 <__sinit>
 8005b56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d0f3      	beq.n	8005b46 <_fflush_r+0xa>
 8005b5e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005b60:	07d0      	lsls	r0, r2, #31
 8005b62:	d404      	bmi.n	8005b6e <_fflush_r+0x32>
 8005b64:	0599      	lsls	r1, r3, #22
 8005b66:	d402      	bmi.n	8005b6e <_fflush_r+0x32>
 8005b68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005b6a:	f7ff fb9a 	bl	80052a2 <__retarget_lock_acquire_recursive>
 8005b6e:	4628      	mov	r0, r5
 8005b70:	4621      	mov	r1, r4
 8005b72:	f7ff ff5f 	bl	8005a34 <__sflush_r>
 8005b76:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005b78:	07da      	lsls	r2, r3, #31
 8005b7a:	4605      	mov	r5, r0
 8005b7c:	d4e4      	bmi.n	8005b48 <_fflush_r+0xc>
 8005b7e:	89a3      	ldrh	r3, [r4, #12]
 8005b80:	059b      	lsls	r3, r3, #22
 8005b82:	d4e1      	bmi.n	8005b48 <_fflush_r+0xc>
 8005b84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005b86:	f7ff fb8d 	bl	80052a4 <__retarget_lock_release_recursive>
 8005b8a:	e7dd      	b.n	8005b48 <_fflush_r+0xc>

08005b8c <__swbuf_r>:
 8005b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b8e:	460e      	mov	r6, r1
 8005b90:	4614      	mov	r4, r2
 8005b92:	4605      	mov	r5, r0
 8005b94:	b118      	cbz	r0, 8005b9e <__swbuf_r+0x12>
 8005b96:	6a03      	ldr	r3, [r0, #32]
 8005b98:	b90b      	cbnz	r3, 8005b9e <__swbuf_r+0x12>
 8005b9a:	f7ff fa7d 	bl	8005098 <__sinit>
 8005b9e:	69a3      	ldr	r3, [r4, #24]
 8005ba0:	60a3      	str	r3, [r4, #8]
 8005ba2:	89a3      	ldrh	r3, [r4, #12]
 8005ba4:	071a      	lsls	r2, r3, #28
 8005ba6:	d501      	bpl.n	8005bac <__swbuf_r+0x20>
 8005ba8:	6923      	ldr	r3, [r4, #16]
 8005baa:	b943      	cbnz	r3, 8005bbe <__swbuf_r+0x32>
 8005bac:	4621      	mov	r1, r4
 8005bae:	4628      	mov	r0, r5
 8005bb0:	f000 f82a 	bl	8005c08 <__swsetup_r>
 8005bb4:	b118      	cbz	r0, 8005bbe <__swbuf_r+0x32>
 8005bb6:	f04f 37ff 	mov.w	r7, #4294967295
 8005bba:	4638      	mov	r0, r7
 8005bbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005bbe:	6823      	ldr	r3, [r4, #0]
 8005bc0:	6922      	ldr	r2, [r4, #16]
 8005bc2:	1a98      	subs	r0, r3, r2
 8005bc4:	6963      	ldr	r3, [r4, #20]
 8005bc6:	b2f6      	uxtb	r6, r6
 8005bc8:	4283      	cmp	r3, r0
 8005bca:	4637      	mov	r7, r6
 8005bcc:	dc05      	bgt.n	8005bda <__swbuf_r+0x4e>
 8005bce:	4621      	mov	r1, r4
 8005bd0:	4628      	mov	r0, r5
 8005bd2:	f7ff ffb3 	bl	8005b3c <_fflush_r>
 8005bd6:	2800      	cmp	r0, #0
 8005bd8:	d1ed      	bne.n	8005bb6 <__swbuf_r+0x2a>
 8005bda:	68a3      	ldr	r3, [r4, #8]
 8005bdc:	3b01      	subs	r3, #1
 8005bde:	60a3      	str	r3, [r4, #8]
 8005be0:	6823      	ldr	r3, [r4, #0]
 8005be2:	1c5a      	adds	r2, r3, #1
 8005be4:	6022      	str	r2, [r4, #0]
 8005be6:	701e      	strb	r6, [r3, #0]
 8005be8:	6962      	ldr	r2, [r4, #20]
 8005bea:	1c43      	adds	r3, r0, #1
 8005bec:	429a      	cmp	r2, r3
 8005bee:	d004      	beq.n	8005bfa <__swbuf_r+0x6e>
 8005bf0:	89a3      	ldrh	r3, [r4, #12]
 8005bf2:	07db      	lsls	r3, r3, #31
 8005bf4:	d5e1      	bpl.n	8005bba <__swbuf_r+0x2e>
 8005bf6:	2e0a      	cmp	r6, #10
 8005bf8:	d1df      	bne.n	8005bba <__swbuf_r+0x2e>
 8005bfa:	4621      	mov	r1, r4
 8005bfc:	4628      	mov	r0, r5
 8005bfe:	f7ff ff9d 	bl	8005b3c <_fflush_r>
 8005c02:	2800      	cmp	r0, #0
 8005c04:	d0d9      	beq.n	8005bba <__swbuf_r+0x2e>
 8005c06:	e7d6      	b.n	8005bb6 <__swbuf_r+0x2a>

08005c08 <__swsetup_r>:
 8005c08:	b538      	push	{r3, r4, r5, lr}
 8005c0a:	4b29      	ldr	r3, [pc, #164]	@ (8005cb0 <__swsetup_r+0xa8>)
 8005c0c:	4605      	mov	r5, r0
 8005c0e:	6818      	ldr	r0, [r3, #0]
 8005c10:	460c      	mov	r4, r1
 8005c12:	b118      	cbz	r0, 8005c1c <__swsetup_r+0x14>
 8005c14:	6a03      	ldr	r3, [r0, #32]
 8005c16:	b90b      	cbnz	r3, 8005c1c <__swsetup_r+0x14>
 8005c18:	f7ff fa3e 	bl	8005098 <__sinit>
 8005c1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c20:	0719      	lsls	r1, r3, #28
 8005c22:	d422      	bmi.n	8005c6a <__swsetup_r+0x62>
 8005c24:	06da      	lsls	r2, r3, #27
 8005c26:	d407      	bmi.n	8005c38 <__swsetup_r+0x30>
 8005c28:	2209      	movs	r2, #9
 8005c2a:	602a      	str	r2, [r5, #0]
 8005c2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005c30:	81a3      	strh	r3, [r4, #12]
 8005c32:	f04f 30ff 	mov.w	r0, #4294967295
 8005c36:	e033      	b.n	8005ca0 <__swsetup_r+0x98>
 8005c38:	0758      	lsls	r0, r3, #29
 8005c3a:	d512      	bpl.n	8005c62 <__swsetup_r+0x5a>
 8005c3c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005c3e:	b141      	cbz	r1, 8005c52 <__swsetup_r+0x4a>
 8005c40:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005c44:	4299      	cmp	r1, r3
 8005c46:	d002      	beq.n	8005c4e <__swsetup_r+0x46>
 8005c48:	4628      	mov	r0, r5
 8005c4a:	f7ff fb2d 	bl	80052a8 <_free_r>
 8005c4e:	2300      	movs	r3, #0
 8005c50:	6363      	str	r3, [r4, #52]	@ 0x34
 8005c52:	89a3      	ldrh	r3, [r4, #12]
 8005c54:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005c58:	81a3      	strh	r3, [r4, #12]
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	6063      	str	r3, [r4, #4]
 8005c5e:	6923      	ldr	r3, [r4, #16]
 8005c60:	6023      	str	r3, [r4, #0]
 8005c62:	89a3      	ldrh	r3, [r4, #12]
 8005c64:	f043 0308 	orr.w	r3, r3, #8
 8005c68:	81a3      	strh	r3, [r4, #12]
 8005c6a:	6923      	ldr	r3, [r4, #16]
 8005c6c:	b94b      	cbnz	r3, 8005c82 <__swsetup_r+0x7a>
 8005c6e:	89a3      	ldrh	r3, [r4, #12]
 8005c70:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005c74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c78:	d003      	beq.n	8005c82 <__swsetup_r+0x7a>
 8005c7a:	4621      	mov	r1, r4
 8005c7c:	4628      	mov	r0, r5
 8005c7e:	f000 f84f 	bl	8005d20 <__smakebuf_r>
 8005c82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c86:	f013 0201 	ands.w	r2, r3, #1
 8005c8a:	d00a      	beq.n	8005ca2 <__swsetup_r+0x9a>
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	60a2      	str	r2, [r4, #8]
 8005c90:	6962      	ldr	r2, [r4, #20]
 8005c92:	4252      	negs	r2, r2
 8005c94:	61a2      	str	r2, [r4, #24]
 8005c96:	6922      	ldr	r2, [r4, #16]
 8005c98:	b942      	cbnz	r2, 8005cac <__swsetup_r+0xa4>
 8005c9a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005c9e:	d1c5      	bne.n	8005c2c <__swsetup_r+0x24>
 8005ca0:	bd38      	pop	{r3, r4, r5, pc}
 8005ca2:	0799      	lsls	r1, r3, #30
 8005ca4:	bf58      	it	pl
 8005ca6:	6962      	ldrpl	r2, [r4, #20]
 8005ca8:	60a2      	str	r2, [r4, #8]
 8005caa:	e7f4      	b.n	8005c96 <__swsetup_r+0x8e>
 8005cac:	2000      	movs	r0, #0
 8005cae:	e7f7      	b.n	8005ca0 <__swsetup_r+0x98>
 8005cb0:	20000018 	.word	0x20000018

08005cb4 <_sbrk_r>:
 8005cb4:	b538      	push	{r3, r4, r5, lr}
 8005cb6:	4d06      	ldr	r5, [pc, #24]	@ (8005cd0 <_sbrk_r+0x1c>)
 8005cb8:	2300      	movs	r3, #0
 8005cba:	4604      	mov	r4, r0
 8005cbc:	4608      	mov	r0, r1
 8005cbe:	602b      	str	r3, [r5, #0]
 8005cc0:	f7fb fde6 	bl	8001890 <_sbrk>
 8005cc4:	1c43      	adds	r3, r0, #1
 8005cc6:	d102      	bne.n	8005cce <_sbrk_r+0x1a>
 8005cc8:	682b      	ldr	r3, [r5, #0]
 8005cca:	b103      	cbz	r3, 8005cce <_sbrk_r+0x1a>
 8005ccc:	6023      	str	r3, [r4, #0]
 8005cce:	bd38      	pop	{r3, r4, r5, pc}
 8005cd0:	20000304 	.word	0x20000304

08005cd4 <__swhatbuf_r>:
 8005cd4:	b570      	push	{r4, r5, r6, lr}
 8005cd6:	460c      	mov	r4, r1
 8005cd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cdc:	2900      	cmp	r1, #0
 8005cde:	b096      	sub	sp, #88	@ 0x58
 8005ce0:	4615      	mov	r5, r2
 8005ce2:	461e      	mov	r6, r3
 8005ce4:	da0d      	bge.n	8005d02 <__swhatbuf_r+0x2e>
 8005ce6:	89a3      	ldrh	r3, [r4, #12]
 8005ce8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005cec:	f04f 0100 	mov.w	r1, #0
 8005cf0:	bf14      	ite	ne
 8005cf2:	2340      	movne	r3, #64	@ 0x40
 8005cf4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005cf8:	2000      	movs	r0, #0
 8005cfa:	6031      	str	r1, [r6, #0]
 8005cfc:	602b      	str	r3, [r5, #0]
 8005cfe:	b016      	add	sp, #88	@ 0x58
 8005d00:	bd70      	pop	{r4, r5, r6, pc}
 8005d02:	466a      	mov	r2, sp
 8005d04:	f000 f848 	bl	8005d98 <_fstat_r>
 8005d08:	2800      	cmp	r0, #0
 8005d0a:	dbec      	blt.n	8005ce6 <__swhatbuf_r+0x12>
 8005d0c:	9901      	ldr	r1, [sp, #4]
 8005d0e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005d12:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005d16:	4259      	negs	r1, r3
 8005d18:	4159      	adcs	r1, r3
 8005d1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005d1e:	e7eb      	b.n	8005cf8 <__swhatbuf_r+0x24>

08005d20 <__smakebuf_r>:
 8005d20:	898b      	ldrh	r3, [r1, #12]
 8005d22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d24:	079d      	lsls	r5, r3, #30
 8005d26:	4606      	mov	r6, r0
 8005d28:	460c      	mov	r4, r1
 8005d2a:	d507      	bpl.n	8005d3c <__smakebuf_r+0x1c>
 8005d2c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005d30:	6023      	str	r3, [r4, #0]
 8005d32:	6123      	str	r3, [r4, #16]
 8005d34:	2301      	movs	r3, #1
 8005d36:	6163      	str	r3, [r4, #20]
 8005d38:	b003      	add	sp, #12
 8005d3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d3c:	ab01      	add	r3, sp, #4
 8005d3e:	466a      	mov	r2, sp
 8005d40:	f7ff ffc8 	bl	8005cd4 <__swhatbuf_r>
 8005d44:	9f00      	ldr	r7, [sp, #0]
 8005d46:	4605      	mov	r5, r0
 8005d48:	4639      	mov	r1, r7
 8005d4a:	4630      	mov	r0, r6
 8005d4c:	f7ff fb18 	bl	8005380 <_malloc_r>
 8005d50:	b948      	cbnz	r0, 8005d66 <__smakebuf_r+0x46>
 8005d52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d56:	059a      	lsls	r2, r3, #22
 8005d58:	d4ee      	bmi.n	8005d38 <__smakebuf_r+0x18>
 8005d5a:	f023 0303 	bic.w	r3, r3, #3
 8005d5e:	f043 0302 	orr.w	r3, r3, #2
 8005d62:	81a3      	strh	r3, [r4, #12]
 8005d64:	e7e2      	b.n	8005d2c <__smakebuf_r+0xc>
 8005d66:	89a3      	ldrh	r3, [r4, #12]
 8005d68:	6020      	str	r0, [r4, #0]
 8005d6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d6e:	81a3      	strh	r3, [r4, #12]
 8005d70:	9b01      	ldr	r3, [sp, #4]
 8005d72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005d76:	b15b      	cbz	r3, 8005d90 <__smakebuf_r+0x70>
 8005d78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d7c:	4630      	mov	r0, r6
 8005d7e:	f000 f81d 	bl	8005dbc <_isatty_r>
 8005d82:	b128      	cbz	r0, 8005d90 <__smakebuf_r+0x70>
 8005d84:	89a3      	ldrh	r3, [r4, #12]
 8005d86:	f023 0303 	bic.w	r3, r3, #3
 8005d8a:	f043 0301 	orr.w	r3, r3, #1
 8005d8e:	81a3      	strh	r3, [r4, #12]
 8005d90:	89a3      	ldrh	r3, [r4, #12]
 8005d92:	431d      	orrs	r5, r3
 8005d94:	81a5      	strh	r5, [r4, #12]
 8005d96:	e7cf      	b.n	8005d38 <__smakebuf_r+0x18>

08005d98 <_fstat_r>:
 8005d98:	b538      	push	{r3, r4, r5, lr}
 8005d9a:	4d07      	ldr	r5, [pc, #28]	@ (8005db8 <_fstat_r+0x20>)
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	4604      	mov	r4, r0
 8005da0:	4608      	mov	r0, r1
 8005da2:	4611      	mov	r1, r2
 8005da4:	602b      	str	r3, [r5, #0]
 8005da6:	f7fb fd4a 	bl	800183e <_fstat>
 8005daa:	1c43      	adds	r3, r0, #1
 8005dac:	d102      	bne.n	8005db4 <_fstat_r+0x1c>
 8005dae:	682b      	ldr	r3, [r5, #0]
 8005db0:	b103      	cbz	r3, 8005db4 <_fstat_r+0x1c>
 8005db2:	6023      	str	r3, [r4, #0]
 8005db4:	bd38      	pop	{r3, r4, r5, pc}
 8005db6:	bf00      	nop
 8005db8:	20000304 	.word	0x20000304

08005dbc <_isatty_r>:
 8005dbc:	b538      	push	{r3, r4, r5, lr}
 8005dbe:	4d06      	ldr	r5, [pc, #24]	@ (8005dd8 <_isatty_r+0x1c>)
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	4604      	mov	r4, r0
 8005dc4:	4608      	mov	r0, r1
 8005dc6:	602b      	str	r3, [r5, #0]
 8005dc8:	f7fb fd49 	bl	800185e <_isatty>
 8005dcc:	1c43      	adds	r3, r0, #1
 8005dce:	d102      	bne.n	8005dd6 <_isatty_r+0x1a>
 8005dd0:	682b      	ldr	r3, [r5, #0]
 8005dd2:	b103      	cbz	r3, 8005dd6 <_isatty_r+0x1a>
 8005dd4:	6023      	str	r3, [r4, #0]
 8005dd6:	bd38      	pop	{r3, r4, r5, pc}
 8005dd8:	20000304 	.word	0x20000304

08005ddc <expf>:
 8005ddc:	b508      	push	{r3, lr}
 8005dde:	ed2d 8b02 	vpush	{d8}
 8005de2:	eef0 8a40 	vmov.f32	s17, s0
 8005de6:	f000 f91f 	bl	8006028 <__ieee754_expf>
 8005dea:	eeb0 8a40 	vmov.f32	s16, s0
 8005dee:	eeb0 0a68 	vmov.f32	s0, s17
 8005df2:	f000 f86f 	bl	8005ed4 <finitef>
 8005df6:	b160      	cbz	r0, 8005e12 <expf+0x36>
 8005df8:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 8005e38 <expf+0x5c>
 8005dfc:	eef4 8ae7 	vcmpe.f32	s17, s15
 8005e00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e04:	dd0a      	ble.n	8005e1c <expf+0x40>
 8005e06:	f7ff fa21 	bl	800524c <__errno>
 8005e0a:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 8005e3c <expf+0x60>
 8005e0e:	2322      	movs	r3, #34	@ 0x22
 8005e10:	6003      	str	r3, [r0, #0]
 8005e12:	eeb0 0a48 	vmov.f32	s0, s16
 8005e16:	ecbd 8b02 	vpop	{d8}
 8005e1a:	bd08      	pop	{r3, pc}
 8005e1c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8005e40 <expf+0x64>
 8005e20:	eef4 8ae7 	vcmpe.f32	s17, s15
 8005e24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e28:	d5f3      	bpl.n	8005e12 <expf+0x36>
 8005e2a:	f7ff fa0f 	bl	800524c <__errno>
 8005e2e:	2322      	movs	r3, #34	@ 0x22
 8005e30:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 8005e44 <expf+0x68>
 8005e34:	6003      	str	r3, [r0, #0]
 8005e36:	e7ec      	b.n	8005e12 <expf+0x36>
 8005e38:	42b17217 	.word	0x42b17217
 8005e3c:	7f800000 	.word	0x7f800000
 8005e40:	c2cff1b5 	.word	0xc2cff1b5
 8005e44:	00000000 	.word	0x00000000

08005e48 <sinf>:
 8005e48:	ee10 3a10 	vmov	r3, s0
 8005e4c:	b507      	push	{r0, r1, r2, lr}
 8005e4e:	4a1f      	ldr	r2, [pc, #124]	@ (8005ecc <sinf+0x84>)
 8005e50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d807      	bhi.n	8005e68 <sinf+0x20>
 8005e58:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8005ed0 <sinf+0x88>
 8005e5c:	2000      	movs	r0, #0
 8005e5e:	b003      	add	sp, #12
 8005e60:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e64:	f000 b898 	b.w	8005f98 <__kernel_sinf>
 8005e68:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005e6c:	d304      	bcc.n	8005e78 <sinf+0x30>
 8005e6e:	ee30 0a40 	vsub.f32	s0, s0, s0
 8005e72:	b003      	add	sp, #12
 8005e74:	f85d fb04 	ldr.w	pc, [sp], #4
 8005e78:	4668      	mov	r0, sp
 8005e7a:	f000 f9a3 	bl	80061c4 <__ieee754_rem_pio2f>
 8005e7e:	f000 0003 	and.w	r0, r0, #3
 8005e82:	2801      	cmp	r0, #1
 8005e84:	d00a      	beq.n	8005e9c <sinf+0x54>
 8005e86:	2802      	cmp	r0, #2
 8005e88:	d00f      	beq.n	8005eaa <sinf+0x62>
 8005e8a:	b9c0      	cbnz	r0, 8005ebe <sinf+0x76>
 8005e8c:	eddd 0a01 	vldr	s1, [sp, #4]
 8005e90:	ed9d 0a00 	vldr	s0, [sp]
 8005e94:	2001      	movs	r0, #1
 8005e96:	f000 f87f 	bl	8005f98 <__kernel_sinf>
 8005e9a:	e7ea      	b.n	8005e72 <sinf+0x2a>
 8005e9c:	eddd 0a01 	vldr	s1, [sp, #4]
 8005ea0:	ed9d 0a00 	vldr	s0, [sp]
 8005ea4:	f000 f820 	bl	8005ee8 <__kernel_cosf>
 8005ea8:	e7e3      	b.n	8005e72 <sinf+0x2a>
 8005eaa:	eddd 0a01 	vldr	s1, [sp, #4]
 8005eae:	ed9d 0a00 	vldr	s0, [sp]
 8005eb2:	2001      	movs	r0, #1
 8005eb4:	f000 f870 	bl	8005f98 <__kernel_sinf>
 8005eb8:	eeb1 0a40 	vneg.f32	s0, s0
 8005ebc:	e7d9      	b.n	8005e72 <sinf+0x2a>
 8005ebe:	eddd 0a01 	vldr	s1, [sp, #4]
 8005ec2:	ed9d 0a00 	vldr	s0, [sp]
 8005ec6:	f000 f80f 	bl	8005ee8 <__kernel_cosf>
 8005eca:	e7f5      	b.n	8005eb8 <sinf+0x70>
 8005ecc:	3f490fd8 	.word	0x3f490fd8
 8005ed0:	00000000 	.word	0x00000000

08005ed4 <finitef>:
 8005ed4:	ee10 3a10 	vmov	r3, s0
 8005ed8:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8005edc:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8005ee0:	bfac      	ite	ge
 8005ee2:	2000      	movge	r0, #0
 8005ee4:	2001      	movlt	r0, #1
 8005ee6:	4770      	bx	lr

08005ee8 <__kernel_cosf>:
 8005ee8:	ee10 3a10 	vmov	r3, s0
 8005eec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005ef0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8005ef4:	eef0 6a40 	vmov.f32	s13, s0
 8005ef8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8005efc:	d204      	bcs.n	8005f08 <__kernel_cosf+0x20>
 8005efe:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8005f02:	ee17 2a90 	vmov	r2, s15
 8005f06:	b342      	cbz	r2, 8005f5a <__kernel_cosf+0x72>
 8005f08:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8005f0c:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8005f78 <__kernel_cosf+0x90>
 8005f10:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8005f7c <__kernel_cosf+0x94>
 8005f14:	4a1a      	ldr	r2, [pc, #104]	@ (8005f80 <__kernel_cosf+0x98>)
 8005f16:	eea7 6a27 	vfma.f32	s12, s14, s15
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8005f84 <__kernel_cosf+0x9c>
 8005f20:	eee6 7a07 	vfma.f32	s15, s12, s14
 8005f24:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8005f88 <__kernel_cosf+0xa0>
 8005f28:	eea7 6a87 	vfma.f32	s12, s15, s14
 8005f2c:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8005f8c <__kernel_cosf+0xa4>
 8005f30:	eee6 7a07 	vfma.f32	s15, s12, s14
 8005f34:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8005f90 <__kernel_cosf+0xa8>
 8005f38:	eea7 6a87 	vfma.f32	s12, s15, s14
 8005f3c:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8005f40:	ee26 6a07 	vmul.f32	s12, s12, s14
 8005f44:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8005f48:	eee7 0a06 	vfma.f32	s1, s14, s12
 8005f4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f50:	d804      	bhi.n	8005f5c <__kernel_cosf+0x74>
 8005f52:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8005f56:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005f5a:	4770      	bx	lr
 8005f5c:	4a0d      	ldr	r2, [pc, #52]	@ (8005f94 <__kernel_cosf+0xac>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	bf9a      	itte	ls
 8005f62:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8005f66:	ee07 3a10 	vmovls	s14, r3
 8005f6a:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8005f6e:	ee30 0a47 	vsub.f32	s0, s0, s14
 8005f72:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005f76:	e7ec      	b.n	8005f52 <__kernel_cosf+0x6a>
 8005f78:	ad47d74e 	.word	0xad47d74e
 8005f7c:	310f74f6 	.word	0x310f74f6
 8005f80:	3e999999 	.word	0x3e999999
 8005f84:	b493f27c 	.word	0xb493f27c
 8005f88:	37d00d01 	.word	0x37d00d01
 8005f8c:	bab60b61 	.word	0xbab60b61
 8005f90:	3d2aaaab 	.word	0x3d2aaaab
 8005f94:	3f480000 	.word	0x3f480000

08005f98 <__kernel_sinf>:
 8005f98:	ee10 3a10 	vmov	r3, s0
 8005f9c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005fa0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8005fa4:	d204      	bcs.n	8005fb0 <__kernel_sinf+0x18>
 8005fa6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8005faa:	ee17 3a90 	vmov	r3, s15
 8005fae:	b35b      	cbz	r3, 8006008 <__kernel_sinf+0x70>
 8005fb0:	ee20 7a00 	vmul.f32	s14, s0, s0
 8005fb4:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800600c <__kernel_sinf+0x74>
 8005fb8:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8006010 <__kernel_sinf+0x78>
 8005fbc:	eea7 6a27 	vfma.f32	s12, s14, s15
 8005fc0:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8006014 <__kernel_sinf+0x7c>
 8005fc4:	eee6 7a07 	vfma.f32	s15, s12, s14
 8005fc8:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8006018 <__kernel_sinf+0x80>
 8005fcc:	eea7 6a87 	vfma.f32	s12, s15, s14
 8005fd0:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800601c <__kernel_sinf+0x84>
 8005fd4:	ee60 6a07 	vmul.f32	s13, s0, s14
 8005fd8:	eee6 7a07 	vfma.f32	s15, s12, s14
 8005fdc:	b930      	cbnz	r0, 8005fec <__kernel_sinf+0x54>
 8005fde:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8006020 <__kernel_sinf+0x88>
 8005fe2:	eea7 6a27 	vfma.f32	s12, s14, s15
 8005fe6:	eea6 0a26 	vfma.f32	s0, s12, s13
 8005fea:	4770      	bx	lr
 8005fec:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8005ff0:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8005ff4:	eee0 7a86 	vfma.f32	s15, s1, s12
 8005ff8:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8005ffc:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8006024 <__kernel_sinf+0x8c>
 8006000:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8006004:	ee30 0a60 	vsub.f32	s0, s0, s1
 8006008:	4770      	bx	lr
 800600a:	bf00      	nop
 800600c:	2f2ec9d3 	.word	0x2f2ec9d3
 8006010:	b2d72f34 	.word	0xb2d72f34
 8006014:	3638ef1b 	.word	0x3638ef1b
 8006018:	b9500d01 	.word	0xb9500d01
 800601c:	3c088889 	.word	0x3c088889
 8006020:	be2aaaab 	.word	0xbe2aaaab
 8006024:	3e2aaaab 	.word	0x3e2aaaab

08006028 <__ieee754_expf>:
 8006028:	ee10 2a10 	vmov	r2, s0
 800602c:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 8006030:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8006034:	d902      	bls.n	800603c <__ieee754_expf+0x14>
 8006036:	ee30 0a00 	vadd.f32	s0, s0, s0
 800603a:	4770      	bx	lr
 800603c:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 8006040:	d106      	bne.n	8006050 <__ieee754_expf+0x28>
 8006042:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 800617c <__ieee754_expf+0x154>
 8006046:	2900      	cmp	r1, #0
 8006048:	bf18      	it	ne
 800604a:	eeb0 0a67 	vmovne.f32	s0, s15
 800604e:	4770      	bx	lr
 8006050:	484b      	ldr	r0, [pc, #300]	@ (8006180 <__ieee754_expf+0x158>)
 8006052:	4282      	cmp	r2, r0
 8006054:	dd02      	ble.n	800605c <__ieee754_expf+0x34>
 8006056:	2000      	movs	r0, #0
 8006058:	f000 ba0a 	b.w	8006470 <__math_oflowf>
 800605c:	2a00      	cmp	r2, #0
 800605e:	da05      	bge.n	800606c <__ieee754_expf+0x44>
 8006060:	4a48      	ldr	r2, [pc, #288]	@ (8006184 <__ieee754_expf+0x15c>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d902      	bls.n	800606c <__ieee754_expf+0x44>
 8006066:	2000      	movs	r0, #0
 8006068:	f000 b9fc 	b.w	8006464 <__math_uflowf>
 800606c:	4a46      	ldr	r2, [pc, #280]	@ (8006188 <__ieee754_expf+0x160>)
 800606e:	4293      	cmp	r3, r2
 8006070:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8006074:	d952      	bls.n	800611c <__ieee754_expf+0xf4>
 8006076:	4a45      	ldr	r2, [pc, #276]	@ (800618c <__ieee754_expf+0x164>)
 8006078:	4293      	cmp	r3, r2
 800607a:	ea4f 0281 	mov.w	r2, r1, lsl #2
 800607e:	d834      	bhi.n	80060ea <__ieee754_expf+0xc2>
 8006080:	4b43      	ldr	r3, [pc, #268]	@ (8006190 <__ieee754_expf+0x168>)
 8006082:	4413      	add	r3, r2
 8006084:	ed93 7a00 	vldr	s14, [r3]
 8006088:	4b42      	ldr	r3, [pc, #264]	@ (8006194 <__ieee754_expf+0x16c>)
 800608a:	4413      	add	r3, r2
 800608c:	ee30 7a47 	vsub.f32	s14, s0, s14
 8006090:	f081 0201 	eor.w	r2, r1, #1
 8006094:	edd3 7a00 	vldr	s15, [r3]
 8006098:	1a52      	subs	r2, r2, r1
 800609a:	ee37 0a67 	vsub.f32	s0, s14, s15
 800609e:	ee20 6a00 	vmul.f32	s12, s0, s0
 80060a2:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 8006198 <__ieee754_expf+0x170>
 80060a6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800619c <__ieee754_expf+0x174>
 80060aa:	eee6 6a05 	vfma.f32	s13, s12, s10
 80060ae:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 80061a0 <__ieee754_expf+0x178>
 80060b2:	eea6 5a86 	vfma.f32	s10, s13, s12
 80060b6:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80061a4 <__ieee754_expf+0x17c>
 80060ba:	eee5 6a06 	vfma.f32	s13, s10, s12
 80060be:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 80061a8 <__ieee754_expf+0x180>
 80060c2:	eea6 5a86 	vfma.f32	s10, s13, s12
 80060c6:	eef0 6a40 	vmov.f32	s13, s0
 80060ca:	eee5 6a46 	vfms.f32	s13, s10, s12
 80060ce:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80060d2:	ee20 5a26 	vmul.f32	s10, s0, s13
 80060d6:	bb92      	cbnz	r2, 800613e <__ieee754_expf+0x116>
 80060d8:	ee76 6ac6 	vsub.f32	s13, s13, s12
 80060dc:	eec5 7a26 	vdiv.f32	s15, s10, s13
 80060e0:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80060e4:	ee35 0ac0 	vsub.f32	s0, s11, s0
 80060e8:	4770      	bx	lr
 80060ea:	4b30      	ldr	r3, [pc, #192]	@ (80061ac <__ieee754_expf+0x184>)
 80060ec:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80061b0 <__ieee754_expf+0x188>
 80060f0:	eddf 6a30 	vldr	s13, [pc, #192]	@ 80061b4 <__ieee754_expf+0x18c>
 80060f4:	4413      	add	r3, r2
 80060f6:	edd3 7a00 	vldr	s15, [r3]
 80060fa:	eee0 7a07 	vfma.f32	s15, s0, s14
 80060fe:	eeb0 7a40 	vmov.f32	s14, s0
 8006102:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006106:	ee17 2a90 	vmov	r2, s15
 800610a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800610e:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8006112:	eddf 6a29 	vldr	s13, [pc, #164]	@ 80061b8 <__ieee754_expf+0x190>
 8006116:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800611a:	e7be      	b.n	800609a <__ieee754_expf+0x72>
 800611c:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 8006120:	d20b      	bcs.n	800613a <__ieee754_expf+0x112>
 8006122:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80061bc <__ieee754_expf+0x194>
 8006126:	ee70 6a26 	vadd.f32	s13, s0, s13
 800612a:	eef4 6ae5 	vcmpe.f32	s13, s11
 800612e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006132:	dd02      	ble.n	800613a <__ieee754_expf+0x112>
 8006134:	ee30 0a25 	vadd.f32	s0, s0, s11
 8006138:	4770      	bx	lr
 800613a:	2200      	movs	r2, #0
 800613c:	e7af      	b.n	800609e <__ieee754_expf+0x76>
 800613e:	ee36 6a66 	vsub.f32	s12, s12, s13
 8006142:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 8006146:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800614a:	bfb8      	it	lt
 800614c:	3264      	addlt	r2, #100	@ 0x64
 800614e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006152:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006156:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800615a:	ee17 3a90 	vmov	r3, s15
 800615e:	bfab      	itete	ge
 8006160:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 8006164:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 8006168:	ee00 3a10 	vmovge	s0, r3
 800616c:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 80061c0 <__ieee754_expf+0x198>
 8006170:	bfbc      	itt	lt
 8006172:	ee00 3a10 	vmovlt	s0, r3
 8006176:	ee20 0a27 	vmullt.f32	s0, s0, s15
 800617a:	4770      	bx	lr
 800617c:	00000000 	.word	0x00000000
 8006180:	42b17217 	.word	0x42b17217
 8006184:	42cff1b5 	.word	0x42cff1b5
 8006188:	3eb17218 	.word	0x3eb17218
 800618c:	3f851591 	.word	0x3f851591
 8006190:	08006b44 	.word	0x08006b44
 8006194:	08006b3c 	.word	0x08006b3c
 8006198:	3331bb4c 	.word	0x3331bb4c
 800619c:	b5ddea0e 	.word	0xb5ddea0e
 80061a0:	388ab355 	.word	0x388ab355
 80061a4:	bb360b61 	.word	0xbb360b61
 80061a8:	3e2aaaab 	.word	0x3e2aaaab
 80061ac:	08006b4c 	.word	0x08006b4c
 80061b0:	3fb8aa3b 	.word	0x3fb8aa3b
 80061b4:	3f317180 	.word	0x3f317180
 80061b8:	3717f7d1 	.word	0x3717f7d1
 80061bc:	7149f2ca 	.word	0x7149f2ca
 80061c0:	0d800000 	.word	0x0d800000

080061c4 <__ieee754_rem_pio2f>:
 80061c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80061c6:	ee10 6a10 	vmov	r6, s0
 80061ca:	4b88      	ldr	r3, [pc, #544]	@ (80063ec <__ieee754_rem_pio2f+0x228>)
 80061cc:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 80061d0:	429d      	cmp	r5, r3
 80061d2:	b087      	sub	sp, #28
 80061d4:	4604      	mov	r4, r0
 80061d6:	d805      	bhi.n	80061e4 <__ieee754_rem_pio2f+0x20>
 80061d8:	2300      	movs	r3, #0
 80061da:	ed80 0a00 	vstr	s0, [r0]
 80061de:	6043      	str	r3, [r0, #4]
 80061e0:	2000      	movs	r0, #0
 80061e2:	e022      	b.n	800622a <__ieee754_rem_pio2f+0x66>
 80061e4:	4b82      	ldr	r3, [pc, #520]	@ (80063f0 <__ieee754_rem_pio2f+0x22c>)
 80061e6:	429d      	cmp	r5, r3
 80061e8:	d83a      	bhi.n	8006260 <__ieee754_rem_pio2f+0x9c>
 80061ea:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80061ee:	2e00      	cmp	r6, #0
 80061f0:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80063f4 <__ieee754_rem_pio2f+0x230>
 80061f4:	4a80      	ldr	r2, [pc, #512]	@ (80063f8 <__ieee754_rem_pio2f+0x234>)
 80061f6:	f023 030f 	bic.w	r3, r3, #15
 80061fa:	dd18      	ble.n	800622e <__ieee754_rem_pio2f+0x6a>
 80061fc:	4293      	cmp	r3, r2
 80061fe:	ee70 7a47 	vsub.f32	s15, s0, s14
 8006202:	bf09      	itett	eq
 8006204:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 80063fc <__ieee754_rem_pio2f+0x238>
 8006208:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8006400 <__ieee754_rem_pio2f+0x23c>
 800620c:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8006404 <__ieee754_rem_pio2f+0x240>
 8006210:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8006214:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8006218:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800621c:	ed80 7a00 	vstr	s14, [r0]
 8006220:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006224:	edc0 7a01 	vstr	s15, [r0, #4]
 8006228:	2001      	movs	r0, #1
 800622a:	b007      	add	sp, #28
 800622c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800622e:	4293      	cmp	r3, r2
 8006230:	ee70 7a07 	vadd.f32	s15, s0, s14
 8006234:	bf09      	itett	eq
 8006236:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 80063fc <__ieee754_rem_pio2f+0x238>
 800623a:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8006400 <__ieee754_rem_pio2f+0x23c>
 800623e:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8006404 <__ieee754_rem_pio2f+0x240>
 8006242:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8006246:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800624a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800624e:	ed80 7a00 	vstr	s14, [r0]
 8006252:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006256:	edc0 7a01 	vstr	s15, [r0, #4]
 800625a:	f04f 30ff 	mov.w	r0, #4294967295
 800625e:	e7e4      	b.n	800622a <__ieee754_rem_pio2f+0x66>
 8006260:	4b69      	ldr	r3, [pc, #420]	@ (8006408 <__ieee754_rem_pio2f+0x244>)
 8006262:	429d      	cmp	r5, r3
 8006264:	d873      	bhi.n	800634e <__ieee754_rem_pio2f+0x18a>
 8006266:	f000 f8dd 	bl	8006424 <fabsf>
 800626a:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800640c <__ieee754_rem_pio2f+0x248>
 800626e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8006272:	eee0 7a07 	vfma.f32	s15, s0, s14
 8006276:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800627a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800627e:	ee17 0a90 	vmov	r0, s15
 8006282:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80063f4 <__ieee754_rem_pio2f+0x230>
 8006286:	eea7 0a67 	vfms.f32	s0, s14, s15
 800628a:	281f      	cmp	r0, #31
 800628c:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8006400 <__ieee754_rem_pio2f+0x23c>
 8006290:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006294:	eeb1 6a47 	vneg.f32	s12, s14
 8006298:	ee70 6a67 	vsub.f32	s13, s0, s15
 800629c:	ee16 1a90 	vmov	r1, s13
 80062a0:	dc09      	bgt.n	80062b6 <__ieee754_rem_pio2f+0xf2>
 80062a2:	4a5b      	ldr	r2, [pc, #364]	@ (8006410 <__ieee754_rem_pio2f+0x24c>)
 80062a4:	1e47      	subs	r7, r0, #1
 80062a6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80062aa:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 80062ae:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d107      	bne.n	80062c6 <__ieee754_rem_pio2f+0x102>
 80062b6:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 80062ba:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 80062be:	2a08      	cmp	r2, #8
 80062c0:	ea4f 53e5 	mov.w	r3, r5, asr #23
 80062c4:	dc14      	bgt.n	80062f0 <__ieee754_rem_pio2f+0x12c>
 80062c6:	6021      	str	r1, [r4, #0]
 80062c8:	ed94 7a00 	vldr	s14, [r4]
 80062cc:	ee30 0a47 	vsub.f32	s0, s0, s14
 80062d0:	2e00      	cmp	r6, #0
 80062d2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80062d6:	ed84 0a01 	vstr	s0, [r4, #4]
 80062da:	daa6      	bge.n	800622a <__ieee754_rem_pio2f+0x66>
 80062dc:	eeb1 7a47 	vneg.f32	s14, s14
 80062e0:	eeb1 0a40 	vneg.f32	s0, s0
 80062e4:	ed84 7a00 	vstr	s14, [r4]
 80062e8:	ed84 0a01 	vstr	s0, [r4, #4]
 80062ec:	4240      	negs	r0, r0
 80062ee:	e79c      	b.n	800622a <__ieee754_rem_pio2f+0x66>
 80062f0:	eddf 5a42 	vldr	s11, [pc, #264]	@ 80063fc <__ieee754_rem_pio2f+0x238>
 80062f4:	eef0 6a40 	vmov.f32	s13, s0
 80062f8:	eee6 6a25 	vfma.f32	s13, s12, s11
 80062fc:	ee70 7a66 	vsub.f32	s15, s0, s13
 8006300:	eee6 7a25 	vfma.f32	s15, s12, s11
 8006304:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006404 <__ieee754_rem_pio2f+0x240>
 8006308:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800630c:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8006310:	ee15 2a90 	vmov	r2, s11
 8006314:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8006318:	1a5b      	subs	r3, r3, r1
 800631a:	2b19      	cmp	r3, #25
 800631c:	dc04      	bgt.n	8006328 <__ieee754_rem_pio2f+0x164>
 800631e:	edc4 5a00 	vstr	s11, [r4]
 8006322:	eeb0 0a66 	vmov.f32	s0, s13
 8006326:	e7cf      	b.n	80062c8 <__ieee754_rem_pio2f+0x104>
 8006328:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8006414 <__ieee754_rem_pio2f+0x250>
 800632c:	eeb0 0a66 	vmov.f32	s0, s13
 8006330:	eea6 0a25 	vfma.f32	s0, s12, s11
 8006334:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8006338:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8006418 <__ieee754_rem_pio2f+0x254>
 800633c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8006340:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8006344:	ee30 7a67 	vsub.f32	s14, s0, s15
 8006348:	ed84 7a00 	vstr	s14, [r4]
 800634c:	e7bc      	b.n	80062c8 <__ieee754_rem_pio2f+0x104>
 800634e:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8006352:	d306      	bcc.n	8006362 <__ieee754_rem_pio2f+0x19e>
 8006354:	ee70 7a40 	vsub.f32	s15, s0, s0
 8006358:	edc0 7a01 	vstr	s15, [r0, #4]
 800635c:	edc0 7a00 	vstr	s15, [r0]
 8006360:	e73e      	b.n	80061e0 <__ieee754_rem_pio2f+0x1c>
 8006362:	15ea      	asrs	r2, r5, #23
 8006364:	3a86      	subs	r2, #134	@ 0x86
 8006366:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800636a:	ee07 3a90 	vmov	s15, r3
 800636e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8006372:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800641c <__ieee754_rem_pio2f+0x258>
 8006376:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800637a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800637e:	ed8d 7a03 	vstr	s14, [sp, #12]
 8006382:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006386:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800638a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800638e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006392:	ed8d 7a04 	vstr	s14, [sp, #16]
 8006396:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800639a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800639e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063a2:	edcd 7a05 	vstr	s15, [sp, #20]
 80063a6:	d11e      	bne.n	80063e6 <__ieee754_rem_pio2f+0x222>
 80063a8:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80063ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063b0:	bf0c      	ite	eq
 80063b2:	2301      	moveq	r3, #1
 80063b4:	2302      	movne	r3, #2
 80063b6:	491a      	ldr	r1, [pc, #104]	@ (8006420 <__ieee754_rem_pio2f+0x25c>)
 80063b8:	9101      	str	r1, [sp, #4]
 80063ba:	2102      	movs	r1, #2
 80063bc:	9100      	str	r1, [sp, #0]
 80063be:	a803      	add	r0, sp, #12
 80063c0:	4621      	mov	r1, r4
 80063c2:	f000 f85b 	bl	800647c <__kernel_rem_pio2f>
 80063c6:	2e00      	cmp	r6, #0
 80063c8:	f6bf af2f 	bge.w	800622a <__ieee754_rem_pio2f+0x66>
 80063cc:	edd4 7a00 	vldr	s15, [r4]
 80063d0:	eef1 7a67 	vneg.f32	s15, s15
 80063d4:	edc4 7a00 	vstr	s15, [r4]
 80063d8:	edd4 7a01 	vldr	s15, [r4, #4]
 80063dc:	eef1 7a67 	vneg.f32	s15, s15
 80063e0:	edc4 7a01 	vstr	s15, [r4, #4]
 80063e4:	e782      	b.n	80062ec <__ieee754_rem_pio2f+0x128>
 80063e6:	2303      	movs	r3, #3
 80063e8:	e7e5      	b.n	80063b6 <__ieee754_rem_pio2f+0x1f2>
 80063ea:	bf00      	nop
 80063ec:	3f490fd8 	.word	0x3f490fd8
 80063f0:	4016cbe3 	.word	0x4016cbe3
 80063f4:	3fc90f80 	.word	0x3fc90f80
 80063f8:	3fc90fd0 	.word	0x3fc90fd0
 80063fc:	37354400 	.word	0x37354400
 8006400:	37354443 	.word	0x37354443
 8006404:	2e85a308 	.word	0x2e85a308
 8006408:	43490f80 	.word	0x43490f80
 800640c:	3f22f984 	.word	0x3f22f984
 8006410:	08006b54 	.word	0x08006b54
 8006414:	2e85a300 	.word	0x2e85a300
 8006418:	248d3132 	.word	0x248d3132
 800641c:	43800000 	.word	0x43800000
 8006420:	08006bd4 	.word	0x08006bd4

08006424 <fabsf>:
 8006424:	ee10 3a10 	vmov	r3, s0
 8006428:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800642c:	ee00 3a10 	vmov	s0, r3
 8006430:	4770      	bx	lr

08006432 <with_errnof>:
 8006432:	b510      	push	{r4, lr}
 8006434:	ed2d 8b02 	vpush	{d8}
 8006438:	eeb0 8a40 	vmov.f32	s16, s0
 800643c:	4604      	mov	r4, r0
 800643e:	f7fe ff05 	bl	800524c <__errno>
 8006442:	eeb0 0a48 	vmov.f32	s0, s16
 8006446:	ecbd 8b02 	vpop	{d8}
 800644a:	6004      	str	r4, [r0, #0]
 800644c:	bd10      	pop	{r4, pc}

0800644e <xflowf>:
 800644e:	b130      	cbz	r0, 800645e <xflowf+0x10>
 8006450:	eef1 7a40 	vneg.f32	s15, s0
 8006454:	ee27 0a80 	vmul.f32	s0, s15, s0
 8006458:	2022      	movs	r0, #34	@ 0x22
 800645a:	f7ff bfea 	b.w	8006432 <with_errnof>
 800645e:	eef0 7a40 	vmov.f32	s15, s0
 8006462:	e7f7      	b.n	8006454 <xflowf+0x6>

08006464 <__math_uflowf>:
 8006464:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800646c <__math_uflowf+0x8>
 8006468:	f7ff bff1 	b.w	800644e <xflowf>
 800646c:	10000000 	.word	0x10000000

08006470 <__math_oflowf>:
 8006470:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006478 <__math_oflowf+0x8>
 8006474:	f7ff bfeb 	b.w	800644e <xflowf>
 8006478:	70000000 	.word	0x70000000

0800647c <__kernel_rem_pio2f>:
 800647c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006480:	ed2d 8b04 	vpush	{d8-d9}
 8006484:	b0d9      	sub	sp, #356	@ 0x164
 8006486:	4690      	mov	r8, r2
 8006488:	9001      	str	r0, [sp, #4]
 800648a:	4ab6      	ldr	r2, [pc, #728]	@ (8006764 <__kernel_rem_pio2f+0x2e8>)
 800648c:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800648e:	f118 0f04 	cmn.w	r8, #4
 8006492:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8006496:	460f      	mov	r7, r1
 8006498:	f103 3bff 	add.w	fp, r3, #4294967295
 800649c:	db26      	blt.n	80064ec <__kernel_rem_pio2f+0x70>
 800649e:	f1b8 0203 	subs.w	r2, r8, #3
 80064a2:	bf48      	it	mi
 80064a4:	f108 0204 	addmi.w	r2, r8, #4
 80064a8:	10d2      	asrs	r2, r2, #3
 80064aa:	1c55      	adds	r5, r2, #1
 80064ac:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80064ae:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8006774 <__kernel_rem_pio2f+0x2f8>
 80064b2:	00e8      	lsls	r0, r5, #3
 80064b4:	eba2 060b 	sub.w	r6, r2, fp
 80064b8:	9002      	str	r0, [sp, #8]
 80064ba:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 80064be:	eb0a 0c0b 	add.w	ip, sl, fp
 80064c2:	ac1c      	add	r4, sp, #112	@ 0x70
 80064c4:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 80064c8:	2000      	movs	r0, #0
 80064ca:	4560      	cmp	r0, ip
 80064cc:	dd10      	ble.n	80064f0 <__kernel_rem_pio2f+0x74>
 80064ce:	a91c      	add	r1, sp, #112	@ 0x70
 80064d0:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80064d4:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 80064d8:	2600      	movs	r6, #0
 80064da:	4556      	cmp	r6, sl
 80064dc:	dc24      	bgt.n	8006528 <__kernel_rem_pio2f+0xac>
 80064de:	f8dd e004 	ldr.w	lr, [sp, #4]
 80064e2:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8006774 <__kernel_rem_pio2f+0x2f8>
 80064e6:	4684      	mov	ip, r0
 80064e8:	2400      	movs	r4, #0
 80064ea:	e016      	b.n	800651a <__kernel_rem_pio2f+0x9e>
 80064ec:	2200      	movs	r2, #0
 80064ee:	e7dc      	b.n	80064aa <__kernel_rem_pio2f+0x2e>
 80064f0:	42c6      	cmn	r6, r0
 80064f2:	bf5d      	ittte	pl
 80064f4:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 80064f8:	ee07 1a90 	vmovpl	s15, r1
 80064fc:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8006500:	eef0 7a47 	vmovmi.f32	s15, s14
 8006504:	ece4 7a01 	vstmia	r4!, {s15}
 8006508:	3001      	adds	r0, #1
 800650a:	e7de      	b.n	80064ca <__kernel_rem_pio2f+0x4e>
 800650c:	ecfe 6a01 	vldmia	lr!, {s13}
 8006510:	ed3c 7a01 	vldmdb	ip!, {s14}
 8006514:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006518:	3401      	adds	r4, #1
 800651a:	455c      	cmp	r4, fp
 800651c:	ddf6      	ble.n	800650c <__kernel_rem_pio2f+0x90>
 800651e:	ece9 7a01 	vstmia	r9!, {s15}
 8006522:	3601      	adds	r6, #1
 8006524:	3004      	adds	r0, #4
 8006526:	e7d8      	b.n	80064da <__kernel_rem_pio2f+0x5e>
 8006528:	a908      	add	r1, sp, #32
 800652a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800652e:	9104      	str	r1, [sp, #16]
 8006530:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8006532:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8006770 <__kernel_rem_pio2f+0x2f4>
 8006536:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800676c <__kernel_rem_pio2f+0x2f0>
 800653a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800653e:	9203      	str	r2, [sp, #12]
 8006540:	4654      	mov	r4, sl
 8006542:	00a2      	lsls	r2, r4, #2
 8006544:	9205      	str	r2, [sp, #20]
 8006546:	aa58      	add	r2, sp, #352	@ 0x160
 8006548:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800654c:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8006550:	a944      	add	r1, sp, #272	@ 0x110
 8006552:	aa08      	add	r2, sp, #32
 8006554:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8006558:	4694      	mov	ip, r2
 800655a:	4626      	mov	r6, r4
 800655c:	2e00      	cmp	r6, #0
 800655e:	dc4c      	bgt.n	80065fa <__kernel_rem_pio2f+0x17e>
 8006560:	4628      	mov	r0, r5
 8006562:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006566:	f000 f9f1 	bl	800694c <scalbnf>
 800656a:	eeb0 8a40 	vmov.f32	s16, s0
 800656e:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8006572:	ee28 0a00 	vmul.f32	s0, s16, s0
 8006576:	f000 fa4f 	bl	8006a18 <floorf>
 800657a:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800657e:	eea0 8a67 	vfms.f32	s16, s0, s15
 8006582:	2d00      	cmp	r5, #0
 8006584:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006588:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800658c:	ee17 9a90 	vmov	r9, s15
 8006590:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006594:	ee38 8a67 	vsub.f32	s16, s16, s15
 8006598:	dd41      	ble.n	800661e <__kernel_rem_pio2f+0x1a2>
 800659a:	f104 3cff 	add.w	ip, r4, #4294967295
 800659e:	a908      	add	r1, sp, #32
 80065a0:	f1c5 0e08 	rsb	lr, r5, #8
 80065a4:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 80065a8:	fa46 f00e 	asr.w	r0, r6, lr
 80065ac:	4481      	add	r9, r0
 80065ae:	fa00 f00e 	lsl.w	r0, r0, lr
 80065b2:	1a36      	subs	r6, r6, r0
 80065b4:	f1c5 0007 	rsb	r0, r5, #7
 80065b8:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 80065bc:	4106      	asrs	r6, r0
 80065be:	2e00      	cmp	r6, #0
 80065c0:	dd3c      	ble.n	800663c <__kernel_rem_pio2f+0x1c0>
 80065c2:	f04f 0e00 	mov.w	lr, #0
 80065c6:	f109 0901 	add.w	r9, r9, #1
 80065ca:	4670      	mov	r0, lr
 80065cc:	4574      	cmp	r4, lr
 80065ce:	dc68      	bgt.n	80066a2 <__kernel_rem_pio2f+0x226>
 80065d0:	2d00      	cmp	r5, #0
 80065d2:	dd03      	ble.n	80065dc <__kernel_rem_pio2f+0x160>
 80065d4:	2d01      	cmp	r5, #1
 80065d6:	d074      	beq.n	80066c2 <__kernel_rem_pio2f+0x246>
 80065d8:	2d02      	cmp	r5, #2
 80065da:	d07d      	beq.n	80066d8 <__kernel_rem_pio2f+0x25c>
 80065dc:	2e02      	cmp	r6, #2
 80065de:	d12d      	bne.n	800663c <__kernel_rem_pio2f+0x1c0>
 80065e0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80065e4:	ee30 8a48 	vsub.f32	s16, s0, s16
 80065e8:	b340      	cbz	r0, 800663c <__kernel_rem_pio2f+0x1c0>
 80065ea:	4628      	mov	r0, r5
 80065ec:	9306      	str	r3, [sp, #24]
 80065ee:	f000 f9ad 	bl	800694c <scalbnf>
 80065f2:	9b06      	ldr	r3, [sp, #24]
 80065f4:	ee38 8a40 	vsub.f32	s16, s16, s0
 80065f8:	e020      	b.n	800663c <__kernel_rem_pio2f+0x1c0>
 80065fa:	ee60 7a28 	vmul.f32	s15, s0, s17
 80065fe:	3e01      	subs	r6, #1
 8006600:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006604:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006608:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800660c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006610:	ecac 0a01 	vstmia	ip!, {s0}
 8006614:	ed30 0a01 	vldmdb	r0!, {s0}
 8006618:	ee37 0a80 	vadd.f32	s0, s15, s0
 800661c:	e79e      	b.n	800655c <__kernel_rem_pio2f+0xe0>
 800661e:	d105      	bne.n	800662c <__kernel_rem_pio2f+0x1b0>
 8006620:	1e60      	subs	r0, r4, #1
 8006622:	a908      	add	r1, sp, #32
 8006624:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8006628:	11f6      	asrs	r6, r6, #7
 800662a:	e7c8      	b.n	80065be <__kernel_rem_pio2f+0x142>
 800662c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8006630:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8006634:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006638:	da31      	bge.n	800669e <__kernel_rem_pio2f+0x222>
 800663a:	2600      	movs	r6, #0
 800663c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8006640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006644:	f040 8098 	bne.w	8006778 <__kernel_rem_pio2f+0x2fc>
 8006648:	1e60      	subs	r0, r4, #1
 800664a:	2200      	movs	r2, #0
 800664c:	4550      	cmp	r0, sl
 800664e:	da4b      	bge.n	80066e8 <__kernel_rem_pio2f+0x26c>
 8006650:	2a00      	cmp	r2, #0
 8006652:	d065      	beq.n	8006720 <__kernel_rem_pio2f+0x2a4>
 8006654:	3c01      	subs	r4, #1
 8006656:	ab08      	add	r3, sp, #32
 8006658:	3d08      	subs	r5, #8
 800665a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d0f8      	beq.n	8006654 <__kernel_rem_pio2f+0x1d8>
 8006662:	4628      	mov	r0, r5
 8006664:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006668:	f000 f970 	bl	800694c <scalbnf>
 800666c:	1c63      	adds	r3, r4, #1
 800666e:	aa44      	add	r2, sp, #272	@ 0x110
 8006670:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8006770 <__kernel_rem_pio2f+0x2f4>
 8006674:	0099      	lsls	r1, r3, #2
 8006676:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800667a:	4623      	mov	r3, r4
 800667c:	2b00      	cmp	r3, #0
 800667e:	f280 80a9 	bge.w	80067d4 <__kernel_rem_pio2f+0x358>
 8006682:	4623      	mov	r3, r4
 8006684:	2b00      	cmp	r3, #0
 8006686:	f2c0 80c7 	blt.w	8006818 <__kernel_rem_pio2f+0x39c>
 800668a:	aa44      	add	r2, sp, #272	@ 0x110
 800668c:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8006690:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8006768 <__kernel_rem_pio2f+0x2ec>
 8006694:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8006774 <__kernel_rem_pio2f+0x2f8>
 8006698:	2000      	movs	r0, #0
 800669a:	1ae2      	subs	r2, r4, r3
 800669c:	e0b1      	b.n	8006802 <__kernel_rem_pio2f+0x386>
 800669e:	2602      	movs	r6, #2
 80066a0:	e78f      	b.n	80065c2 <__kernel_rem_pio2f+0x146>
 80066a2:	f852 1b04 	ldr.w	r1, [r2], #4
 80066a6:	b948      	cbnz	r0, 80066bc <__kernel_rem_pio2f+0x240>
 80066a8:	b121      	cbz	r1, 80066b4 <__kernel_rem_pio2f+0x238>
 80066aa:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80066ae:	f842 1c04 	str.w	r1, [r2, #-4]
 80066b2:	2101      	movs	r1, #1
 80066b4:	f10e 0e01 	add.w	lr, lr, #1
 80066b8:	4608      	mov	r0, r1
 80066ba:	e787      	b.n	80065cc <__kernel_rem_pio2f+0x150>
 80066bc:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80066c0:	e7f5      	b.n	80066ae <__kernel_rem_pio2f+0x232>
 80066c2:	f104 3cff 	add.w	ip, r4, #4294967295
 80066c6:	aa08      	add	r2, sp, #32
 80066c8:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80066cc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80066d0:	a908      	add	r1, sp, #32
 80066d2:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80066d6:	e781      	b.n	80065dc <__kernel_rem_pio2f+0x160>
 80066d8:	f104 3cff 	add.w	ip, r4, #4294967295
 80066dc:	aa08      	add	r2, sp, #32
 80066de:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80066e2:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80066e6:	e7f3      	b.n	80066d0 <__kernel_rem_pio2f+0x254>
 80066e8:	a908      	add	r1, sp, #32
 80066ea:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80066ee:	3801      	subs	r0, #1
 80066f0:	430a      	orrs	r2, r1
 80066f2:	e7ab      	b.n	800664c <__kernel_rem_pio2f+0x1d0>
 80066f4:	3201      	adds	r2, #1
 80066f6:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 80066fa:	2e00      	cmp	r6, #0
 80066fc:	d0fa      	beq.n	80066f4 <__kernel_rem_pio2f+0x278>
 80066fe:	9905      	ldr	r1, [sp, #20]
 8006700:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8006704:	eb0d 0001 	add.w	r0, sp, r1
 8006708:	18e6      	adds	r6, r4, r3
 800670a:	a91c      	add	r1, sp, #112	@ 0x70
 800670c:	f104 0c01 	add.w	ip, r4, #1
 8006710:	384c      	subs	r0, #76	@ 0x4c
 8006712:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8006716:	4422      	add	r2, r4
 8006718:	4562      	cmp	r2, ip
 800671a:	da04      	bge.n	8006726 <__kernel_rem_pio2f+0x2aa>
 800671c:	4614      	mov	r4, r2
 800671e:	e710      	b.n	8006542 <__kernel_rem_pio2f+0xc6>
 8006720:	9804      	ldr	r0, [sp, #16]
 8006722:	2201      	movs	r2, #1
 8006724:	e7e7      	b.n	80066f6 <__kernel_rem_pio2f+0x27a>
 8006726:	9903      	ldr	r1, [sp, #12]
 8006728:	f8dd e004 	ldr.w	lr, [sp, #4]
 800672c:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8006730:	9105      	str	r1, [sp, #20]
 8006732:	ee07 1a90 	vmov	s15, r1
 8006736:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800673a:	2400      	movs	r4, #0
 800673c:	ece6 7a01 	vstmia	r6!, {s15}
 8006740:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8006774 <__kernel_rem_pio2f+0x2f8>
 8006744:	46b1      	mov	r9, r6
 8006746:	455c      	cmp	r4, fp
 8006748:	dd04      	ble.n	8006754 <__kernel_rem_pio2f+0x2d8>
 800674a:	ece0 7a01 	vstmia	r0!, {s15}
 800674e:	f10c 0c01 	add.w	ip, ip, #1
 8006752:	e7e1      	b.n	8006718 <__kernel_rem_pio2f+0x29c>
 8006754:	ecfe 6a01 	vldmia	lr!, {s13}
 8006758:	ed39 7a01 	vldmdb	r9!, {s14}
 800675c:	3401      	adds	r4, #1
 800675e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006762:	e7f0      	b.n	8006746 <__kernel_rem_pio2f+0x2ca>
 8006764:	08006f18 	.word	0x08006f18
 8006768:	08006eec 	.word	0x08006eec
 800676c:	43800000 	.word	0x43800000
 8006770:	3b800000 	.word	0x3b800000
 8006774:	00000000 	.word	0x00000000
 8006778:	9b02      	ldr	r3, [sp, #8]
 800677a:	eeb0 0a48 	vmov.f32	s0, s16
 800677e:	eba3 0008 	sub.w	r0, r3, r8
 8006782:	f000 f8e3 	bl	800694c <scalbnf>
 8006786:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800676c <__kernel_rem_pio2f+0x2f0>
 800678a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800678e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006792:	db19      	blt.n	80067c8 <__kernel_rem_pio2f+0x34c>
 8006794:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8006770 <__kernel_rem_pio2f+0x2f4>
 8006798:	ee60 7a27 	vmul.f32	s15, s0, s15
 800679c:	aa08      	add	r2, sp, #32
 800679e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80067a2:	3508      	adds	r5, #8
 80067a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80067a8:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80067ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80067b0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80067b4:	ee10 3a10 	vmov	r3, s0
 80067b8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80067bc:	ee17 3a90 	vmov	r3, s15
 80067c0:	3401      	adds	r4, #1
 80067c2:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80067c6:	e74c      	b.n	8006662 <__kernel_rem_pio2f+0x1e6>
 80067c8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80067cc:	aa08      	add	r2, sp, #32
 80067ce:	ee10 3a10 	vmov	r3, s0
 80067d2:	e7f6      	b.n	80067c2 <__kernel_rem_pio2f+0x346>
 80067d4:	a808      	add	r0, sp, #32
 80067d6:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80067da:	9001      	str	r0, [sp, #4]
 80067dc:	ee07 0a90 	vmov	s15, r0
 80067e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80067e4:	3b01      	subs	r3, #1
 80067e6:	ee67 7a80 	vmul.f32	s15, s15, s0
 80067ea:	ee20 0a07 	vmul.f32	s0, s0, s14
 80067ee:	ed62 7a01 	vstmdb	r2!, {s15}
 80067f2:	e743      	b.n	800667c <__kernel_rem_pio2f+0x200>
 80067f4:	ecfc 6a01 	vldmia	ip!, {s13}
 80067f8:	ecb5 7a01 	vldmia	r5!, {s14}
 80067fc:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006800:	3001      	adds	r0, #1
 8006802:	4550      	cmp	r0, sl
 8006804:	dc01      	bgt.n	800680a <__kernel_rem_pio2f+0x38e>
 8006806:	4290      	cmp	r0, r2
 8006808:	ddf4      	ble.n	80067f4 <__kernel_rem_pio2f+0x378>
 800680a:	a858      	add	r0, sp, #352	@ 0x160
 800680c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8006810:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8006814:	3b01      	subs	r3, #1
 8006816:	e735      	b.n	8006684 <__kernel_rem_pio2f+0x208>
 8006818:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800681a:	2b02      	cmp	r3, #2
 800681c:	dc09      	bgt.n	8006832 <__kernel_rem_pio2f+0x3b6>
 800681e:	2b00      	cmp	r3, #0
 8006820:	dc27      	bgt.n	8006872 <__kernel_rem_pio2f+0x3f6>
 8006822:	d040      	beq.n	80068a6 <__kernel_rem_pio2f+0x42a>
 8006824:	f009 0007 	and.w	r0, r9, #7
 8006828:	b059      	add	sp, #356	@ 0x164
 800682a:	ecbd 8b04 	vpop	{d8-d9}
 800682e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006832:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8006834:	2b03      	cmp	r3, #3
 8006836:	d1f5      	bne.n	8006824 <__kernel_rem_pio2f+0x3a8>
 8006838:	aa30      	add	r2, sp, #192	@ 0xc0
 800683a:	1f0b      	subs	r3, r1, #4
 800683c:	4413      	add	r3, r2
 800683e:	461a      	mov	r2, r3
 8006840:	4620      	mov	r0, r4
 8006842:	2800      	cmp	r0, #0
 8006844:	dc50      	bgt.n	80068e8 <__kernel_rem_pio2f+0x46c>
 8006846:	4622      	mov	r2, r4
 8006848:	2a01      	cmp	r2, #1
 800684a:	dc5d      	bgt.n	8006908 <__kernel_rem_pio2f+0x48c>
 800684c:	ab30      	add	r3, sp, #192	@ 0xc0
 800684e:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8006774 <__kernel_rem_pio2f+0x2f8>
 8006852:	440b      	add	r3, r1
 8006854:	2c01      	cmp	r4, #1
 8006856:	dc67      	bgt.n	8006928 <__kernel_rem_pio2f+0x4ac>
 8006858:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800685c:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8006860:	2e00      	cmp	r6, #0
 8006862:	d167      	bne.n	8006934 <__kernel_rem_pio2f+0x4b8>
 8006864:	edc7 6a00 	vstr	s13, [r7]
 8006868:	ed87 7a01 	vstr	s14, [r7, #4]
 800686c:	edc7 7a02 	vstr	s15, [r7, #8]
 8006870:	e7d8      	b.n	8006824 <__kernel_rem_pio2f+0x3a8>
 8006872:	ab30      	add	r3, sp, #192	@ 0xc0
 8006874:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8006774 <__kernel_rem_pio2f+0x2f8>
 8006878:	440b      	add	r3, r1
 800687a:	4622      	mov	r2, r4
 800687c:	2a00      	cmp	r2, #0
 800687e:	da24      	bge.n	80068ca <__kernel_rem_pio2f+0x44e>
 8006880:	b34e      	cbz	r6, 80068d6 <__kernel_rem_pio2f+0x45a>
 8006882:	eef1 7a47 	vneg.f32	s15, s14
 8006886:	edc7 7a00 	vstr	s15, [r7]
 800688a:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800688e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006892:	aa31      	add	r2, sp, #196	@ 0xc4
 8006894:	2301      	movs	r3, #1
 8006896:	429c      	cmp	r4, r3
 8006898:	da20      	bge.n	80068dc <__kernel_rem_pio2f+0x460>
 800689a:	b10e      	cbz	r6, 80068a0 <__kernel_rem_pio2f+0x424>
 800689c:	eef1 7a67 	vneg.f32	s15, s15
 80068a0:	edc7 7a01 	vstr	s15, [r7, #4]
 80068a4:	e7be      	b.n	8006824 <__kernel_rem_pio2f+0x3a8>
 80068a6:	ab30      	add	r3, sp, #192	@ 0xc0
 80068a8:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8006774 <__kernel_rem_pio2f+0x2f8>
 80068ac:	440b      	add	r3, r1
 80068ae:	2c00      	cmp	r4, #0
 80068b0:	da05      	bge.n	80068be <__kernel_rem_pio2f+0x442>
 80068b2:	b10e      	cbz	r6, 80068b8 <__kernel_rem_pio2f+0x43c>
 80068b4:	eef1 7a67 	vneg.f32	s15, s15
 80068b8:	edc7 7a00 	vstr	s15, [r7]
 80068bc:	e7b2      	b.n	8006824 <__kernel_rem_pio2f+0x3a8>
 80068be:	ed33 7a01 	vldmdb	r3!, {s14}
 80068c2:	3c01      	subs	r4, #1
 80068c4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80068c8:	e7f1      	b.n	80068ae <__kernel_rem_pio2f+0x432>
 80068ca:	ed73 7a01 	vldmdb	r3!, {s15}
 80068ce:	3a01      	subs	r2, #1
 80068d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80068d4:	e7d2      	b.n	800687c <__kernel_rem_pio2f+0x400>
 80068d6:	eef0 7a47 	vmov.f32	s15, s14
 80068da:	e7d4      	b.n	8006886 <__kernel_rem_pio2f+0x40a>
 80068dc:	ecb2 7a01 	vldmia	r2!, {s14}
 80068e0:	3301      	adds	r3, #1
 80068e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80068e6:	e7d6      	b.n	8006896 <__kernel_rem_pio2f+0x41a>
 80068e8:	ed72 7a01 	vldmdb	r2!, {s15}
 80068ec:	edd2 6a01 	vldr	s13, [r2, #4]
 80068f0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80068f4:	3801      	subs	r0, #1
 80068f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80068fa:	ed82 7a00 	vstr	s14, [r2]
 80068fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006902:	edc2 7a01 	vstr	s15, [r2, #4]
 8006906:	e79c      	b.n	8006842 <__kernel_rem_pio2f+0x3c6>
 8006908:	ed73 7a01 	vldmdb	r3!, {s15}
 800690c:	edd3 6a01 	vldr	s13, [r3, #4]
 8006910:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006914:	3a01      	subs	r2, #1
 8006916:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800691a:	ed83 7a00 	vstr	s14, [r3]
 800691e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006922:	edc3 7a01 	vstr	s15, [r3, #4]
 8006926:	e78f      	b.n	8006848 <__kernel_rem_pio2f+0x3cc>
 8006928:	ed33 7a01 	vldmdb	r3!, {s14}
 800692c:	3c01      	subs	r4, #1
 800692e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006932:	e78f      	b.n	8006854 <__kernel_rem_pio2f+0x3d8>
 8006934:	eef1 6a66 	vneg.f32	s13, s13
 8006938:	eeb1 7a47 	vneg.f32	s14, s14
 800693c:	edc7 6a00 	vstr	s13, [r7]
 8006940:	ed87 7a01 	vstr	s14, [r7, #4]
 8006944:	eef1 7a67 	vneg.f32	s15, s15
 8006948:	e790      	b.n	800686c <__kernel_rem_pio2f+0x3f0>
 800694a:	bf00      	nop

0800694c <scalbnf>:
 800694c:	ee10 3a10 	vmov	r3, s0
 8006950:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8006954:	d02b      	beq.n	80069ae <scalbnf+0x62>
 8006956:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800695a:	d302      	bcc.n	8006962 <scalbnf+0x16>
 800695c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8006960:	4770      	bx	lr
 8006962:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8006966:	d123      	bne.n	80069b0 <scalbnf+0x64>
 8006968:	4b24      	ldr	r3, [pc, #144]	@ (80069fc <scalbnf+0xb0>)
 800696a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8006a00 <scalbnf+0xb4>
 800696e:	4298      	cmp	r0, r3
 8006970:	ee20 0a27 	vmul.f32	s0, s0, s15
 8006974:	db17      	blt.n	80069a6 <scalbnf+0x5a>
 8006976:	ee10 3a10 	vmov	r3, s0
 800697a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800697e:	3a19      	subs	r2, #25
 8006980:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8006984:	4288      	cmp	r0, r1
 8006986:	dd15      	ble.n	80069b4 <scalbnf+0x68>
 8006988:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8006a04 <scalbnf+0xb8>
 800698c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8006a08 <scalbnf+0xbc>
 8006990:	ee10 3a10 	vmov	r3, s0
 8006994:	eeb0 7a67 	vmov.f32	s14, s15
 8006998:	2b00      	cmp	r3, #0
 800699a:	bfb8      	it	lt
 800699c:	eef0 7a66 	vmovlt.f32	s15, s13
 80069a0:	ee27 0a87 	vmul.f32	s0, s15, s14
 80069a4:	4770      	bx	lr
 80069a6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8006a0c <scalbnf+0xc0>
 80069aa:	ee27 0a80 	vmul.f32	s0, s15, s0
 80069ae:	4770      	bx	lr
 80069b0:	0dd2      	lsrs	r2, r2, #23
 80069b2:	e7e5      	b.n	8006980 <scalbnf+0x34>
 80069b4:	4410      	add	r0, r2
 80069b6:	28fe      	cmp	r0, #254	@ 0xfe
 80069b8:	dce6      	bgt.n	8006988 <scalbnf+0x3c>
 80069ba:	2800      	cmp	r0, #0
 80069bc:	dd06      	ble.n	80069cc <scalbnf+0x80>
 80069be:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80069c2:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80069c6:	ee00 3a10 	vmov	s0, r3
 80069ca:	4770      	bx	lr
 80069cc:	f110 0f16 	cmn.w	r0, #22
 80069d0:	da09      	bge.n	80069e6 <scalbnf+0x9a>
 80069d2:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8006a0c <scalbnf+0xc0>
 80069d6:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8006a10 <scalbnf+0xc4>
 80069da:	ee10 3a10 	vmov	r3, s0
 80069de:	eeb0 7a67 	vmov.f32	s14, s15
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	e7d9      	b.n	800699a <scalbnf+0x4e>
 80069e6:	3019      	adds	r0, #25
 80069e8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80069ec:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80069f0:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8006a14 <scalbnf+0xc8>
 80069f4:	ee07 3a90 	vmov	s15, r3
 80069f8:	e7d7      	b.n	80069aa <scalbnf+0x5e>
 80069fa:	bf00      	nop
 80069fc:	ffff3cb0 	.word	0xffff3cb0
 8006a00:	4c000000 	.word	0x4c000000
 8006a04:	7149f2ca 	.word	0x7149f2ca
 8006a08:	f149f2ca 	.word	0xf149f2ca
 8006a0c:	0da24260 	.word	0x0da24260
 8006a10:	8da24260 	.word	0x8da24260
 8006a14:	33000000 	.word	0x33000000

08006a18 <floorf>:
 8006a18:	ee10 3a10 	vmov	r3, s0
 8006a1c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8006a20:	3a7f      	subs	r2, #127	@ 0x7f
 8006a22:	2a16      	cmp	r2, #22
 8006a24:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006a28:	dc2b      	bgt.n	8006a82 <floorf+0x6a>
 8006a2a:	2a00      	cmp	r2, #0
 8006a2c:	da12      	bge.n	8006a54 <floorf+0x3c>
 8006a2e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8006a94 <floorf+0x7c>
 8006a32:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006a36:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006a3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a3e:	dd06      	ble.n	8006a4e <floorf+0x36>
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	da24      	bge.n	8006a8e <floorf+0x76>
 8006a44:	2900      	cmp	r1, #0
 8006a46:	4b14      	ldr	r3, [pc, #80]	@ (8006a98 <floorf+0x80>)
 8006a48:	bf08      	it	eq
 8006a4a:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8006a4e:	ee00 3a10 	vmov	s0, r3
 8006a52:	4770      	bx	lr
 8006a54:	4911      	ldr	r1, [pc, #68]	@ (8006a9c <floorf+0x84>)
 8006a56:	4111      	asrs	r1, r2
 8006a58:	420b      	tst	r3, r1
 8006a5a:	d0fa      	beq.n	8006a52 <floorf+0x3a>
 8006a5c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8006a94 <floorf+0x7c>
 8006a60:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006a64:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006a68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a6c:	ddef      	ble.n	8006a4e <floorf+0x36>
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	bfbe      	ittt	lt
 8006a72:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8006a76:	fa40 f202 	asrlt.w	r2, r0, r2
 8006a7a:	189b      	addlt	r3, r3, r2
 8006a7c:	ea23 0301 	bic.w	r3, r3, r1
 8006a80:	e7e5      	b.n	8006a4e <floorf+0x36>
 8006a82:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8006a86:	d3e4      	bcc.n	8006a52 <floorf+0x3a>
 8006a88:	ee30 0a00 	vadd.f32	s0, s0, s0
 8006a8c:	4770      	bx	lr
 8006a8e:	2300      	movs	r3, #0
 8006a90:	e7dd      	b.n	8006a4e <floorf+0x36>
 8006a92:	bf00      	nop
 8006a94:	7149f2ca 	.word	0x7149f2ca
 8006a98:	bf800000 	.word	0xbf800000
 8006a9c:	007fffff 	.word	0x007fffff

08006aa0 <_init>:
 8006aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aa2:	bf00      	nop
 8006aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006aa6:	bc08      	pop	{r3}
 8006aa8:	469e      	mov	lr, r3
 8006aaa:	4770      	bx	lr

08006aac <_fini>:
 8006aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aae:	bf00      	nop
 8006ab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ab2:	bc08      	pop	{r3}
 8006ab4:	469e      	mov	lr, r3
 8006ab6:	4770      	bx	lr
