Classic Timing Analyzer report for con_signal
Wed Nov 27 17:47:30 2024
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                  ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.543 ns   ; sm   ; pc_in ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 24     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+-------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To        ;
+-------+-------------------+-----------------+-------+-----------+
; N/A   ; None              ; 11.543 ns       ; sm    ; pc_in     ;
; N/A   ; None              ; 11.078 ns       ; mova  ; reg_we    ;
; N/A   ; None              ; 11.025 ns       ; mova  ; au_en     ;
; N/A   ; None              ; 10.871 ns       ; movi  ; pc_in     ;
; N/A   ; None              ; 10.819 ns       ; add   ; reg_we    ;
; N/A   ; None              ; 10.814 ns       ; sub   ; reg_we    ;
; N/A   ; None              ; 10.766 ns       ; add   ; au_en     ;
; N/A   ; None              ; 10.761 ns       ; sub   ; au_en     ;
; N/A   ; None              ; 10.633 ns       ; in1   ; reg_we    ;
; N/A   ; None              ; 10.557 ns       ; movd  ; reg_we    ;
; N/A   ; None              ; 10.519 ns       ; movi  ; reg_we    ;
; N/A   ; None              ; 10.480 ns       ; mova  ; mux_s     ;
; N/A   ; None              ; 10.466 ns       ; jg    ; pc_ld     ;
; N/A   ; None              ; 10.451 ns       ; out1  ; au_en     ;
; N/A   ; None              ; 10.278 ns       ; movb  ; au_en     ;
; N/A   ; None              ; 10.248 ns       ; sm    ; ram_re    ;
; N/A   ; None              ; 10.221 ns       ; add   ; mux_s     ;
; N/A   ; None              ; 10.216 ns       ; sub   ; mux_s     ;
; N/A   ; None              ; 10.185 ns       ; jmp   ; pc_ld     ;
; N/A   ; None              ; 10.155 ns       ; movc  ; reg_we    ;
; N/A   ; None              ; 9.783 ns        ; movc  ; mux_s     ;
; N/A   ; None              ; 9.711 ns        ; movc  ; s[0]      ;
; N/A   ; None              ; 9.711 ns        ; movc  ; ram_re    ;
; N/A   ; None              ; 9.620 ns        ; movi  ; ram_re    ;
; N/A   ; None              ; 9.537 ns        ; movb  ; s[0]      ;
; N/A   ; None              ; 9.373 ns        ; in1   ; mux_s     ;
; N/A   ; None              ; 9.287 ns        ; movi  ; mux_s     ;
; N/A   ; None              ; 9.153 ns        ; movb  ; s[1]      ;
; N/A   ; None              ; 8.958 ns        ; in1   ; in_en     ;
; N/A   ; None              ; 8.872 ns        ; ir[0] ; reg_sr[0] ;
; N/A   ; None              ; 8.845 ns        ; ir[3] ; reg_dr[1] ;
; N/A   ; None              ; 8.840 ns        ; ir[2] ; reg_dr[0] ;
; N/A   ; None              ; 8.834 ns        ; ir[4] ; au_ac[0]  ;
; N/A   ; None              ; 8.791 ns        ; ir[6] ; au_ac[2]  ;
; N/A   ; None              ; 8.790 ns        ; halt  ; sm_en     ;
; N/A   ; None              ; 8.742 ns        ; sm    ; ir_ld     ;
; N/A   ; None              ; 8.496 ns        ; movb  ; ram_wr    ;
; N/A   ; None              ; 8.285 ns        ; ir[7] ; au_ac[3]  ;
; N/A   ; None              ; 8.165 ns        ; sub   ; gf_en     ;
; N/A   ; None              ; 8.103 ns        ; ir[1] ; reg_sr[1] ;
; N/A   ; None              ; 7.996 ns        ; out1  ; out_en    ;
; N/A   ; None              ; 7.949 ns        ; ir[5] ; au_ac[1]  ;
+-------+-------------------+-----------------+-------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 27 17:47:30 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off con_signal -c con_signal --timing_analysis_only
Info: Longest tpd from source pin "sm" to destination pin "pc_in" is 11.543 ns
    Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_120; Fanout = 3; PIN Node = 'sm'
    Info: 2: + IC(5.667 ns) + CELL(0.275 ns) = 6.792 ns; Loc. = LCCOMB_X3_Y4_N18; Fanout = 1; COMB Node = 'ram_re~2'
    Info: 3: + IC(1.963 ns) + CELL(2.788 ns) = 11.543 ns; Loc. = PIN_126; Fanout = 0; PIN Node = 'pc_in'
    Info: Total cell delay = 3.913 ns ( 33.90 % )
    Info: Total interconnect delay = 7.630 ns ( 66.10 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 198 megabytes
    Info: Processing ended: Wed Nov 27 17:47:33 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:00


