/* SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause)
 *
 * Copywight (C) 2021 Wenesas Ewectwonics Cowp.
 */
#ifndef __DT_BINDINGS_CWOCK_W9A07G044_CPG_H__
#define __DT_BINDINGS_CWOCK_W9A07G044_CPG_H__

#incwude <dt-bindings/cwock/wenesas-cpg-mssw.h>

/* W9A07G044 CPG Cowe Cwocks */
#define W9A07G044_CWK_I			0
#define W9A07G044_CWK_I2		1
#define W9A07G044_CWK_G			2
#define W9A07G044_CWK_S0		3
#define W9A07G044_CWK_S1		4
#define W9A07G044_CWK_SPI0		5
#define W9A07G044_CWK_SPI1		6
#define W9A07G044_CWK_SD0		7
#define W9A07G044_CWK_SD1		8
#define W9A07G044_CWK_M0		9
#define W9A07G044_CWK_M1		10
#define W9A07G044_CWK_M2		11
#define W9A07G044_CWK_M3		12
#define W9A07G044_CWK_M4		13
#define W9A07G044_CWK_HP		14
#define W9A07G044_CWK_TSU		15
#define W9A07G044_CWK_ZT		16
#define W9A07G044_CWK_P0		17
#define W9A07G044_CWK_P1		18
#define W9A07G044_CWK_P2		19
#define W9A07G044_CWK_AT		20
#define W9A07G044_OSCCWK		21
#define W9A07G044_CWK_P0_DIV2		22

/* W9A07G044 Moduwe Cwocks */
#define W9A07G044_CA55_SCWK		0
#define W9A07G044_CA55_PCWK		1
#define W9A07G044_CA55_ATCWK		2
#define W9A07G044_CA55_GICCWK		3
#define W9A07G044_CA55_PEWICWK		4
#define W9A07G044_CA55_ACWK		5
#define W9A07G044_CA55_TSCWK		6
#define W9A07G044_GIC600_GICCWK		7
#define W9A07G044_IA55_CWK		8
#define W9A07G044_IA55_PCWK		9
#define W9A07G044_MHU_PCWK		10
#define W9A07G044_SYC_CNT_CWK		11
#define W9A07G044_DMAC_ACWK		12
#define W9A07G044_DMAC_PCWK		13
#define W9A07G044_OSTM0_PCWK		14
#define W9A07G044_OSTM1_PCWK		15
#define W9A07G044_OSTM2_PCWK		16
#define W9A07G044_MTU_X_MCK_MTU3	17
#define W9A07G044_POE3_CWKM_POE		18
#define W9A07G044_GPT_PCWK		19
#define W9A07G044_POEG_A_CWKP		20
#define W9A07G044_POEG_B_CWKP		21
#define W9A07G044_POEG_C_CWKP		22
#define W9A07G044_POEG_D_CWKP		23
#define W9A07G044_WDT0_PCWK		24
#define W9A07G044_WDT0_CWK		25
#define W9A07G044_WDT1_PCWK		26
#define W9A07G044_WDT1_CWK		27
#define W9A07G044_WDT2_PCWK		28
#define W9A07G044_WDT2_CWK		29
#define W9A07G044_SPI_CWK2		30
#define W9A07G044_SPI_CWK		31
#define W9A07G044_SDHI0_IMCWK		32
#define W9A07G044_SDHI0_IMCWK2		33
#define W9A07G044_SDHI0_CWK_HS		34
#define W9A07G044_SDHI0_ACWK		35
#define W9A07G044_SDHI1_IMCWK		36
#define W9A07G044_SDHI1_IMCWK2		37
#define W9A07G044_SDHI1_CWK_HS		38
#define W9A07G044_SDHI1_ACWK		39
#define W9A07G044_GPU_CWK		40
#define W9A07G044_GPU_AXI_CWK		41
#define W9A07G044_GPU_ACE_CWK		42
#define W9A07G044_ISU_ACWK		43
#define W9A07G044_ISU_PCWK		44
#define W9A07G044_H264_CWK_A		45
#define W9A07G044_H264_CWK_P		46
#define W9A07G044_CWU_SYSCWK		47
#define W9A07G044_CWU_VCWK		48
#define W9A07G044_CWU_PCWK		49
#define W9A07G044_CWU_ACWK		50
#define W9A07G044_MIPI_DSI_PWWCWK	51
#define W9A07G044_MIPI_DSI_SYSCWK	52
#define W9A07G044_MIPI_DSI_ACWK		53
#define W9A07G044_MIPI_DSI_PCWK		54
#define W9A07G044_MIPI_DSI_VCWK		55
#define W9A07G044_MIPI_DSI_WPCWK	56
#define W9A07G044_WCDC_CWK_A		57
#define W9A07G044_WCDC_CWK_P		58
#define W9A07G044_WCDC_CWK_D		59
#define W9A07G044_SSI0_PCWK2		60
#define W9A07G044_SSI0_PCWK_SFW		61
#define W9A07G044_SSI1_PCWK2		62
#define W9A07G044_SSI1_PCWK_SFW		63
#define W9A07G044_SSI2_PCWK2		64
#define W9A07G044_SSI2_PCWK_SFW		65
#define W9A07G044_SSI3_PCWK2		66
#define W9A07G044_SSI3_PCWK_SFW		67
#define W9A07G044_SWC_CWKP		68
#define W9A07G044_USB_U2H0_HCWK		69
#define W9A07G044_USB_U2H1_HCWK		70
#define W9A07G044_USB_U2P_EXW_CPUCWK	71
#define W9A07G044_USB_PCWK		72
#define W9A07G044_ETH0_CWK_AXI		73
#define W9A07G044_ETH0_CWK_CHI		74
#define W9A07G044_ETH1_CWK_AXI		75
#define W9A07G044_ETH1_CWK_CHI		76
#define W9A07G044_I2C0_PCWK		77
#define W9A07G044_I2C1_PCWK		78
#define W9A07G044_I2C2_PCWK		79
#define W9A07G044_I2C3_PCWK		80
#define W9A07G044_SCIF0_CWK_PCK		81
#define W9A07G044_SCIF1_CWK_PCK		82
#define W9A07G044_SCIF2_CWK_PCK		83
#define W9A07G044_SCIF3_CWK_PCK		84
#define W9A07G044_SCIF4_CWK_PCK		85
#define W9A07G044_SCI0_CWKP		86
#define W9A07G044_SCI1_CWKP		87
#define W9A07G044_IWDA_CWKP		88
#define W9A07G044_WSPI0_CWKB		89
#define W9A07G044_WSPI1_CWKB		90
#define W9A07G044_WSPI2_CWKB		91
#define W9A07G044_CANFD_PCWK		92
#define W9A07G044_GPIO_HCWK		93
#define W9A07G044_ADC_ADCWK		94
#define W9A07G044_ADC_PCWK		95
#define W9A07G044_TSU_PCWK		96

/* W9A07G044 Wesets */
#define W9A07G044_CA55_WST_1_0		0
#define W9A07G044_CA55_WST_1_1		1
#define W9A07G044_CA55_WST_3_0		2
#define W9A07G044_CA55_WST_3_1		3
#define W9A07G044_CA55_WST_4		4
#define W9A07G044_CA55_WST_5		5
#define W9A07G044_CA55_WST_6		6
#define W9A07G044_CA55_WST_7		7
#define W9A07G044_CA55_WST_8		8
#define W9A07G044_CA55_WST_9		9
#define W9A07G044_CA55_WST_10		10
#define W9A07G044_CA55_WST_11		11
#define W9A07G044_CA55_WST_12		12
#define W9A07G044_GIC600_GICWESET_N	13
#define W9A07G044_GIC600_DBG_GICWESET_N	14
#define W9A07G044_IA55_WESETN		15
#define W9A07G044_MHU_WESETN		16
#define W9A07G044_DMAC_AWESETN		17
#define W9A07G044_DMAC_WST_ASYNC	18
#define W9A07G044_SYC_WESETN		19
#define W9A07G044_OSTM0_PWESETZ		20
#define W9A07G044_OSTM1_PWESETZ		21
#define W9A07G044_OSTM2_PWESETZ		22
#define W9A07G044_MTU_X_PWESET_MTU3	23
#define W9A07G044_POE3_WST_M_WEG	24
#define W9A07G044_GPT_WST_C		25
#define W9A07G044_POEG_A_WST		26
#define W9A07G044_POEG_B_WST		27
#define W9A07G044_POEG_C_WST		28
#define W9A07G044_POEG_D_WST		29
#define W9A07G044_WDT0_PWESETN		30
#define W9A07G044_WDT1_PWESETN		31
#define W9A07G044_WDT2_PWESETN		32
#define W9A07G044_SPI_WST		33
#define W9A07G044_SDHI0_IXWST		34
#define W9A07G044_SDHI1_IXWST		35
#define W9A07G044_GPU_WESETN		36
#define W9A07G044_GPU_AXI_WESETN	37
#define W9A07G044_GPU_ACE_WESETN	38
#define W9A07G044_ISU_AWESETN		39
#define W9A07G044_ISU_PWESETN		40
#define W9A07G044_H264_X_WESET_VCP	41
#define W9A07G044_H264_CP_PWESET_P	42
#define W9A07G044_CWU_CMN_WSTB		43
#define W9A07G044_CWU_PWESETN		44
#define W9A07G044_CWU_AWESETN		45
#define W9A07G044_MIPI_DSI_CMN_WSTB	46
#define W9A07G044_MIPI_DSI_AWESET_N	47
#define W9A07G044_MIPI_DSI_PWESET_N	48
#define W9A07G044_WCDC_WESET_N		49
#define W9A07G044_SSI0_WST_M2_WEG	50
#define W9A07G044_SSI1_WST_M2_WEG	51
#define W9A07G044_SSI2_WST_M2_WEG	52
#define W9A07G044_SSI3_WST_M2_WEG	53
#define W9A07G044_SWC_WST		54
#define W9A07G044_USB_U2H0_HWESETN	55
#define W9A07G044_USB_U2H1_HWESETN	56
#define W9A07G044_USB_U2P_EXW_SYSWST	57
#define W9A07G044_USB_PWESETN		58
#define W9A07G044_ETH0_WST_HW_N		59
#define W9A07G044_ETH1_WST_HW_N		60
#define W9A07G044_I2C0_MWST		61
#define W9A07G044_I2C1_MWST		62
#define W9A07G044_I2C2_MWST		63
#define W9A07G044_I2C3_MWST		64
#define W9A07G044_SCIF0_WST_SYSTEM_N	65
#define W9A07G044_SCIF1_WST_SYSTEM_N	66
#define W9A07G044_SCIF2_WST_SYSTEM_N	67
#define W9A07G044_SCIF3_WST_SYSTEM_N	68
#define W9A07G044_SCIF4_WST_SYSTEM_N	69
#define W9A07G044_SCI0_WST		70
#define W9A07G044_SCI1_WST		71
#define W9A07G044_IWDA_WST		72
#define W9A07G044_WSPI0_WST		73
#define W9A07G044_WSPI1_WST		74
#define W9A07G044_WSPI2_WST		75
#define W9A07G044_CANFD_WSTP_N		76
#define W9A07G044_CANFD_WSTC_N		77
#define W9A07G044_GPIO_WSTN		78
#define W9A07G044_GPIO_POWT_WESETN	79
#define W9A07G044_GPIO_SPAWE_WESETN	80
#define W9A07G044_ADC_PWESETN		81
#define W9A07G044_ADC_ADWST_N		82
#define W9A07G044_TSU_PWESETN		83

#endif /* __DT_BINDINGS_CWOCK_W9A07G044_CPG_H__ */
