#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun May 19 18:17:36 2019
# Process ID: 15812
# Current directory: C:/Users/13646/Desktop/ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16200 C:\Users\13646\Desktop\ALU\ALU.xpr
# Log file: C:/Users/13646/Desktop/ALU/vivado.log
# Journal file: C:/Users/13646/Desktop/ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/13646/Desktop/ALU/ALU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/13646/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/13646/Downloads/xilinx/Vivado/2015.4/lib/XUP_LIB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/13646/Downloads/xilinx/Vivado/2015.4/lib/74IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/13646/Downloads/xilinx/Vivado/2015.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:xup:xup_nand4:1.0'. The one found in IP location 'c:/Users/13646/Downloads/xilinx/Vivado/2015.4/lib/XUP_LIB/xup_nand4_1.0' will take precedence over the same IP in location c:/Users/13646/Downloads/xilinx/Vivado/2015.4/lib/74IP/xup_nand4_1
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 719.363 ; gain = 145.023
open_bd_design {C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/design_2.bd}
Adding component instance block -- xilinx.com:user:design_1:1.0 - design_1_0
Adding component instance block -- xilinx.com:user:design_1:1.0 - design_1_1
Adding component instance block -- xilinx.com:user:design_1:1.0 - design_1_2
Adding component instance block -- xilinx.com:user:design_1:1.0 - design_1_3
Successfully read diagram <design_2> from BD file <C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/design_2.bd>
startgroup
create_bd_port -dir O Y1
connect_bd_net [get_bd_pins /design_1_0/Y1] [get_bd_ports Y1]
endgroup
startgroup
create_bd_port -dir O Y1_1
connect_bd_net [get_bd_pins /design_1_2/Y1] [get_bd_ports Y1_1]
endgroup
startgroup
create_bd_port -dir O Y1_2
connect_bd_net [get_bd_pins /design_1_1/Y1] [get_bd_ports Y1_2]
endgroup
startgroup
create_bd_port -dir O Y1_3
connect_bd_net [get_bd_pins /design_1_3/Y1] [get_bd_ports Y1_3]
endgroup
startgroup
create_bd_port -dir O Y2
connect_bd_net [get_bd_pins /design_1_3/Y2] [get_bd_ports Y2]
endgroup
set_property name Cout [get_bd_ports Y2]
set_property name Y0 [get_bd_ports Y1]
set_property name Y1 [get_bd_ports Y1_1]
set_property name Y2 [get_bd_ports Y1_2]
set_property name Y3 [get_bd_ports Y1_3]
delete_bd_objs [get_bd_nets B_2_1]
connect_bd_net [get_bd_ports B_2] [get_bd_pins design_1_1/B]
startgroup
create_bd_port -dir I A_3
connect_bd_net [get_bd_pins /design_1_3/A] [get_bd_ports A_3]
endgroup
startgroup
create_bd_port -dir I B_3
connect_bd_net [get_bd_pins /design_1_3/B] [get_bd_ports B_3]
endgroup
make_wrapper -files [get_files C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/design_2.bd] -top
Verilog Output written to : C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2.v
Verilog Output written to : C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
Wrote  : <C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/design_2.bd> 
add_files -norecurse C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
update_compile_order -fileset sources_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v" into library work [C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2.v" into library work [C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2.v:1]
[Sun May 19 18:49:53 2019] Launched synth_1...
Run output will be captured here: C:/Users/13646/Desktop/ALU/ALU.runs/synth_1/runme.log
launch_runs impl_1
[Sun May 19 18:51:44 2019] Launched impl_1...
Run output will be captured here: C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1157.355 ; gain = 292.453
open_bd_design {C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/design_2.bd}
open_bd_design {C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/design_2.bd}
open_bd_design {C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/design_2.bd}
open_bd_design {C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/design_2.bd}
validate_bd_design -force
report_ip_status -name ip_status 
set_property package_pin "" [get_ports [list  Y1]]
generate_target all [get_files  C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/design_2.bd]
INFO: [BD 41-1662] The design 'design_2.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2.v
Verilog Output written to : C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_2_design_1_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_0/design_1_mux_8_to_1_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_0/design_1_mux_8_to_1_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_0/design_1_six_not_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_0/design_1_six_not_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_0/design_1_four_2_input_and_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_0/design_1_four_2_input_and_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_0/design_1_four_2_input_or_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_0/design_1_four_2_input_or_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_0/design_1_xup_xnor2_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_0/design_1_xup_xnor2_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_0/design_1_xup_xnor2_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_0/design_1_xup_xnor2_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_0/design_1_mux_8_to_1_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_0/design_1_mux_8_to_1_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_0/design_1_six_not_gate_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_0/design_1_six_not_gate_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_0/design_1_tri_3_input_and_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_0/design_1_tri_3_input_and_gate_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block design_1_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_2_design_1_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_1'...
INFO: [Common 17-365] Interrupt caught but 'generate_target' cannot be canceled. Please wait for command to finish.
INFO: [BD 41-1029] Generation completed for the IP Integrator block design_1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block design_1_2 .
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IPIntegrator design C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/design_2.bd
INFO: [Common 17-681] Processing pending cancel.
export_ip_user_files -of_objects [get_files C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/design_2.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/design_2.bd] -directory C:/Users/13646/Desktop/ALU/ALU.ip_user_files/sim_scripts -force -quiet
open_bd_design {C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/design_2.bd}
save_constraints -force
INFO: [Project 1-239] Creating target file 'C:/Users/13646/Desktop/ALU/ALU.srcs/constrs_1/new/design_1_wrapper.xdc' for the 'constrs_1' constraints set.
INFO: [Project 1-96] Target constrs file set to 'C:/Users/13646/Desktop/ALU/ALU.srcs/constrs_1/new/design_1_wrapper.xdc' for the 'constrs_1' constraints set.
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v" into library work [C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2.v" into library work [C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2.v:1]
[Sun May 19 19:02:47 2019] Launched synth_1...
Run output will be captured here: C:/Users/13646/Desktop/ALU/ALU.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/13646/Desktop/ALU/ALU.srcs/constrs_1/new/design_1_wrapper.xdc]
Finished Parsing XDC File [C:/Users/13646/Desktop/ALU/ALU.srcs/constrs_1/new/design_1_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_bd_design {C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/design_2.bd}
make_wrapper -files [get_files C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/design_2.bd] -top
add_files -fileset constrs_1 -norecurse C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
remove_files -fileset constrs_1 C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v" into library work [C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2.v" into library work [C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2.v:1]
[Sun May 19 19:07:15 2019] Launched synth_1...
Run output will be captured here: C:/Users/13646/Desktop/ALU/ALU.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/13646/Desktop/ALU/ALU.srcs/constrs_1/new/design_1_wrapper.xdc]
Finished Parsing XDC File [C:/Users/13646/Desktop/ALU/ALU.srcs/constrs_1/new/design_1_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_bd_design {C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:xup:mux_8_to_1:1.0 - mux_8_to_1_0
Adding component instance block -- xilinx.com:XUP:six_not_gate:1.0 - six_not_gate_0
Adding component instance block -- xilinx.com:XUP:four_2_input_and_gate:1.0 - four_2_input_and_gate_0
Adding component instance block -- xilinx.com:XUP:four_2_input_or_gate:1.0 - four_2_input_or_gate_0
Adding component instance block -- xilinx.com:xup:xup_xnor2:1.0 - xup_xnor2_0
Adding component instance block -- xilinx.com:xup:xup_xnor2:1.0 - xup_xnor2_1
Adding component instance block -- xilinx.com:xup:mux_8_to_1:1.0 - mux_8_to_1_1
Adding component instance block -- xilinx.com:XUP:six_not_gate:1.0 - six_not_gate_1
Adding component instance block -- xilinx.com:XUP:tri_3_input_and_gate:1.0 - tri_3_input_and_gate_0
Successfully read diagram <design_1> from BD file <C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design {C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/design_2.bd}
current_bd_design [get_bd_designs design_1]
current_bd_design [get_bd_designs design_2]
set_property top design_2_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'design_2.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2.v
Verilog Output written to : C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block design_1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block design_1_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_2_design_1_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_2/design_1_mux_8_to_1_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_2/design_1_mux_8_to_1_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_2/design_1_six_not_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_2/design_1_six_not_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_2/design_1_four_2_input_and_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_2/design_1_four_2_input_and_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_2/design_1_four_2_input_or_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_2/design_1_four_2_input_or_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_2/design_1_xup_xnor2_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_2/design_1_xup_xnor2_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_2/design_1_xup_xnor2_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_2/design_1_xup_xnor2_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_2/design_1_mux_8_to_1_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_2/design_1_mux_8_to_1_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_2/design_1_six_not_gate_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_2/design_1_six_not_gate_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_2/design_1_tri_3_input_and_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_2/design_1_tri_3_input_and_gate_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block design_1_2 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_2_design_1_0_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_3/design_1_mux_8_to_1_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_3/design_1_mux_8_to_1_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_3/design_1_six_not_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_3/design_1_six_not_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_3/design_1_four_2_input_and_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_3/design_1_four_2_input_and_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_3/design_1_four_2_input_or_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_3/design_1_four_2_input_or_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_3/design_1_xup_xnor2_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_3/design_1_xup_xnor2_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_3/design_1_xup_xnor2_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_3/design_1_xup_xnor2_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_3/design_1_mux_8_to_1_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_3/design_1_mux_8_to_1_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_3/design_1_six_not_gate_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_3/design_1_six_not_gate_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_0_3/design_1_tri_3_input_and_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_0_3/design_1_tri_3_input_and_gate_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block design_1_3 .
Exporting to file C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2.hwdef
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v" into library work [C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2.v" into library work [C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2.v:1]
[Sun May 19 19:16:54 2019] Launched synth_1...
Run output will be captured here: C:/Users/13646/Desktop/ALU/ALU.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1672.258 ; gain = 30.660
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/13646/Desktop/ALU/ALU.srcs/constrs_1/new/design_1_wrapper.xdc]
Finished Parsing XDC File [C:/Users/13646/Desktop/ALU/ALU.srcs/constrs_1/new/design_1_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property package_pin "" [get_ports [list  M0]]
set_property IOSTANDARD LVCMOS18 [get_ports [list M0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list M0]]
set_property IOSTANDARD LVCMOS25 [get_ports [list Cn]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Cn]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Y1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Y0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Y3]]
set_property IOSTANDARD LVCMOS33 [get_ports [list M2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Y2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list B_1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list B_2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Cout]]
set_property IOSTANDARD LVCMOS33 [get_ports [list M1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A_2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A_3]]
set_property IOSTANDARD LVCMOS33 [get_ports [list B_3]]
set_property IOSTANDARD LVCMOS33 [get_ports [list B]]
save_constraints
set_property IOSTANDARD {} [get_ports [list A_1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A_1]]
save_constraints
set_property package_pin "" [get_ports [list  A]]
place_ports M0 R2
place_ports M1 T1
place_ports M2 U1
save_constraints
place_ports Y0 L1
place_ports Y1 P1
place_ports Y2 N3
place_ports Y3 U3
place_ports Cout W3
set_property package_pin "" [get_ports [list  A]]
set_property is_loc_fixed true [get_ports [list  A]]
place_ports A W2
set_property package_pin "" [get_ports [list  A_1]]
set_property package_pin "" [get_ports [list  B_1]]
place_ports B R3
place_ports A_1 T2
place_ports B_1 T3
place_ports A_2 V2
place_ports B_2 W13
place_ports B_3 V15
place_ports A_3 W14
place_ports Cn V17
save_constraints
launch_runs impl_1 -jobs 4
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1710.340 ; gain = 0.000
[Sun May 19 19:27:25 2019] Launched impl_1...
Run output will be captured here: C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 19 20:23:12 2019] Launched impl_1...
Run output will be captured here: C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/13646/Desktop/ALU/.Xil/Vivado-20592-DESKTOP-KPCP68V/dcp/design_2_wrapper.xdc]
Finished Parsing XDC File [C:/Users/13646/Desktop/ALU/.Xil/Vivado-20592-DESKTOP-KPCP68V/dcp/design_2_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1724.020 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1724.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 17 2015-18:01:07
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796123A
set_property PROGRAM.FILE {C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/design_2_wrapper.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/design_2_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/13646/Desktop/ALU/ALU.srcs/constrs_1/new/design_1_wrapper.xdc]
Finished Parsing XDC File [C:/Users/13646/Desktop/ALU/ALU.srcs/constrs_1/new/design_1_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

place_ports Y3 P3
place_ports Cout U3
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1800.863 ; gain = 0.000
[Sun May 19 20:32:24 2019] Launched impl_1...
Run output will be captured here: C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/design_2_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property package_pin "" [get_ports [list  Cn]]
set_property is_loc_fixed true [get_ports [list  Cn]]
set_property is_loc_fixed true [get_ports [list  Cn]]
set_property package_pin "" [get_ports [list  Cn]]
undo
INFO: [Common 17-17] undo 'set_property package_pin "" [get_ports [list  Cn]]'
undo
INFO: [Common 17-17] undo 'set_property is_loc_fixed true [get_ports [list  Cn]]'
undo
INFO: [Common 17-17] undo 'set_property is_loc_fixed true [get_ports [list  Cn]]'
undo
INFO: [Common 17-17] undo 'set_property package_pin "" [get_ports [list  Cn]]'
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/design_2_wrapper.bit} [lindex [get_hw_devices] 0]'
redo
INFO: [Common 17-16] redo 'set_property PROGRAM.FILE {C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/design_2_wrapper.bit} [lindex [get_hw_devices] 0]'
redo
INFO: [Common 17-16] redo 'set_property package_pin "" [get_ports [list  Cn]]'
undo
INFO: [Common 17-17] undo 'set_property package_pin "" [get_ports [list  Cn]]'
startgroup
set_property package_pin "" [get_ports [list  M0]]
place_ports M2 R2
endgroup
place_ports M0 U1
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1812.219 ; gain = 0.000
[Sun May 19 20:38:24 2019] Launched impl_1...
Run output will be captured here: C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/design_2_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
open_bd_design {C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/design_2.bd}
open_bd_design {C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/design_1.bd}
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 19 20:45:48 2019] Launched impl_1...
Run output will be captured here: C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/design_2_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183796123A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796123A
set_property PROGRAM.FILE {C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/design_2_wrapper.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev  [lindex [get_cfgmem_parts {s25fl032p-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.FILES [list "C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/design_2_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices] 0]]; program_hw_devices [lindex [get_hw_devices] 0]; }; 
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_cfgmem -hw_cfgmem [get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
Mfg ID : 1   Memory Type : 2   Memory Capacity : 15   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:00 ; elapsed = 00:00:50 . Memory (MB): peak = 1812.219 ; gain = 0.000
endgroup
open_bd_design {C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/design_2.bd}
open_bd_design {C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_cells xup_xnor2_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells xup_xnor2_0]'
redo
INFO: [Common 17-16] redo 'delete_bd_objs [get_bd_cells xup_xnor2_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells xup_xnor2_0]'
create_bd_cell -type ip -vlnv xilinx.com:xup:xup_xor2:1.0 xup_xor2_0
set_property location {1 21 348} [get_bd_cells xup_xor2_0]
set_property location {2 229 431} [get_bd_cells xup_xor2_0]
connect_bd_net [get_bd_pins xup_xor2_0/a] [get_bd_pins xup_xnor2_0/a]
connect_bd_net [get_bd_ports B] [get_bd_pins xup_xor2_0/b]
delete_bd_objs [get_bd_nets xup_xnor2_0_y]
connect_bd_net [get_bd_pins xup_xor2_0/y] [get_bd_pins xup_xnor2_1/a]
connect_bd_net [get_bd_pins six_not_gate_1/A1] [get_bd_pins xup_xor2_0/y]
connect_bd_net [get_bd_pins mux_8_to_1_0/D4] [get_bd_pins xup_xor2_0/y]
copy_bd_objs /  [get_bd_cells {xup_xor2_0}]
set_property location {3 450 578} [get_bd_cells xup_xor2_1]
connect_bd_net [get_bd_pins xup_xor2_1/a] [get_bd_pins xup_xor2_0/y]
connect_bd_net [get_bd_ports Cn] [get_bd_pins xup_xor2_1/b]
delete_bd_objs [get_bd_nets xup_xnor2_1_y]
delete_bd_objs [get_bd_cells xup_xnor2_1]
connect_bd_net [get_bd_pins mux_8_to_1_0/D6] [get_bd_pins xup_xor2_1/y]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins mux_8_to_1_0/D6] [get_bd_pins xup_xor2_1/y]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells xup_xnor2_1]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets xup_xnor2_1_y]'
delete_bd_objs [get_bd_cells xup_xnor2_1]
connect_bd_net [get_bd_pins xup_xor2_1/y] [get_bd_pins mux_8_to_1_0/D5]
open_bd_design {C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/design_1.bd}
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins xup_xor2_1/y] [get_bd_pins mux_8_to_1_0/D5]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells xup_xnor2_1]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports Cn] [get_bd_pins xup_xor2_1/b]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins xup_xor2_1/a] [get_bd_pins xup_xor2_0/y]'
undo
INFO: [Common 17-17] undo 'set_property location {3 450 578} [get_bd_cells xup_xor2_1]'
undo
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_cells {xup_xor2_0}]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins mux_8_to_1_0/D4] [get_bd_pins xup_xor2_0/y]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins six_not_gate_1/A1] [get_bd_pins xup_xor2_0/y]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins xup_xor2_0/y] [get_bd_pins xup_xnor2_1/a]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets xup_xnor2_0_y]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins xup_xor2_0/b]'
redo
INFO: [Common 17-16] redo 'connect_bd_net [get_bd_ports B] [get_bd_pins xup_xor2_0/b]'
redo
INFO: [Common 17-16] redo 'delete_bd_objs [get_bd_nets xup_xnor2_0_y]'
redo
INFO: [Common 17-16] redo 'connect_bd_net [get_bd_pins xup_xor2_0/y] [get_bd_pins xup_xnor2_1/a]'
redo
INFO: [Common 17-16] redo 'connect_bd_net [get_bd_pins six_not_gate_1/A1] [get_bd_pins xup_xor2_0/y]'
redo
INFO: [Common 17-16] redo 'connect_bd_net [get_bd_pins mux_8_to_1_0/D4] [get_bd_pins xup_xor2_0/y]'
redo
INFO: [Common 17-16] redo 'copy_bd_objs /  [get_bd_cells {xup_xor2_0}]'
redo
INFO: [Common 17-16] redo 'set_property location {3 450 578} [get_bd_cells xup_xor2_1]'
redo
INFO: [Common 17-16] redo 'connect_bd_net [get_bd_pins xup_xor2_1/a] [get_bd_pins xup_xor2_0/y]'
redo
INFO: [Common 17-16] redo 'connect_bd_net [get_bd_ports Cn] [get_bd_pins xup_xor2_1/b]'
redo
INFO: [Common 17-16] redo 'delete_bd_objs [get_bd_cells xup_xnor2_1]'
redo
INFO: [Common 17-16] redo 'connect_bd_net [get_bd_pins xup_xor2_1/y] [get_bd_pins mux_8_to_1_0/D5]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins xup_xor2_1/y] [get_bd_pins mux_8_to_1_0/D5]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells xup_xnor2_1]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports Cn] [get_bd_pins xup_xor2_1/b]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins xup_xor2_1/a] [get_bd_pins xup_xor2_0/y]'
undo
INFO: [Common 17-17] undo 'set_property location {3 450 578} [get_bd_cells xup_xor2_1]'
undo
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_cells {xup_xor2_0}]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins mux_8_to_1_0/D4] [get_bd_pins xup_xor2_0/y]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins six_not_gate_1/A1] [get_bd_pins xup_xor2_0/y]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins xup_xor2_0/y] [get_bd_pins xup_xnor2_1/a]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets xup_xnor2_0_y]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins xup_xor2_0/b]'
redo
INFO: [Common 17-16] redo 'connect_bd_net [get_bd_ports B] [get_bd_pins xup_xor2_0/b]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B] [get_bd_pins xup_xor2_0/b]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins xup_xor2_0/a] [get_bd_pins xup_xnor2_0/a]'
undo
INFO: [Common 17-17] undo 'set_property location {2 229 431} [get_bd_cells xup_xor2_0]'
undo
INFO: [Common 17-17] undo 'set_property location {1 21 348} [get_bd_cells xup_xor2_0]'
undo
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:xup:xup_xor2:1.0 xup_xor2_0'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'startgroup'
redo
INFO: [Common 17-16] redo 'startgroup'
INFO: [Common 17-16] redo 'endgroup'
redo
INFO: [Common 17-16] redo 'create_bd_cell -type ip -vlnv xilinx.com:xup:xup_xor2:1.0 xup_xor2_0'
copy_bd_objs /  [get_bd_cells {xup_xor2_0}]
set_property location {2 266 532} [get_bd_cells xup_xor2_1]
set_property location {2 232 651} [get_bd_cells xup_xor2_1]
connect_bd_net [get_bd_ports A] [get_bd_pins xup_xor2_1/a]
connect_bd_net [get_bd_ports B] [get_bd_pins xup_xor2_1/b]
delete_bd_objs [get_bd_cells xup_xnor2_0]
connect_bd_net [get_bd_pins xup_xor2_1/y] [get_bd_pins mux_8_to_1_0/D4]
connect_bd_net [get_bd_pins xup_xor2_0/a] [get_bd_pins xup_xor2_1/y]
connect_bd_net [get_bd_ports Cn] [get_bd_pins xup_xor2_0/b]
delete_bd_objs [get_bd_cells xup_xnor2_1]
connect_bd_net [get_bd_pins xup_xor2_0/y] [get_bd_pins mux_8_to_1_0/D5]
save_bd_design
Wrote  : <C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/design_1.bd> 
ipx::package_project -root_dir C:/Users/13646/Desktop/ip_repo -vendor sysu -library user -taxonomy /UserIP -module design_1 -import_files
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/mux_8_to_1_0/S_n
/mux_8_to_1_0/D7
/six_not_gate_0/A3
/six_not_gate_0/A4
/six_not_gate_0/A5
/six_not_gate_0/A6
/mux_8_to_1_1/D7
/six_not_gate_1/A6
/tri_3_input_and_gate_0/A2
/tri_3_input_and_gate_0/B2
/tri_3_input_and_gate_0/C2
/tri_3_input_and_gate_0/A3
/tri_3_input_and_gate_0/B3
/tri_3_input_and_gate_0/C3

Verilog Output written to : C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_8_to_1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block six_not_gate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block four_2_input_and_gate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block four_2_input_or_gate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_8_to_1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block six_not_gate_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tri_3_input_and_gate_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xup_xor2_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xup_xor2_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xup_xor2_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_xor2_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xup_xor2_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xup_xor2_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xup_xor2_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_xor2_1 .
Exporting to file C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
set_property core_revision 2 [ipx::find_open_core sysu:user:design_1:1.0]
ipx::create_xgui_files [ipx::find_open_core sysu:user:design_1:1.0]
ipx::update_checksums [ipx::find_open_core sysu:user:design_1:1.0]
ipx::save_core [ipx::find_open_core sysu:user:design_1:1.0]
set_property  ip_repo_paths  {c:/Users/13646/Desktop/ip_repo c:/Users/13646/AppData/Roaming/Xilinx/ip_repo c:/Users/13646/Downloads/xilinx/Vivado/2015.4/lib/XUP_LIB c:/Users/13646/Downloads/xilinx/Vivado/2015.4/lib/74IP} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/13646/Desktop/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/13646/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/13646/Downloads/xilinx/Vivado/2015.4/lib/XUP_LIB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/13646/Downloads/xilinx/Vivado/2015.4/lib/74IP'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:xup:xup_nand4:1.0'. The one found in IP location 'c:/Users/13646/Downloads/xilinx/Vivado/2015.4/lib/XUP_LIB/xup_nand4_1.0' will take precedence over the same IP in location c:/Users/13646/Downloads/xilinx/Vivado/2015.4/lib/74IP/xup_nand4_1
ipx::unload_core c:/Users/13646/Desktop/ip_repo/component.xml
open_bd_design {C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/design_2.bd}
create_bd_cell -type ip -vlnv sysu:user:design_1:1.0 design_1_4
set_property location {1 134 281} [get_bd_cells design_1_4]
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
delete_bd_objs [get_bd_nets A_1] [get_bd_nets B_1] [get_bd_nets Cn_1] [get_bd_nets design_1_0_Y1] [get_bd_nets design_1_0_Y2] [get_bd_cells design_1_0]
set_property location {1 83 82} [get_bd_cells design_1_4]
connect_bd_net [get_bd_ports A] [get_bd_pins design_1_4/A]
connect_bd_net [get_bd_ports B] [get_bd_pins design_1_4/B]
connect_bd_net [get_bd_ports M0] [get_bd_pins design_1_4/M0]
connect_bd_net [get_bd_ports M1] [get_bd_pins design_1_4/M1]
connect_bd_net [get_bd_ports M2] [get_bd_pins design_1_4/M2]
connect_bd_net [get_bd_ports Cn] [get_bd_pins design_1_4/Cn]
connect_bd_net [get_bd_pins design_1_4/Y1] [get_bd_pins design_1_2/Cn]
copy_bd_objs /  [get_bd_cells {design_1_4}]
copy_bd_objs /  [get_bd_cells {design_1_4}]
copy_bd_objs /  [get_bd_cells {design_1_4}]
delete_bd_objs [get_bd_nets A_1_1] [get_bd_nets B_1_1] [get_bd_nets design_1_4_Y1] [get_bd_nets design_1_2_Y1] [get_bd_nets design_1_2_Y2] [get_bd_cells design_1_2]
set_property location {2 296 79} [get_bd_cells design_1_7]
connect_bd_net [get_bd_pins design_1_4/Y1] [get_bd_pins design_1_7/Cn]
connect_bd_net [get_bd_ports Y1] [get_bd_pins design_1_7/Y1]
connect_bd_net [get_bd_ports Y0] [get_bd_pins design_1_4/Y1]
delete_bd_objs [get_bd_nets A_2_1] [get_bd_nets B_2_1] [get_bd_nets design_1_1_Y1] [get_bd_nets design_1_1_Y2] [get_bd_cells design_1_1]
delete_bd_objs [get_bd_nets A_3_1] [get_bd_nets B_3_1] [get_bd_nets design_1_3_Y1] [get_bd_nets design_1_3_Y2] [get_bd_cells design_1_3]
set_property location {3 482 88} [get_bd_cells design_1_6]
set_property location {4 689 85} [get_bd_cells design_1_5]
connect_bd_net [get_bd_ports Y3] [get_bd_pins design_1_5/Y1]
connect_bd_net [get_bd_ports Y2] [get_bd_pins design_1_5/Y2]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports Y2] [get_bd_pins design_1_5/Y2]'
connect_bd_net [get_bd_ports Cout] [get_bd_pins design_1_5/Y2]
connect_bd_net [get_bd_ports Y2] [get_bd_pins design_1_6/Y1]
connect_bd_net [get_bd_pins design_1_7/Y1] [get_bd_pins design_1_6/Cn]
connect_bd_net [get_bd_pins design_1_6/Y1] [get_bd_pins design_1_5/Cn]
connect_bd_net [get_bd_ports M0] [get_bd_pins design_1_7/M0]
connect_bd_net [get_bd_ports M1] [get_bd_pins design_1_7/M1]
connect_bd_net [get_bd_ports M2] [get_bd_pins design_1_7/M2]
connect_bd_net [get_bd_ports M0] [get_bd_pins design_1_6/M0]
connect_bd_net [get_bd_ports M1] [get_bd_pins design_1_6/M1]
connect_bd_net [get_bd_ports M2] [get_bd_pins design_1_6/M2]
connect_bd_net [get_bd_ports M0] [get_bd_pins design_1_5/M0]
connect_bd_net [get_bd_ports M1] [get_bd_pins design_1_5/M1]
connect_bd_net [get_bd_ports M2] [get_bd_pins design_1_5/M2]
connect_bd_net [get_bd_ports A_1] [get_bd_pins design_1_7/A]
connect_bd_net [get_bd_ports B_1] [get_bd_pins design_1_7/B]
connect_bd_net [get_bd_ports B_2] [get_bd_pins design_1_6/A]
connect_bd_net [get_bd_ports B_2] [get_bd_pins design_1_6/B]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B_2] [get_bd_pins design_1_6/B]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports B_2] [get_bd_pins design_1_6/A]'
connect_bd_net [get_bd_ports A_2] [get_bd_pins design_1_6/A]
connect_bd_net [get_bd_ports B_2] [get_bd_pins design_1_6/B]
connect_bd_net [get_bd_ports A_3] [get_bd_pins design_1_5/A]
connect_bd_net [get_bd_ports B_3] [get_bd_pins design_1_5/B]
save_bd_design
Wrote  : <C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/design_2.bd> 
make_wrapper -files [get_files C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/design_2.bd] -top
Verilog Output written to : C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2.v
Verilog Output written to : C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'design_2.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2.v
Verilog Output written to : C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_2_design_1_4_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_0/design_1_mux_8_to_1_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_0/design_1_mux_8_to_1_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_0/design_1_six_not_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_0/design_1_six_not_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_0/design_1_four_2_input_and_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_0/design_1_four_2_input_and_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_0/design_1_four_2_input_or_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_0/design_1_four_2_input_or_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_0/design_1_mux_8_to_1_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_0/design_1_mux_8_to_1_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_0/design_1_six_not_gate_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_0/design_1_six_not_gate_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_0/design_1_tri_3_input_and_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_0/design_1_tri_3_input_and_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_0/design_1_xup_xor2_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_0/design_1_xup_xor2_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_0/design_1_xup_xor2_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_0/design_1_xup_xor2_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block design_1_4 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_2_design_1_4_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_1/design_1_mux_8_to_1_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_1/design_1_mux_8_to_1_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_1/design_1_six_not_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_1/design_1_six_not_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_1/design_1_four_2_input_and_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_1/design_1_four_2_input_and_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_1/design_1_four_2_input_or_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_1/design_1_four_2_input_or_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_1/design_1_mux_8_to_1_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_1/design_1_mux_8_to_1_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_1/design_1_six_not_gate_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_1/design_1_six_not_gate_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_1/design_1_tri_3_input_and_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_1/design_1_tri_3_input_and_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_1/design_1_xup_xor2_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_1/design_1_xup_xor2_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_1/design_1_xup_xor2_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_1/design_1_xup_xor2_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block design_1_5 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_2_design_1_4_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_2/design_1_mux_8_to_1_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_2/design_1_mux_8_to_1_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_2/design_1_six_not_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_2/design_1_six_not_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_2/design_1_four_2_input_and_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_2/design_1_four_2_input_and_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_2/design_1_four_2_input_or_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_2/design_1_four_2_input_or_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_2/design_1_mux_8_to_1_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_2/design_1_mux_8_to_1_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_2/design_1_six_not_gate_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_2/design_1_six_not_gate_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_2/design_1_tri_3_input_and_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_2/design_1_tri_3_input_and_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_2/design_1_xup_xor2_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_2/design_1_xup_xor2_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_2/design_1_xup_xor2_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_2/design_1_xup_xor2_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block design_1_6 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_2_design_1_4_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_3/design_1_mux_8_to_1_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_3/design_1_mux_8_to_1_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_3/design_1_six_not_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_3/design_1_six_not_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_3/design_1_four_2_input_and_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_3/design_1_four_2_input_and_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_3/design_1_four_2_input_or_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_3/design_1_four_2_input_or_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_3/design_1_mux_8_to_1_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_3/design_1_mux_8_to_1_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_3/design_1_six_not_gate_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_3/design_1_six_not_gate_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_3/design_1_tri_3_input_and_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_3/design_1_tri_3_input_and_gate_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_3/design_1_xup_xor2_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_3/design_1_xup_xor2_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_2_design_1_4_3/design_1_xup_xor2_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_2_design_1_4_3/design_1_xup_xor2_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block design_1_7 .
Exporting to file C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2.hwdef
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v" into library work [C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2.v" into library work [C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2.v:1]
[Sun May 19 21:11:14 2019] Launched synth_1...
Run output will be captured here: C:/Users/13646/Desktop/ALU/ALU.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2026.109 ; gain = 5.895
current_bd_design [get_bd_designs design_1]
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun May 19 21:11:55 2019] Launched impl_1...
Run output will be captured here: C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/13646/Desktop/ALU/.Xil/Vivado-20592-DESKTOP-KPCP68V/dcp/design_2_wrapper.xdc]
Finished Parsing XDC File [C:/Users/13646/Desktop/ALU/.Xil/Vivado-20592-DESKTOP-KPCP68V/dcp/design_2_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 2079.797 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 2079.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183796123A
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE false [get_runs impl_1]
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796123A
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 19 21:14:28 2019] Launched impl_1...
Run output will be captured here: C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/design_2_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
open_bd_design {C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/design_2.bd}
current_design synth_1
open_bd_design {C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/design_2.bd}
delete_bd_objs [get_bd_nets design_1_4_Y1]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets design_1_4_Y1]'
delete_bd_objs [get_bd_nets design_1_4_Y1]
connect_bd_net [get_bd_pins design_1_4/Y2] [get_bd_pins design_1_7/Cn]
delete_bd_objs [get_bd_nets design_1_7_Y1]
connect_bd_net [get_bd_pins design_1_7/Y2] [get_bd_pins design_1_6/Cn]
delete_bd_objs [get_bd_nets design_1_6_Y1]
connect_bd_net [get_bd_pins design_1_6/Y2] [get_bd_pins design_1_5/Cn]
connect_bd_net [get_bd_ports Y2] [get_bd_pins design_1_6/Y1]
connect_bd_net [get_bd_ports Y1] [get_bd_pins design_1_7/Y1]
connect_bd_net [get_bd_ports Y0] [get_bd_pins design_1_4/Y1]
make_wrapper -files [get_files C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_1/design_1.bd] -top
save_bd_design
Wrote  : <C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/design_2.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
Verilog Output written to : C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2.v
Verilog Output written to : C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block design_1_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block design_1_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block design_1_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block design_1_7 .
Exporting to file C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun May 19 21:24:42 2019] Launched synth_1...
Run output will be captured here: C:/Users/13646/Desktop/ALU/ALU.runs/synth_1/runme.log
[Sun May 19 21:24:42 2019] Launched impl_1...
Run output will be captured here: C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/design_2_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183796123A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796123A
set_property PROGRAM.FILE {C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/design_2_wrapper.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 19 21:34:44 2019] Launched impl_1...
Run output will be captured here: C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 19 21:36:00 2019] Launched impl_1...
Run output will be captured here: C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/design_2_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev  [lindex [get_cfgmem_parts {s25fl032p-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.FILES [list "C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/design_2_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices] 0]]; program_hw_devices [lindex [get_hw_devices] 0]; }; 
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_cfgmem -hw_cfgmem [get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
Mfg ID : 1   Memory Type : 2   Memory Capacity : 15   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:00 ; elapsed = 00:00:50 . Memory (MB): peak = 2163.082 ; gain = 0.000
endgroup
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183796123A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796123A
set_property PROGRAM.FILE {C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/design_2_wrapper.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/design_2_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev  [lindex [get_cfgmem_parts {s25fl032p-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.FILES [list "C:/Users/13646/Desktop/ALU/ALU.runs/impl_1/design_2_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices] 0]]; program_hw_devices [lindex [get_hw_devices] 0]; }; 
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_cfgmem -hw_cfgmem [get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
Mfg ID : 1   Memory Type : 2   Memory Capacity : 15   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 2163.082 ; gain = 0.000
endgroup
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183796123A
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 19 21:43:59 2019...
