Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Oct 11 17:28:50 2025
| Host         : rog running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  114         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (61)
6. checking no_output_delay (51)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (61)
-------------------------------
 There are 61 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (51)
--------------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.969        0.000                      0                 1468        0.094        0.000                      0                 1468        4.020        0.000                       0                   653  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.969        0.000                      0                 1468        0.094        0.000                      0                 1468        4.020        0.000                       0                   653  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 1.631ns (31.245%)  route 3.589ns (68.755%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y31         FDRE                                         r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/Q
                         net (fo=5, routed)           1.422     2.814    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/rows_read_reg_654[9]
    SLICE_X15Y32         LUT4 (Prop_lut4_I0_O)        0.299     3.113 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20/O
                         net (fo=1, routed)           0.000     3.113    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.645 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.645    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.759 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.873 f  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2/CO[3]
                         net (fo=8, routed)           1.320     5.193    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U_n_1
    SLICE_X7Y33          LUT4 (Prop_lut4_I0_O)        0.153     5.346 r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164[7]_i_1/O
                         net (fo=8, routed)           0.848     6.193    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164
    SLICE_X6Y36          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X6Y36          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X6Y36          FDRE (Setup_fdre_C_R)       -0.727    10.162    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[1]
  -------------------------------------------------------------------
                         required time                         10.162    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 1.631ns (31.245%)  route 3.589ns (68.755%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y31         FDRE                                         r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/Q
                         net (fo=5, routed)           1.422     2.814    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/rows_read_reg_654[9]
    SLICE_X15Y32         LUT4 (Prop_lut4_I0_O)        0.299     3.113 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20/O
                         net (fo=1, routed)           0.000     3.113    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.645 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.645    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.759 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.873 f  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2/CO[3]
                         net (fo=8, routed)           1.320     5.193    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U_n_1
    SLICE_X7Y33          LUT4 (Prop_lut4_I0_O)        0.153     5.346 r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164[7]_i_1/O
                         net (fo=8, routed)           0.848     6.193    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164
    SLICE_X6Y36          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X6Y36          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X6Y36          FDRE (Setup_fdre_C_R)       -0.727    10.162    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[4]
  -------------------------------------------------------------------
                         required time                         10.162    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 1.631ns (31.245%)  route 3.589ns (68.755%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y31         FDRE                                         r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/Q
                         net (fo=5, routed)           1.422     2.814    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/rows_read_reg_654[9]
    SLICE_X15Y32         LUT4 (Prop_lut4_I0_O)        0.299     3.113 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20/O
                         net (fo=1, routed)           0.000     3.113    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.645 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.645    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.759 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.873 f  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2/CO[3]
                         net (fo=8, routed)           1.320     5.193    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U_n_1
    SLICE_X7Y33          LUT4 (Prop_lut4_I0_O)        0.153     5.346 r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164[7]_i_1/O
                         net (fo=8, routed)           0.848     6.193    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164
    SLICE_X6Y36          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X6Y36          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X6Y36          FDRE (Setup_fdre_C_R)       -0.727    10.162    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[5]
  -------------------------------------------------------------------
                         required time                         10.162    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 1.631ns (31.245%)  route 3.589ns (68.755%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y31         FDRE                                         r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/Q
                         net (fo=5, routed)           1.422     2.814    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/rows_read_reg_654[9]
    SLICE_X15Y32         LUT4 (Prop_lut4_I0_O)        0.299     3.113 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20/O
                         net (fo=1, routed)           0.000     3.113    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.645 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.645    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.759 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.873 f  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2/CO[3]
                         net (fo=8, routed)           1.320     5.193    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U_n_1
    SLICE_X7Y33          LUT4 (Prop_lut4_I0_O)        0.153     5.346 r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164[7]_i_1/O
                         net (fo=8, routed)           0.848     6.193    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164
    SLICE_X6Y36          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X6Y36          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X6Y36          FDRE (Setup_fdre_C_R)       -0.727    10.162    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[6]
  -------------------------------------------------------------------
                         required time                         10.162    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.631ns (31.393%)  route 3.564ns (68.607%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y31         FDRE                                         r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/Q
                         net (fo=5, routed)           1.422     2.814    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/rows_read_reg_654[9]
    SLICE_X15Y32         LUT4 (Prop_lut4_I0_O)        0.299     3.113 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20/O
                         net (fo=1, routed)           0.000     3.113    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.645 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.645    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.759 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.873 f  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2/CO[3]
                         net (fo=8, routed)           1.320     5.193    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U_n_1
    SLICE_X7Y33          LUT4 (Prop_lut4_I0_O)        0.153     5.346 r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164[7]_i_1/O
                         net (fo=8, routed)           0.823     6.168    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X7Y34          FDRE (Setup_fdre_C_R)       -0.632    10.257    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[0]
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.631ns (31.393%)  route 3.564ns (68.607%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y31         FDRE                                         r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/Q
                         net (fo=5, routed)           1.422     2.814    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/rows_read_reg_654[9]
    SLICE_X15Y32         LUT4 (Prop_lut4_I0_O)        0.299     3.113 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20/O
                         net (fo=1, routed)           0.000     3.113    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.645 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.645    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.759 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.873 f  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2/CO[3]
                         net (fo=8, routed)           1.320     5.193    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U_n_1
    SLICE_X7Y33          LUT4 (Prop_lut4_I0_O)        0.153     5.346 r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164[7]_i_1/O
                         net (fo=8, routed)           0.823     6.168    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X7Y34          FDRE (Setup_fdre_C_R)       -0.632    10.257    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[2]
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.631ns (31.393%)  route 3.564ns (68.607%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y31         FDRE                                         r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/Q
                         net (fo=5, routed)           1.422     2.814    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/rows_read_reg_654[9]
    SLICE_X15Y32         LUT4 (Prop_lut4_I0_O)        0.299     3.113 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20/O
                         net (fo=1, routed)           0.000     3.113    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.645 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.645    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.759 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.873 f  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2/CO[3]
                         net (fo=8, routed)           1.320     5.193    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U_n_1
    SLICE_X7Y33          LUT4 (Prop_lut4_I0_O)        0.153     5.346 r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164[7]_i_1/O
                         net (fo=8, routed)           0.823     6.168    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X7Y34          FDRE (Setup_fdre_C_R)       -0.632    10.257    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[3]
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.631ns (31.393%)  route 3.564ns (68.607%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y31         FDRE                                         r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/Q
                         net (fo=5, routed)           1.422     2.814    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/rows_read_reg_654[9]
    SLICE_X15Y32         LUT4 (Prop_lut4_I0_O)        0.299     3.113 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20/O
                         net (fo=1, routed)           0.000     3.113    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.645 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.645    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.759 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.873 f  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2/CO[3]
                         net (fo=8, routed)           1.320     5.193    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U_n_1
    SLICE_X7Y33          LUT4 (Prop_lut4_I0_O)        0.153     5.346 r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164[7]_i_1/O
                         net (fo=8, routed)           0.823     6.168    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X7Y34          FDRE (Setup_fdre_C_R)       -0.632    10.257    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[7]
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/LineBuffer_1_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln18_reg_1091_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 3.819ns (65.918%)  route 1.975ns (34.082%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/LineBuffer_1_U/ap_clk
    RAMB18_X0Y10         RAMB18E1                                     r  bd_0_i/hls_inst/inst/LineBuffer_1_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/LineBuffer_1_U/ram_reg/DOBDO[1]
                         net (fo=4, routed)           1.467     4.894    bd_0_i/hls_inst/inst/LineBuffer_U/tmp_reg_1076_reg[7][1]
    SLICE_X7Y29          LUT5 (Prop_lut5_I2_O)        0.152     5.046 r  bd_0_i/hls_inst/inst/LineBuffer_U/tmp_2_reg_1081[1]_i_1/O
                         net (fo=3, routed)           0.507     5.554    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_2_reg_1081_reg[7]_0[1]
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.326     5.880 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln18_reg_1091[3]_i_7/O
                         net (fo=1, routed)           0.000     5.880    bd_0_i/hls_inst/inst/LineBuffer_U/S[0]
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.430 r  bd_0_i/hls_inst/inst/LineBuffer_U/add_ln18_reg_1091_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.430    bd_0_i/hls_inst/inst/LineBuffer_U/add_ln18_reg_1091_reg[3]_i_1_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.544 r  bd_0_i/hls_inst/inst/LineBuffer_U/add_ln18_reg_1091_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.544    bd_0_i/hls_inst/inst/LineBuffer_U/add_ln18_reg_1091_reg[7]_i_1_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.767 r  bd_0_i/hls_inst/inst/LineBuffer_U/add_ln18_reg_1091_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.767    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln18_reg_1091_reg[9]_0[8]
    SLICE_X5Y31          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln18_reg_1091_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
    SLICE_X5Y31          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln18_reg_1091_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X5Y31          FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln18_reg_1091_reg[8]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/LineBuffer_1_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln18_reg_1091_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 3.816ns (65.901%)  route 1.975ns (34.099%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/LineBuffer_1_U/ap_clk
    RAMB18_X0Y10         RAMB18E1                                     r  bd_0_i/hls_inst/inst/LineBuffer_1_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/LineBuffer_1_U/ram_reg/DOBDO[1]
                         net (fo=4, routed)           1.467     4.894    bd_0_i/hls_inst/inst/LineBuffer_U/tmp_reg_1076_reg[7][1]
    SLICE_X7Y29          LUT5 (Prop_lut5_I2_O)        0.152     5.046 r  bd_0_i/hls_inst/inst/LineBuffer_U/tmp_2_reg_1081[1]_i_1/O
                         net (fo=3, routed)           0.507     5.554    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_2_reg_1081_reg[7]_0[1]
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.326     5.880 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln18_reg_1091[3]_i_7/O
                         net (fo=1, routed)           0.000     5.880    bd_0_i/hls_inst/inst/LineBuffer_U/S[0]
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.430 r  bd_0_i/hls_inst/inst/LineBuffer_U/add_ln18_reg_1091_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.430    bd_0_i/hls_inst/inst/LineBuffer_U/add_ln18_reg_1091_reg[3]_i_1_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.764 r  bd_0_i/hls_inst/inst/LineBuffer_U/add_ln18_reg_1091_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.764    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln18_reg_1091_reg[9]_0[5]
    SLICE_X5Y30          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln18_reg_1091_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
    SLICE_X5Y30          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln18_reg_1091_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln18_reg_1091_reg[5]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                  4.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/col_reg_1025_pp0_iter1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/LineBuffer_1_U/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.203%)  route 0.158ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
    SLICE_X9Y27          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/col_reg_1025_pp0_iter1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/col_reg_1025_pp0_iter1_reg_reg[2]/Q
                         net (fo=3, routed)           0.158     0.709    bd_0_i/hls_inst/inst/LineBuffer_1_U/Q[2]
    RAMB18_X0Y10         RAMB18E1                                     r  bd_0_i/hls_inst/inst/LineBuffer_1_U/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.432     0.432    bd_0_i/hls_inst/inst/LineBuffer_1_U/ap_clk
    RAMB18_X0Y10         RAMB18E1                                     r  bd_0_i/hls_inst/inst/LineBuffer_1_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.615    bd_0_i/hls_inst/inst/LineBuffer_1_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/col_reg_1025_pp0_iter1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/LineBuffer_U/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.203%)  route 0.158ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
    SLICE_X9Y27          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/col_reg_1025_pp0_iter1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/col_reg_1025_pp0_iter1_reg_reg[2]/Q
                         net (fo=3, routed)           0.158     0.709    bd_0_i/hls_inst/inst/LineBuffer_U/Q[2]
    RAMB18_X0Y11         RAMB18E1                                     r  bd_0_i/hls_inst/inst/LineBuffer_U/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.432     0.432    bd_0_i/hls_inst/inst/LineBuffer_U/ap_clk
    RAMB18_X0Y11         RAMB18E1                                     r  bd_0_i/hls_inst/inst/LineBuffer_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.615    bd_0_i/hls_inst/inst/LineBuffer_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/col_reg_1025_pp0_iter1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/LineBuffer_1_U/ram_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.136%)  route 0.158ns (52.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
    SLICE_X9Y27          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/col_reg_1025_pp0_iter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/col_reg_1025_pp0_iter1_reg_reg[1]/Q
                         net (fo=3, routed)           0.158     0.709    bd_0_i/hls_inst/inst/LineBuffer_1_U/Q[1]
    RAMB18_X0Y10         RAMB18E1                                     r  bd_0_i/hls_inst/inst/LineBuffer_1_U/ram_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.432     0.432    bd_0_i/hls_inst/inst/LineBuffer_1_U/ap_clk
    RAMB18_X0Y10         RAMB18E1                                     r  bd_0_i/hls_inst/inst/LineBuffer_1_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.615    bd_0_i/hls_inst/inst/LineBuffer_1_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/col_reg_1025_pp0_iter1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/LineBuffer_U/ram_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.136%)  route 0.158ns (52.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
    SLICE_X9Y27          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/col_reg_1025_pp0_iter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/col_reg_1025_pp0_iter1_reg_reg[1]/Q
                         net (fo=3, routed)           0.158     0.709    bd_0_i/hls_inst/inst/LineBuffer_U/Q[1]
    RAMB18_X0Y11         RAMB18E1                                     r  bd_0_i/hls_inst/inst/LineBuffer_U/ram_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.432     0.432    bd_0_i/hls_inst/inst/LineBuffer_U/ap_clk
    RAMB18_X0Y11         RAMB18E1                                     r  bd_0_i/hls_inst/inst/LineBuffer_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.615    bd_0_i/hls_inst/inst/LineBuffer_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/WindowBuffer_15_reg_319_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/WindowBuffer_fu_98_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y35          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_15_reg_319_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/WindowBuffer_15_reg_319_reg[7]/Q
                         net (fo=1, routed)           0.052     0.603    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/WindowBuffer_fu_98_reg[7][7]
    SLICE_X6Y35          LUT6 (Prop_lut6_I5_O)        0.045     0.648 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/WindowBuffer_fu_98[7]_i_1/O
                         net (fo=1, routed)           0.000     0.648    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_18_out_o[7]
    SLICE_X6Y35          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_fu_98_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X6Y35          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_fu_98_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X6Y35          FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/WindowBuffer_fu_98_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/WindowBuffer_15_reg_319_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/WindowBuffer_fu_98_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y36          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_15_reg_319_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/WindowBuffer_15_reg_319_reg[2]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/WindowBuffer_fu_98_reg[7][2]
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.045     0.650 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/WindowBuffer_fu_98[2]_i_1/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_18_out_o[2]
    SLICE_X4Y36          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_fu_98_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X4Y36          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_fu_98_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/WindowBuffer_fu_98_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_clk
    SLICE_X11Y34         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p2_reg[5]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/data_p1_reg[7][5]
    SLICE_X10Y34         LUT6 (Prop_lut6_I0_O)        0.045     0.650 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/data_p1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[7]_0[5]
    SLICE_X10Y34         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_clk
    SLICE_X10Y34         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X10Y34         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/WindowBuffer_19_load_reg_1061_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/WindowBuffer_1_fu_102_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
    SLICE_X1Y30          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/WindowBuffer_19_load_reg_1061_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/WindowBuffer_19_load_reg_1061_reg[2]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_19_out[2]
    SLICE_X0Y30          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_1_fu_102_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X0Y30          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_1_fu_102_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/WindowBuffer_1_fu_102_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/WindowBuffer_12_reg_274_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/WindowBuffer_19_fu_166_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X3Y30          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_12_reg_274_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/WindowBuffer_12_reg_274_reg[2]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/WindowBuffer_19_fu_166_reg[7]_0[2]
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.045     0.652 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/WindowBuffer_19_fu_166[2]_i_1/O
                         net (fo=1, routed)           0.000     0.652    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/WindowBuffer_19_fu_166[2]_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/WindowBuffer_19_fu_166_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
    SLICE_X2Y30          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/WindowBuffer_19_fu_166_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/WindowBuffer_19_fu_166_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_isr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_interrupt_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X21Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_isr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_isr_reg[1]/Q
                         net (fo=3, routed)           0.078     0.629    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_isr_reg_n_0_[1]
    SLICE_X20Y29         LUT3 (Prop_lut3_I1_O)        0.045     0.674 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_interrupt_i_1/O
                         net (fo=1, routed)           0.000     0.674    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_interrupt0
    SLICE_X20Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_interrupt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.432     0.432    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X20Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_interrupt_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y29         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_interrupt_reg
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y10  bd_0_i/hls_inst/inst/LineBuffer_1_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y12  bd_0_i/hls_inst/inst/LineBuffer_2_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y11  bd_0_i/hls_inst/inst/LineBuffer_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10  bd_0_i/hls_inst/inst/LineBuffer_1_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12  bd_0_i/hls_inst/inst/LineBuffer_2_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y11  bd_0_i/hls_inst/inst/LineBuffer_U/ram_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y30   bd_0_i/hls_inst/inst/WindowBuffer_12_reg_274_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y30   bd_0_i/hls_inst/inst/WindowBuffer_12_reg_274_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y30   bd_0_i/hls_inst/inst/WindowBuffer_12_reg_274_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y30   bd_0_i/hls_inst/inst/WindowBuffer_12_reg_274_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y30  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/data_p_last_reg_1036_pp0_iter3_reg_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y30  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/data_p_last_reg_1036_pp0_iter3_reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y32  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/data_p_strb_4_reg_1041_pp0_iter3_reg_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y32  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/data_p_strb_4_reg_1041_pp0_iter3_reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y30   bd_0_i/hls_inst/inst/WindowBuffer_12_reg_274_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y30   bd_0_i/hls_inst/inst/WindowBuffer_12_reg_274_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y30   bd_0_i/hls_inst/inst/WindowBuffer_12_reg_274_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y30   bd_0_i/hls_inst/inst/WindowBuffer_12_reg_274_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y30   bd_0_i/hls_inst/inst/WindowBuffer_12_reg_274_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y30   bd_0_i/hls_inst/inst/WindowBuffer_12_reg_274_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y30  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/data_p_last_reg_1036_pp0_iter3_reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y30  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/data_p_last_reg_1036_pp0_iter3_reg_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y32  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/data_p_strb_4_reg_1041_pp0_iter3_reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y32  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/data_p_strb_4_reg_1041_pp0_iter3_reg_reg[0]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y30   bd_0_i/hls_inst/inst/WindowBuffer_12_reg_274_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y30   bd_0_i/hls_inst/inst/WindowBuffer_12_reg_274_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y30   bd_0_i/hls_inst/inst/WindowBuffer_12_reg_274_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y30   bd_0_i/hls_inst/inst/WindowBuffer_12_reg_274_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y30   bd_0_i/hls_inst/inst/WindowBuffer_12_reg_274_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y30   bd_0_i/hls_inst/inst/WindowBuffer_12_reg_274_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_clk
    SLICE_X10Y34         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[1]/Q
                         net (fo=0)                   0.973     2.464    dst_tdata[1]
                                                                      r  dst_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_clk
    SLICE_X10Y33         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[2]/Q
                         net (fo=0)                   0.973     2.464    dst_tdata[2]
                                                                      r  dst_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_clk
    SLICE_X10Y34         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[5]/Q
                         net (fo=0)                   0.973     2.464    dst_tdata[5]
                                                                      r  dst_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst_tdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_clk
    SLICE_X10Y33         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[6]/Q
                         net (fo=0)                   0.973     2.464    dst_tdata[6]
                                                                      r  dst_tdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_dst_V_keep_V_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst_tkeep[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_dst_V_keep_V_U/ap_clk
    SLICE_X20Y33         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_V_keep_V_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_keep_V_U/data_p1_reg[0]/Q
                         net (fo=1, unset)            0.973     2.464    dst_tkeep[0]
                                                                      r  dst_tkeep[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_dst_V_strb_V_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst_tstrb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_dst_V_strb_V_U/ap_clk
    SLICE_X20Y33         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_V_strb_V_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_strb_V_U/data_p1_reg[0]/Q
                         net (fo=1, unset)            0.973     2.464    dst_tstrb[0]
                                                                      r  dst_tstrb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_clk
    SLICE_X18Y33         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/state_reg[0]/Q
                         net (fo=2, unset)            0.973     2.464    dst_tvalid
                                                                      r  dst_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X20Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_interrupt_reg/Q
                         net (fo=1, unset)            0.973     2.464    interrupt
                                                                      r  interrupt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CTRL_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X22Y31         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=5, unset)            0.973     2.464    s_axi_CTRL_awready
                                                                      r  s_axi_CTRL_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CTRL_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X22Y31         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=2, unset)            0.973     2.464    s_axi_CTRL_bvalid
                                                                      r  s_axi_CTRL_bvalid (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CTRL_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X19Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[2]/Q
                         net (fo=2, unset)            0.410     0.948    s_axi_CTRL_rvalid
                                                                      r  s_axi_CTRL_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_clk
    SLICE_X9Y34          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[0]/Q
                         net (fo=0)                   0.410     0.961    dst_tdata[0]
                                                                      r  dst_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_clk
    SLICE_X9Y33          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[3]/Q
                         net (fo=0)                   0.410     0.961    dst_tdata[3]
                                                                      r  dst_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_clk
    SLICE_X9Y34          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[4]/Q
                         net (fo=0)                   0.410     0.961    dst_tdata[4]
                                                                      r  dst_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst_tdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_clk
    SLICE_X9Y33          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/data_p1_reg[7]/Q
                         net (fo=0)                   0.410     0.961    dst_tdata[7]
                                                                      r  dst_tdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_dst_V_last_V_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dst_tlast[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_dst_V_last_V_U/ap_clk
    SLICE_X19Y34         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_V_last_V_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_last_V_U/data_p1_reg[0]/Q
                         net (fo=1, unset)            0.410     0.961    dst_tlast[0]
                                                                      r  dst_tlast[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CTRL_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X19Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=5, unset)            0.410     0.961    s_axi_CTRL_arready
                                                                      r  s_axi_CTRL_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CTRL_rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X15Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[0]/Q
                         net (fo=0)                   0.410     0.961    s_axi_CTRL_rdata[0]
                                                                      r  s_axi_CTRL_rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CTRL_rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X15Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[12]/Q
                         net (fo=0)                   0.410     0.961    s_axi_CTRL_rdata[12]
                                                                      r  s_axi_CTRL_rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_CTRL_rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X17Y28         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata_reg[13]/Q
                         net (fo=0)                   0.410     0.961    s_axi_CTRL_rdata[13]
                                                                      r  s_axi_CTRL_rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           407 Endpoints
Min Delay           407 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_src_V_strb_V_U/FSM_sequential_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.893ns  (logic 0.124ns (3.185%)  route 3.769ns (96.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X21Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ack_in_t_i_1/O
                         net (fo=125, routed)         2.796     3.893    bd_0_i/hls_inst/inst/regslice_both_src_V_strb_V_U/SR[0]
    SLICE_X4Y26          FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_V_strb_V_U/FSM_sequential_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_src_V_strb_V_U/ap_clk
    SLICE_X4Y26          FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_V_strb_V_U/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_src_V_strb_V_U/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.893ns  (logic 0.124ns (3.185%)  route 3.769ns (96.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X21Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ack_in_t_i_1/O
                         net (fo=125, routed)         2.796     3.893    bd_0_i/hls_inst/inst/regslice_both_src_V_strb_V_U/SR[0]
    SLICE_X4Y26          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_V_strb_V_U/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_src_V_strb_V_U/ap_clk
    SLICE_X4Y26          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_V_strb_V_U/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_src_V_strb_V_U/ack_in_t_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.893ns  (logic 0.124ns (3.185%)  route 3.769ns (96.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X21Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ack_in_t_i_1/O
                         net (fo=125, routed)         2.796     3.893    bd_0_i/hls_inst/inst/regslice_both_src_V_strb_V_U/SR[0]
    SLICE_X4Y26          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_V_strb_V_U/ack_in_t_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_src_V_strb_V_U/ap_clk
    SLICE_X4Y26          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_V_strb_V_U/ack_in_t_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/FSM_sequential_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.886ns  (logic 0.124ns (3.191%)  route 3.762ns (96.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X21Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ack_in_t_i_1/O
                         net (fo=125, routed)         2.789     3.886    bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/SR[0]
    SLICE_X6Y25          FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/FSM_sequential_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/ap_clk
    SLICE_X6Y25          FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.643ns  (logic 0.124ns (3.404%)  route 3.519ns (96.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X21Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ack_in_t_i_1/O
                         net (fo=125, routed)         2.546     3.643    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/SR[0]
    SLICE_X8Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
    SLICE_X8Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_CS_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.643ns  (logic 0.124ns (3.404%)  route 3.519ns (96.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X21Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ack_in_t_i_1/O
                         net (fo=125, routed)         2.546     3.643    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/SR[0]
    SLICE_X8Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_CS_fsm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
    SLICE_X8Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_CS_fsm_reg[2]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_CS_fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.643ns  (logic 0.124ns (3.404%)  route 3.519ns (96.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X21Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ack_in_t_i_1/O
                         net (fo=125, routed)         2.546     3.643    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/SR[0]
    SLICE_X8Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_CS_fsm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
    SLICE_X8Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_CS_fsm_reg[3]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_CS_fsm_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.643ns  (logic 0.124ns (3.404%)  route 3.519ns (96.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X21Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ack_in_t_i_1/O
                         net (fo=125, routed)         2.546     3.643    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/SR[0]
    SLICE_X8Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_CS_fsm_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
    SLICE_X8Y28          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_CS_fsm_reg[4]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.604ns  (logic 0.124ns (3.441%)  route 3.480ns (96.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X21Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ack_in_t_i_1/O
                         net (fo=125, routed)         2.507     3.604    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X7Y28          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y28          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.604ns  (logic 0.124ns (3.441%)  route 3.480ns (96.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X21Y33         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ack_in_t_i_1/O
                         net (fo=125, routed)         2.507     3.604    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X6Y28          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X6Y28          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src_tdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/data_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  src_tdata[0] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/src_TDATA[0]
    SLICE_X9Y26          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/data_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/ap_clk
    SLICE_X9Y26          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/data_p2_reg[0]/C

Slack:                    inf
  Source:                 src_tdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/data_p2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  src_tdata[1] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/src_TDATA[1]
    SLICE_X6Y26          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/data_p2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/ap_clk
    SLICE_X6Y26          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/data_p2_reg[1]/C

Slack:                    inf
  Source:                 src_tdata[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/data_p2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  src_tdata[2] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/src_TDATA[2]
    SLICE_X6Y26          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/data_p2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/ap_clk
    SLICE_X6Y26          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/data_p2_reg[2]/C

Slack:                    inf
  Source:                 src_tdata[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/data_p2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  src_tdata[3] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/src_TDATA[3]
    SLICE_X9Y26          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/data_p2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/ap_clk
    SLICE_X9Y26          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/data_p2_reg[3]/C

Slack:                    inf
  Source:                 src_tdata[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/data_p2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  src_tdata[4] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/src_TDATA[4]
    SLICE_X6Y26          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/data_p2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/ap_clk
    SLICE_X6Y26          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/data_p2_reg[4]/C

Slack:                    inf
  Source:                 src_tdata[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/data_p2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  src_tdata[5] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/src_TDATA[5]
    SLICE_X9Y26          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/data_p2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/ap_clk
    SLICE_X9Y26          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/data_p2_reg[5]/C

Slack:                    inf
  Source:                 src_tdata[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/data_p2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  src_tdata[6] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/src_TDATA[6]
    SLICE_X6Y26          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/data_p2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/ap_clk
    SLICE_X6Y26          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/data_p2_reg[6]/C

Slack:                    inf
  Source:                 src_tdata[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/data_p2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  src_tdata[7] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/src_TDATA[7]
    SLICE_X6Y26          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/data_p2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/ap_clk
    SLICE_X6Y26          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_src_V_data_V_U/data_p2_reg[7]/C

Slack:                    inf
  Source:                 s_axi_CTRL_rready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.452ns  (logic 0.042ns (9.289%)  route 0.410ns (90.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_CTRL_rready (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/s_axi_CTRL_RREADY
    SLICE_X19Y29         LUT4 (Prop_lut4_I0_O)        0.042     0.452 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate[2]_i_1/O
                         net (fo=1, routed)           0.000     0.452    bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate[2]_i_1_n_0
    SLICE_X19Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.432     0.432    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X19Y29         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/FSM_onehot_rstate_reg[2]/C

Slack:                    inf
  Source:                 dst_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_dst_V_last_V_U/ack_in_t_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.043ns (9.489%)  route 0.410ns (90.511%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  dst_tready (IN)
                         net (fo=20, unset)           0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_dst_V_last_V_U/dst_TREADY
    SLICE_X21Y34         LUT5 (Prop_lut5_I2_O)        0.043     0.453 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_last_V_U/ack_in_t_i_1__4/O
                         net (fo=1, routed)           0.000     0.453    bd_0_i/hls_inst/inst/regslice_both_dst_V_last_V_U/ack_in_t_i_1__4_n_0
    SLICE_X21Y34         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_V_last_V_U/ack_in_t_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_dst_V_last_V_U/ap_clk
    SLICE_X21Y34         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_dst_V_last_V_U/ack_in_t_reg/C





