INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator.ADMINTR-L21RQST/Documents/3rd Year Semester Two/3C7 Digital Systems Design/assignment_1/assignment_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator.ADMINTR-L21RQST/Documents/3rd Year Semester Two/3C7 Digital Systems Design/assignment_1/assignment_1.srcs/sources_1/new/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator.ADMINTR-L21RQST/Documents/3rd Year Semester Two/3C7 Digital Systems Design/assignment_1/assignment_1.srcs/sources_1/new/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator.ADMINTR-L21RQST/Documents/3rd Year Semester Two/3C7 Digital Systems Design/assignment_1/assignment_1.srcs/sources_1/new/fn_rca_6bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fn_rca_6bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator.ADMINTR-L21RQST/Documents/3rd Year Semester Two/3C7 Digital Systems Design/assignment_1/assignment_1.srcs/sources_1/new/fn_xnor_6bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fn_xnor_6bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator.ADMINTR-L21RQST/Documents/3rd Year Semester Two/3C7 Digital Systems Design/assignment_1/assignment_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator.ADMINTR-L21RQST/Documents/3rd Year Semester Two/3C7 Digital Systems Design/assignment_1/assignment_1.srcs/sources_1/new/greater_than_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_than_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator.ADMINTR-L21RQST/Documents/3rd Year Semester Two/3C7 Digital Systems Design/assignment_1/assignment_1.srcs/sources_1/new/gte_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fn_a_gt_b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator.ADMINTR-L21RQST/Documents/3rd Year Semester Two/3C7 Digital Systems Design/assignment_1/assignment_1.srcs/sources_1/new/xnor_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xnor_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator.ADMINTR-L21RQST/Documents/3rd Year Semester Two/3C7 Digital Systems Design/assignment_1/assignment_1.srcs/sources_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
