VCS2	,	V_19
MISSING_CASE	,	F_18
I915_WRITE	,	F_20
dev_priv	,	V_2
IS_GEN9_BC	,	F_2
intel_mocs_init_engine	,	F_19
high	,	V_33
u32	,	T_2
intel_ring_begin	,	F_22
MI_NOOP	,	V_31
id	,	V_26
l3cc_value	,	V_11
MI_LOAD_REGISTER_IMM	,	F_25
GEN9_MFX0_MOCS	,	F_14
GEN9_BLT_MOCS	,	F_15
req	,	V_29
ARRAY_SIZE	,	F_4
GEN9_MFX1_MOCS	,	F_17
ret	,	V_35
i915	,	V_23
index	,	V_14
IS_CANNONLAKE	,	F_3
i915_reg_t	,	T_1
PTR_ERR	,	F_24
intel_engine_cs	,	V_21
L3_SCC	,	F_11
mocs_register	,	F_12
"Platform that should have a MOCS table does not.\n"	,	L_1
BCS	,	V_17
size	,	V_6
GEN9_GFX_MOCS	,	F_13
skylake_mocs_table	,	V_7
WARN_ONCE	,	F_6
get_mocs_settings	,	F_1
ENODEV	,	V_25
RCS	,	V_15
intel_engine_id	,	V_12
INVALID_MMIO_REG	,	V_20
VCS	,	V_16
control_value	,	V_27
intel_rcs_context_init_mocs	,	F_32
GEN9_LNCFCMOCS	,	F_30
result	,	V_5
gen	,	V_9
IS_GEN9_LP	,	F_5
engine	,	V_22
low	,	V_32
L3_ESC	,	F_10
IS_GEN9	,	F_8
u16	,	T_3
table	,	V_4
INTEL_INFO	,	F_7
l3cc_combine	,	F_28
intel_mocs_init_l3cc_table	,	F_31
drm_i915_private	,	V_1
i	,	V_10
WARN_ON	,	F_9
emit_mocs_control_table	,	F_21
GEN9_VEBOX_MOCS	,	F_16
GEN9_NUM_MOCS_ENTRIES	,	V_24
cs	,	V_30
broxton_mocs_table	,	V_8
t	,	V_34
engine_id	,	V_13
intel_ring_advance	,	F_27
VECS	,	V_18
i915_mmio_reg_offset	,	F_26
drm_i915_gem_request	,	V_28
emit_mocs_l3cc_table	,	F_29
drm_i915_mocs_table	,	V_3
IS_ERR	,	F_23
