<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_cmd</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_cmd'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_cmd')">wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_cmd</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.89</td>
<td class="s5 cl rt"><a href="mod1913.html#Line" > 51.04</a></td>
<td class="s4 cl rt"><a href="mod1913.html#Cond" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod1913.html#Toggle" >  8.62</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1913.html#Branch" > 21.05</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/soc_ss/wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_ctrl.sv')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/soc_ss/wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_ctrl.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1913.html#inst_tag_119071"  onclick="showContent('inst_tag_119071')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_cmd</a></td>
<td class="s3 cl rt"> 30.89</td>
<td class="s5 cl rt"><a href="mod1913.html#Line" > 51.04</a></td>
<td class="s4 cl rt"><a href="mod1913.html#Cond" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod1913.html#Toggle" >  8.62</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1913.html#Branch" > 21.05</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_cmd'>
<hr>
<a name="inst_tag_119071"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy27.html#tag_urg_inst_119071" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl.U_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_cmd</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.89</td>
<td class="s5 cl rt"><a href="mod1913.html#Line" > 51.04</a></td>
<td class="s4 cl rt"><a href="mod1913.html#Cond" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod1913.html#Toggle" >  8.62</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1913.html#Branch" > 21.05</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.89</td>
<td class="s5 cl rt"> 51.04</td>
<td class="s4 cl rt"> 42.86</td>
<td class="s0 cl rt">  8.62</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.05</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2707.html#inst_tag_204951" >vl_wr_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_7_ctrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_cmd'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1913.html" >wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_cmd</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>96</td><td>49</td><td>51.04</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>968</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>975</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>982</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>988</td><td>56</td><td>9</td><td>16.07</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1095</td><td>29</td><td>29</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1132</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
967                         int unsigned i;
968        1/1              for (i = 0; i &lt; 2; i++)
969        1/1                ctrl_inst_decoder[i] = (i == t_icntr) | fbist_mode;
970                       end
971                         
972                     always_comb //instance decoder for capture
973                       begin
974                         int unsigned i;
975        1/1              for (i = 0; i &lt; 2; i++)
976        1/1                capt_inst_decoder[i] = (i == icntr_p0_r) | fbist_mode;
977                       end
978                     
979                     always_comb //instance decoder for bist error
980                       begin
981                         int unsigned i;
982        1/1              for (i = 0; i &lt; 2; i++)
983        1/1                err_inst_decoder_nxt[i] = (i == icntr_p1_r) | fbist_mode;
984                       end
985                     
986                     always_comb begin // Operation Decoder
987                         // NOP operation
988        1/1              t_me_nxt = ~1'd0;
989        1/1              t_we_nxt = ~1'd0;
990        1/1              capt_en0_nxt = 1'd0;
991        1/1              inv_row_lsb_nxt = 1'b0;
992        1/1              tdw2bits_nxt = t_data;
993        1/1              tdc2bits_nxt = t_data;
994        1/1              inv_cd_odd_gr_nxt = 2'b00;
995        1/1              t_wem_nxt = 2'b11;
996        1/1              if (int_wr_sel) begin
997        <font color = "red">0/1     ==>          case (opcode)</font>
998                                 WT : begin // WT:010110
999        <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1000       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1001                                end // WT:010110
1002                                RME0 : begin // RME0:010010
1003       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1004                                end // RME0:010010
1005                                WSHR : begin // WSHR:001100
1006       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1007       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1008                                end // WSHR:001100
1009                                WM : begin // WM:000110
1010       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1011       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1012       <font color = "red">0/1     ==>                          t_wem_nxt = 2'b00;</font>
1013                                end // WM:000110
1014                                WWN : begin // WWN:010101
1015       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1016       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1017                                end // WWN:010101
1018                                W : begin // W:000010
1019       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1020       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1021                                end // W:000010
1022                                WM1 : begin // WM1:001111
1023       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1024       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1025       <font color = "red">0/1     ==>                          t_wem_nxt = 2'b01;</font>
1026                                end // WM1:001111
1027                                RWN : begin // RWN:001011
1028       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1029       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1030                                end // RWN:001011
1031                                RW : begin // RW:001001
1032       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1033       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1034                                end // RW:001001
1035                                RI : begin // RI:001000
1036       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1037                                end // RI:001000
1038                                UNSET_USERPINS : begin // UNSET_USERPINS:111111
1039                                end // UNSET_USERPINS:111111
1040                                RSH : begin // RSH:000100
1041       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1042       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1043                                end // RSH:000100
1044                                WDEC : begin // WDEC:100011
1045       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1046       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1047       <font color = "red">0/1     ==>                          inv_row_lsb_nxt = 1'b1;</font>
1048                                end // WDEC:100011
1049                                WM0 : begin // WM0:001110
1050       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1051       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1052       <font color = "red">0/1     ==>                          t_wem_nxt = 2'b10;</font>
1053                                end // WM0:001110
1054                                WSHC : begin // WSHC:000011
1055       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1056       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1057                                end // WSHC:000011
1058                                RM01 : begin // RM01:010000
1059       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1060       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1061       <font color = "red">0/1     ==>                          inv_cd_odd_gr_nxt = 2'b10;</font>
1062                                end // RM01:010000
1063                                RDEC : begin // RDEC:001101
1064       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1065       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1066       <font color = "red">0/1     ==>                          inv_row_lsb_nxt = 1'b1;</font>
1067                                end // RDEC:001101
1068                                RSHR : begin // RSHR:000111
1069       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1070       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1071                                end // RSHR:000111
1072                                RSHC : begin // RSHC:000101
1073       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1074       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1075                                end // RSHC:000101
1076                                R : begin // R:000001
1077       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1078       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1079       <font color = "red">0/1     ==>                          tdw2bits_nxt = ~t_data;</font>
1080                                end // R:000001
1081                                WME0 : begin // WME0:001010
1082       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1083                                end // WME0:001010
1084                                RP : begin // RP:010001
1085       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1086       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1087                                end // RP:010001
1088                                default: begin end
1089                            endcase // opcode
1090                        end
                        MISSING_ELSE
1091                    end // Operation Decoder
1092                    
1093                    always_ff @(posedge tclk_sms or negedge rst_sms)
1094                      begin
1095       1/1              if (!rst_sms)
1096                          begin
1097       1/1                  icntr_p0_r             &lt;=  1'b0;
1098       1/1                  icntr_p1_r             &lt;=  1'b0;
1099       1/1                  err_inst_decoder_r        &lt;=  2'd0;
1100       1/1                  capt_en0_r  &lt;=  1'd0;
1101       1/1                  t_piped0_data_r        &lt;=  2'd0;
1102       1/1                  tdc2bits_r                &lt;=  2'd0;
1103       1/1                  int_me_11 &lt;=  1'b1;
1104       1/1                  int_me_21 &lt;=  1'b1;
1105       1/1                  int_we_11 &lt;=  1'b1;
1106       1/1                  int_we_21 &lt;=  1'b1;
1107       1/1                  int_di1 &lt;=  2'd0;
1108       1/1                  int_wem1 &lt;=  2'd0;
1109       1/1                  int_addr_sh1 &lt;=  12'd0;
1110       1/1                  int_row_lsb1 &lt;=  1'b0;
1111                          end
1112                        else
1113                          begin
1114       1/1                  icntr_p0_r                &lt;=  t_icntr;
1115       1/1                  icntr_p1_r             &lt;=  icntr_p0_r;
1116       1/1                  err_inst_decoder_r        &lt;=  err_inst_decoder_nxt;
1117       1/1                  capt_en0_r   &lt;=  capt_en0_nxt;
1118       1/1                  t_piped0_data_r            &lt;=  t_piped0_data_nxt;
1119       1/1                  tdc2bits_r                 &lt;=  int_tdc2bits;
1120       1/1                  int_me_11 &lt;=  int_me_10;
1121       1/1                  int_me_21 &lt;=  int_me_20;
1122       1/1                  int_we_11 &lt;=  int_we_10;
1123       1/1                  int_we_21 &lt;=  int_we_20;
1124       1/1                  int_di1        &lt;=  int_di0;
1125       1/1                  int_wem1                  &lt;=  int_wem0;
1126       1/1                  int_addr_sh1              &lt;=  int_addr_sh0;
1127       1/1                  int_row_lsb1  &lt;=  int_row_lsb0;
1128                          end
1129                      end
1130                    
1131                    always_ff @(posedge tclk_sms or negedge rst_sms) begin
1132       1/1              if (!rst_sms) begin
1133       1/1                  capt_en_1_r &lt;=  1'd0;
1134       1/1                  capt_en_2_r &lt;=  1'd0;
1135                        end
1136                        else begin
1137       1/1                  capt_en_1_r &lt;=  capt_en_1_pre;
1138       1/1                  capt_en_2_r &lt;=  capt_en_2_pre;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1913.html" >wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_cmd</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       935
 EXPRESSION ((((addr_type == 2'b11) | ((addr_type == 2'b10) &amp; addr_mode))) ? 4'b0 : (addr_mode ? t_addr[12:9] : t_addr[3:0]))
             ------------------------------1------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       935
 SUB-EXPRESSION (addr_mode ? t_addr[12:9] : t_addr[3:0])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       936
 EXPRESSION ((((addr_type == 2'b11) | ((addr_type == 2'b10) &amp; (!addr_mode)))) ? 9'b0 : (addr_mode ? t_addr[8:0] : t_addr[12:4]))
             --------------------------------1-------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       936
 SUB-EXPRESSION (addr_mode ? t_addr[8:0] : t_addr[12:4])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       937
 EXPRESSION ((addr_type == 2'b11) ? t_addr[0] : ((addr_type == 2'b10) ? (addr_mode ? t_addr[9] : t_addr[4]) : t_addr[13]))
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       937
 SUB-EXPRESSION ((addr_type == 2'b10) ? (addr_mode ? t_addr[9] : t_addr[4]) : t_addr[13])
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       937
 SUB-EXPRESSION (addr_mode ? t_addr[9] : t_addr[4])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1913.html" >wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_cmd</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">3</td>
<td class="rt">13.04 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">116</td>
<td class="rt">10</td>
<td class="rt">8.62  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">5</td>
<td class="rt">8.62  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">5</td>
<td class="rt">8.62  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">3</td>
<td class="rt">13.04 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">116</td>
<td class="rt">10</td>
<td class="rt">8.62  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">5</td>
<td class="rt">8.62  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">5</td>
<td class="rt">8.62  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>opcode[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_t_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_t_addr[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr_type[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dis_wrp_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dis_data_capt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fbist_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_inst_decoder[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>err_inst_decoder[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>capt_en_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>capt_en_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_me_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_me_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_we_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_we_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdw2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_addr_sh_bus[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_row_lsb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1913.html" >wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_cmd</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">38</td>
<td class="rt">8</td>
<td class="rt">21.05 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">935</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">936</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>TERNARY</td>
<td class="rt">937</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">996</td>
<td class="rt">24</td>
<td class="rt">1</td>
<td class="rt">4.17  </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1095</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1132</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
935        assign col_addr = ((addr_type == 2'b11) | ((addr_type == 2'b10) & addr_mode))  ? 4'b0000 : (addr_mode ? t_addr[12:9] : t_addr[3:0]);
                                                                                          <font color = "red">-1-</font>                    <font color = "red">-2-</font>   
                                                                                          <font color = "red">==></font>                    <font color = "red">==></font>   
                                                                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
936        assign row_addr = ((addr_type == 2'b11) | ((addr_type == 2'b10) & !addr_mode)) ? 9'b000000000 : (addr_mode ? t_addr[8:0] : t_addr[12:4]);
                                                                                          <font color = "red">-1-</font>                         <font color = "red">-2-</font>   
                                                                                          <font color = "red">==></font>                         <font color = "red">==></font>   
                                                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
937        assign t_icntr  = (addr_type == 2'b11) ? t_addr[0] : (addr_type == 2'b10) ? (addr_mode ? t_addr[9] : t_addr[4]) : t_addr[13];
                                                  <font color = "red">-1-</font>                                <font color = "red">-2-</font>          <font color = "red">-3-</font>      
                                                  <font color = "red">==></font>                                             <font color = "red">==></font>   
                                                                                     <font color = "green">==></font>          <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
996            if (int_wr_sel) begin
               <font color = "red">-1-</font>  
997                case (opcode)
                   <font color = "red">-2-</font>  
998                    WT : begin // WT:010110
999                                t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1000                               t_we_nxt = 1'b0;
1001                   end // WT:010110
1002                   RME0 : begin // RME0:010010
1003                               capt_en0_nxt = 1'b1;
           <font color = "red">                        ==></font>
1004                   end // RME0:010010
1005                   WSHR : begin // WSHR:001100
1006                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1007                               t_we_nxt = 1'b0;
1008                   end // WSHR:001100
1009                   WM : begin // WM:000110
1010                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1011                               t_we_nxt = 1'b0;
1012                               t_wem_nxt = 2'b00;
1013                   end // WM:000110
1014                   WWN : begin // WWN:010101
1015                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1016                               t_we_nxt = 1'b0;
1017                   end // WWN:010101
1018                   W : begin // W:000010
1019                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1020                               t_we_nxt = 1'b0;
1021                   end // W:000010
1022                   WM1 : begin // WM1:001111
1023                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1024                               t_we_nxt = 1'b0;
1025                               t_wem_nxt = 2'b01;
1026                   end // WM1:001111
1027                   RWN : begin // RWN:001011
1028                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1029                               t_we_nxt = 1'b0;
1030                   end // RWN:001011
1031                   RW : begin // RW:001001
1032                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1033                               t_we_nxt = 1'b0;
1034                   end // RW:001001
1035                   RI : begin // RI:001000
1036                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1037                   end // RI:001000
1038                   UNSET_USERPINS : begin // UNSET_USERPINS:111111
           <font color = "red">            ==></font>
1039                   end // UNSET_USERPINS:111111
1040                   RSH : begin // RSH:000100
1041                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1042                               capt_en0_nxt = 1'b1;
1043                   end // RSH:000100
1044                   WDEC : begin // WDEC:100011
1045                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1046                               t_we_nxt = 1'b0;
1047                               inv_row_lsb_nxt = 1'b1;
1048                   end // WDEC:100011
1049                   WM0 : begin // WM0:001110
1050                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1051                               t_we_nxt = 1'b0;
1052                               t_wem_nxt = 2'b10;
1053                   end // WM0:001110
1054                   WSHC : begin // WSHC:000011
1055                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1056                               t_we_nxt = 1'b0;
1057                   end // WSHC:000011
1058                   RM01 : begin // RM01:010000
1059                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1060                               capt_en0_nxt = 1'b1;
1061                               inv_cd_odd_gr_nxt = 2'b10;
1062                   end // RM01:010000
1063                   RDEC : begin // RDEC:001101
1064                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1065                               capt_en0_nxt = 1'b1;
1066                               inv_row_lsb_nxt = 1'b1;
1067                   end // RDEC:001101
1068                   RSHR : begin // RSHR:000111
1069                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1070                               capt_en0_nxt = 1'b1;
1071                   end // RSHR:000111
1072                   RSHC : begin // RSHC:000101
1073                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1074                               capt_en0_nxt = 1'b1;
1075                   end // RSHC:000101
1076                   R : begin // R:000001
1077                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1078                               capt_en0_nxt = 1'b1;
1079                               tdw2bits_nxt = ~t_data;
1080                   end // R:000001
1081                   WME0 : begin // WME0:001010
1082                               t_we_nxt = 1'b0;
           <font color = "red">                        ==></font>
1083                   end // WME0:001010
1084                   RP : begin // RP:010001
1085                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1086                               capt_en0_nxt = 1'b1;
1087                   end // RP:010001
1088                   default: begin end
           <font color = "red">            ==></font>
1089               endcase // opcode
1090           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WT </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RME0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WSHR </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WM </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WWN </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>W </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WM1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RWN </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RW </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RI </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UNSET_USERPINS </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RSH </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WDEC </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WM0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WSHC </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RM01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RDEC </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RSHR </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RSHC </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>R </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WME0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RP </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1095           if (!rst_sms)
               <font color = "green">-1-</font>  
1096             begin
1097               icntr_p0_r             <=  1'b0;
           <font color = "green">        ==></font>
1098               icntr_p1_r             <=  1'b0;
1099               err_inst_decoder_r        <=  2'd0;
1100               capt_en0_r  <=  1'd0;
1101               t_piped0_data_r        <=  2'd0;
1102               tdc2bits_r                <=  2'd0;
1103               int_me_11 <=  1'b1;
1104               int_me_21 <=  1'b1;
1105               int_we_11 <=  1'b1;
1106               int_we_21 <=  1'b1;
1107               int_di1 <=  2'd0;
1108               int_wem1 <=  2'd0;
1109               int_addr_sh1 <=  12'd0;
1110               int_row_lsb1 <=  1'b0;
1111             end
1112           else
1113             begin
1114               icntr_p0_r                <=  t_icntr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1132           if (!rst_sms) begin
               <font color = "green">-1-</font>  
1133               capt_en_1_r <=  1'd0;
           <font color = "green">        ==></font>
1134               capt_en_2_r <=  1'd0;
1135           end
1136           else begin
1137               capt_en_1_r <=  capt_en_1_pre;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_119071">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_wrap_dti_sp_tm16ffcll_8192x32_16byw2x_m_shd_1_cmd">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
