

================================================================
== Vitis HLS Report for 'lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2'
================================================================
* Date:           Thu Nov 21 22:02:52 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.816 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      202|      202|  2.020 us|  2.020 us|  202|  202|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_52_1_VITIS_LOOP_53_2  |      200|      200|         6|          1|          1|   196|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.66>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.40ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 13 [1/1] (0.40ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 14 [1/1] (0.40ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_57_4.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 16 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 17 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i_2, i4 0" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 18 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i8 %p_shl2" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 19 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %i_2, i1 0" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 20 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i5 %p_shl3" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 21 'zext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%empty = sub i9 %p_shl2_cast, i9 %p_shl3_cast" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 22 'sub' 'empty' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i_2, i6 0" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 23 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %p_shl" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 24 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_2, i3 0" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 25 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %p_shl1" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 26 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.73ns)   --->   "%empty_28 = sub i11 %p_shl_cast, i11 %p_shl1_cast" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 27 'sub' 'empty_28' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.70ns)   --->   "%icmp_ln52 = icmp_eq  i8 %indvar_flatten_load, i8 196" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 29 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.70ns)   --->   "%add_ln52_1 = add i8 %indvar_flatten_load, i8 1" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 30 'add' 'add_ln52_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc28.i, void %_Z9maxpool2dPfS_ii.exit.exitStub" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 31 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [lenet_support.cpp:53->lenet_main.cpp:40]   --->   Operation 32 'load' 'j_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.72ns)   --->   "%icmp_ln53 = icmp_eq  i4 %j_load, i4 14" [lenet_support.cpp:53->lenet_main.cpp:40]   --->   Operation 33 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.18ns)   --->   "%select_ln52_1 = select i1 %icmp_ln53, i4 0, i4 %j_load" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 34 'select' 'select_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.72ns)   --->   "%add_ln52 = add i4 %i_2, i4 1" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 35 'add' 'add_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl2_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln52, i4 0" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 36 'bitconcatenate' 'p_shl2_mid1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl2_cast_mid1 = zext i8 %p_shl2_mid1" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 37 'zext' 'p_shl2_cast_mid1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl3_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln52, i1 0" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 38 'bitconcatenate' 'p_shl3_mid1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_shl3_cast_mid1 = zext i5 %p_shl3_mid1" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 39 'zext' 'p_shl3_cast_mid1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.70ns)   --->   "%p_mid1 = sub i9 %p_shl2_cast_mid1, i9 %p_shl3_cast_mid1" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 40 'sub' 'p_mid1' <Predicate = (!icmp_ln52)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln62)   --->   "%select_ln52_2 = select i1 %icmp_ln53, i9 %p_mid1, i9 %empty" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 41 'select' 'select_ln52_2' <Predicate = (!icmp_ln52)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %add_ln52, i6 0" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 42 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i10 %p_shl_mid1" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 43 'zext' 'p_shl_cast_mid1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln52, i3 0" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 44 'bitconcatenate' 'p_shl1_mid1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid1 = zext i7 %p_shl1_mid1" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 45 'zext' 'p_shl1_cast_mid1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.73ns)   --->   "%p_mid13 = sub i11 %p_shl_cast_mid1, i11 %p_shl1_cast_mid1" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 46 'sub' 'p_mid13' <Predicate = (!icmp_ln52)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.35ns)   --->   "%select_ln52_3 = select i1 %icmp_ln53, i11 %p_mid13, i11 %empty_28" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 47 'select' 'select_ln52_3' <Predicate = (!icmp_ln52)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.18ns)   --->   "%select_ln52 = select i1 %icmp_ln53, i4 %add_ln52, i4 %i_2" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 48 'select' 'select_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln62)   --->   "%j_cast9 = zext i4 %select_ln52_1" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 49 'zext' 'j_cast9' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln52_1, i1 0" [lenet_support.cpp:52->lenet_main.cpp:40]   --->   Operation 50 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i5 %tmp_12" [lenet_support.cpp:58->lenet_main.cpp:40]   --->   Operation 51 'zext' 'zext_ln58' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i5 %tmp_12" [lenet_support.cpp:58->lenet_main.cpp:40]   --->   Operation 52 'zext' 'zext_ln58_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.75ns)   --->   "%add_ln58 = add i11 %zext_ln58_1, i11 %select_ln52_3" [lenet_support.cpp:58->lenet_main.cpp:40]   --->   Operation 53 'add' 'add_ln58' <Predicate = (!icmp_ln52)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i11 %add_ln58" [lenet_support.cpp:58->lenet_main.cpp:40]   --->   Operation 54 'sext' 'sext_ln58' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%conv1_output_addr = getelementptr i32 %conv1_output, i64 0, i64 %sext_ln58" [lenet_support.cpp:58->lenet_main.cpp:40]   --->   Operation 55 'getelementptr' 'conv1_output_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (1.09ns)   --->   "%conv1_output_load = load i13 %conv1_output_addr" [lenet_support.cpp:58->lenet_main.cpp:40]   --->   Operation 56 'load' 'conv1_output_load' <Predicate = (!icmp_ln52)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln58 = or i11 %add_ln58, i11 1" [lenet_support.cpp:58->lenet_main.cpp:40]   --->   Operation 57 'or' 'or_ln58' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i11 %or_ln58" [lenet_support.cpp:58->lenet_main.cpp:40]   --->   Operation 58 'sext' 'sext_ln58_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%conv1_output_addr_1 = getelementptr i32 %conv1_output, i64 0, i64 %sext_ln58_1" [lenet_support.cpp:58->lenet_main.cpp:40]   --->   Operation 59 'getelementptr' 'conv1_output_addr_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (1.09ns)   --->   "%conv1_output_load_1 = load i13 %conv1_output_addr_1" [lenet_support.cpp:58->lenet_main.cpp:40]   --->   Operation 60 'load' 'conv1_output_load_1' <Predicate = (!icmp_ln52)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_1 : Operation 61 [1/1] (0.71ns)   --->   "%add_ln58_3 = add i6 %zext_ln58, i6 28" [lenet_support.cpp:58->lenet_main.cpp:40]   --->   Operation 61 'add' 'add_ln58_3' <Predicate = (!icmp_ln52)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln58_2 = zext i6 %add_ln58_3" [lenet_support.cpp:58->lenet_main.cpp:40]   --->   Operation 62 'zext' 'zext_ln58_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.75ns)   --->   "%add_ln58_1 = add i11 %zext_ln58_2, i11 %select_ln52_3" [lenet_support.cpp:58->lenet_main.cpp:40]   --->   Operation 63 'add' 'add_ln58_1' <Predicate = (!icmp_ln52)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln58_2 = sext i11 %add_ln58_1" [lenet_support.cpp:58->lenet_main.cpp:40]   --->   Operation 64 'sext' 'sext_ln58_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%conv1_output_addr_2 = getelementptr i32 %conv1_output, i64 0, i64 %sext_ln58_2" [lenet_support.cpp:58->lenet_main.cpp:40]   --->   Operation 65 'getelementptr' 'conv1_output_addr_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (1.09ns)   --->   "%conv1_output_load_2 = load i13 %conv1_output_addr_2" [lenet_support.cpp:58->lenet_main.cpp:40]   --->   Operation 66 'load' 'conv1_output_load_2' <Predicate = (!icmp_ln52)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%or_ln58_1 = or i11 %add_ln58_1, i11 1" [lenet_support.cpp:58->lenet_main.cpp:40]   --->   Operation 67 'or' 'or_ln58_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln58_3 = sext i11 %or_ln58_1" [lenet_support.cpp:58->lenet_main.cpp:40]   --->   Operation 68 'sext' 'sext_ln58_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv1_output_addr_3 = getelementptr i32 %conv1_output, i64 0, i64 %sext_ln58_3" [lenet_support.cpp:58->lenet_main.cpp:40]   --->   Operation 69 'getelementptr' 'conv1_output_addr_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (1.09ns)   --->   "%conv1_output_load_3 = load i13 %conv1_output_addr_3" [lenet_support.cpp:58->lenet_main.cpp:40]   --->   Operation 70 'load' 'conv1_output_load_3' <Predicate = (!icmp_ln52)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_1 : Operation 71 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln62 = add i9 %j_cast9, i9 %select_ln52_2" [lenet_support.cpp:62->lenet_main.cpp:40]   --->   Operation 71 'add' 'add_ln62' <Predicate = (!icmp_ln52)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.72ns)   --->   "%add_ln53 = add i4 %select_ln52_1, i4 1" [lenet_support.cpp:53->lenet_main.cpp:40]   --->   Operation 72 'add' 'add_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.40ns)   --->   "%store_ln53 = store i8 %add_ln52_1, i8 %indvar_flatten" [lenet_support.cpp:53->lenet_main.cpp:40]   --->   Operation 73 'store' 'store_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.40>
ST_1 : Operation 74 [1/1] (0.40ns)   --->   "%store_ln53 = store i4 %select_ln52, i4 %i" [lenet_support.cpp:53->lenet_main.cpp:40]   --->   Operation 74 'store' 'store_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.40>
ST_1 : Operation 75 [1/1] (0.40ns)   --->   "%store_ln53 = store i4 %add_ln53, i4 %j" [lenet_support.cpp:53->lenet_main.cpp:40]   --->   Operation 75 'store' 'store_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 3.67>
ST_2 : Operation 76 [1/2] (1.09ns)   --->   "%conv1_output_load = load i13 %conv1_output_addr" [lenet_support.cpp:58->lenet_main.cpp:40]   --->   Operation 76 'load' 'conv1_output_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_2 : [1/1] (0.71ns)   --->   Input mux for Operation 77 '%tmp_2 = fcmp_ogt  i32 %conv1_output_load, i32 -inf'
ST_2 : Operation 77 [2/2] (1.85ns)   --->   "%tmp_2 = fcmp_ogt  i32 %conv1_output_load, i32 -inf" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 77 'fcmp' 'tmp_2' <Predicate = true> <Delay = 1.85> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/2] (1.09ns)   --->   "%conv1_output_load_1 = load i13 %conv1_output_addr_1" [lenet_support.cpp:58->lenet_main.cpp:40]   --->   Operation 78 'load' 'conv1_output_load_1' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_2 : Operation 79 [1/2] (1.09ns)   --->   "%conv1_output_load_2 = load i13 %conv1_output_addr_2" [lenet_support.cpp:58->lenet_main.cpp:40]   --->   Operation 79 'load' 'conv1_output_load_2' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_2 : Operation 80 [1/2] (1.09ns)   --->   "%conv1_output_load_3 = load i13 %conv1_output_addr_3" [lenet_support.cpp:58->lenet_main.cpp:40]   --->   Operation 80 'load' 'conv1_output_load_3' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>

State 3 <SV = 2> <Delay = 5.56>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %conv1_output_load" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 81 'bitcast' 'bitcast_ln59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln59, i32 23, i32 30" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 82 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i32 %bitcast_ln59" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 83 'trunc' 'trunc_ln59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.70ns)   --->   "%icmp_ln59 = icmp_ne  i8 %tmp_1, i8 255" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 84 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.88ns)   --->   "%icmp_ln59_1 = icmp_eq  i23 %trunc_ln59, i23 0" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 85 'icmp' 'icmp_ln59_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln59)   --->   "%or_ln59 = or i1 %icmp_ln59_1, i1 %icmp_ln59" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 86 'or' 'or_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/2] (2.57ns)   --->   "%tmp_2 = fcmp_ogt  i32 %conv1_output_load, i32 -inf" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 87 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln59)   --->   "%and_ln59 = and i1 %or_ln59, i1 %tmp_2" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 88 'and' 'and_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln59 = select i1 %and_ln59, i32 %conv1_output_load, i32 -inf" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 89 'select' 'select_ln59' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : [1/1] (0.71ns)   --->   Input mux for Operation 90 '%tmp_5 = fcmp_ogt  i32 %conv1_output_load_1, i32 %select_ln59'
ST_3 : Operation 90 [2/2] (1.85ns)   --->   "%tmp_5 = fcmp_ogt  i32 %conv1_output_load_1, i32 %select_ln59" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 90 'fcmp' 'tmp_5' <Predicate = true> <Delay = 1.85> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.81>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln59_1 = bitcast i32 %conv1_output_load_1" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 91 'bitcast' 'bitcast_ln59_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln59_1, i32 23, i32 30" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 92 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln59_7 = trunc i32 %bitcast_ln59_1" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 93 'trunc' 'trunc_ln59_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln59_2 = bitcast i32 %select_ln59" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 94 'bitcast' 'bitcast_ln59_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln59_2, i32 23, i32 30" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 95 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln59_8 = trunc i32 %bitcast_ln59_2" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 96 'trunc' 'trunc_ln59_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.70ns)   --->   "%icmp_ln59_2 = icmp_ne  i8 %tmp_3, i8 255" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 97 'icmp' 'icmp_ln59_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.88ns)   --->   "%icmp_ln59_3 = icmp_eq  i23 %trunc_ln59_7, i23 0" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 98 'icmp' 'icmp_ln59_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_2)   --->   "%or_ln59_1 = or i1 %icmp_ln59_3, i1 %icmp_ln59_2" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 99 'or' 'or_ln59_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.70ns)   --->   "%icmp_ln59_4 = icmp_ne  i8 %tmp_4, i8 255" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 100 'icmp' 'icmp_ln59_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.88ns)   --->   "%icmp_ln59_5 = icmp_eq  i23 %trunc_ln59_8, i23 0" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 101 'icmp' 'icmp_ln59_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_2)   --->   "%or_ln59_2 = or i1 %icmp_ln59_5, i1 %icmp_ln59_4" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 102 'or' 'or_ln59_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_2)   --->   "%and_ln59_1 = and i1 %or_ln59_1, i1 %or_ln59_2" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 103 'and' 'and_ln59_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/2] (2.57ns)   --->   "%tmp_5 = fcmp_ogt  i32 %conv1_output_load_1, i32 %select_ln59" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 104 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln59_2 = and i1 %and_ln59_1, i1 %tmp_5" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 105 'and' 'and_ln59_2' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln59_1 = select i1 %and_ln59_2, i32 %conv1_output_load_1, i32 %select_ln59" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 106 'select' 'select_ln59_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : [1/1] (0.71ns)   --->   Input mux for Operation 107 '%tmp_8 = fcmp_ogt  i32 %conv1_output_load_2, i32 %select_ln59_1'
ST_4 : Operation 107 [2/2] (1.85ns)   --->   "%tmp_8 = fcmp_ogt  i32 %conv1_output_load_2, i32 %select_ln59_1" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 107 'fcmp' 'tmp_8' <Predicate = true> <Delay = 1.85> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.81>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln59_3 = bitcast i32 %conv1_output_load_2" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 108 'bitcast' 'bitcast_ln59_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln59_3, i32 23, i32 30" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 109 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln59_9 = trunc i32 %bitcast_ln59_3" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 110 'trunc' 'trunc_ln59_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln59_4 = bitcast i32 %select_ln59_1" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 111 'bitcast' 'bitcast_ln59_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln59_4, i32 23, i32 30" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 112 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln59_10 = trunc i32 %bitcast_ln59_4" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 113 'trunc' 'trunc_ln59_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.70ns)   --->   "%icmp_ln59_6 = icmp_ne  i8 %tmp_6, i8 255" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 114 'icmp' 'icmp_ln59_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.88ns)   --->   "%icmp_ln59_7 = icmp_eq  i23 %trunc_ln59_9, i23 0" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 115 'icmp' 'icmp_ln59_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_4)   --->   "%or_ln59_3 = or i1 %icmp_ln59_7, i1 %icmp_ln59_6" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 116 'or' 'or_ln59_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.70ns)   --->   "%icmp_ln59_8 = icmp_ne  i8 %tmp_7, i8 255" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 117 'icmp' 'icmp_ln59_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.88ns)   --->   "%icmp_ln59_9 = icmp_eq  i23 %trunc_ln59_10, i23 0" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 118 'icmp' 'icmp_ln59_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_4)   --->   "%or_ln59_4 = or i1 %icmp_ln59_9, i1 %icmp_ln59_8" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 119 'or' 'or_ln59_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_4)   --->   "%and_ln59_3 = and i1 %or_ln59_3, i1 %or_ln59_4" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 120 'and' 'and_ln59_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/2] (2.57ns)   --->   "%tmp_8 = fcmp_ogt  i32 %conv1_output_load_2, i32 %select_ln59_1" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 121 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln59_4 = and i1 %and_ln59_3, i1 %tmp_8" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 122 'and' 'and_ln59_4' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln59_2 = select i1 %and_ln59_4, i32 %conv1_output_load_2, i32 %select_ln59_1" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 123 'select' 'select_ln59_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : [1/1] (0.71ns)   --->   Input mux for Operation 124 '%tmp_10 = fcmp_ogt  i32 %conv1_output_load_3, i32 %select_ln59_2'
ST_5 : Operation 124 [2/2] (1.85ns)   --->   "%tmp_10 = fcmp_ogt  i32 %conv1_output_load_3, i32 %select_ln59_2" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 124 'fcmp' 'tmp_10' <Predicate = true> <Delay = 1.85> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 149 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.34>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_52_1_VITIS_LOOP_53_2_str"   --->   Operation 125 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 126 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 127 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [lenet_support.cpp:53->lenet_main.cpp:40]   --->   Operation 128 'specloopname' 'specloopname_ln53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln59_5 = bitcast i32 %conv1_output_load_3" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 129 'bitcast' 'bitcast_ln59_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln59_5, i32 23, i32 30" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 130 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln59_11 = trunc i32 %bitcast_ln59_5" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 131 'trunc' 'trunc_ln59_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln59_6 = bitcast i32 %select_ln59_2" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 132 'bitcast' 'bitcast_ln59_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln59_6, i32 23, i32 30" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 133 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln59_12 = trunc i32 %bitcast_ln59_6" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 134 'trunc' 'trunc_ln59_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.70ns)   --->   "%icmp_ln59_10 = icmp_ne  i8 %tmp_9, i8 255" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 135 'icmp' 'icmp_ln59_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.88ns)   --->   "%icmp_ln59_11 = icmp_eq  i23 %trunc_ln59_11, i23 0" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 136 'icmp' 'icmp_ln59_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_6)   --->   "%or_ln59_5 = or i1 %icmp_ln59_11, i1 %icmp_ln59_10" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 137 'or' 'or_ln59_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.70ns)   --->   "%icmp_ln59_12 = icmp_ne  i8 %tmp_s, i8 255" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 138 'icmp' 'icmp_ln59_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.88ns)   --->   "%icmp_ln59_13 = icmp_eq  i23 %trunc_ln59_12, i23 0" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 139 'icmp' 'icmp_ln59_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_6)   --->   "%or_ln59_6 = or i1 %icmp_ln59_13, i1 %icmp_ln59_12" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 140 'or' 'or_ln59_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_6)   --->   "%and_ln59_5 = and i1 %or_ln59_5, i1 %or_ln59_6" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 141 'and' 'and_ln59_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/2] (2.57ns)   --->   "%tmp_10 = fcmp_ogt  i32 %conv1_output_load_3, i32 %select_ln59_2" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 142 'fcmp' 'tmp_10' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln59_6 = and i1 %and_ln59_5, i1 %tmp_10" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 143 'and' 'and_ln59_6' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln59_3 = select i1 %and_ln59_6, i32 %conv1_output_load_3, i32 %select_ln59_2" [lenet_support.cpp:59->lenet_main.cpp:40]   --->   Operation 144 'select' 'select_ln59_3' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i9 %add_ln62" [lenet_support.cpp:62->lenet_main.cpp:40]   --->   Operation 145 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%pool1_output_addr = getelementptr i32 %pool1_output, i64 0, i64 %sext_ln62" [lenet_support.cpp:62->lenet_main.cpp:40]   --->   Operation 146 'getelementptr' 'pool1_output_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (1.09ns)   --->   "%store_ln62 = store i32 %select_ln59_3, i11 %pool1_output_addr" [lenet_support.cpp:62->lenet_main.cpp:40]   --->   Operation 147 'store' 'store_ln62' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln53 = br void %VITIS_LOOP_57_4.i" [lenet_support.cpp:53->lenet_main.cpp:40]   --->   Operation 148 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv1_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11113333333333333]; IO mode=ap_memory:ce=0
Port [ pool1_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0100000]
i                     (alloca           ) [ 0100000]
indvar_flatten        (alloca           ) [ 0100000]
store_ln0             (store            ) [ 0000000]
store_ln0             (store            ) [ 0000000]
store_ln0             (store            ) [ 0000000]
br_ln0                (br               ) [ 0000000]
i_2                   (load             ) [ 0000000]
indvar_flatten_load   (load             ) [ 0000000]
p_shl2                (bitconcatenate   ) [ 0000000]
p_shl2_cast           (zext             ) [ 0000000]
p_shl3                (bitconcatenate   ) [ 0000000]
p_shl3_cast           (zext             ) [ 0000000]
empty                 (sub              ) [ 0000000]
p_shl                 (bitconcatenate   ) [ 0000000]
p_shl_cast            (zext             ) [ 0000000]
p_shl1                (bitconcatenate   ) [ 0000000]
p_shl1_cast           (zext             ) [ 0000000]
empty_28              (sub              ) [ 0000000]
specpipeline_ln0      (specpipeline     ) [ 0000000]
icmp_ln52             (icmp             ) [ 0111110]
add_ln52_1            (add              ) [ 0000000]
br_ln52               (br               ) [ 0000000]
j_load                (load             ) [ 0000000]
icmp_ln53             (icmp             ) [ 0000000]
select_ln52_1         (select           ) [ 0000000]
add_ln52              (add              ) [ 0000000]
p_shl2_mid1           (bitconcatenate   ) [ 0000000]
p_shl2_cast_mid1      (zext             ) [ 0000000]
p_shl3_mid1           (bitconcatenate   ) [ 0000000]
p_shl3_cast_mid1      (zext             ) [ 0000000]
p_mid1                (sub              ) [ 0000000]
select_ln52_2         (select           ) [ 0000000]
p_shl_mid1            (bitconcatenate   ) [ 0000000]
p_shl_cast_mid1       (zext             ) [ 0000000]
p_shl1_mid1           (bitconcatenate   ) [ 0000000]
p_shl1_cast_mid1      (zext             ) [ 0000000]
p_mid13               (sub              ) [ 0000000]
select_ln52_3         (select           ) [ 0000000]
select_ln52           (select           ) [ 0000000]
j_cast9               (zext             ) [ 0000000]
tmp_12                (bitconcatenate   ) [ 0000000]
zext_ln58             (zext             ) [ 0000000]
zext_ln58_1           (zext             ) [ 0000000]
add_ln58              (add              ) [ 0000000]
sext_ln58             (sext             ) [ 0000000]
conv1_output_addr     (getelementptr    ) [ 0110000]
or_ln58               (or               ) [ 0000000]
sext_ln58_1           (sext             ) [ 0000000]
conv1_output_addr_1   (getelementptr    ) [ 0110000]
add_ln58_3            (add              ) [ 0000000]
zext_ln58_2           (zext             ) [ 0000000]
add_ln58_1            (add              ) [ 0000000]
sext_ln58_2           (sext             ) [ 0000000]
conv1_output_addr_2   (getelementptr    ) [ 0110000]
or_ln58_1             (or               ) [ 0000000]
sext_ln58_3           (sext             ) [ 0000000]
conv1_output_addr_3   (getelementptr    ) [ 0110000]
add_ln62              (add              ) [ 0111111]
add_ln53              (add              ) [ 0000000]
store_ln53            (store            ) [ 0000000]
store_ln53            (store            ) [ 0000000]
store_ln53            (store            ) [ 0000000]
conv1_output_load     (load             ) [ 0101000]
conv1_output_load_1   (load             ) [ 0101100]
conv1_output_load_2   (load             ) [ 0101110]
conv1_output_load_3   (load             ) [ 0101111]
bitcast_ln59          (bitcast          ) [ 0000000]
tmp_1                 (partselect       ) [ 0000000]
trunc_ln59            (trunc            ) [ 0000000]
icmp_ln59             (icmp             ) [ 0000000]
icmp_ln59_1           (icmp             ) [ 0000000]
or_ln59               (or               ) [ 0000000]
tmp_2                 (fcmp             ) [ 0000000]
and_ln59              (and              ) [ 0000000]
select_ln59           (select           ) [ 0100100]
bitcast_ln59_1        (bitcast          ) [ 0000000]
tmp_3                 (partselect       ) [ 0000000]
trunc_ln59_7          (trunc            ) [ 0000000]
bitcast_ln59_2        (bitcast          ) [ 0000000]
tmp_4                 (partselect       ) [ 0000000]
trunc_ln59_8          (trunc            ) [ 0000000]
icmp_ln59_2           (icmp             ) [ 0000000]
icmp_ln59_3           (icmp             ) [ 0000000]
or_ln59_1             (or               ) [ 0000000]
icmp_ln59_4           (icmp             ) [ 0000000]
icmp_ln59_5           (icmp             ) [ 0000000]
or_ln59_2             (or               ) [ 0000000]
and_ln59_1            (and              ) [ 0000000]
tmp_5                 (fcmp             ) [ 0000000]
and_ln59_2            (and              ) [ 0000000]
select_ln59_1         (select           ) [ 0100010]
bitcast_ln59_3        (bitcast          ) [ 0000000]
tmp_6                 (partselect       ) [ 0000000]
trunc_ln59_9          (trunc            ) [ 0000000]
bitcast_ln59_4        (bitcast          ) [ 0000000]
tmp_7                 (partselect       ) [ 0000000]
trunc_ln59_10         (trunc            ) [ 0000000]
icmp_ln59_6           (icmp             ) [ 0000000]
icmp_ln59_7           (icmp             ) [ 0000000]
or_ln59_3             (or               ) [ 0000000]
icmp_ln59_8           (icmp             ) [ 0000000]
icmp_ln59_9           (icmp             ) [ 0000000]
or_ln59_4             (or               ) [ 0000000]
and_ln59_3            (and              ) [ 0000000]
tmp_8                 (fcmp             ) [ 0000000]
and_ln59_4            (and              ) [ 0000000]
select_ln59_2         (select           ) [ 0100001]
specloopname_ln0      (specloopname     ) [ 0000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
specpipeline_ln0      (specpipeline     ) [ 0000000]
specloopname_ln53     (specloopname     ) [ 0000000]
bitcast_ln59_5        (bitcast          ) [ 0000000]
tmp_9                 (partselect       ) [ 0000000]
trunc_ln59_11         (trunc            ) [ 0000000]
bitcast_ln59_6        (bitcast          ) [ 0000000]
tmp_s                 (partselect       ) [ 0000000]
trunc_ln59_12         (trunc            ) [ 0000000]
icmp_ln59_10          (icmp             ) [ 0000000]
icmp_ln59_11          (icmp             ) [ 0000000]
or_ln59_5             (or               ) [ 0000000]
icmp_ln59_12          (icmp             ) [ 0000000]
icmp_ln59_13          (icmp             ) [ 0000000]
or_ln59_6             (or               ) [ 0000000]
and_ln59_5            (and              ) [ 0000000]
tmp_10                (fcmp             ) [ 0000000]
and_ln59_6            (and              ) [ 0000000]
select_ln59_3         (select           ) [ 0000000]
sext_ln62             (sext             ) [ 0000000]
pool1_output_addr     (getelementptr    ) [ 0000000]
store_ln62            (store            ) [ 0000000]
br_ln53               (br               ) [ 0000000]
ret_ln0               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv1_output">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output"/><MemPortTyVec>1 1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pool1_output">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool1_output"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_52_1_VITIS_LOOP_53_2_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="j_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="indvar_flatten_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="conv1_output_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="11" slack="0"/>
<pin id="84" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="13" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="0"/>
<pin id="92" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="93" dir="0" index="5" bw="32" slack="0"/>
<pin id="94" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="8" bw="13" slack="0"/>
<pin id="97" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="12" bw="13" slack="2147483647"/>
<pin id="101" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="3"/>
<pin id="95" dir="1" index="7" bw="32" slack="2"/>
<pin id="99" dir="1" index="11" bw="32" slack="1"/>
<pin id="103" dir="1" index="15" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_output_load/1 conv1_output_load_1/1 conv1_output_load_2/1 conv1_output_load_3/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="conv1_output_addr_1_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="11" slack="0"/>
<pin id="109" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_addr_1/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="conv1_output_addr_2_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="11" slack="0"/>
<pin id="117" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_addr_2/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="conv1_output_addr_3_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="11" slack="0"/>
<pin id="125" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_addr_3/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="pool1_output_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="9" slack="0"/>
<pin id="133" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_output_addr/6 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln62_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/6 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="2"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="3"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln0_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln0_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="4" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln0_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="4" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_2_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="indvar_flatten_load_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="p_shl2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="4" slack="0"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="p_shl2_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_shl3_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="0" index="1" bw="4" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_shl3_cast_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="empty_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="5" slack="0"/>
<pin id="208" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_shl_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="0"/>
<pin id="213" dir="0" index="1" bw="4" slack="0"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_shl_cast_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="0"/>
<pin id="221" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_shl1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="0" index="1" bw="4" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_shl1_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="empty_28_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="0"/>
<pin id="237" dir="0" index="1" bw="7" slack="0"/>
<pin id="238" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_28/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln52_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="7" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln52_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_1/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="j_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln53_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="2" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="select_ln52_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="4" slack="0"/>
<pin id="266" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_1/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln52_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_shl2_mid1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="4" slack="0"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_mid1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_shl2_cast_mid1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast_mid1/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_shl3_mid1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="0" index="1" bw="4" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_mid1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_shl3_cast_mid1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast_mid1/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_mid1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="5" slack="0"/>
<pin id="303" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid1/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="select_ln52_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="9" slack="0"/>
<pin id="309" dir="0" index="2" bw="9" slack="0"/>
<pin id="310" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_2/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_shl_mid1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="0"/>
<pin id="316" dir="0" index="1" bw="4" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_shl_cast_mid1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="0"/>
<pin id="324" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_mid1/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_shl1_mid1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="0" index="1" bw="4" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_mid1/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_shl1_cast_mid1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="7" slack="0"/>
<pin id="336" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast_mid1/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_mid13_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="10" slack="0"/>
<pin id="340" dir="0" index="1" bw="7" slack="0"/>
<pin id="341" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid13/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln52_3_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="11" slack="0"/>
<pin id="347" dir="0" index="2" bw="11" slack="0"/>
<pin id="348" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_3/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="select_ln52_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="4" slack="0"/>
<pin id="355" dir="0" index="2" bw="4" slack="0"/>
<pin id="356" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="j_cast9_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast9/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_12_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="0"/>
<pin id="366" dir="0" index="1" bw="4" slack="0"/>
<pin id="367" dir="0" index="2" bw="1" slack="0"/>
<pin id="368" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln58_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln58_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_1/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="add_ln58_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="5" slack="0"/>
<pin id="382" dir="0" index="1" bw="11" slack="0"/>
<pin id="383" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sext_ln58_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="11" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="or_ln58_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="11" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln58/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sext_ln58_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="11" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_1/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln58_3_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="0"/>
<pin id="404" dir="0" index="1" bw="6" slack="0"/>
<pin id="405" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_3/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln58_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="6" slack="0"/>
<pin id="410" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_2/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln58_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="6" slack="0"/>
<pin id="414" dir="0" index="1" bw="11" slack="0"/>
<pin id="415" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_1/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="sext_ln58_2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="11" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_2/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="or_ln58_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="11" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln58_1/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="sext_ln58_3_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="11" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_3/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln62_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="0"/>
<pin id="436" dir="0" index="1" bw="9" slack="0"/>
<pin id="437" dir="1" index="2" bw="9" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln53_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln53_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="store_ln53_store_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="0"/>
<pin id="453" dir="0" index="1" bw="4" slack="0"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln53_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="0" index="1" bw="4" slack="0"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="bitcast_ln59_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="0" index="2" bw="6" slack="0"/>
<pin id="468" dir="0" index="3" bw="6" slack="0"/>
<pin id="469" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="trunc_ln59_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="icmp_ln59_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln59_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="23" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_1/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="or_ln59_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="and_ln59_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln59/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="select_ln59_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="1"/>
<pin id="505" dir="0" index="2" bw="32" slack="0"/>
<pin id="506" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="bitcast_ln59_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="2"/>
<pin id="512" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59_1/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_3_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="0" index="1" bw="32" slack="0"/>
<pin id="516" dir="0" index="2" bw="6" slack="0"/>
<pin id="517" dir="0" index="3" bw="6" slack="0"/>
<pin id="518" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="trunc_ln59_7_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59_7/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="bitcast_ln59_2_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59_2/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_4_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="0" index="2" bw="6" slack="0"/>
<pin id="534" dir="0" index="3" bw="6" slack="0"/>
<pin id="535" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="trunc_ln59_8_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59_8/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="icmp_ln59_2_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_2/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="icmp_ln59_3_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="23" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_3/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="or_ln59_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59_1/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="icmp_ln59_4_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_4/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="icmp_ln59_5_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="23" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_5/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="or_ln59_2_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59_2/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="and_ln59_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln59_1/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="and_ln59_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln59_2/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="select_ln59_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="2"/>
<pin id="595" dir="0" index="2" bw="32" slack="1"/>
<pin id="596" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_1/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="bitcast_ln59_3_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="3"/>
<pin id="601" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59_3/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_6_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="0"/>
<pin id="605" dir="0" index="2" bw="6" slack="0"/>
<pin id="606" dir="0" index="3" bw="6" slack="0"/>
<pin id="607" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="612" class="1004" name="trunc_ln59_9_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59_9/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="bitcast_ln59_4_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59_4/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_7_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="0"/>
<pin id="621" dir="0" index="1" bw="32" slack="0"/>
<pin id="622" dir="0" index="2" bw="6" slack="0"/>
<pin id="623" dir="0" index="3" bw="6" slack="0"/>
<pin id="624" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="trunc_ln59_10_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59_10/5 "/>
</bind>
</comp>

<comp id="633" class="1004" name="icmp_ln59_6_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_6/5 "/>
</bind>
</comp>

<comp id="639" class="1004" name="icmp_ln59_7_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="23" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_7/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="or_ln59_3_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59_3/5 "/>
</bind>
</comp>

<comp id="651" class="1004" name="icmp_ln59_8_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_8/5 "/>
</bind>
</comp>

<comp id="657" class="1004" name="icmp_ln59_9_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="23" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_9/5 "/>
</bind>
</comp>

<comp id="663" class="1004" name="or_ln59_4_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59_4/5 "/>
</bind>
</comp>

<comp id="669" class="1004" name="and_ln59_3_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln59_3/5 "/>
</bind>
</comp>

<comp id="675" class="1004" name="and_ln59_4_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln59_4/5 "/>
</bind>
</comp>

<comp id="681" class="1004" name="select_ln59_2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="3"/>
<pin id="684" dir="0" index="2" bw="32" slack="1"/>
<pin id="685" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_2/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="bitcast_ln59_5_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="4"/>
<pin id="690" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59_5/6 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_9_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="0"/>
<pin id="693" dir="0" index="1" bw="32" slack="0"/>
<pin id="694" dir="0" index="2" bw="6" slack="0"/>
<pin id="695" dir="0" index="3" bw="6" slack="0"/>
<pin id="696" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="701" class="1004" name="trunc_ln59_11_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="0"/>
<pin id="703" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59_11/6 "/>
</bind>
</comp>

<comp id="705" class="1004" name="bitcast_ln59_6_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="1"/>
<pin id="707" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59_6/6 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_s_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="0"/>
<pin id="710" dir="0" index="1" bw="32" slack="0"/>
<pin id="711" dir="0" index="2" bw="6" slack="0"/>
<pin id="712" dir="0" index="3" bw="6" slack="0"/>
<pin id="713" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="718" class="1004" name="trunc_ln59_12_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="0"/>
<pin id="720" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59_12/6 "/>
</bind>
</comp>

<comp id="722" class="1004" name="icmp_ln59_10_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_10/6 "/>
</bind>
</comp>

<comp id="728" class="1004" name="icmp_ln59_11_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="23" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_11/6 "/>
</bind>
</comp>

<comp id="734" class="1004" name="or_ln59_5_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59_5/6 "/>
</bind>
</comp>

<comp id="740" class="1004" name="icmp_ln59_12_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_12/6 "/>
</bind>
</comp>

<comp id="746" class="1004" name="icmp_ln59_13_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="23" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_13/6 "/>
</bind>
</comp>

<comp id="752" class="1004" name="or_ln59_6_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59_6/6 "/>
</bind>
</comp>

<comp id="758" class="1004" name="and_ln59_5_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln59_5/6 "/>
</bind>
</comp>

<comp id="764" class="1004" name="and_ln59_6_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln59_6/6 "/>
</bind>
</comp>

<comp id="770" class="1004" name="select_ln59_3_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="32" slack="4"/>
<pin id="773" dir="0" index="2" bw="32" slack="1"/>
<pin id="774" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_3/6 "/>
</bind>
</comp>

<comp id="777" class="1004" name="sext_ln62_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="9" slack="5"/>
<pin id="779" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62/6 "/>
</bind>
</comp>

<comp id="781" class="1005" name="j_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="4" slack="0"/>
<pin id="783" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="788" class="1005" name="i_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="4" slack="0"/>
<pin id="790" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="795" class="1005" name="indvar_flatten_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="0"/>
<pin id="797" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="802" class="1005" name="icmp_ln52_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="4"/>
<pin id="804" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52 "/>
</bind>
</comp>

<comp id="806" class="1005" name="conv1_output_addr_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="13" slack="1"/>
<pin id="808" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_addr "/>
</bind>
</comp>

<comp id="811" class="1005" name="conv1_output_addr_1_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="13" slack="1"/>
<pin id="813" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_addr_1 "/>
</bind>
</comp>

<comp id="816" class="1005" name="conv1_output_addr_2_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="13" slack="1"/>
<pin id="818" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_addr_2 "/>
</bind>
</comp>

<comp id="821" class="1005" name="conv1_output_addr_3_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="13" slack="1"/>
<pin id="823" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_addr_3 "/>
</bind>
</comp>

<comp id="826" class="1005" name="add_ln62_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="9" slack="5"/>
<pin id="828" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="add_ln62 "/>
</bind>
</comp>

<comp id="831" class="1005" name="conv1_output_load_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="1"/>
<pin id="833" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_load "/>
</bind>
</comp>

<comp id="838" class="1005" name="conv1_output_load_1_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="1"/>
<pin id="840" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_load_1 "/>
</bind>
</comp>

<comp id="845" class="1005" name="conv1_output_load_2_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="2"/>
<pin id="847" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv1_output_load_2 "/>
</bind>
</comp>

<comp id="852" class="1005" name="conv1_output_load_3_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="3"/>
<pin id="854" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv1_output_load_3 "/>
</bind>
</comp>

<comp id="859" class="1005" name="select_ln59_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="1"/>
<pin id="861" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln59 "/>
</bind>
</comp>

<comp id="866" class="1005" name="select_ln59_1_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="1"/>
<pin id="868" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln59_1 "/>
</bind>
</comp>

<comp id="873" class="1005" name="select_ln59_2_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="1"/>
<pin id="875" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln59_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="40" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="104"><net_src comp="80" pin="3"/><net_sink comp="87" pin=8"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="40" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="105" pin="3"/><net_sink comp="87" pin=5"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="40" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="113" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="40" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="121" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="87" pin="15"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="46" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="175" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="181" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="12" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="175" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="14" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="189" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="201" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="16" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="175" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="222"><net_src comp="211" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="20" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="175" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="22" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="219" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="178" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="32" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="178" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="34" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="36" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="8" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="253" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="274"><net_src comp="175" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="38" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="10" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="270" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="8" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="287"><net_src comp="276" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="12" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="270" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="14" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="288" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="284" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="256" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="300" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="205" pin="2"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="16" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="270" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="18" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="314" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="20" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="270" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="22" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="322" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="334" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="256" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="235" pin="2"/><net_sink comp="344" pin=2"/></net>

<net id="357"><net_src comp="256" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="270" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="175" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="262" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="12" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="262" pin="3"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="14" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="375"><net_src comp="364" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="364" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="376" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="344" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="395"><net_src comp="380" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="42" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="406"><net_src comp="372" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="44" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="344" pin="3"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="427"><net_src comp="412" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="42" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="438"><net_src comp="360" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="306" pin="3"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="262" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="38" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="247" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="352" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="440" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="470"><net_src comp="48" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="461" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="50" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="473"><net_src comp="52" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="477"><net_src comp="461" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="464" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="54" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="474" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="56" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="478" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="142" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="46" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="509"><net_src comp="502" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="519"><net_src comp="48" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="510" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="521"><net_src comp="50" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="522"><net_src comp="52" pin="0"/><net_sink comp="513" pin=3"/></net>

<net id="526"><net_src comp="510" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="536"><net_src comp="48" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="527" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="538"><net_src comp="50" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="539"><net_src comp="52" pin="0"/><net_sink comp="530" pin=3"/></net>

<net id="543"><net_src comp="527" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="513" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="54" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="523" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="56" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="550" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="544" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="530" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="54" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="540" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="56" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="562" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="556" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="574" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="580" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="148" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="597"><net_src comp="586" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="592" pin="3"/><net_sink comp="152" pin=1"/></net>

<net id="608"><net_src comp="48" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="599" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="610"><net_src comp="50" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="611"><net_src comp="52" pin="0"/><net_sink comp="602" pin=3"/></net>

<net id="615"><net_src comp="599" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="625"><net_src comp="48" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="616" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="627"><net_src comp="50" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="628"><net_src comp="52" pin="0"/><net_sink comp="619" pin=3"/></net>

<net id="632"><net_src comp="616" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="602" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="54" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="612" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="56" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="639" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="633" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="619" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="54" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="629" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="56" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="657" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="651" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="645" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="663" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="669" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="152" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="686"><net_src comp="675" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="681" pin="3"/><net_sink comp="156" pin=1"/></net>

<net id="697"><net_src comp="48" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="688" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="699"><net_src comp="50" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="700"><net_src comp="52" pin="0"/><net_sink comp="691" pin=3"/></net>

<net id="704"><net_src comp="688" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="714"><net_src comp="48" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="705" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="716"><net_src comp="50" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="717"><net_src comp="52" pin="0"/><net_sink comp="708" pin=3"/></net>

<net id="721"><net_src comp="705" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="691" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="54" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="701" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="56" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="728" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="722" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="708" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="54" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="718" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="56" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="756"><net_src comp="746" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="740" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="762"><net_src comp="734" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="752" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="758" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="156" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="775"><net_src comp="764" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="770" pin="3"/><net_sink comp="136" pin=1"/></net>

<net id="780"><net_src comp="777" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="784"><net_src comp="68" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="787"><net_src comp="781" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="791"><net_src comp="72" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="794"><net_src comp="788" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="798"><net_src comp="76" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="801"><net_src comp="795" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="805"><net_src comp="241" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="809"><net_src comp="80" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="87" pin=8"/></net>

<net id="814"><net_src comp="105" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="87" pin=5"/></net>

<net id="819"><net_src comp="113" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="824"><net_src comp="121" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="829"><net_src comp="434" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="834"><net_src comp="87" pin="15"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="837"><net_src comp="831" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="841"><net_src comp="87" pin="11"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="844"><net_src comp="838" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="848"><net_src comp="87" pin="7"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="851"><net_src comp="845" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="855"><net_src comp="87" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="858"><net_src comp="852" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="862"><net_src comp="502" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="865"><net_src comp="859" pin="1"/><net_sink comp="592" pin=2"/></net>

<net id="869"><net_src comp="592" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="872"><net_src comp="866" pin="1"/><net_sink comp="681" pin=2"/></net>

<net id="876"><net_src comp="681" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="879"><net_src comp="873" pin="1"/><net_sink comp="770" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pool1_output | {6 }
 - Input state : 
	Port: lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 : conv1_output | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_2 : 1
		indvar_flatten_load : 1
		p_shl2 : 2
		p_shl2_cast : 3
		p_shl3 : 2
		p_shl3_cast : 3
		empty : 4
		p_shl : 2
		p_shl_cast : 3
		p_shl1 : 2
		p_shl1_cast : 3
		empty_28 : 4
		icmp_ln52 : 2
		add_ln52_1 : 2
		br_ln52 : 3
		j_load : 1
		icmp_ln53 : 2
		select_ln52_1 : 3
		add_ln52 : 2
		p_shl2_mid1 : 3
		p_shl2_cast_mid1 : 4
		p_shl3_mid1 : 3
		p_shl3_cast_mid1 : 4
		p_mid1 : 5
		select_ln52_2 : 6
		p_shl_mid1 : 3
		p_shl_cast_mid1 : 4
		p_shl1_mid1 : 3
		p_shl1_cast_mid1 : 4
		p_mid13 : 5
		select_ln52_3 : 6
		select_ln52 : 3
		j_cast9 : 4
		tmp_12 : 4
		zext_ln58 : 5
		zext_ln58_1 : 5
		add_ln58 : 7
		sext_ln58 : 8
		conv1_output_addr : 9
		conv1_output_load : 10
		or_ln58 : 8
		sext_ln58_1 : 8
		conv1_output_addr_1 : 9
		conv1_output_load_1 : 10
		add_ln58_3 : 6
		zext_ln58_2 : 7
		add_ln58_1 : 8
		sext_ln58_2 : 9
		conv1_output_addr_2 : 10
		conv1_output_load_2 : 11
		or_ln58_1 : 9
		sext_ln58_3 : 9
		conv1_output_addr_3 : 10
		conv1_output_load_3 : 11
		add_ln62 : 7
		add_ln53 : 4
		store_ln53 : 3
		store_ln53 : 4
		store_ln53 : 5
	State 2
		tmp_2 : 1
	State 3
		tmp_1 : 1
		trunc_ln59 : 1
		icmp_ln59 : 2
		icmp_ln59_1 : 2
		or_ln59 : 3
		and_ln59 : 3
		select_ln59 : 3
		tmp_5 : 4
	State 4
		tmp_3 : 1
		trunc_ln59_7 : 1
		tmp_4 : 1
		trunc_ln59_8 : 1
		icmp_ln59_2 : 2
		icmp_ln59_3 : 2
		or_ln59_1 : 3
		icmp_ln59_4 : 2
		icmp_ln59_5 : 2
		or_ln59_2 : 3
		and_ln59_1 : 3
		and_ln59_2 : 3
		select_ln59_1 : 3
		tmp_8 : 4
	State 5
		tmp_6 : 1
		trunc_ln59_9 : 1
		tmp_7 : 1
		trunc_ln59_10 : 1
		icmp_ln59_6 : 2
		icmp_ln59_7 : 2
		or_ln59_3 : 3
		icmp_ln59_8 : 2
		icmp_ln59_9 : 2
		or_ln59_4 : 3
		and_ln59_3 : 3
		and_ln59_4 : 3
		select_ln59_2 : 3
		tmp_10 : 4
	State 6
		tmp_9 : 1
		trunc_ln59_11 : 1
		tmp_s : 1
		trunc_ln59_12 : 1
		icmp_ln59_10 : 2
		icmp_ln59_11 : 2
		or_ln59_5 : 3
		icmp_ln59_12 : 2
		icmp_ln59_13 : 2
		or_ln59_6 : 3
		and_ln59_5 : 3
		and_ln59_6 : 3
		select_ln59_3 : 3
		pool1_output_addr : 1
		store_ln62 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln52_fu_241    |    0    |    15   |
|          |     icmp_ln53_fu_256    |    0    |    12   |
|          |     icmp_ln59_fu_478    |    0    |    15   |
|          |    icmp_ln59_1_fu_484   |    0    |    30   |
|          |    icmp_ln59_2_fu_544   |    0    |    15   |
|          |    icmp_ln59_3_fu_550   |    0    |    30   |
|          |    icmp_ln59_4_fu_562   |    0    |    15   |
|   icmp   |    icmp_ln59_5_fu_568   |    0    |    30   |
|          |    icmp_ln59_6_fu_633   |    0    |    15   |
|          |    icmp_ln59_7_fu_639   |    0    |    30   |
|          |    icmp_ln59_8_fu_651   |    0    |    15   |
|          |    icmp_ln59_9_fu_657   |    0    |    30   |
|          |   icmp_ln59_10_fu_722   |    0    |    15   |
|          |   icmp_ln59_11_fu_728   |    0    |    30   |
|          |   icmp_ln59_12_fu_740   |    0    |    15   |
|          |   icmp_ln59_13_fu_746   |    0    |    30   |
|----------|-------------------------|---------|---------|
|          |   select_ln52_1_fu_262  |    0    |    4    |
|          |   select_ln52_2_fu_306  |    0    |    8    |
|          |   select_ln52_3_fu_344  |    0    |    10   |
|  select  |    select_ln52_fu_352   |    0    |    4    |
|          |    select_ln59_fu_502   |    0    |    32   |
|          |   select_ln59_1_fu_592  |    0    |    32   |
|          |   select_ln59_2_fu_681  |    0    |    32   |
|          |   select_ln59_3_fu_770  |    0    |    32   |
|----------|-------------------------|---------|---------|
|          |    add_ln52_1_fu_247    |    0    |    15   |
|          |     add_ln52_fu_270     |    0    |    12   |
|          |     add_ln58_fu_380     |    0    |    18   |
|    add   |    add_ln58_3_fu_402    |    0    |    13   |
|          |    add_ln58_1_fu_412    |    0    |    18   |
|          |     add_ln62_fu_434     |    0    |    16   |
|          |     add_ln53_fu_440     |    0    |    12   |
|----------|-------------------------|---------|---------|
|          |       empty_fu_205      |    0    |    15   |
|    sub   |     empty_28_fu_235     |    0    |    17   |
|          |      p_mid1_fu_300      |    0    |    15   |
|          |      p_mid13_fu_338     |    0    |    17   |
|----------|-------------------------|---------|---------|
|          |      or_ln58_fu_391     |    0    |    0    |
|          |     or_ln58_1_fu_423    |    0    |    0    |
|          |      or_ln59_fu_490     |    0    |    2    |
|          |     or_ln59_1_fu_556    |    0    |    2    |
|    or    |     or_ln59_2_fu_574    |    0    |    2    |
|          |     or_ln59_3_fu_645    |    0    |    2    |
|          |     or_ln59_4_fu_663    |    0    |    2    |
|          |     or_ln59_5_fu_734    |    0    |    2    |
|          |     or_ln59_6_fu_752    |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |     and_ln59_fu_496     |    0    |    2    |
|          |    and_ln59_1_fu_580    |    0    |    2    |
|          |    and_ln59_2_fu_586    |    0    |    2    |
|    and   |    and_ln59_3_fu_669    |    0    |    2    |
|          |    and_ln59_4_fu_675    |    0    |    2    |
|          |    and_ln59_5_fu_758    |    0    |    2    |
|          |    and_ln59_6_fu_764    |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |        grp_fu_142       |    0    |    0    |
|   fcmp   |        grp_fu_148       |    0    |    0    |
|          |        grp_fu_152       |    0    |    0    |
|          |        grp_fu_156       |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      p_shl2_fu_181      |    0    |    0    |
|          |      p_shl3_fu_193      |    0    |    0    |
|          |       p_shl_fu_211      |    0    |    0    |
|          |      p_shl1_fu_223      |    0    |    0    |
|bitconcatenate|    p_shl2_mid1_fu_276   |    0    |    0    |
|          |    p_shl3_mid1_fu_288   |    0    |    0    |
|          |    p_shl_mid1_fu_314    |    0    |    0    |
|          |    p_shl1_mid1_fu_326   |    0    |    0    |
|          |      tmp_12_fu_364      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    p_shl2_cast_fu_189   |    0    |    0    |
|          |    p_shl3_cast_fu_201   |    0    |    0    |
|          |    p_shl_cast_fu_219    |    0    |    0    |
|          |    p_shl1_cast_fu_231   |    0    |    0    |
|          | p_shl2_cast_mid1_fu_284 |    0    |    0    |
|   zext   | p_shl3_cast_mid1_fu_296 |    0    |    0    |
|          |  p_shl_cast_mid1_fu_322 |    0    |    0    |
|          | p_shl1_cast_mid1_fu_334 |    0    |    0    |
|          |      j_cast9_fu_360     |    0    |    0    |
|          |     zext_ln58_fu_372    |    0    |    0    |
|          |    zext_ln58_1_fu_376   |    0    |    0    |
|          |    zext_ln58_2_fu_408   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     sext_ln58_fu_386    |    0    |    0    |
|          |    sext_ln58_1_fu_397   |    0    |    0    |
|   sext   |    sext_ln58_2_fu_418   |    0    |    0    |
|          |    sext_ln58_3_fu_429   |    0    |    0    |
|          |     sext_ln62_fu_777    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       tmp_1_fu_464      |    0    |    0    |
|          |       tmp_3_fu_513      |    0    |    0    |
|          |       tmp_4_fu_530      |    0    |    0    |
|partselect|       tmp_6_fu_602      |    0    |    0    |
|          |       tmp_7_fu_619      |    0    |    0    |
|          |       tmp_9_fu_691      |    0    |    0    |
|          |       tmp_s_fu_708      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    trunc_ln59_fu_474    |    0    |    0    |
|          |   trunc_ln59_7_fu_523   |    0    |    0    |
|          |   trunc_ln59_8_fu_540   |    0    |    0    |
|   trunc  |   trunc_ln59_9_fu_612   |    0    |    0    |
|          |   trunc_ln59_10_fu_629  |    0    |    0    |
|          |   trunc_ln59_11_fu_701  |    0    |    0    |
|          |   trunc_ln59_12_fu_718  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   692   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln62_reg_826     |    9   |
|conv1_output_addr_1_reg_811|   13   |
|conv1_output_addr_2_reg_816|   13   |
|conv1_output_addr_3_reg_821|   13   |
| conv1_output_addr_reg_806 |   13   |
|conv1_output_load_1_reg_838|   32   |
|conv1_output_load_2_reg_845|   32   |
|conv1_output_load_3_reg_852|   32   |
| conv1_output_load_reg_831 |   32   |
|         i_reg_788         |    4   |
|     icmp_ln52_reg_802     |    1   |
|   indvar_flatten_reg_795  |    8   |
|         j_reg_781         |    4   |
|   select_ln59_1_reg_866   |   32   |
|   select_ln59_2_reg_873   |   32   |
|    select_ln59_reg_859    |   32   |
+---------------------------+--------+
|           Total           |   302  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_87 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_87 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_87 |  p5  |   2  |  32  |   64   ||    9    |
| grp_access_fu_87 |  p8  |   2  |  13  |   26   ||    9    |
|    grp_fu_142    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_148    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_152    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_156    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   372  ||  3.216  ||    72   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   692  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   72   |
|  Register |    -   |   302  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   302  |   764  |
+-----------+--------+--------+--------+
