# DSD-Final-Lab-Project
Group work for Digital System Design, VHDL Projects for Nexys A7-100T FPGAs using Vivado
