// EFLX generated Verilog wrapper file to instantiate the EFLX array as a verilog model

module blink_eflx_array_wrapper (
  input TILE_00_CLK_IN_W0,
  input TILE_00_EFLX_IN_0_0_0,
  input TILE_00_EFLX_IN_0_0_1,
  input TILE_00_EFLX_IN_0_1_0,
  input TILE_00_EFLX_IN_0_1_1,
  input TILE_00_EFLX_IN_0_2_0,
  input TILE_00_EFLX_IN_0_2_1,
  input TILE_00_EFLX_IN_0_3_0,
  input TILE_00_EFLX_IN_0_3_1,
  input TILE_00_EFLX_IN_0_4_0,
  input TILE_00_EFLX_IN_0_4_1,
  input TILE_00_EFLX_IN_0_5_0,
  input TILE_00_EFLX_IN_0_5_1,
  input TILE_00_EFLX_IN_0_6_0,
  input TILE_00_EFLX_IN_0_6_1,
  input TILE_00_EFLX_IN_0_7_0,
  input TILE_00_EFLX_IN_0_7_1,
  input TILE_00_EFLX_IN_0_8_0,
  input TILE_00_EFLX_IN_0_8_1,
  input TILE_00_EFLX_IN_0_9_0,
  input TILE_00_EFLX_IN_0_9_1,
  input TILE_00_EFLX_IN_0_10_0,
  input TILE_00_EFLX_IN_0_10_1,
  input TILE_00_EFLX_IN_0_11_0,
  input TILE_00_EFLX_IN_0_11_1,
  input TILE_00_EFLX_IN_0_12_0,
  input TILE_00_EFLX_IN_0_12_1,
  input TILE_00_EFLX_IN_0_13_0,
  input TILE_00_EFLX_IN_0_13_1,
  input TILE_00_EFLX_IN_0_14_0,
  input TILE_00_EFLX_IN_0_14_1,
  input TILE_00_EFLX_IN_0_15_0,
  input TILE_00_EFLX_IN_0_15_1,
  input TILE_00_EFLX_IN_0_16_0,
  input TILE_00_EFLX_IN_0_16_1,
  input TILE_00_EFLX_IN_0_17_0,
  input TILE_00_EFLX_IN_0_17_1,
  input TILE_00_EFLX_IN_0_18_0,
  input TILE_00_EFLX_IN_0_18_1,
  input TILE_00_EFLX_IN_0_19_0,
  input TILE_00_EFLX_IN_0_19_1,
  input TILE_00_EFLX_IN_0_20_0,
  input TILE_00_EFLX_IN_0_20_1,
  input TILE_00_EFLX_IN_0_21_0,
  input TILE_00_EFLX_IN_0_21_1,
  input TILE_00_EFLX_IN_0_22_0,
  input TILE_00_EFLX_IN_0_22_1,
  input TILE_00_EFLX_IN_0_23_0,
  input TILE_00_EFLX_IN_0_23_1,
  input TILE_00_EFLX_IN_0_24_0,
  input TILE_00_EFLX_IN_0_24_1,
  input TILE_00_EFLX_IN_0_25_0,
  input TILE_00_EFLX_IN_0_25_1,
  input TILE_00_EFLX_IN_0_26_0,
  input TILE_00_EFLX_IN_0_26_1,
  input TILE_00_EFLX_IN_0_27_0,
  input TILE_00_EFLX_IN_0_27_1,
  input TILE_00_EFLX_IN_0_28_0,
  input TILE_00_EFLX_IN_0_28_1,
  input TILE_00_EFLX_IN_0_29_0,
  input TILE_00_EFLX_IN_0_29_1,
  input TILE_00_EFLX_IN_0_30_0,
  input TILE_00_EFLX_IN_0_30_1,
  input TILE_00_EFLX_IN_0_31_0,
  input TILE_00_EFLX_IN_0_31_1,
  input TILE_00_EFLX_IN_1_0_0,
  input TILE_00_EFLX_IN_1_0_1,
  input TILE_00_EFLX_IN_1_1_0,
  input TILE_00_EFLX_IN_1_1_1,
  input TILE_00_EFLX_IN_1_30_0,
  input TILE_00_EFLX_IN_1_30_1,
  input TILE_00_EFLX_IN_1_31_0,
  input TILE_00_EFLX_IN_1_31_1,
  input TILE_00_EFLX_IN_2_0_0,
  input TILE_00_EFLX_IN_2_0_1,
  input TILE_00_EFLX_IN_2_1_0,
  input TILE_00_EFLX_IN_2_1_1,
  input TILE_00_EFLX_IN_2_30_0,
  input TILE_00_EFLX_IN_2_30_1,
  input TILE_00_EFLX_IN_2_31_0,
  input TILE_00_EFLX_IN_2_31_1,
  input TILE_00_EFLX_IN_3_0_0,
  input TILE_00_EFLX_IN_3_0_1,
  input TILE_00_EFLX_IN_3_1_0,
  input TILE_00_EFLX_IN_3_1_1,
  input TILE_00_EFLX_IN_3_30_0,
  input TILE_00_EFLX_IN_3_30_1,
  input TILE_00_EFLX_IN_3_31_0,
  input TILE_00_EFLX_IN_3_31_1,
  input TILE_00_EFLX_IN_4_0_0,
  input TILE_00_EFLX_IN_4_0_1,
  input TILE_00_EFLX_IN_4_1_0,
  input TILE_00_EFLX_IN_4_1_1,
  input TILE_00_EFLX_IN_4_30_0,
  input TILE_00_EFLX_IN_4_30_1,
  input TILE_00_EFLX_IN_4_31_0,
  input TILE_00_EFLX_IN_4_31_1,
  input TILE_00_EFLX_IN_5_0_0,
  input TILE_00_EFLX_IN_5_0_1,
  input TILE_00_EFLX_IN_5_1_0,
  input TILE_00_EFLX_IN_5_1_1,
  input TILE_00_EFLX_IN_5_30_0,
  input TILE_00_EFLX_IN_5_30_1,
  input TILE_00_EFLX_IN_5_31_0,
  input TILE_00_EFLX_IN_5_31_1,
  input TILE_00_EFLX_IN_6_0_0,
  input TILE_00_EFLX_IN_6_0_1,
  input TILE_00_EFLX_IN_6_1_0,
  input TILE_00_EFLX_IN_6_1_1,
  input TILE_00_EFLX_IN_6_30_0,
  input TILE_00_EFLX_IN_6_30_1,
  input TILE_00_EFLX_IN_6_31_0,
  input TILE_00_EFLX_IN_6_31_1,
  input TILE_00_EFLX_IN_7_0_0,
  input TILE_00_EFLX_IN_7_0_1,
  input TILE_00_EFLX_IN_7_1_0,
  input TILE_00_EFLX_IN_7_1_1,
  input TILE_00_EFLX_IN_7_30_0,
  input TILE_00_EFLX_IN_7_30_1,
  input TILE_00_EFLX_IN_7_31_0,
  input TILE_00_EFLX_IN_7_31_1,
  input TILE_00_EFLX_IN_8_0_0,
  input TILE_00_EFLX_IN_8_0_1,
  input TILE_00_EFLX_IN_8_1_0,
  input TILE_00_EFLX_IN_8_1_1,
  input TILE_00_EFLX_IN_8_30_0,
  input TILE_00_EFLX_IN_8_30_1,
  input TILE_00_EFLX_IN_8_31_0,
  input TILE_00_EFLX_IN_8_31_1,
  input TILE_00_EFLX_IN_9_0_0,
  input TILE_00_EFLX_IN_9_0_1,
  input TILE_00_EFLX_IN_9_1_0,
  input TILE_00_EFLX_IN_9_1_1,
  input TILE_00_EFLX_IN_9_30_0,
  input TILE_00_EFLX_IN_9_30_1,
  input TILE_00_EFLX_IN_9_31_0,
  input TILE_00_EFLX_IN_9_31_1,
  input TILE_00_EFLX_IN_10_0_0,
  input TILE_00_EFLX_IN_10_0_1,
  input TILE_00_EFLX_IN_10_1_0,
  input TILE_00_EFLX_IN_10_1_1,
  input TILE_00_EFLX_IN_10_30_0,
  input TILE_00_EFLX_IN_10_30_1,
  input TILE_00_EFLX_IN_10_31_0,
  input TILE_00_EFLX_IN_10_31_1,
  input TILE_00_EFLX_IN_11_0_0,
  input TILE_00_EFLX_IN_11_0_1,
  input TILE_00_EFLX_IN_11_1_0,
  input TILE_00_EFLX_IN_11_1_1,
  input TILE_00_EFLX_IN_11_30_0,
  input TILE_00_EFLX_IN_11_30_1,
  input TILE_00_EFLX_IN_11_31_0,
  input TILE_00_EFLX_IN_11_31_1,
  input TILE_00_EFLX_IN_12_0_0,
  input TILE_00_EFLX_IN_12_0_1,
  input TILE_00_EFLX_IN_12_1_0,
  input TILE_00_EFLX_IN_12_1_1,
  input TILE_00_EFLX_IN_12_30_0,
  input TILE_00_EFLX_IN_12_30_1,
  input TILE_00_EFLX_IN_12_31_0,
  input TILE_00_EFLX_IN_12_31_1,
  input TILE_00_EFLX_IN_13_0_0,
  input TILE_00_EFLX_IN_13_0_1,
  input TILE_00_EFLX_IN_13_1_0,
  input TILE_00_EFLX_IN_13_1_1,
  input TILE_00_EFLX_IN_13_30_0,
  input TILE_00_EFLX_IN_13_30_1,
  input TILE_00_EFLX_IN_13_31_0,
  input TILE_00_EFLX_IN_13_31_1,
  input TILE_00_EFLX_IN_14_0_0,
  input TILE_00_EFLX_IN_14_0_1,
  input TILE_00_EFLX_IN_14_1_0,
  input TILE_00_EFLX_IN_14_1_1,
  input TILE_00_EFLX_IN_14_30_0,
  input TILE_00_EFLX_IN_14_30_1,
  input TILE_00_EFLX_IN_14_31_0,
  input TILE_00_EFLX_IN_14_31_1,
  input TILE_00_EFLX_IN_15_0_0,
  input TILE_00_EFLX_IN_15_0_1,
  input TILE_00_EFLX_IN_15_1_0,
  input TILE_00_EFLX_IN_15_1_1,
  input TILE_00_EFLX_IN_15_30_0,
  input TILE_00_EFLX_IN_15_30_1,
  input TILE_00_EFLX_IN_15_31_0,
  input TILE_00_EFLX_IN_15_31_1,
  input TILE_00_EFLX_IN_16_0_0,
  input TILE_00_EFLX_IN_16_0_1,
  input TILE_00_EFLX_IN_16_1_0,
  input TILE_00_EFLX_IN_16_1_1,
  input TILE_00_EFLX_IN_16_30_0,
  input TILE_00_EFLX_IN_16_30_1,
  input TILE_00_EFLX_IN_16_31_0,
  input TILE_00_EFLX_IN_16_31_1,
  input TILE_00_EFLX_IN_17_0_0,
  input TILE_00_EFLX_IN_17_0_1,
  input TILE_00_EFLX_IN_17_1_0,
  input TILE_00_EFLX_IN_17_1_1,
  input TILE_00_EFLX_IN_17_30_0,
  input TILE_00_EFLX_IN_17_30_1,
  input TILE_00_EFLX_IN_17_31_0,
  input TILE_00_EFLX_IN_17_31_1,
  input TILE_00_EFLX_IN_18_0_0,
  input TILE_00_EFLX_IN_18_0_1,
  input TILE_00_EFLX_IN_18_1_0,
  input TILE_00_EFLX_IN_18_1_1,
  input TILE_00_EFLX_IN_18_30_0,
  input TILE_00_EFLX_IN_18_30_1,
  input TILE_00_EFLX_IN_18_31_0,
  input TILE_00_EFLX_IN_18_31_1,
  input TILE_00_EFLX_IN_19_0_0,
  input TILE_00_EFLX_IN_19_0_1,
  input TILE_00_EFLX_IN_19_1_0,
  input TILE_00_EFLX_IN_19_1_1,
  input TILE_00_EFLX_IN_19_30_0,
  input TILE_00_EFLX_IN_19_30_1,
  input TILE_00_EFLX_IN_19_31_0,
  input TILE_00_EFLX_IN_19_31_1,
  input TILE_00_EFLX_IN_20_0_0,
  input TILE_00_EFLX_IN_20_0_1,
  input TILE_00_EFLX_IN_20_1_0,
  input TILE_00_EFLX_IN_20_1_1,
  input TILE_00_EFLX_IN_20_30_0,
  input TILE_00_EFLX_IN_20_30_1,
  input TILE_00_EFLX_IN_20_31_0,
  input TILE_00_EFLX_IN_20_31_1,
  input TILE_00_EFLX_IN_21_0_0,
  input TILE_00_EFLX_IN_21_0_1,
  input TILE_00_EFLX_IN_21_1_0,
  input TILE_00_EFLX_IN_21_1_1,
  input TILE_00_EFLX_IN_21_30_0,
  input TILE_00_EFLX_IN_21_30_1,
  input TILE_00_EFLX_IN_21_31_0,
  input TILE_00_EFLX_IN_21_31_1,
  input TILE_00_EFLX_IN_22_0_0,
  input TILE_00_EFLX_IN_22_0_1,
  input TILE_00_EFLX_IN_22_1_0,
  input TILE_00_EFLX_IN_22_1_1,
  input TILE_00_EFLX_IN_22_30_0,
  input TILE_00_EFLX_IN_22_30_1,
  input TILE_00_EFLX_IN_22_31_0,
  input TILE_00_EFLX_IN_22_31_1,
  input TILE_00_EFLX_IN_23_0_0,
  input TILE_00_EFLX_IN_23_0_1,
  input TILE_00_EFLX_IN_23_1_0,
  input TILE_00_EFLX_IN_23_1_1,
  input TILE_00_EFLX_IN_23_30_0,
  input TILE_00_EFLX_IN_23_30_1,
  input TILE_00_EFLX_IN_23_31_0,
  input TILE_00_EFLX_IN_23_31_1,
  input TILE_00_EFLX_IN_24_0_0,
  input TILE_00_EFLX_IN_24_0_1,
  input TILE_00_EFLX_IN_24_1_0,
  input TILE_00_EFLX_IN_24_1_1,
  input TILE_00_EFLX_IN_24_30_0,
  input TILE_00_EFLX_IN_24_30_1,
  input TILE_00_EFLX_IN_24_31_0,
  input TILE_00_EFLX_IN_24_31_1,
  input TILE_00_EFLX_IN_25_0_0,
  input TILE_00_EFLX_IN_25_0_1,
  input TILE_00_EFLX_IN_25_1_0,
  input TILE_00_EFLX_IN_25_1_1,
  input TILE_00_EFLX_IN_25_30_0,
  input TILE_00_EFLX_IN_25_30_1,
  input TILE_00_EFLX_IN_25_31_0,
  input TILE_00_EFLX_IN_25_31_1,
  input TILE_00_EFLX_IN_26_0_0,
  input TILE_00_EFLX_IN_26_0_1,
  input TILE_00_EFLX_IN_26_1_0,
  input TILE_00_EFLX_IN_26_1_1,
  input TILE_00_EFLX_IN_26_30_0,
  input TILE_00_EFLX_IN_26_30_1,
  input TILE_00_EFLX_IN_26_31_0,
  input TILE_00_EFLX_IN_26_31_1,
  input TILE_00_EFLX_IN_27_0_0,
  input TILE_00_EFLX_IN_27_0_1,
  input TILE_00_EFLX_IN_27_1_0,
  input TILE_00_EFLX_IN_27_1_1,
  input TILE_00_EFLX_IN_27_30_0,
  input TILE_00_EFLX_IN_27_30_1,
  input TILE_00_EFLX_IN_27_31_0,
  input TILE_00_EFLX_IN_27_31_1,
  input TILE_00_EFLX_IN_28_0_0,
  input TILE_00_EFLX_IN_28_0_1,
  input TILE_00_EFLX_IN_28_1_0,
  input TILE_00_EFLX_IN_28_1_1,
  input TILE_00_EFLX_IN_28_30_0,
  input TILE_00_EFLX_IN_28_30_1,
  input TILE_00_EFLX_IN_28_31_0,
  input TILE_00_EFLX_IN_28_31_1,
  input TILE_00_EFLX_IN_29_0_0,
  input TILE_00_EFLX_IN_29_0_1,
  input TILE_00_EFLX_IN_29_1_0,
  input TILE_00_EFLX_IN_29_1_1,
  input TILE_00_EFLX_IN_29_30_0,
  input TILE_00_EFLX_IN_29_30_1,
  input TILE_00_EFLX_IN_29_31_0,
  input TILE_00_EFLX_IN_29_31_1,
  input TILE_00_EFLX_IN_30_0_0,
  input TILE_00_EFLX_IN_30_0_1,
  input TILE_00_EFLX_IN_30_1_0,
  input TILE_00_EFLX_IN_30_1_1,
  input TILE_00_EFLX_IN_30_30_0,
  input TILE_00_EFLX_IN_30_30_1,
  input TILE_00_EFLX_IN_30_31_0,
  input TILE_00_EFLX_IN_30_31_1,
  input TILE_00_EFLX_IN_31_0_0,
  input TILE_00_EFLX_IN_31_0_1,
  input TILE_00_EFLX_IN_31_1_0,
  input TILE_00_EFLX_IN_31_1_1,
  input TILE_00_EFLX_IN_31_2_0,
  input TILE_00_EFLX_IN_31_2_1,
  input TILE_00_EFLX_IN_31_3_0,
  input TILE_00_EFLX_IN_31_3_1,
  input TILE_00_EFLX_IN_31_4_0,
  input TILE_00_EFLX_IN_31_4_1,
  input TILE_00_EFLX_IN_31_5_0,
  input TILE_00_EFLX_IN_31_5_1,
  input TILE_00_EFLX_IN_31_6_0,
  input TILE_00_EFLX_IN_31_6_1,
  input TILE_00_EFLX_IN_31_7_0,
  input TILE_00_EFLX_IN_31_7_1,
  input TILE_00_EFLX_IN_31_8_0,
  input TILE_00_EFLX_IN_31_8_1,
  input TILE_00_EFLX_IN_31_9_0,
  input TILE_00_EFLX_IN_31_9_1,
  input TILE_00_EFLX_IN_31_10_0,
  input TILE_00_EFLX_IN_31_10_1,
  input TILE_00_EFLX_IN_31_11_0,
  input TILE_00_EFLX_IN_31_11_1,
  input TILE_00_EFLX_IN_31_12_0,
  input TILE_00_EFLX_IN_31_12_1,
  input TILE_00_EFLX_IN_31_13_0,
  input TILE_00_EFLX_IN_31_13_1,
  input TILE_00_EFLX_IN_31_14_0,
  input TILE_00_EFLX_IN_31_14_1,
  input TILE_00_EFLX_IN_31_15_0,
  input TILE_00_EFLX_IN_31_15_1,
  input TILE_00_EFLX_IN_31_16_0,
  input TILE_00_EFLX_IN_31_16_1,
  input TILE_00_EFLX_IN_31_17_0,
  input TILE_00_EFLX_IN_31_17_1,
  input TILE_00_EFLX_IN_31_18_0,
  input TILE_00_EFLX_IN_31_18_1,
  input TILE_00_EFLX_IN_31_19_0,
  input TILE_00_EFLX_IN_31_19_1,
  input TILE_00_EFLX_IN_31_20_0,
  input TILE_00_EFLX_IN_31_20_1,
  input TILE_00_EFLX_IN_31_21_0,
  input TILE_00_EFLX_IN_31_21_1,
  input TILE_00_EFLX_IN_31_22_0,
  input TILE_00_EFLX_IN_31_22_1,
  input TILE_00_EFLX_IN_31_23_0,
  input TILE_00_EFLX_IN_31_23_1,
  input TILE_00_EFLX_IN_31_24_0,
  input TILE_00_EFLX_IN_31_24_1,
  input TILE_00_EFLX_IN_31_25_0,
  input TILE_00_EFLX_IN_31_25_1,
  input TILE_00_EFLX_IN_31_26_0,
  input TILE_00_EFLX_IN_31_26_1,
  input TILE_00_EFLX_IN_31_27_0,
  input TILE_00_EFLX_IN_31_27_1,
  input TILE_00_EFLX_IN_31_28_0,
  input TILE_00_EFLX_IN_31_28_1,
  input TILE_00_EFLX_IN_31_29_0,
  input TILE_00_EFLX_IN_31_29_1,
  input TILE_00_EFLX_IN_31_30_0,
  input TILE_00_EFLX_IN_31_30_1,
  input TILE_00_EFLX_IN_31_31_0,
  input TILE_00_EFLX_IN_31_31_1,
  output TILE_00_EFLX_OUT_0_0_0,
  output TILE_00_EFLX_OUT_0_0_1,
  output TILE_00_EFLX_OUT_0_1_0,
  output TILE_00_EFLX_OUT_0_1_1,
  output TILE_00_EFLX_OUT_0_2_0,
  output TILE_00_EFLX_OUT_0_2_1,
  output TILE_00_EFLX_OUT_0_3_0,
  output TILE_00_EFLX_OUT_0_3_1,
  output TILE_00_EFLX_OUT_0_4_0,
  output TILE_00_EFLX_OUT_0_4_1,
  output TILE_00_EFLX_OUT_0_5_0,
  output TILE_00_EFLX_OUT_0_5_1,
  output TILE_00_EFLX_OUT_0_6_0,
  output TILE_00_EFLX_OUT_0_6_1,
  output TILE_00_EFLX_OUT_0_7_0,
  output TILE_00_EFLX_OUT_0_7_1,
  output TILE_00_EFLX_OUT_0_8_0,
  output TILE_00_EFLX_OUT_0_8_1,
  output TILE_00_EFLX_OUT_0_9_0,
  output TILE_00_EFLX_OUT_0_9_1,
  output TILE_00_EFLX_OUT_0_10_0,
  output TILE_00_EFLX_OUT_0_10_1,
  output TILE_00_EFLX_OUT_0_11_0,
  output TILE_00_EFLX_OUT_0_11_1,
  output TILE_00_EFLX_OUT_0_12_0,
  output TILE_00_EFLX_OUT_0_12_1,
  output TILE_00_EFLX_OUT_0_13_0,
  output TILE_00_EFLX_OUT_0_13_1,
  output TILE_00_EFLX_OUT_0_14_0,
  output TILE_00_EFLX_OUT_0_14_1,
  output TILE_00_EFLX_OUT_0_15_0,
  output TILE_00_EFLX_OUT_0_15_1,
  output TILE_00_EFLX_OUT_0_16_0,
  output TILE_00_EFLX_OUT_0_16_1,
  output TILE_00_EFLX_OUT_0_17_0,
  output TILE_00_EFLX_OUT_0_17_1,
  output TILE_00_EFLX_OUT_0_18_0,
  output TILE_00_EFLX_OUT_0_18_1,
  output TILE_00_EFLX_OUT_0_19_0,
  output TILE_00_EFLX_OUT_0_19_1,
  output TILE_00_EFLX_OUT_0_20_0,
  output TILE_00_EFLX_OUT_0_20_1,
  output TILE_00_EFLX_OUT_0_21_0,
  output TILE_00_EFLX_OUT_0_21_1,
  output TILE_00_EFLX_OUT_0_22_0,
  output TILE_00_EFLX_OUT_0_22_1,
  output TILE_00_EFLX_OUT_0_23_0,
  output TILE_00_EFLX_OUT_0_23_1,
  output TILE_00_EFLX_OUT_0_24_0,
  output TILE_00_EFLX_OUT_0_24_1,
  output TILE_00_EFLX_OUT_0_25_0,
  output TILE_00_EFLX_OUT_0_25_1,
  output TILE_00_EFLX_OUT_0_26_0,
  output TILE_00_EFLX_OUT_0_26_1,
  output TILE_00_EFLX_OUT_0_27_0,
  output TILE_00_EFLX_OUT_0_27_1,
  output TILE_00_EFLX_OUT_0_28_0,
  output TILE_00_EFLX_OUT_0_28_1,
  output TILE_00_EFLX_OUT_0_29_0,
  output TILE_00_EFLX_OUT_0_29_1,
  output TILE_00_EFLX_OUT_0_30_0,
  output TILE_00_EFLX_OUT_0_30_1,
  output TILE_00_EFLX_OUT_0_31_0,
  output TILE_00_EFLX_OUT_0_31_1,
  output TILE_00_EFLX_OUT_1_0_0,
  output TILE_00_EFLX_OUT_1_0_1,
  output TILE_00_EFLX_OUT_1_1_0,
  output TILE_00_EFLX_OUT_1_1_1,
  output TILE_00_EFLX_OUT_1_30_0,
  output TILE_00_EFLX_OUT_1_30_1,
  output TILE_00_EFLX_OUT_1_31_0,
  output TILE_00_EFLX_OUT_1_31_1,
  output TILE_00_EFLX_OUT_2_0_0,
  output TILE_00_EFLX_OUT_2_0_1,
  output TILE_00_EFLX_OUT_2_1_0,
  output TILE_00_EFLX_OUT_2_1_1,
  output TILE_00_EFLX_OUT_2_30_0,
  output TILE_00_EFLX_OUT_2_30_1,
  output TILE_00_EFLX_OUT_2_31_0,
  output TILE_00_EFLX_OUT_2_31_1,
  output TILE_00_EFLX_OUT_3_0_0,
  output TILE_00_EFLX_OUT_3_0_1,
  output TILE_00_EFLX_OUT_3_1_0,
  output TILE_00_EFLX_OUT_3_1_1,
  output TILE_00_EFLX_OUT_3_30_0,
  output TILE_00_EFLX_OUT_3_30_1,
  output TILE_00_EFLX_OUT_3_31_0,
  output TILE_00_EFLX_OUT_3_31_1,
  output TILE_00_EFLX_OUT_4_0_0,
  output TILE_00_EFLX_OUT_4_0_1,
  output TILE_00_EFLX_OUT_4_1_0,
  output TILE_00_EFLX_OUT_4_1_1,
  output TILE_00_EFLX_OUT_4_30_0,
  output TILE_00_EFLX_OUT_4_30_1,
  output TILE_00_EFLX_OUT_4_31_0,
  output TILE_00_EFLX_OUT_4_31_1,
  output TILE_00_EFLX_OUT_5_0_0,
  output TILE_00_EFLX_OUT_5_0_1,
  output TILE_00_EFLX_OUT_5_1_0,
  output TILE_00_EFLX_OUT_5_1_1,
  output TILE_00_EFLX_OUT_5_30_0,
  output TILE_00_EFLX_OUT_5_30_1,
  output TILE_00_EFLX_OUT_5_31_0,
  output TILE_00_EFLX_OUT_5_31_1,
  output TILE_00_EFLX_OUT_6_0_0,
  output TILE_00_EFLX_OUT_6_0_1,
  output TILE_00_EFLX_OUT_6_1_0,
  output TILE_00_EFLX_OUT_6_1_1,
  output TILE_00_EFLX_OUT_6_30_0,
  output TILE_00_EFLX_OUT_6_30_1,
  output TILE_00_EFLX_OUT_6_31_0,
  output TILE_00_EFLX_OUT_6_31_1,
  output TILE_00_EFLX_OUT_7_0_0,
  output TILE_00_EFLX_OUT_7_0_1,
  output TILE_00_EFLX_OUT_7_1_0,
  output TILE_00_EFLX_OUT_7_1_1,
  output TILE_00_EFLX_OUT_7_30_0,
  output TILE_00_EFLX_OUT_7_30_1,
  output TILE_00_EFLX_OUT_7_31_0,
  output TILE_00_EFLX_OUT_7_31_1,
  output TILE_00_EFLX_OUT_8_0_0,
  output TILE_00_EFLX_OUT_8_0_1,
  output TILE_00_EFLX_OUT_8_1_0,
  output TILE_00_EFLX_OUT_8_1_1,
  output TILE_00_EFLX_OUT_8_30_0,
  output TILE_00_EFLX_OUT_8_30_1,
  output TILE_00_EFLX_OUT_8_31_0,
  output TILE_00_EFLX_OUT_8_31_1,
  output TILE_00_EFLX_OUT_9_0_0,
  output TILE_00_EFLX_OUT_9_0_1,
  output TILE_00_EFLX_OUT_9_1_0,
  output TILE_00_EFLX_OUT_9_1_1,
  output TILE_00_EFLX_OUT_9_30_0,
  output TILE_00_EFLX_OUT_9_30_1,
  output TILE_00_EFLX_OUT_9_31_0,
  output TILE_00_EFLX_OUT_9_31_1,
  output TILE_00_EFLX_OUT_10_0_0,
  output TILE_00_EFLX_OUT_10_0_1,
  output TILE_00_EFLX_OUT_10_1_0,
  output TILE_00_EFLX_OUT_10_1_1,
  output TILE_00_EFLX_OUT_10_30_0,
  output TILE_00_EFLX_OUT_10_30_1,
  output TILE_00_EFLX_OUT_10_31_0,
  output TILE_00_EFLX_OUT_10_31_1,
  output TILE_00_EFLX_OUT_11_0_0,
  output TILE_00_EFLX_OUT_11_0_1,
  output TILE_00_EFLX_OUT_11_1_0,
  output TILE_00_EFLX_OUT_11_1_1,
  output TILE_00_EFLX_OUT_11_30_0,
  output TILE_00_EFLX_OUT_11_30_1,
  output TILE_00_EFLX_OUT_11_31_0,
  output TILE_00_EFLX_OUT_11_31_1,
  output TILE_00_EFLX_OUT_12_0_0,
  output TILE_00_EFLX_OUT_12_0_1,
  output TILE_00_EFLX_OUT_12_1_0,
  output TILE_00_EFLX_OUT_12_1_1,
  output TILE_00_EFLX_OUT_12_30_0,
  output TILE_00_EFLX_OUT_12_30_1,
  output TILE_00_EFLX_OUT_12_31_0,
  output TILE_00_EFLX_OUT_12_31_1,
  output TILE_00_EFLX_OUT_13_0_0,
  output TILE_00_EFLX_OUT_13_0_1,
  output TILE_00_EFLX_OUT_13_1_0,
  output TILE_00_EFLX_OUT_13_1_1,
  output TILE_00_EFLX_OUT_13_30_0,
  output TILE_00_EFLX_OUT_13_30_1,
  output TILE_00_EFLX_OUT_13_31_0,
  output TILE_00_EFLX_OUT_13_31_1,
  output TILE_00_EFLX_OUT_14_0_0,
  output TILE_00_EFLX_OUT_14_0_1,
  output TILE_00_EFLX_OUT_14_1_0,
  output TILE_00_EFLX_OUT_14_1_1,
  output TILE_00_EFLX_OUT_14_30_0,
  output TILE_00_EFLX_OUT_14_30_1,
  output TILE_00_EFLX_OUT_14_31_0,
  output TILE_00_EFLX_OUT_14_31_1,
  output TILE_00_EFLX_OUT_15_0_0,
  output TILE_00_EFLX_OUT_15_0_1,
  output TILE_00_EFLX_OUT_15_1_0,
  output TILE_00_EFLX_OUT_15_1_1,
  output TILE_00_EFLX_OUT_15_30_0,
  output TILE_00_EFLX_OUT_15_30_1,
  output TILE_00_EFLX_OUT_15_31_0,
  output TILE_00_EFLX_OUT_15_31_1,
  output TILE_00_EFLX_OUT_16_0_0,
  output TILE_00_EFLX_OUT_16_0_1,
  output TILE_00_EFLX_OUT_16_1_0,
  output TILE_00_EFLX_OUT_16_1_1,
  output TILE_00_EFLX_OUT_16_30_0,
  output TILE_00_EFLX_OUT_16_30_1,
  output TILE_00_EFLX_OUT_16_31_0,
  output TILE_00_EFLX_OUT_16_31_1,
  output TILE_00_EFLX_OUT_17_0_0,
  output TILE_00_EFLX_OUT_17_0_1,
  output TILE_00_EFLX_OUT_17_1_0,
  output TILE_00_EFLX_OUT_17_1_1,
  output TILE_00_EFLX_OUT_17_30_0,
  output TILE_00_EFLX_OUT_17_30_1,
  output TILE_00_EFLX_OUT_17_31_0,
  output TILE_00_EFLX_OUT_17_31_1,
  output TILE_00_EFLX_OUT_18_0_0,
  output TILE_00_EFLX_OUT_18_0_1,
  output TILE_00_EFLX_OUT_18_1_0,
  output TILE_00_EFLX_OUT_18_1_1,
  output TILE_00_EFLX_OUT_18_30_0,
  output TILE_00_EFLX_OUT_18_30_1,
  output TILE_00_EFLX_OUT_18_31_0,
  output TILE_00_EFLX_OUT_18_31_1,
  output TILE_00_EFLX_OUT_19_0_0,
  output TILE_00_EFLX_OUT_19_0_1,
  output TILE_00_EFLX_OUT_19_1_0,
  output TILE_00_EFLX_OUT_19_1_1,
  output TILE_00_EFLX_OUT_19_30_0,
  output TILE_00_EFLX_OUT_19_30_1,
  output TILE_00_EFLX_OUT_19_31_0,
  output TILE_00_EFLX_OUT_19_31_1,
  output TILE_00_EFLX_OUT_20_0_0,
  output TILE_00_EFLX_OUT_20_0_1,
  output TILE_00_EFLX_OUT_20_1_0,
  output TILE_00_EFLX_OUT_20_1_1,
  output TILE_00_EFLX_OUT_20_30_0,
  output TILE_00_EFLX_OUT_20_30_1,
  output TILE_00_EFLX_OUT_20_31_0,
  output TILE_00_EFLX_OUT_20_31_1,
  output TILE_00_EFLX_OUT_21_0_0,
  output TILE_00_EFLX_OUT_21_0_1,
  output TILE_00_EFLX_OUT_21_1_0,
  output TILE_00_EFLX_OUT_21_1_1,
  output TILE_00_EFLX_OUT_21_30_0,
  output TILE_00_EFLX_OUT_21_30_1,
  output TILE_00_EFLX_OUT_21_31_0,
  output TILE_00_EFLX_OUT_21_31_1,
  output TILE_00_EFLX_OUT_22_0_0,
  output TILE_00_EFLX_OUT_22_0_1,
  output TILE_00_EFLX_OUT_22_1_0,
  output TILE_00_EFLX_OUT_22_1_1,
  output TILE_00_EFLX_OUT_22_30_0,
  output TILE_00_EFLX_OUT_22_30_1,
  output TILE_00_EFLX_OUT_22_31_0,
  output TILE_00_EFLX_OUT_22_31_1,
  output TILE_00_EFLX_OUT_23_0_0,
  output TILE_00_EFLX_OUT_23_0_1,
  output TILE_00_EFLX_OUT_23_1_0,
  output TILE_00_EFLX_OUT_23_1_1,
  output TILE_00_EFLX_OUT_23_30_0,
  output TILE_00_EFLX_OUT_23_30_1,
  output TILE_00_EFLX_OUT_23_31_0,
  output TILE_00_EFLX_OUT_23_31_1,
  output TILE_00_EFLX_OUT_24_0_0,
  output TILE_00_EFLX_OUT_24_0_1,
  output TILE_00_EFLX_OUT_24_1_0,
  output TILE_00_EFLX_OUT_24_1_1,
  output TILE_00_EFLX_OUT_24_30_0,
  output TILE_00_EFLX_OUT_24_30_1,
  output TILE_00_EFLX_OUT_24_31_0,
  output TILE_00_EFLX_OUT_24_31_1,
  output TILE_00_EFLX_OUT_25_0_0,
  output TILE_00_EFLX_OUT_25_0_1,
  output TILE_00_EFLX_OUT_25_1_0,
  output TILE_00_EFLX_OUT_25_1_1,
  output TILE_00_EFLX_OUT_25_30_0,
  output TILE_00_EFLX_OUT_25_30_1,
  output TILE_00_EFLX_OUT_25_31_0,
  output TILE_00_EFLX_OUT_25_31_1,
  output TILE_00_EFLX_OUT_26_0_0,
  output TILE_00_EFLX_OUT_26_0_1,
  output TILE_00_EFLX_OUT_26_1_0,
  output TILE_00_EFLX_OUT_26_1_1,
  output TILE_00_EFLX_OUT_26_30_0,
  output TILE_00_EFLX_OUT_26_30_1,
  output TILE_00_EFLX_OUT_26_31_0,
  output TILE_00_EFLX_OUT_26_31_1,
  output TILE_00_EFLX_OUT_27_0_0,
  output TILE_00_EFLX_OUT_27_0_1,
  output TILE_00_EFLX_OUT_27_1_0,
  output TILE_00_EFLX_OUT_27_1_1,
  output TILE_00_EFLX_OUT_27_30_0,
  output TILE_00_EFLX_OUT_27_30_1,
  output TILE_00_EFLX_OUT_27_31_0,
  output TILE_00_EFLX_OUT_27_31_1,
  output TILE_00_EFLX_OUT_28_0_0,
  output TILE_00_EFLX_OUT_28_0_1,
  output TILE_00_EFLX_OUT_28_1_0,
  output TILE_00_EFLX_OUT_28_1_1,
  output TILE_00_EFLX_OUT_28_30_0,
  output TILE_00_EFLX_OUT_28_30_1,
  output TILE_00_EFLX_OUT_28_31_0,
  output TILE_00_EFLX_OUT_28_31_1,
  output TILE_00_EFLX_OUT_29_0_0,
  output TILE_00_EFLX_OUT_29_0_1,
  output TILE_00_EFLX_OUT_29_1_0,
  output TILE_00_EFLX_OUT_29_1_1,
  output TILE_00_EFLX_OUT_29_30_0,
  output TILE_00_EFLX_OUT_29_30_1,
  output TILE_00_EFLX_OUT_29_31_0,
  output TILE_00_EFLX_OUT_29_31_1,
  output TILE_00_EFLX_OUT_30_0_0,
  output TILE_00_EFLX_OUT_30_0_1,
  output TILE_00_EFLX_OUT_30_1_0,
  output TILE_00_EFLX_OUT_30_1_1,
  output TILE_00_EFLX_OUT_30_30_0,
  output TILE_00_EFLX_OUT_30_30_1,
  output TILE_00_EFLX_OUT_30_31_0,
  output TILE_00_EFLX_OUT_30_31_1,
  output TILE_00_EFLX_OUT_31_0_0,
  output TILE_00_EFLX_OUT_31_0_1,
  output TILE_00_EFLX_OUT_31_1_0,
  output TILE_00_EFLX_OUT_31_1_1,
  output TILE_00_EFLX_OUT_31_2_0,
  output TILE_00_EFLX_OUT_31_2_1,
  output TILE_00_EFLX_OUT_31_3_0,
  output TILE_00_EFLX_OUT_31_3_1,
  output TILE_00_EFLX_OUT_31_4_0,
  output TILE_00_EFLX_OUT_31_4_1,
  output TILE_00_EFLX_OUT_31_5_0,
  output TILE_00_EFLX_OUT_31_5_1,
  output TILE_00_EFLX_OUT_31_6_0,
  output TILE_00_EFLX_OUT_31_6_1,
  output TILE_00_EFLX_OUT_31_7_0,
  output TILE_00_EFLX_OUT_31_7_1,
  output TILE_00_EFLX_OUT_31_8_0,
  output TILE_00_EFLX_OUT_31_8_1,
  output TILE_00_EFLX_OUT_31_9_0,
  output TILE_00_EFLX_OUT_31_9_1,
  output TILE_00_EFLX_OUT_31_10_0,
  output TILE_00_EFLX_OUT_31_10_1,
  output TILE_00_EFLX_OUT_31_11_0,
  output TILE_00_EFLX_OUT_31_11_1,
  output TILE_00_EFLX_OUT_31_12_0,
  output TILE_00_EFLX_OUT_31_12_1,
  output TILE_00_EFLX_OUT_31_13_0,
  output TILE_00_EFLX_OUT_31_13_1,
  output TILE_00_EFLX_OUT_31_14_0,
  output TILE_00_EFLX_OUT_31_14_1,
  output TILE_00_EFLX_OUT_31_15_0,
  output TILE_00_EFLX_OUT_31_15_1,
  output TILE_00_EFLX_OUT_31_16_0,
  output TILE_00_EFLX_OUT_31_16_1,
  output TILE_00_EFLX_OUT_31_17_0,
  output TILE_00_EFLX_OUT_31_17_1,
  output TILE_00_EFLX_OUT_31_18_0,
  output TILE_00_EFLX_OUT_31_18_1,
  output TILE_00_EFLX_OUT_31_19_0,
  output TILE_00_EFLX_OUT_31_19_1,
  output TILE_00_EFLX_OUT_31_20_0,
  output TILE_00_EFLX_OUT_31_20_1,
  output TILE_00_EFLX_OUT_31_21_0,
  output TILE_00_EFLX_OUT_31_21_1,
  output TILE_00_EFLX_OUT_31_22_0,
  output TILE_00_EFLX_OUT_31_22_1,
  output TILE_00_EFLX_OUT_31_23_0,
  output TILE_00_EFLX_OUT_31_23_1,
  output TILE_00_EFLX_OUT_31_24_0,
  output TILE_00_EFLX_OUT_31_24_1,
  output TILE_00_EFLX_OUT_31_25_0,
  output TILE_00_EFLX_OUT_31_25_1,
  output TILE_00_EFLX_OUT_31_26_0,
  output TILE_00_EFLX_OUT_31_26_1,
  output TILE_00_EFLX_OUT_31_27_0,
  output TILE_00_EFLX_OUT_31_27_1,
  output TILE_00_EFLX_OUT_31_28_0,
  output TILE_00_EFLX_OUT_31_28_1,
  output TILE_00_EFLX_OUT_31_29_0,
  output TILE_00_EFLX_OUT_31_29_1,
  output TILE_00_EFLX_OUT_31_30_0,
  output TILE_00_EFLX_OUT_31_30_1,
  output TILE_00_EFLX_OUT_31_31_0,
  output TILE_00_EFLX_OUT_31_31_1,
  input CHIP_RST
)
;
  wire clk ;
  wire [4:0] LED ;
  wire [4:0] LED_en ;
  wire clk_en ;
wire EFLX_CHIP_RST = CHIP_RST;
wire GND_NET ;
assign GND_NET = 1'b0 ;
wire VCC_NET ;
assign VCC_NET = 1'b1 ;
assign clk = TILE_00_CLK_IN_W0;
assign TILE_00_EFLX_OUT_0_6_0 = LED[1];
assign TILE_00_EFLX_OUT_0_6_1 = LED_en[1];
assign TILE_00_EFLX_OUT_0_7_0 = LED[2];
assign TILE_00_EFLX_OUT_0_7_1 = LED_en[2];
assign TILE_00_EFLX_OUT_0_8_0 = LED[3];
assign TILE_00_EFLX_OUT_0_8_1 = LED_en[3];
assign TILE_00_EFLX_OUT_0_24_0 = LED[4];
assign TILE_00_EFLX_OUT_0_24_1 = LED_en[4];
assign TILE_00_EFLX_OUT_0_25_0 = clk_en;
assign TILE_00_EFLX_OUT_31_4_0 = LED[0];
assign TILE_00_EFLX_OUT_31_4_1 = LED_en[0];
  RBBIO TILE_00_RBB_0_6 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(1'b0),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({LED_en[1], LED[1]}),
    .O0(\LED[1] ),
    .O1(1'b1),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_0_6.CE_SEL_I=1'h0;
defparam TILE_00_RBB_0_6.CE_SEL_O=1'h0;
defparam TILE_00_RBB_0_6.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_0_6.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_0_6.FF_SEL_O0=1'h0;
defparam TILE_00_RBB_0_6.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_0_6.I0pol=1'h0;
defparam TILE_00_RBB_0_6.I1pol=1'h0;
defparam TILE_00_RBB_0_6.IasyncSRen=1'h1;
defparam TILE_00_RBB_0_6.IsyncSRen=1'h0;
defparam TILE_00_RBB_0_6.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_0_6.O0pol=1'h0;
defparam TILE_00_RBB_0_6.O1pol=1'h0;
defparam TILE_00_RBB_0_6.OasyncSRen=1'h1;
defparam TILE_00_RBB_0_6.OsyncSRen=1'h0;
  RBBIO TILE_00_RBB_0_7 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(1'b0),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({LED_en[2], LED[2]}),
    .O0(\LED[2] ),
    .O1(1'b1),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_0_7.CE_SEL_I=1'h0;
defparam TILE_00_RBB_0_7.CE_SEL_O=1'h0;
defparam TILE_00_RBB_0_7.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_0_7.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_0_7.FF_SEL_O0=1'h0;
defparam TILE_00_RBB_0_7.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_0_7.I0pol=1'h0;
defparam TILE_00_RBB_0_7.I1pol=1'h0;
defparam TILE_00_RBB_0_7.IasyncSRen=1'h1;
defparam TILE_00_RBB_0_7.IsyncSRen=1'h0;
defparam TILE_00_RBB_0_7.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_0_7.O0pol=1'h0;
defparam TILE_00_RBB_0_7.O1pol=1'h0;
defparam TILE_00_RBB_0_7.OasyncSRen=1'h1;
defparam TILE_00_RBB_0_7.OsyncSRen=1'h0;
  RBB6L TILE_00_RBB_10_2 (
    .A1(\counter[12] ),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .AQ(\counter[12] ),
    .B1(\counter[13] ),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .BQ(\counter[13] ),
    .C1(\counter[14] ),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(_$$_$abc$3043$aiger3042$76),
    .CLK(clk),
    .COUT(_$$_$abc$3043$aiger3042$84),
    .CQ(\counter[14] ),
    .D1(\counter[15] ),
    .D2(1'b0),
    .D3(1'b0),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .DQ(\counter[15] ),
    .SRin(\_$$_$abc$3043$auto$rtlil.cc:2660:NotGate$2139 )
);
// Configuration for simulation:
defparam TILE_00_RBB_10_2.A6_TIE=1'h0;
defparam TILE_00_RBB_10_2.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_10_2.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_10_2.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_10_2.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_10_2.AQ1_SEL_A=6'b010000;
defparam TILE_00_RBB_10_2.AQ1_SEL_B=6'b010000;
defparam TILE_00_RBB_10_2.AQ1_SEL_C=6'b010000;
defparam TILE_00_RBB_10_2.AQ1_SEL_D=5'b01000;
defparam TILE_00_RBB_10_2.AQpol=1'h1;
defparam TILE_00_RBB_10_2.AQsyncSRen=1'h1;
defparam TILE_00_RBB_10_2.B6_TIE=1'h0;
defparam TILE_00_RBB_10_2.BC=256'haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa;
defparam TILE_00_RBB_10_2.BQpol=1'h1;
defparam TILE_00_RBB_10_2.BQsyncSRen=1'h1;
defparam TILE_00_RBB_10_2.C6_TIE=1'h0;
defparam TILE_00_RBB_10_2.CE_TIE=1'h0;
defparam TILE_00_RBB_10_2.CIN_SEL=2'b11;
defparam TILE_00_RBB_10_2.CQpol=1'h1;
defparam TILE_00_RBB_10_2.CQsyncSRen=1'h1;
defparam TILE_00_RBB_10_2.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_10_2.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_10_2.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_10_2.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_10_2.D6_TIE=1'h0;
defparam TILE_00_RBB_10_2.DQpol=1'h1;
defparam TILE_00_RBB_10_2.DQsyncSRen=1'h1;
defparam TILE_00_RBB_10_2.LH_ON=1'h0;
defparam TILE_00_RBB_10_2.MUX_A5=4'b0001;
defparam TILE_00_RBB_10_2.MUX_A6=4'b0001;
defparam TILE_00_RBB_10_2.MUX_AI=6'b010000;
defparam TILE_00_RBB_10_2.MUX_B5=4'b0010;
defparam TILE_00_RBB_10_2.MUX_B6=4'b0010;
defparam TILE_00_RBB_10_2.MUX_BI=6'b010000;
defparam TILE_00_RBB_10_2.MUX_C5=4'b0100;
defparam TILE_00_RBB_10_2.MUX_C6=4'b0100;
defparam TILE_00_RBB_10_2.MUX_CE=6'b010001;
defparam TILE_00_RBB_10_2.MUX_CI=6'b010000;
defparam TILE_00_RBB_10_2.MUX_D5=4'b1000;
defparam TILE_00_RBB_10_2.MUX_D6=4'b1000;
defparam TILE_00_RBB_10_2.MUX_DI=6'b010000;
defparam TILE_00_RBB_10_2.MUX_SR=6'b110000;
defparam TILE_00_RBB_10_2.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_10_2.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_10_2.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_10_2.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_10_2.OAQpol=1'h1;
defparam TILE_00_RBB_10_2.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_10_2.OBQpol=1'h1;
defparam TILE_00_RBB_10_2.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_10_2.OCQpol=1'h1;
defparam TILE_00_RBB_10_2.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_10_2.ODQpol=1'h1;
defparam TILE_00_RBB_10_2.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_10_2.OQasyncSRen=1'h1;
defparam TILE_00_RBB_10_2.QasyncSRen=1'h0;
  RBB6L TILE_00_RBB_13_2 (
    .A1(\counter[16] ),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .AQ(\counter[16] ),
    .B1(\counter[17] ),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .BQ(\counter[17] ),
    .C1(\counter[18] ),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(_$$_$abc$3043$aiger3042$84),
    .CLK(clk),
    .COUT(_$$_$abc$3043$aiger3042$92),
    .CQ(\counter[18] ),
    .D1(\counter[19] ),
    .D2(1'b0),
    .D3(1'b0),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .DQ(\counter[19] ),
    .SRin(\_$$_$abc$3043$auto$rtlil.cc:2660:NotGate$2139 )
);
// Configuration for simulation:
defparam TILE_00_RBB_13_2.A6_TIE=1'h0;
defparam TILE_00_RBB_13_2.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_13_2.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_13_2.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_13_2.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_13_2.AQ1_SEL_A=6'b010000;
defparam TILE_00_RBB_13_2.AQ1_SEL_B=6'b010000;
defparam TILE_00_RBB_13_2.AQ1_SEL_C=6'b010000;
defparam TILE_00_RBB_13_2.AQ1_SEL_D=5'b01000;
defparam TILE_00_RBB_13_2.AQpol=1'h1;
defparam TILE_00_RBB_13_2.AQsyncSRen=1'h1;
defparam TILE_00_RBB_13_2.B6_TIE=1'h0;
defparam TILE_00_RBB_13_2.BC=256'haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa;
defparam TILE_00_RBB_13_2.BQpol=1'h1;
defparam TILE_00_RBB_13_2.BQsyncSRen=1'h1;
defparam TILE_00_RBB_13_2.C6_TIE=1'h0;
defparam TILE_00_RBB_13_2.CE_TIE=1'h0;
defparam TILE_00_RBB_13_2.CIN_SEL=2'b11;
defparam TILE_00_RBB_13_2.CQpol=1'h1;
defparam TILE_00_RBB_13_2.CQsyncSRen=1'h1;
defparam TILE_00_RBB_13_2.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_13_2.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_13_2.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_13_2.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_13_2.D6_TIE=1'h0;
defparam TILE_00_RBB_13_2.DQpol=1'h1;
defparam TILE_00_RBB_13_2.DQsyncSRen=1'h1;
defparam TILE_00_RBB_13_2.LH_ON=1'h0;
defparam TILE_00_RBB_13_2.MUX_A5=4'b0001;
defparam TILE_00_RBB_13_2.MUX_A6=4'b0001;
defparam TILE_00_RBB_13_2.MUX_AI=6'b010000;
defparam TILE_00_RBB_13_2.MUX_B5=4'b0010;
defparam TILE_00_RBB_13_2.MUX_B6=4'b0010;
defparam TILE_00_RBB_13_2.MUX_BI=6'b010000;
defparam TILE_00_RBB_13_2.MUX_C5=4'b0100;
defparam TILE_00_RBB_13_2.MUX_C6=4'b0100;
defparam TILE_00_RBB_13_2.MUX_CE=6'b010001;
defparam TILE_00_RBB_13_2.MUX_CI=6'b010000;
defparam TILE_00_RBB_13_2.MUX_D5=4'b1000;
defparam TILE_00_RBB_13_2.MUX_D6=4'b1000;
defparam TILE_00_RBB_13_2.MUX_DI=6'b010000;
defparam TILE_00_RBB_13_2.MUX_SR=6'b110000;
defparam TILE_00_RBB_13_2.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_13_2.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_13_2.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_13_2.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_13_2.OAQpol=1'h1;
defparam TILE_00_RBB_13_2.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_13_2.OBQpol=1'h1;
defparam TILE_00_RBB_13_2.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_13_2.OCQpol=1'h1;
defparam TILE_00_RBB_13_2.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_13_2.ODQpol=1'h1;
defparam TILE_00_RBB_13_2.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_13_2.OQasyncSRen=1'h1;
defparam TILE_00_RBB_13_2.QasyncSRen=1'h0;
  RBB6L TILE_00_RBB_16_2 (
    .A1(1'b0),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(\counter[20] ),
    .A6(1'b0),
    .AQ(\counter[20] ),
    .B1(1'b0),
    .B2(1'b0),
    .B3(1'b0),
    .B4(\counter[21] ),
    .B5(1'b0),
    .B6(1'b0),
    .BQ(\counter[21] ),
    .C1(1'b0),
    .C2(1'b0),
    .C3(\counter[22] ),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(_$$_$abc$3043$aiger3042$92),
    .CLK(clk),
    .COUT(_$$_$abc$3043$aiger3042$100),
    .CQ(\counter[22] ),
    .D1(\counter[23] ),
    .D2(\_$$_$techmap3050$abc$3043$lut$aiger3042$123.A[4] ),
    .D3(\counter[22] ),
    .D4(\counter[21] ),
    .D5(\counter[20] ),
    .D6(1'b0),
    .DMUX(\_$$_$techmap3059$abc$3043$lut$auto$rtlil.cc:2660:NotGate$2139.A[3] ),
    .DQ(\counter[23] ),
    .SRin(\_$$_$abc$3043$auto$rtlil.cc:2660:NotGate$2139 )
);
// Configuration for simulation:
defparam TILE_00_RBB_16_2.A6_TIE=1'h0;
defparam TILE_00_RBB_16_2.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_16_2.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_16_2.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_16_2.AMX_SEL_D=4'b0010;
defparam TILE_00_RBB_16_2.AQ1_SEL_A=6'b010000;
defparam TILE_00_RBB_16_2.AQ1_SEL_B=6'b010000;
defparam TILE_00_RBB_16_2.AQ1_SEL_C=6'b010000;
defparam TILE_00_RBB_16_2.AQ1_SEL_D=5'b01000;
defparam TILE_00_RBB_16_2.AQpol=1'h1;
defparam TILE_00_RBB_16_2.AQsyncSRen=1'h1;
defparam TILE_00_RBB_16_2.B6_TIE=1'h0;
defparam TILE_00_RBB_16_2.BC=256'hffff0000ffff0000ff00ff00ff00ff00f0f0f0f0f0f0f0f0aaaaaaaa00000040;
defparam TILE_00_RBB_16_2.BQpol=1'h1;
defparam TILE_00_RBB_16_2.BQsyncSRen=1'h1;
defparam TILE_00_RBB_16_2.C6_TIE=1'h0;
defparam TILE_00_RBB_16_2.CE_TIE=1'h0;
defparam TILE_00_RBB_16_2.CIN_SEL=2'b11;
defparam TILE_00_RBB_16_2.CQpol=1'h1;
defparam TILE_00_RBB_16_2.CQsyncSRen=1'h1;
defparam TILE_00_RBB_16_2.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_16_2.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_16_2.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_16_2.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_16_2.D6_TIE=1'h0;
defparam TILE_00_RBB_16_2.DQpol=1'h1;
defparam TILE_00_RBB_16_2.DQsyncSRen=1'h1;
defparam TILE_00_RBB_16_2.LH_ON=1'h0;
defparam TILE_00_RBB_16_2.MUX_A5=4'b0001;
defparam TILE_00_RBB_16_2.MUX_A6=4'b0001;
defparam TILE_00_RBB_16_2.MUX_AI=6'b010000;
defparam TILE_00_RBB_16_2.MUX_B5=4'b0010;
defparam TILE_00_RBB_16_2.MUX_B6=4'b0010;
defparam TILE_00_RBB_16_2.MUX_BI=6'b010000;
defparam TILE_00_RBB_16_2.MUX_C5=4'b0100;
defparam TILE_00_RBB_16_2.MUX_C6=4'b0100;
defparam TILE_00_RBB_16_2.MUX_CE=6'b010001;
defparam TILE_00_RBB_16_2.MUX_CI=6'b010000;
defparam TILE_00_RBB_16_2.MUX_D5=4'b1000;
defparam TILE_00_RBB_16_2.MUX_D6=4'b1000;
defparam TILE_00_RBB_16_2.MUX_DI=6'b010000;
defparam TILE_00_RBB_16_2.MUX_SR=6'b110000;
defparam TILE_00_RBB_16_2.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_16_2.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_16_2.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_16_2.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_16_2.OAQpol=1'h1;
defparam TILE_00_RBB_16_2.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_16_2.OBQpol=1'h1;
defparam TILE_00_RBB_16_2.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_16_2.OCQpol=1'h1;
defparam TILE_00_RBB_16_2.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_16_2.ODQpol=1'h1;
defparam TILE_00_RBB_16_2.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_16_2.OQasyncSRen=1'h1;
defparam TILE_00_RBB_16_2.QasyncSRen=1'h0;
  RBB6L TILE_00_RBB_19_2 (
    .A1(\counter[24] ),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .AQ(\counter[24] ),
    .B1(\counter[25] ),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .BQ(\counter[25] ),
    .C1(\counter[26] ),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(_$$_$abc$3043$aiger3042$100),
    .CLK(clk),
    .COUT(_$$_$abc$3043$aiger3042$108),
    .CQ(\counter[26] ),
    .D1(\counter[27] ),
    .D2(1'b0),
    .D3(1'b0),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .DQ(\counter[27] ),
    .SRin(\_$$_$abc$3043$auto$rtlil.cc:2660:NotGate$2139 )
);
// Configuration for simulation:
defparam TILE_00_RBB_19_2.A6_TIE=1'h0;
defparam TILE_00_RBB_19_2.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_19_2.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_19_2.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_19_2.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_19_2.AQ1_SEL_A=6'b010000;
defparam TILE_00_RBB_19_2.AQ1_SEL_B=6'b010000;
defparam TILE_00_RBB_19_2.AQ1_SEL_C=6'b010000;
defparam TILE_00_RBB_19_2.AQ1_SEL_D=5'b01000;
defparam TILE_00_RBB_19_2.AQpol=1'h1;
defparam TILE_00_RBB_19_2.AQsyncSRen=1'h1;
defparam TILE_00_RBB_19_2.B6_TIE=1'h0;
defparam TILE_00_RBB_19_2.BC=256'haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa;
defparam TILE_00_RBB_19_2.BQpol=1'h1;
defparam TILE_00_RBB_19_2.BQsyncSRen=1'h1;
defparam TILE_00_RBB_19_2.C6_TIE=1'h0;
defparam TILE_00_RBB_19_2.CE_TIE=1'h0;
defparam TILE_00_RBB_19_2.CIN_SEL=2'b11;
defparam TILE_00_RBB_19_2.CQpol=1'h1;
defparam TILE_00_RBB_19_2.CQsyncSRen=1'h1;
defparam TILE_00_RBB_19_2.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_19_2.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_19_2.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_19_2.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_19_2.D6_TIE=1'h0;
defparam TILE_00_RBB_19_2.DQpol=1'h1;
defparam TILE_00_RBB_19_2.DQsyncSRen=1'h1;
defparam TILE_00_RBB_19_2.LH_ON=1'h0;
defparam TILE_00_RBB_19_2.MUX_A5=4'b0001;
defparam TILE_00_RBB_19_2.MUX_A6=4'b0001;
defparam TILE_00_RBB_19_2.MUX_AI=6'b010000;
defparam TILE_00_RBB_19_2.MUX_B5=4'b0010;
defparam TILE_00_RBB_19_2.MUX_B6=4'b0010;
defparam TILE_00_RBB_19_2.MUX_BI=6'b010000;
defparam TILE_00_RBB_19_2.MUX_C5=4'b0100;
defparam TILE_00_RBB_19_2.MUX_C6=4'b0100;
defparam TILE_00_RBB_19_2.MUX_CE=6'b010001;
defparam TILE_00_RBB_19_2.MUX_CI=6'b010000;
defparam TILE_00_RBB_19_2.MUX_D5=4'b1000;
defparam TILE_00_RBB_19_2.MUX_D6=4'b1000;
defparam TILE_00_RBB_19_2.MUX_DI=6'b010000;
defparam TILE_00_RBB_19_2.MUX_SR=6'b110000;
defparam TILE_00_RBB_19_2.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_19_2.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_19_2.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_19_2.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_19_2.OAQpol=1'h1;
defparam TILE_00_RBB_19_2.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_19_2.OBQpol=1'h1;
defparam TILE_00_RBB_19_2.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_19_2.OCQpol=1'h1;
defparam TILE_00_RBB_19_2.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_19_2.ODQpol=1'h1;
defparam TILE_00_RBB_19_2.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_19_2.OQasyncSRen=1'h1;
defparam TILE_00_RBB_19_2.QasyncSRen=1'h0;
  RBB6L TILE_00_RBB_22_2 (
    .A1(1'b0),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(\counter[28] ),
    .A6(1'b0),
    .AQ(\counter[28] ),
    .B1(1'b0),
    .B2(1'b0),
    .B3(1'b0),
    .B4(\counter[29] ),
    .B5(1'b0),
    .B6(1'b0),
    .BQ(\counter[29] ),
    .C1(1'b0),
    .C2(1'b0),
    .C3(\counter[30] ),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(_$$_$abc$3043$aiger3042$108),
    .CLK(clk),
    .CQ(\counter[30] ),
    .D1(\counter[31] ),
    .D2(\_$$_$techmap3052$abc$3043$lut$aiger3042$130.A[4] ),
    .D3(\counter[30] ),
    .D4(\counter[29] ),
    .D5(\counter[28] ),
    .D6(1'b0),
    .DMUX(\_$$_$techmap3059$abc$3043$lut$auto$rtlil.cc:2660:NotGate$2139.A[2] ),
    .DQ(\counter[31] ),
    .SRin(\_$$_$abc$3043$auto$rtlil.cc:2660:NotGate$2139 )
);
// Configuration for simulation:
defparam TILE_00_RBB_22_2.A6_TIE=1'h0;
defparam TILE_00_RBB_22_2.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_22_2.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_22_2.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_22_2.AMX_SEL_D=4'b0010;
defparam TILE_00_RBB_22_2.AQ1_SEL_A=6'b010000;
defparam TILE_00_RBB_22_2.AQ1_SEL_B=6'b010000;
defparam TILE_00_RBB_22_2.AQ1_SEL_C=6'b010000;
defparam TILE_00_RBB_22_2.AQ1_SEL_D=5'b01000;
defparam TILE_00_RBB_22_2.AQpol=1'h1;
defparam TILE_00_RBB_22_2.AQsyncSRen=1'h1;
defparam TILE_00_RBB_22_2.B6_TIE=1'h0;
defparam TILE_00_RBB_22_2.BC=256'hffff0000ffff0000ff00ff00ff00ff00f0f0f0f0f0f0f0f0aaaaaaaa00000004;
defparam TILE_00_RBB_22_2.BQpol=1'h1;
defparam TILE_00_RBB_22_2.BQsyncSRen=1'h1;
defparam TILE_00_RBB_22_2.C6_TIE=1'h0;
defparam TILE_00_RBB_22_2.CE_TIE=1'h0;
defparam TILE_00_RBB_22_2.CIN_SEL=2'b11;
defparam TILE_00_RBB_22_2.CQpol=1'h1;
defparam TILE_00_RBB_22_2.CQsyncSRen=1'h1;
defparam TILE_00_RBB_22_2.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_22_2.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_22_2.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_22_2.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_22_2.D6_TIE=1'h0;
defparam TILE_00_RBB_22_2.DQpol=1'h1;
defparam TILE_00_RBB_22_2.DQsyncSRen=1'h1;
defparam TILE_00_RBB_22_2.LH_ON=1'h0;
defparam TILE_00_RBB_22_2.MUX_A5=4'b0001;
defparam TILE_00_RBB_22_2.MUX_A6=4'b0001;
defparam TILE_00_RBB_22_2.MUX_AI=6'b010000;
defparam TILE_00_RBB_22_2.MUX_B5=4'b0010;
defparam TILE_00_RBB_22_2.MUX_B6=4'b0010;
defparam TILE_00_RBB_22_2.MUX_BI=6'b010000;
defparam TILE_00_RBB_22_2.MUX_C5=4'b0100;
defparam TILE_00_RBB_22_2.MUX_C6=4'b0100;
defparam TILE_00_RBB_22_2.MUX_CE=6'b010001;
defparam TILE_00_RBB_22_2.MUX_CI=6'b010000;
defparam TILE_00_RBB_22_2.MUX_D5=4'b1000;
defparam TILE_00_RBB_22_2.MUX_D6=4'b1000;
defparam TILE_00_RBB_22_2.MUX_DI=6'b010000;
defparam TILE_00_RBB_22_2.MUX_SR=6'b110000;
defparam TILE_00_RBB_22_2.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_22_2.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_22_2.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_22_2.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_22_2.OAQpol=1'h1;
defparam TILE_00_RBB_22_2.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_22_2.OBQpol=1'h1;
defparam TILE_00_RBB_22_2.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_22_2.OCQpol=1'h1;
defparam TILE_00_RBB_22_2.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_22_2.ODQpol=1'h1;
defparam TILE_00_RBB_22_2.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_22_2.OQasyncSRen=1'h1;
defparam TILE_00_RBB_22_2.QasyncSRen=1'h0;
  RBB6M TILE_00_RBB_7_6 (
    .A1(\led_ptr[0] ),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(\_$$_$abc$3043$auto$rtlil.cc:2660:NotGate$2139 ),
    .B1(\led_ptr[1] ),
    .B2(\_$$_$auto$alumacc.cc:485:replace_alu$1285.Y[2] ),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(\_$$_$abc$3043$auto$rtlil.cc:2660:NotGate$2207 ),
    .BQ(\led_ptr[2] ),
    .C1(\led_ptr[2] ),
    .C2(\_$$_$auto$alumacc.cc:485:replace_alu$1285.Y[1] ),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b1),
    .CLK(clk),
    .CMUX(\_$$_$techmap3048$abc$3043$lutLED[3].A[1] ),
    .CQ(\led_ptr[1] ),
    .D1(\_$$_$auto$alumacc.cc:485:replace_alu$1285.Y[0] ),
    .D2(1'b0),
    .D3(1'b0),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .DMUX(\_$$_$techmap3067$abc$3043$lut$not$aiger3042$40.A ),
    .DQ(\led_ptr[0] ),
    .SFTin(1'b0),
    .SRin(1'b0),
    .WEin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_7_6.A6_TIE=1'h0;
defparam TILE_00_RBB_7_6.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_7_6.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_7_6.AMX_SEL_C=5'b10000;
defparam TILE_00_RBB_7_6.AMX_SEL_D=4'b1000;
defparam TILE_00_RBB_7_6.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_7_6.AQ1_SEL_B=6'b000100;
defparam TILE_00_RBB_7_6.AQ1_SEL_C=6'b000100;
defparam TILE_00_RBB_7_6.AQ1_SEL_D=5'b00010;
defparam TILE_00_RBB_7_6.AQpol=1'h1;
defparam TILE_00_RBB_7_6.AQsyncSRen=1'h0;
defparam TILE_00_RBB_7_6.B6_TIE=1'h0;
defparam TILE_00_RBB_7_6.BC=256'h555555555555555555555555cccccccc55555555ccccccccffffffffaaaaaaaa;
defparam TILE_00_RBB_7_6.BQpol=1'h1;
defparam TILE_00_RBB_7_6.BQsyncSRen=1'h1;
defparam TILE_00_RBB_7_6.C6_TIE=1'h0;
defparam TILE_00_RBB_7_6.CE_TIE=1'h1;
defparam TILE_00_RBB_7_6.CIN_SEL=2'b01;
defparam TILE_00_RBB_7_6.CQpol=1'h1;
defparam TILE_00_RBB_7_6.CQsyncSRen=1'h1;
defparam TILE_00_RBB_7_6.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_7_6.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_7_6.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_7_6.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_7_6.D6_TIE=1'h0;
defparam TILE_00_RBB_7_6.DQpol=1'h1;
defparam TILE_00_RBB_7_6.DQsyncSRen=1'h1;
defparam TILE_00_RBB_7_6.LH_ON=1'h0;
defparam TILE_00_RBB_7_6.LUT_IPT_SEL=5'b00000;
defparam TILE_00_RBB_7_6.LUT_ON_A=1'h1;
defparam TILE_00_RBB_7_6.LUT_ON_B=1'h1;
defparam TILE_00_RBB_7_6.LUT_ON_C=1'h1;
defparam TILE_00_RBB_7_6.LUT_ON_D=1'h1;
defparam TILE_00_RBB_7_6.MUX_A5=4'b0001;
defparam TILE_00_RBB_7_6.MUX_A6=4'b0001;
defparam TILE_00_RBB_7_6.MUX_AI=6'b010000;
defparam TILE_00_RBB_7_6.MUX_B5=4'b0010;
defparam TILE_00_RBB_7_6.MUX_B6=4'b0010;
defparam TILE_00_RBB_7_6.MUX_BI=6'b010000;
defparam TILE_00_RBB_7_6.MUX_C5=4'b0100;
defparam TILE_00_RBB_7_6.MUX_C6=4'b0100;
defparam TILE_00_RBB_7_6.MUX_CE=6'b000001;
defparam TILE_00_RBB_7_6.MUX_CI=6'b010000;
defparam TILE_00_RBB_7_6.MUX_D5=4'b1000;
defparam TILE_00_RBB_7_6.MUX_D6=4'b1000;
defparam TILE_00_RBB_7_6.MUX_DI=6'b010000;
defparam TILE_00_RBB_7_6.MUX_SR=6'b100010;
defparam TILE_00_RBB_7_6.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_7_6.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_7_6.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_7_6.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_7_6.OAQpol=1'h1;
defparam TILE_00_RBB_7_6.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_7_6.OBQpol=1'h1;
defparam TILE_00_RBB_7_6.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_7_6.OCQpol=1'h1;
defparam TILE_00_RBB_7_6.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_7_6.ODQpol=1'h1;
defparam TILE_00_RBB_7_6.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_7_6.OQasyncSRen=1'h1;
defparam TILE_00_RBB_7_6.QasyncSRen=1'h0;
defparam TILE_00_RBB_7_6.RAM_MODE=2'b00;
defparam TILE_00_RBB_7_6.WE_SEL=3'b000;
defparam TILE_00_RBB_7_6.WE_TIE=1'h0;
defparam TILE_00_RBB_7_6.WEpol=1'h1;
defparam TILE_00_RBB_7_6.XOR_A=5'b00000;
defparam TILE_00_RBB_7_6.XOR_B=5'b00000;
defparam TILE_00_RBB_7_6.XOR_C=5'b00000;
defparam TILE_00_RBB_7_6.XOR_D=5'b00000;
  RBB6M TILE_00_RBB_4_6 (
    .A(\_$$_$techmap3058$abc$3043$lut$aiger3042$144.A[5] ),
    .A1(\counter[9] ),
    .A2(\counter[8] ),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .B(\_$$_$techmap3059$abc$3043$lut$auto$rtlil.cc:2660:NotGate$2139.A[0] ),
    .B1(\counter[15] ),
    .B2(\counter[14] ),
    .B3(\counter[13] ),
    .B4(\counter[12] ),
    .B5(\_$$_$techmap3058$abc$3043$lut$aiger3042$144.A[4] ),
    .B6(\_$$_$techmap3058$abc$3043$lut$aiger3042$144.A[5] ),
    .C(\LED[4] ),
    .C1(\_$$_$techmap3048$abc$3043$lutLED[3].A[1] ),
    .C2(\led_ptr[2] ),
    .C3(\counter[11] ),
    .C4(\counter[10] ),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(1'b0),
    .CMUX(\_$$_$techmap3058$abc$3043$lut$aiger3042$144.A[4] ),
    .D(\_$$_$abc$3043$auto$rtlil.cc:2660:NotGate$2207 ),
    .D1(\LED[4] ),
    .D2(\_$$_$techmap3059$abc$3043$lut$auto$rtlil.cc:2660:NotGate$2139.A[0] ),
    .D3(\_$$_$techmap3059$abc$3043$lut$auto$rtlil.cc:2660:NotGate$2139.A[1] ),
    .D4(\_$$_$techmap3059$abc$3043$lut$auto$rtlil.cc:2660:NotGate$2139.A[2] ),
    .D5(\_$$_$techmap3059$abc$3043$lut$auto$rtlil.cc:2660:NotGate$2139.A[3] ),
    .D6(1'b0),
    .SFTin(1'b0),
    .SRin(1'b0),
    .WEin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_4_6.A6_TIE=1'h0;
defparam TILE_00_RBB_4_6.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_4_6.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_4_6.AMX_SEL_C=5'b00100;
defparam TILE_00_RBB_4_6.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_4_6.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_4_6.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_4_6.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_4_6.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_4_6.AQpol=1'h1;
defparam TILE_00_RBB_4_6.AQsyncSRen=1'h0;
defparam TILE_00_RBB_4_6.B6_TIE=1'h1;
defparam TILE_00_RBB_4_6.BC=256'h888888888888888800040000000000008888888800f000f08000000080000000;
defparam TILE_00_RBB_4_6.BQpol=1'h1;
defparam TILE_00_RBB_4_6.BQsyncSRen=1'h0;
defparam TILE_00_RBB_4_6.C6_TIE=1'h0;
defparam TILE_00_RBB_4_6.CE_TIE=1'h1;
defparam TILE_00_RBB_4_6.CIN_SEL=2'b00;
defparam TILE_00_RBB_4_6.CQpol=1'h1;
defparam TILE_00_RBB_4_6.CQsyncSRen=1'h0;
defparam TILE_00_RBB_4_6.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_4_6.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_4_6.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_4_6.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_4_6.D6_TIE=1'h0;
defparam TILE_00_RBB_4_6.DQpol=1'h1;
defparam TILE_00_RBB_4_6.DQsyncSRen=1'h0;
defparam TILE_00_RBB_4_6.LH_ON=1'h0;
defparam TILE_00_RBB_4_6.LUT_IPT_SEL=5'b00000;
defparam TILE_00_RBB_4_6.LUT_ON_A=1'h1;
defparam TILE_00_RBB_4_6.LUT_ON_B=1'h1;
defparam TILE_00_RBB_4_6.LUT_ON_C=1'h1;
defparam TILE_00_RBB_4_6.LUT_ON_D=1'h1;
defparam TILE_00_RBB_4_6.MUX_A5=4'b0001;
defparam TILE_00_RBB_4_6.MUX_A6=4'b0001;
defparam TILE_00_RBB_4_6.MUX_AI=6'b110000;
defparam TILE_00_RBB_4_6.MUX_B5=4'b0010;
defparam TILE_00_RBB_4_6.MUX_B6=4'b0010;
defparam TILE_00_RBB_4_6.MUX_BI=6'b110000;
defparam TILE_00_RBB_4_6.MUX_C5=4'b0100;
defparam TILE_00_RBB_4_6.MUX_C6=4'b0100;
defparam TILE_00_RBB_4_6.MUX_CE=6'b000001;
defparam TILE_00_RBB_4_6.MUX_CI=6'b110000;
defparam TILE_00_RBB_4_6.MUX_D5=4'b1000;
defparam TILE_00_RBB_4_6.MUX_D6=4'b1000;
defparam TILE_00_RBB_4_6.MUX_DI=6'b110000;
defparam TILE_00_RBB_4_6.MUX_SR=6'b000001;
defparam TILE_00_RBB_4_6.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_4_6.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_4_6.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_4_6.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_4_6.OAQpol=1'h1;
defparam TILE_00_RBB_4_6.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_4_6.OBQpol=1'h1;
defparam TILE_00_RBB_4_6.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_4_6.OCQpol=1'h1;
defparam TILE_00_RBB_4_6.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_4_6.ODQpol=1'h1;
defparam TILE_00_RBB_4_6.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_4_6.OQasyncSRen=1'h1;
defparam TILE_00_RBB_4_6.QasyncSRen=1'h1;
defparam TILE_00_RBB_4_6.RAM_MODE=2'b00;
defparam TILE_00_RBB_4_6.WE_SEL=3'b000;
defparam TILE_00_RBB_4_6.WE_TIE=1'h0;
defparam TILE_00_RBB_4_6.WEpol=1'h1;
defparam TILE_00_RBB_4_6.XOR_A=5'b00000;
defparam TILE_00_RBB_4_6.XOR_B=5'b00000;
defparam TILE_00_RBB_4_6.XOR_C=5'b00000;
defparam TILE_00_RBB_4_6.XOR_D=5'b00000;
  RBB6M TILE_00_RBB_25_8 (
    .A1(1'b0),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .B1(1'b0),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .C(\_$$_$techmap3055$abc$3043$lut$aiger3042$137.A[4] ),
    .C1(\counter[3] ),
    .C2(\counter[2] ),
    .C3(\counter[1] ),
    .C4(\counter[0] ),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(1'b0),
    .CMUX(\_$$_$techmap3055$abc$3043$lut$aiger3042$137.A[5] ),
    .D(\_$$_$techmap3059$abc$3043$lut$auto$rtlil.cc:2660:NotGate$2139.A[1] ),
    .D1(\counter[7] ),
    .D2(\counter[6] ),
    .D3(\counter[5] ),
    .D4(\counter[4] ),
    .D5(\_$$_$techmap3055$abc$3043$lut$aiger3042$137.A[4] ),
    .D6(\_$$_$techmap3055$abc$3043$lut$aiger3042$137.A[5] ),
    .SFTin(1'b0),
    .SRin(1'b0),
    .WEin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_25_8.A6_TIE=1'h0;
defparam TILE_00_RBB_25_8.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_25_8.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_25_8.AMX_SEL_C=5'b00100;
defparam TILE_00_RBB_25_8.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_25_8.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_25_8.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_25_8.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_25_8.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_25_8.AQpol=1'h1;
defparam TILE_00_RBB_25_8.AQsyncSRen=1'h0;
defparam TILE_00_RBB_25_8.B6_TIE=1'h0;
defparam TILE_00_RBB_25_8.BC=256'h0000000000000000000000000000000011111111000f000f0004000000000000;
defparam TILE_00_RBB_25_8.BQpol=1'h1;
defparam TILE_00_RBB_25_8.BQsyncSRen=1'h0;
defparam TILE_00_RBB_25_8.C6_TIE=1'h0;
defparam TILE_00_RBB_25_8.CE_TIE=1'h1;
defparam TILE_00_RBB_25_8.CIN_SEL=2'b00;
defparam TILE_00_RBB_25_8.CQpol=1'h1;
defparam TILE_00_RBB_25_8.CQsyncSRen=1'h0;
defparam TILE_00_RBB_25_8.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_25_8.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_25_8.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_25_8.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_25_8.D6_TIE=1'h1;
defparam TILE_00_RBB_25_8.DQpol=1'h1;
defparam TILE_00_RBB_25_8.DQsyncSRen=1'h0;
defparam TILE_00_RBB_25_8.LH_ON=1'h0;
defparam TILE_00_RBB_25_8.LUT_IPT_SEL=5'b00000;
defparam TILE_00_RBB_25_8.LUT_ON_A=1'h1;
defparam TILE_00_RBB_25_8.LUT_ON_B=1'h1;
defparam TILE_00_RBB_25_8.LUT_ON_C=1'h1;
defparam TILE_00_RBB_25_8.LUT_ON_D=1'h1;
defparam TILE_00_RBB_25_8.MUX_A5=4'b0001;
defparam TILE_00_RBB_25_8.MUX_A6=4'b0001;
defparam TILE_00_RBB_25_8.MUX_AI=6'b110000;
defparam TILE_00_RBB_25_8.MUX_B5=4'b0010;
defparam TILE_00_RBB_25_8.MUX_B6=4'b0010;
defparam TILE_00_RBB_25_8.MUX_BI=6'b110000;
defparam TILE_00_RBB_25_8.MUX_C5=4'b0100;
defparam TILE_00_RBB_25_8.MUX_C6=4'b0100;
defparam TILE_00_RBB_25_8.MUX_CE=6'b000001;
defparam TILE_00_RBB_25_8.MUX_CI=6'b110000;
defparam TILE_00_RBB_25_8.MUX_D5=4'b1000;
defparam TILE_00_RBB_25_8.MUX_D6=4'b1000;
defparam TILE_00_RBB_25_8.MUX_DI=6'b110000;
defparam TILE_00_RBB_25_8.MUX_SR=6'b000001;
defparam TILE_00_RBB_25_8.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_25_8.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_25_8.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_25_8.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_25_8.OAQpol=1'h1;
defparam TILE_00_RBB_25_8.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_25_8.OBQpol=1'h1;
defparam TILE_00_RBB_25_8.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_25_8.OCQpol=1'h1;
defparam TILE_00_RBB_25_8.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_25_8.ODQpol=1'h1;
defparam TILE_00_RBB_25_8.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_25_8.OQasyncSRen=1'h1;
defparam TILE_00_RBB_25_8.QasyncSRen=1'h1;
defparam TILE_00_RBB_25_8.RAM_MODE=2'b00;
defparam TILE_00_RBB_25_8.WE_SEL=3'b000;
defparam TILE_00_RBB_25_8.WE_TIE=1'h0;
defparam TILE_00_RBB_25_8.WEpol=1'h1;
defparam TILE_00_RBB_25_8.XOR_A=5'b00000;
defparam TILE_00_RBB_25_8.XOR_B=5'b00000;
defparam TILE_00_RBB_25_8.XOR_C=5'b00000;
defparam TILE_00_RBB_25_8.XOR_D=5'b00000;
  RBBIO TILE_00_RBB_0_8 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(1'b0),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({LED_en[3], LED[3]}),
    .O0(\LED[3] ),
    .O1(1'b1),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_0_8.CE_SEL_I=1'h0;
defparam TILE_00_RBB_0_8.CE_SEL_O=1'h0;
defparam TILE_00_RBB_0_8.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_0_8.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_0_8.FF_SEL_O0=1'h0;
defparam TILE_00_RBB_0_8.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_0_8.I0pol=1'h0;
defparam TILE_00_RBB_0_8.I1pol=1'h0;
defparam TILE_00_RBB_0_8.IasyncSRen=1'h1;
defparam TILE_00_RBB_0_8.IsyncSRen=1'h0;
defparam TILE_00_RBB_0_8.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_0_8.O0pol=1'h0;
defparam TILE_00_RBB_0_8.O1pol=1'h0;
defparam TILE_00_RBB_0_8.OasyncSRen=1'h1;
defparam TILE_00_RBB_0_8.OsyncSRen=1'h0;
  RBBIO TILE_00_RBB_0_24 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(1'b0),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({LED_en[4], LED[4]}),
    .O0(\LED[4] ),
    .O1(1'b1),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_0_24.CE_SEL_I=1'h0;
defparam TILE_00_RBB_0_24.CE_SEL_O=1'h0;
defparam TILE_00_RBB_0_24.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_0_24.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_0_24.FF_SEL_O0=1'h0;
defparam TILE_00_RBB_0_24.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_0_24.I0pol=1'h0;
defparam TILE_00_RBB_0_24.I1pol=1'h0;
defparam TILE_00_RBB_0_24.IasyncSRen=1'h1;
defparam TILE_00_RBB_0_24.IsyncSRen=1'h0;
defparam TILE_00_RBB_0_24.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_0_24.O0pol=1'h0;
defparam TILE_00_RBB_0_24.O1pol=1'h0;
defparam TILE_00_RBB_0_24.OasyncSRen=1'h1;
defparam TILE_00_RBB_0_24.OsyncSRen=1'h0;
  RBBIO TILE_00_RBB_0_25 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(1'b0),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({UNCON_RBB_4_EFLX_OUT_1, clk_en}),
    .O0(1'b1),
    .O1(1'b0),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_0_25.CE_SEL_I=1'h0;
defparam TILE_00_RBB_0_25.CE_SEL_O=1'h0;
defparam TILE_00_RBB_0_25.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_0_25.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_0_25.FF_SEL_O0=1'h0;
defparam TILE_00_RBB_0_25.FF_SEL_O1=1'h1;
defparam TILE_00_RBB_0_25.I0pol=1'h0;
defparam TILE_00_RBB_0_25.I1pol=1'h0;
defparam TILE_00_RBB_0_25.IasyncSRen=1'h1;
defparam TILE_00_RBB_0_25.IsyncSRen=1'h0;
defparam TILE_00_RBB_0_25.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_0_25.O0pol=1'h0;
defparam TILE_00_RBB_0_25.O1pol=1'h0;
defparam TILE_00_RBB_0_25.OasyncSRen=1'h1;
defparam TILE_00_RBB_0_25.OsyncSRen=1'h0;
  RBBIO TILE_00_RBB_31_4 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(1'b0),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({LED_en[0], LED[0]}),
    .O0(\LED[0] ),
    .O1(1'b1),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_31_4.CE_SEL_I=1'h0;
defparam TILE_00_RBB_31_4.CE_SEL_O=1'h0;
defparam TILE_00_RBB_31_4.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_31_4.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_31_4.FF_SEL_O0=1'h0;
defparam TILE_00_RBB_31_4.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_31_4.I0pol=1'h0;
defparam TILE_00_RBB_31_4.I1pol=1'h0;
defparam TILE_00_RBB_31_4.IasyncSRen=1'h1;
defparam TILE_00_RBB_31_4.IsyncSRen=1'h0;
defparam TILE_00_RBB_31_4.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_31_4.O0pol=1'h0;
defparam TILE_00_RBB_31_4.O1pol=1'h0;
defparam TILE_00_RBB_31_4.OasyncSRen=1'h1;
defparam TILE_00_RBB_31_4.OsyncSRen=1'h0;
  RBB6L TILE_00_RBB_4_10 (
    .A(\_$$_$auto$alumacc.cc:485:replace_alu$1285.Y[0] ),
    .A1(1'b0),
    .A2(1'b0),
    .A3(\_$$_$techmap3048$abc$3043$lutLED[3].A[1] ),
    .A4(\_$$_$auto$alumacc.cc:485:replace_alu$1285.Y[1] ),
    .A5(\led_ptr[0] ),
    .A6(1'b0),
    .AMUX(\LED[2] ),
    .B1(\led_ptr[1] ),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .BMUX(\_$$_$techmap3048$abc$3043$lutLED[3].A[0] ),
    .BQ(\_$$_$auto$alumacc.cc:485:replace_alu$1285.Y[1] ),
    .C1(\led_ptr[2] ),
    .C2(1'b0),
    .C3(\_$$_$techmap3048$abc$3043$lutLED[3].A[1] ),
    .C4(\_$$_$auto$alumacc.cc:485:replace_alu$1285.Y[1] ),
    .C5(\led_ptr[0] ),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(1'b0),
    .CMUX(\LED[1] ),
    .CQ(\_$$_$auto$alumacc.cc:485:replace_alu$1285.Y[2] ),
    .D1(\_$$_$techmap3067$abc$3043$lut$not$aiger3042$40.A ),
    .D2(1'b0),
    .D3(1'b0),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .DMUX(\LED[0] ),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_4_10.A6_TIE=1'h0;
defparam TILE_00_RBB_4_10.AMX_SEL_A=5'b00100;
defparam TILE_00_RBB_4_10.AMX_SEL_B=5'b01000;
defparam TILE_00_RBB_4_10.AMX_SEL_C=5'b00100;
defparam TILE_00_RBB_4_10.AMX_SEL_D=4'b0010;
defparam TILE_00_RBB_4_10.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_4_10.AQ1_SEL_B=6'b010000;
defparam TILE_00_RBB_4_10.AQ1_SEL_C=6'b010000;
defparam TILE_00_RBB_4_10.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_4_10.AQpol=1'h1;
defparam TILE_00_RBB_4_10.AQsyncSRen=1'h0;
defparam TILE_00_RBB_4_10.B6_TIE=1'h0;
defparam TILE_00_RBB_4_10.BC=256'h0000ffff0000f000aaaaaaaaaaaaaaaaaaaaaaaaf00000000000000055555555;
defparam TILE_00_RBB_4_10.BQpol=1'h1;
defparam TILE_00_RBB_4_10.BQsyncSRen=1'h0;
defparam TILE_00_RBB_4_10.C6_TIE=1'h0;
defparam TILE_00_RBB_4_10.CE_TIE=1'h1;
defparam TILE_00_RBB_4_10.CIN_SEL=2'b00;
defparam TILE_00_RBB_4_10.CQpol=1'h1;
defparam TILE_00_RBB_4_10.CQsyncSRen=1'h0;
defparam TILE_00_RBB_4_10.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_4_10.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_4_10.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_4_10.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_4_10.D6_TIE=1'h0;
defparam TILE_00_RBB_4_10.DQpol=1'h1;
defparam TILE_00_RBB_4_10.DQsyncSRen=1'h0;
defparam TILE_00_RBB_4_10.LH_ON=1'h1;
defparam TILE_00_RBB_4_10.MUX_A5=4'b0001;
defparam TILE_00_RBB_4_10.MUX_A6=4'b0001;
defparam TILE_00_RBB_4_10.MUX_AI=6'b110000;
defparam TILE_00_RBB_4_10.MUX_B5=4'b0010;
defparam TILE_00_RBB_4_10.MUX_B6=4'b0010;
defparam TILE_00_RBB_4_10.MUX_BI=6'b010000;
defparam TILE_00_RBB_4_10.MUX_C5=4'b0100;
defparam TILE_00_RBB_4_10.MUX_C6=4'b0100;
defparam TILE_00_RBB_4_10.MUX_CE=6'b000001;
defparam TILE_00_RBB_4_10.MUX_CI=6'b010000;
defparam TILE_00_RBB_4_10.MUX_D5=4'b1000;
defparam TILE_00_RBB_4_10.MUX_D6=4'b1000;
defparam TILE_00_RBB_4_10.MUX_DI=6'b010000;
defparam TILE_00_RBB_4_10.MUX_SR=6'b000001;
defparam TILE_00_RBB_4_10.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_4_10.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_4_10.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_4_10.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_4_10.OAQpol=1'h1;
defparam TILE_00_RBB_4_10.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_4_10.OBQpol=1'h1;
defparam TILE_00_RBB_4_10.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_4_10.OCQpol=1'h1;
defparam TILE_00_RBB_4_10.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_4_10.ODQpol=1'h1;
defparam TILE_00_RBB_4_10.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_4_10.OQasyncSRen=1'h1;
defparam TILE_00_RBB_4_10.QasyncSRen=1'h1;
  RBB6L TILE_00_RBB_1_2 (
    .A1(\counter[0] ),
    .A2(\counter[27] ),
    .A3(\counter[26] ),
    .A4(\counter[25] ),
    .A5(\counter[24] ),
    .A6(\_$$_$abc$3043$auto$rtlil.cc:2660:NotGate$2139 ),
    .AMUX(\_$$_$techmap3052$abc$3043$lut$aiger3042$130.A[4] ),
    .AQ(\counter[0] ),
    .B1(\counter[1] ),
    .B2(\counter[19] ),
    .B3(\counter[18] ),
    .B4(\counter[17] ),
    .B5(\counter[16] ),
    .B6(1'b0),
    .BMUX(\_$$_$techmap3050$abc$3043$lut$aiger3042$123.A[4] ),
    .BQ(\counter[1] ),
    .C1(\counter[2] ),
    .C2(\_$$_$techmap3059$abc$3043$lut$auto$rtlil.cc:2660:NotGate$2139.A[0] ),
    .C3(\_$$_$techmap3059$abc$3043$lut$auto$rtlil.cc:2660:NotGate$2139.A[1] ),
    .C4(\_$$_$techmap3059$abc$3043$lut$auto$rtlil.cc:2660:NotGate$2139.A[2] ),
    .C5(\_$$_$techmap3059$abc$3043$lut$auto$rtlil.cc:2660:NotGate$2139.A[3] ),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(clk),
    .CMUX(\_$$_$abc$3043$auto$rtlil.cc:2660:NotGate$2139 ),
    .COUT(_$$_$abc$3043$aiger3042$52),
    .CQ(\counter[2] ),
    .D1(\counter[3] ),
    .D2(\_$$_$techmap3048$abc$3043$lutLED[3].A[0] ),
    .D3(\_$$_$techmap3048$abc$3043$lutLED[3].A[1] ),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .DMUX(\LED[3] ),
    .DQ(\counter[3] ),
    .SRin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_1_2.A6_TIE=1'h0;
defparam TILE_00_RBB_1_2.AMX_SEL_A=5'b00100;
defparam TILE_00_RBB_1_2.AMX_SEL_B=5'b00100;
defparam TILE_00_RBB_1_2.AMX_SEL_C=5'b00100;
defparam TILE_00_RBB_1_2.AMX_SEL_D=4'b0010;
defparam TILE_00_RBB_1_2.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_1_2.AQ1_SEL_B=6'b010000;
defparam TILE_00_RBB_1_2.AQ1_SEL_C=6'b010000;
defparam TILE_00_RBB_1_2.AQ1_SEL_D=5'b01000;
defparam TILE_00_RBB_1_2.AQpol=1'h1;
defparam TILE_00_RBB_1_2.AQsyncSRen=1'h1;
defparam TILE_00_RBB_1_2.B6_TIE=1'h0;
defparam TILE_00_RBB_1_2.BC=256'h5555555500000003aaaaaaaa000000c0aaaaaaaac0000000aaaaaaaac0c0c0c0;
defparam TILE_00_RBB_1_2.BQpol=1'h1;
defparam TILE_00_RBB_1_2.BQsyncSRen=1'h1;
defparam TILE_00_RBB_1_2.C6_TIE=1'h0;
defparam TILE_00_RBB_1_2.CE_TIE=1'h0;
defparam TILE_00_RBB_1_2.CIN_SEL=2'b00;
defparam TILE_00_RBB_1_2.CQpol=1'h1;
defparam TILE_00_RBB_1_2.CQsyncSRen=1'h1;
defparam TILE_00_RBB_1_2.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_1_2.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_1_2.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_1_2.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_1_2.D6_TIE=1'h0;
defparam TILE_00_RBB_1_2.DQpol=1'h1;
defparam TILE_00_RBB_1_2.DQsyncSRen=1'h1;
defparam TILE_00_RBB_1_2.LH_ON=1'h0;
defparam TILE_00_RBB_1_2.MUX_A5=4'b0001;
defparam TILE_00_RBB_1_2.MUX_A6=4'b0001;
defparam TILE_00_RBB_1_2.MUX_AI=6'b110000;
defparam TILE_00_RBB_1_2.MUX_B5=4'b0010;
defparam TILE_00_RBB_1_2.MUX_B6=4'b0010;
defparam TILE_00_RBB_1_2.MUX_BI=6'b010000;
defparam TILE_00_RBB_1_2.MUX_C5=4'b0100;
defparam TILE_00_RBB_1_2.MUX_C6=4'b0100;
defparam TILE_00_RBB_1_2.MUX_CE=6'b010010;
defparam TILE_00_RBB_1_2.MUX_CI=6'b010000;
defparam TILE_00_RBB_1_2.MUX_D5=4'b1000;
defparam TILE_00_RBB_1_2.MUX_D6=4'b1000;
defparam TILE_00_RBB_1_2.MUX_DI=6'b010000;
defparam TILE_00_RBB_1_2.MUX_SR=6'b100001;
defparam TILE_00_RBB_1_2.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_1_2.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_1_2.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_1_2.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_1_2.OAQpol=1'h1;
defparam TILE_00_RBB_1_2.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_1_2.OBQpol=1'h1;
defparam TILE_00_RBB_1_2.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_1_2.OCQpol=1'h1;
defparam TILE_00_RBB_1_2.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_1_2.ODQpol=1'h1;
defparam TILE_00_RBB_1_2.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_1_2.OQasyncSRen=1'h1;
defparam TILE_00_RBB_1_2.QasyncSRen=1'h0;
  RBB6L TILE_00_RBB_4_2 (
    .A1(\counter[4] ),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .AQ(\counter[4] ),
    .B1(\counter[5] ),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .BQ(\counter[5] ),
    .C1(\counter[6] ),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(_$$_$abc$3043$aiger3042$52),
    .CLK(clk),
    .COUT(_$$_$abc$3043$aiger3042$68),
    .CQ(\counter[6] ),
    .D1(\counter[7] ),
    .D2(1'b0),
    .D3(1'b0),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .DQ(\counter[7] ),
    .SRin(\_$$_$abc$3043$auto$rtlil.cc:2660:NotGate$2139 )
);
// Configuration for simulation:
defparam TILE_00_RBB_4_2.A6_TIE=1'h0;
defparam TILE_00_RBB_4_2.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_4_2.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_4_2.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_4_2.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_4_2.AQ1_SEL_A=6'b010000;
defparam TILE_00_RBB_4_2.AQ1_SEL_B=6'b010000;
defparam TILE_00_RBB_4_2.AQ1_SEL_C=6'b010000;
defparam TILE_00_RBB_4_2.AQ1_SEL_D=5'b01000;
defparam TILE_00_RBB_4_2.AQpol=1'h1;
defparam TILE_00_RBB_4_2.AQsyncSRen=1'h1;
defparam TILE_00_RBB_4_2.B6_TIE=1'h0;
defparam TILE_00_RBB_4_2.BC=256'haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa;
defparam TILE_00_RBB_4_2.BQpol=1'h1;
defparam TILE_00_RBB_4_2.BQsyncSRen=1'h1;
defparam TILE_00_RBB_4_2.C6_TIE=1'h0;
defparam TILE_00_RBB_4_2.CE_TIE=1'h0;
defparam TILE_00_RBB_4_2.CIN_SEL=2'b11;
defparam TILE_00_RBB_4_2.CQpol=1'h1;
defparam TILE_00_RBB_4_2.CQsyncSRen=1'h1;
defparam TILE_00_RBB_4_2.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_4_2.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_4_2.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_4_2.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_4_2.D6_TIE=1'h0;
defparam TILE_00_RBB_4_2.DQpol=1'h1;
defparam TILE_00_RBB_4_2.DQsyncSRen=1'h1;
defparam TILE_00_RBB_4_2.LH_ON=1'h0;
defparam TILE_00_RBB_4_2.MUX_A5=4'b0001;
defparam TILE_00_RBB_4_2.MUX_A6=4'b0001;
defparam TILE_00_RBB_4_2.MUX_AI=6'b010000;
defparam TILE_00_RBB_4_2.MUX_B5=4'b0010;
defparam TILE_00_RBB_4_2.MUX_B6=4'b0010;
defparam TILE_00_RBB_4_2.MUX_BI=6'b010000;
defparam TILE_00_RBB_4_2.MUX_C5=4'b0100;
defparam TILE_00_RBB_4_2.MUX_C6=4'b0100;
defparam TILE_00_RBB_4_2.MUX_CE=6'b010001;
defparam TILE_00_RBB_4_2.MUX_CI=6'b010000;
defparam TILE_00_RBB_4_2.MUX_D5=4'b1000;
defparam TILE_00_RBB_4_2.MUX_D6=4'b1000;
defparam TILE_00_RBB_4_2.MUX_DI=6'b010000;
defparam TILE_00_RBB_4_2.MUX_SR=6'b110000;
defparam TILE_00_RBB_4_2.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_4_2.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_4_2.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_4_2.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_4_2.OAQpol=1'h1;
defparam TILE_00_RBB_4_2.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_4_2.OBQpol=1'h1;
defparam TILE_00_RBB_4_2.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_4_2.OCQpol=1'h1;
defparam TILE_00_RBB_4_2.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_4_2.ODQpol=1'h1;
defparam TILE_00_RBB_4_2.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_4_2.OQasyncSRen=1'h1;
defparam TILE_00_RBB_4_2.QasyncSRen=1'h0;
  RBB6L TILE_00_RBB_7_2 (
    .A1(\counter[8] ),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .AQ(\counter[8] ),
    .B1(\counter[9] ),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .BQ(\counter[9] ),
    .C1(\counter[10] ),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(_$$_$abc$3043$aiger3042$68),
    .CLK(clk),
    .COUT(_$$_$abc$3043$aiger3042$76),
    .CQ(\counter[10] ),
    .D1(\counter[11] ),
    .D2(1'b0),
    .D3(1'b0),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .DQ(\counter[11] ),
    .SRin(\_$$_$abc$3043$auto$rtlil.cc:2660:NotGate$2139 )
);
// Configuration for simulation:
defparam TILE_00_RBB_7_2.A6_TIE=1'h0;
defparam TILE_00_RBB_7_2.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_7_2.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_7_2.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_7_2.AMX_SEL_D=4'b0001;
defparam TILE_00_RBB_7_2.AQ1_SEL_A=6'b010000;
defparam TILE_00_RBB_7_2.AQ1_SEL_B=6'b010000;
defparam TILE_00_RBB_7_2.AQ1_SEL_C=6'b010000;
defparam TILE_00_RBB_7_2.AQ1_SEL_D=5'b01000;
defparam TILE_00_RBB_7_2.AQpol=1'h1;
defparam TILE_00_RBB_7_2.AQsyncSRen=1'h1;
defparam TILE_00_RBB_7_2.B6_TIE=1'h0;
defparam TILE_00_RBB_7_2.BC=256'haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa;
defparam TILE_00_RBB_7_2.BQpol=1'h1;
defparam TILE_00_RBB_7_2.BQsyncSRen=1'h1;
defparam TILE_00_RBB_7_2.C6_TIE=1'h0;
defparam TILE_00_RBB_7_2.CE_TIE=1'h0;
defparam TILE_00_RBB_7_2.CIN_SEL=2'b11;
defparam TILE_00_RBB_7_2.CQpol=1'h1;
defparam TILE_00_RBB_7_2.CQsyncSRen=1'h1;
defparam TILE_00_RBB_7_2.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_7_2.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_7_2.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_7_2.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_7_2.D6_TIE=1'h0;
defparam TILE_00_RBB_7_2.DQpol=1'h1;
defparam TILE_00_RBB_7_2.DQsyncSRen=1'h1;
defparam TILE_00_RBB_7_2.LH_ON=1'h0;
defparam TILE_00_RBB_7_2.MUX_A5=4'b0001;
defparam TILE_00_RBB_7_2.MUX_A6=4'b0001;
defparam TILE_00_RBB_7_2.MUX_AI=6'b010000;
defparam TILE_00_RBB_7_2.MUX_B5=4'b0010;
defparam TILE_00_RBB_7_2.MUX_B6=4'b0010;
defparam TILE_00_RBB_7_2.MUX_BI=6'b010000;
defparam TILE_00_RBB_7_2.MUX_C5=4'b0100;
defparam TILE_00_RBB_7_2.MUX_C6=4'b0100;
defparam TILE_00_RBB_7_2.MUX_CE=6'b010001;
defparam TILE_00_RBB_7_2.MUX_CI=6'b010000;
defparam TILE_00_RBB_7_2.MUX_D5=4'b1000;
defparam TILE_00_RBB_7_2.MUX_D6=4'b1000;
defparam TILE_00_RBB_7_2.MUX_DI=6'b010000;
defparam TILE_00_RBB_7_2.MUX_SR=6'b110000;
defparam TILE_00_RBB_7_2.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_7_2.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_7_2.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_7_2.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_7_2.OAQpol=1'h1;
defparam TILE_00_RBB_7_2.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_7_2.OBQpol=1'h1;
defparam TILE_00_RBB_7_2.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_7_2.OCQpol=1'h1;
defparam TILE_00_RBB_7_2.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_7_2.ODQpol=1'h1;
defparam TILE_00_RBB_7_2.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_7_2.OQasyncSRen=1'h1;
defparam TILE_00_RBB_7_2.QasyncSRen=1'h0;
endmodule /* blink */
// End of EFLX generated Verilog wrapper file to instantiate the EFLX array as a verilog model
