INFO: [VRFC 10-163] Analyzing VHDL file "D:/BaiduNetdiskDownload/P10_SD_VGA_m/SD_VGA.ip_user_files/bd/zynq_sys/ip/zynq_sys_axi_vdma_0_0/sim/zynq_sys_axi_vdma_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zynq_sys_axi_vdma_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BaiduNetdiskDownload/P10_SD_VGA_m/SD_VGA.ip_user_files/bd/zynq_sys/ip/zynq_sys_rst_ps7_0_50M_0/sim/zynq_sys_rst_ps7_0_50M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zynq_sys_rst_ps7_0_50M_0
