--------------------------------------------------------------------------------
Release 13.3 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml mbx2_system_top.twx mbx2_system_top.ncd -o
mbx2_system_top.twr mbx2_system_top.pcf -ucf LX150T_AWAKE_SL_Rev1.ucf

Design file:              mbx2_system_top.ncd
Physical constraint file: mbx2_system_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.20 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH 
   "TS_TIG_MCB_DDR3_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3391 - Timing constraint OFFSET = IN 6 ns BEFORE COMP 
   "Ethernet_Lite_RX_CLK"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" 
MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   1.418ns.
--------------------------------------------------------------------------------
Slack:     4.582ns mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i
Report:    1.418ns skew meets   6.000ns timing constraint by 4.582ns
From                         To                           Delay(ns)  Skew(ns)
ILOGIC_X0Y91.FABRICOUT       OLOGIC_X0Y82.CLK0                1.370  0.426
ILOGIC_X0Y91.FABRICOUT       OLOGIC_X0Y96.CLK0                1.080  0.136
ILOGIC_X0Y91.FABRICOUT       OLOGIC_X0Y99.CLK0                1.243  0.299
ILOGIC_X0Y91.FABRICOUT       OLOGIC_X0Y85.CLK0                1.036  0.092
ILOGIC_X0Y91.FABRICOUT       OLOGIC_X0Y84.CLK0                1.036  0.092
ILOGIC_X0Y91.FABRICOUT       SLICE_X2Y76.CLK                  1.815  0.871
ILOGIC_X0Y91.FABRICOUT       SLICE_X2Y81.CLK                  1.443  0.499
ILOGIC_X0Y91.FABRICOUT       SLICE_X4Y73.CLK                  2.176  1.232
ILOGIC_X0Y91.FABRICOUT       SLICE_X4Y74.CLK                  2.153  1.209
ILOGIC_X0Y91.FABRICOUT       SLICE_X4Y75.CLK                  2.001  1.057
ILOGIC_X0Y91.FABRICOUT       SLICE_X4Y76.CLK                  2.103  1.159
ILOGIC_X0Y91.FABRICOUT       SLICE_X5Y75.CLK                  2.001  1.057
ILOGIC_X0Y91.FABRICOUT       SLICE_X5Y76.CLK                  2.103  1.159
ILOGIC_X0Y91.FABRICOUT       SLICE_X6Y73.CLK                  2.362  1.418
ILOGIC_X0Y91.FABRICOUT       SLICE_X6Y74.CLK                  2.201  1.257
ILOGIC_X0Y91.FABRICOUT       SLICE_X6Y78.CLK                  1.968  1.024
ILOGIC_X0Y91.FABRICOUT       SLICE_X7Y76.CLK                  2.006  1.062
ILOGIC_X0Y91.FABRICOUT       SLICE_X7Y78.CLK                  1.968  1.024
ILOGIC_X0Y91.FABRICOUT       SLICE_X7Y81.CLK                  2.180  1.236

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" 
PERIOD = 40 ns HIGH         14 ns;

 165 paths analyzed, 110 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.891ns.
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I (OLOGIC_X0Y96.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.645ns (Levels of Logic = 1)
  Clock Path Skew:      -0.832ns (0.967 - 1.799)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y76.BMUX     Tshcko                0.488   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
    SLICE_X2Y81.B4       net (fanout=2)        0.697   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<3>
    SLICE_X2Y81.B        Tilo                  0.203   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data41
    OLOGIC_X0Y96.D1      net (fanout=1)        1.454   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<0>
    OLOGIC_X0Y96.CLK0    Todck                 0.803   Ethernet_Lite_TXD_0_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      3.645ns (1.494ns logic, 2.151ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.385ns (Levels of Logic = 1)
  Clock Path Skew:      -0.460ns (0.967 - 1.427)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y81.AQ       Tcko                  0.447   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X2Y81.B2       net (fanout=4)        0.478   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X2Y81.B        Tilo                  0.203   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data41
    OLOGIC_X0Y96.D1      net (fanout=1)        1.454   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<0>
    OLOGIC_X0Y96.CLK0    Todck                 0.803   Ethernet_Lite_TXD_0_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (1.453ns logic, 1.932ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I (OLOGIC_X0Y99.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.739ns (Levels of Logic = 1)
  Clock Path Skew:      -0.678ns (1.121 - 1.799)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y76.BQ       Tcko                  0.447   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    SLICE_X2Y81.B5       net (fanout=2)        0.586   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<2>
    SLICE_X2Y81.BMUX     Tilo                  0.261   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data31
    OLOGIC_X0Y99.D1      net (fanout=1)        1.642   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<1>
    OLOGIC_X0Y99.CLK0    Todck                 0.803   Ethernet_Lite_TXD_1_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      3.739ns (1.511ns logic, 2.228ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.631ns (Levels of Logic = 1)
  Clock Path Skew:      -0.306ns (1.121 - 1.427)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y81.AQ       Tcko                  0.447   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X2Y81.B2       net (fanout=4)        0.478   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X2Y81.BMUX     Tilo                  0.261   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data31
    OLOGIC_X0Y99.D1      net (fanout=1)        1.642   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<1>
    OLOGIC_X0Y99.CLK0    Todck                 0.803   Ethernet_Lite_TXD_1_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      3.631ns (1.511ns logic, 2.120ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (OLOGIC_X0Y84.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.546ns (Levels of Logic = 1)
  Clock Path Skew:      -0.860ns (0.714 - 1.574)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y76.AQ       Tcko                  0.447   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    SLICE_X2Y76.D2       net (fanout=2)        0.630   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<0>
    SLICE_X2Y76.DMUX     Tilo                  0.261   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data11
    OLOGIC_X0Y84.D1      net (fanout=1)        1.405   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<3>
    OLOGIC_X0Y84.CLK0    Todck                 0.803   Ethernet_Lite_TXD_3_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      3.546ns (1.511ns logic, 2.035ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.629ns (Levels of Logic = 1)
  Clock Path Skew:      -0.488ns (0.714 - 1.202)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y81.AQ       Tcko                  0.447   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X2Y76.D3       net (fanout=4)        0.713   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X2Y76.DMUX     Tilo                  0.261   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data11
    OLOGIC_X0Y84.D1      net (fanout=1)        1.405   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<3>
    OLOGIC_X0Y84.CLK0    Todck                 0.803   Ethernet_Lite_TXD_3_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      3.629ns (1.511ns logic, 2.118ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" PERIOD = 40 ns HIGH
        14 ns;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0 (SLICE_X6Y73.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.528ns (Levels of Logic = 0)
  Clock Path Skew:      0.224ns (0.351 - 0.127)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y76.BQ       Tcko                  0.198   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1
    SLICE_X6Y73.SR       net (fanout=3)        0.245   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>
    SLICE_X6Y73.CLK      Tremck      (-Th)    -0.085   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.528ns (0.283ns logic, 0.245ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3 (SLICE_X6Y73.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.537ns (Levels of Logic = 0)
  Clock Path Skew:      0.224ns (0.351 - 0.127)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y76.BQ       Tcko                  0.198   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1
    SLICE_X6Y73.SR       net (fanout=3)        0.245   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>
    SLICE_X6Y73.CLK      Tremck      (-Th)    -0.094   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.537ns (0.292ns logic, 0.245ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 (SLICE_X6Y73.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 0)
  Clock Path Skew:      0.224ns (0.351 - 0.127)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y76.BQ       Tcko                  0.198   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1
    SLICE_X6Y73.SR       net (fanout=3)        0.245   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>
    SLICE_X6Y73.CLK      Tremck      (-Th)    -0.095   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.293ns logic, 0.245ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" PERIOD = 40 ns HIGH
        14 ns;
--------------------------------------------------------------------------------
Slack: 38.361ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: Ethernet_Lite_TX_EN_OBUF/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF/CK0
  Location pin: OLOGIC_X0Y82.CLK0
  Clock network: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i
--------------------------------------------------------------------------------
Slack: 38.361ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: Ethernet_Lite_TXD_0_OBUF/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I/CK0
  Location pin: OLOGIC_X0Y96.CLK0
  Clock network: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i
--------------------------------------------------------------------------------
Slack: 38.361ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: Ethernet_Lite_TXD_1_OBUF/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I/CK0
  Location pin: OLOGIC_X0Y99.CLK0
  Clock network: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" MAXSKEW = 6 
ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   1.036ns.
--------------------------------------------------------------------------------
Slack:     4.964ns mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
Report:    1.036ns skew meets   6.000ns timing constraint by 4.964ns
From                         To                           Delay(ns)  Skew(ns)
V4.I                         ILOGIC_X0Y109.CLK0               2.430  1.036
V4.I                         ILOGIC_X0Y106.CLK0               2.428  1.034
V4.I                         ILOGIC_X0Y98.CLK0                2.430  1.036
V4.I                         ILOGIC_X0Y101.CLK0               2.430  1.036
V4.I                         ILOGIC_X0Y100.CLK0               2.428  1.034
V4.I                         ILOGIC_X0Y103.CLK0               2.430  1.036
V4.I                         SLICE_X0Y93.CLK                  1.647  0.253
V4.I                         SLICE_X0Y95.CLK                  1.469  0.075
V4.I                         SLICE_X1Y93.CLK                  1.647  0.253
V4.I                         SLICE_X1Y95.CLK                  1.469  0.075
V4.I                         SLICE_X2Y93.CLK                  1.869  0.475
V4.I                         SLICE_X2Y94.CLK                  1.698  0.304
V4.I                         SLICE_X2Y95.CLK                  1.759  0.365
V4.I                         SLICE_X2Y98.CLK                  2.259  0.865
V4.I                         SLICE_X3Y97.CLK                  2.098  0.704

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" PERIOD = 40 
ns HIGH 14 ns;

 142 paths analyzed, 131 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.634ns.
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1 (SLICE_X2Y98.CI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1 (RAM)
  Requirement:          14.000ns
  Data Path Delay:      2.700ns (Levels of Logic = 0)
  Clock Path Skew:      -0.287ns (2.136 - 2.423)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y103.Q4     Tickq                 0.992   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    SLICE_X2Y98.CI       net (fanout=1)        1.664   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<3>
    SLICE_X2Y98.CLK      Tds                   0.044   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.700ns (1.036ns logic, 1.664ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X2Y98.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          14.000ns
  Data Path Delay:      2.623ns (Levels of Logic = 0)
  Clock Path Skew:      -0.287ns (2.136 - 2.423)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y109.Q4     Tickq                 0.992   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    SLICE_X2Y98.AX       net (fanout=1)        1.729   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg
    SLICE_X2Y98.CLK      Tds                  -0.098   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.623ns (0.894ns logic, 1.729ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X2Y98.AI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          14.000ns
  Data Path Delay:      2.568ns (Levels of Logic = 0)
  Clock Path Skew:      -0.285ns (2.136 - 2.421)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y106.Q4     Tickq                 0.992   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    SLICE_X2Y98.AI       net (fanout=1)        1.564   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg
    SLICE_X2Y98.CLK      Tds                   0.012   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.568ns (1.004ns logic, 1.564ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X2Y98.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.417ns (1.509 - 1.092)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y95.AMUX     Tshcko                0.266   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1
    SLICE_X2Y98.D2       net (fanout=2)        0.505   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<1>
    SLICE_X2Y98.CLK      Tah         (-Th)     0.295   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (-0.029ns logic, 0.505ns route)
                                                       (-6.1% logic, 106.1% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X2Y98.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.417ns (1.509 - 1.092)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y95.AMUX     Tshcko                0.266   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1
    SLICE_X2Y98.D2       net (fanout=2)        0.505   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<1>
    SLICE_X2Y98.CLK      Tah         (-Th)     0.295   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (-0.029ns logic, 0.505ns route)
                                                       (-6.1% logic, 106.1% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (SLICE_X2Y98.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.417ns (1.509 - 1.092)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y95.AMUX     Tshcko                0.266   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1
    SLICE_X2Y98.D2       net (fanout=2)        0.505   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<1>
    SLICE_X2Y98.CLK      Tah         (-Th)     0.295   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (-0.029ns logic, 0.505ns route)
                                                       (-6.1% logic, 106.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;
--------------------------------------------------------------------------------
Slack: 38.941ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF/CLK0
  Location pin: ILOGIC_X0Y109.CLK0
  Clock network: mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
--------------------------------------------------------------------------------
Slack: 38.941ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF/CLK0
  Location pin: ILOGIC_X0Y106.CLK0
  Clock network: mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
--------------------------------------------------------------------------------
Slack: 38.941ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<0>/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I/CLK0
  Location pin: ILOGIC_X0Y98.CLK0
  Clock network: mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;

 4140 paths analyzed, 655 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.773ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A (SLICE_X14Y33.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.738ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y105.BQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X115Y112.D4    net (fanout=1)        0.806   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X115Y112.DMUX  Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X115Y47.A5     net (fanout=16)       5.284   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X115Y47.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X14Y33.CE      net (fanout=15)       5.494   Buf_SigProcs_inst/ila_CONTROL0<9>
    SLICE_X14Y33.CLK     Tceck                 0.191   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<2>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A
    -------------------------------------------------  ---------------------------
    Total                                     12.738ns (1.154ns logic, 11.584ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.349ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y113.BQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X113Y112.D2    net (fanout=4)        0.774   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<1>
    SLICE_X113Y112.D     Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X115Y47.A2     net (fanout=8)        4.981   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X115Y47.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X14Y33.CE      net (fanout=15)       5.494   Buf_SigProcs_inst/ila_CONTROL0<9>
    SLICE_X14Y33.CLK     Tceck                 0.191   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<2>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A
    -------------------------------------------------  ---------------------------
    Total                                     12.349ns (1.100ns logic, 11.249ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.304ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y115.AQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X115Y104.A3    net (fanout=7)        1.694   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X115Y104.AMUX  Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<4>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X115Y47.A4     net (fanout=2)        3.962   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<5>
    SLICE_X115Y47.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X14Y33.CE      net (fanout=15)       5.494   Buf_SigProcs_inst/ila_CONTROL0<9>
    SLICE_X14Y33.CLK     Tceck                 0.191   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<2>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A
    -------------------------------------------------  ---------------------------
    Total                                     12.304ns (1.154ns logic, 11.150ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B (SLICE_X14Y33.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.738ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y105.BQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X115Y112.D4    net (fanout=1)        0.806   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X115Y112.DMUX  Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X115Y47.A5     net (fanout=16)       5.284   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X115Y47.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X14Y33.CE      net (fanout=15)       5.494   Buf_SigProcs_inst/ila_CONTROL0<9>
    SLICE_X14Y33.CLK     Tceck                 0.191   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<2>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B
    -------------------------------------------------  ---------------------------
    Total                                     12.738ns (1.154ns logic, 11.584ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.349ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y113.BQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X113Y112.D2    net (fanout=4)        0.774   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<1>
    SLICE_X113Y112.D     Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X115Y47.A2     net (fanout=8)        4.981   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X115Y47.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X14Y33.CE      net (fanout=15)       5.494   Buf_SigProcs_inst/ila_CONTROL0<9>
    SLICE_X14Y33.CLK     Tceck                 0.191   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<2>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B
    -------------------------------------------------  ---------------------------
    Total                                     12.349ns (1.100ns logic, 11.249ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.304ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y115.AQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X115Y104.A3    net (fanout=7)        1.694   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X115Y104.AMUX  Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<4>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X115Y47.A4     net (fanout=2)        3.962   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<5>
    SLICE_X115Y47.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X14Y33.CE      net (fanout=15)       5.494   Buf_SigProcs_inst/ila_CONTROL0<9>
    SLICE_X14Y33.CLK     Tceck                 0.191   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<2>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B
    -------------------------------------------------  ---------------------------
    Total                                     12.304ns (1.154ns logic, 11.150ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C (SLICE_X14Y33.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.738ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y105.BQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X115Y112.D4    net (fanout=1)        0.806   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X115Y112.DMUX  Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X115Y47.A5     net (fanout=16)       5.284   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X115Y47.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X14Y33.CE      net (fanout=15)       5.494   Buf_SigProcs_inst/ila_CONTROL0<9>
    SLICE_X14Y33.CLK     Tceck                 0.191   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<2>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C
    -------------------------------------------------  ---------------------------
    Total                                     12.738ns (1.154ns logic, 11.584ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.349ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y113.BQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X113Y112.D2    net (fanout=4)        0.774   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<1>
    SLICE_X113Y112.D     Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X115Y47.A2     net (fanout=8)        4.981   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X115Y47.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X14Y33.CE      net (fanout=15)       5.494   Buf_SigProcs_inst/ila_CONTROL0<9>
    SLICE_X14Y33.CLK     Tceck                 0.191   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<2>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C
    -------------------------------------------------  ---------------------------
    Total                                     12.349ns (1.100ns logic, 11.249ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.304ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y115.AQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X115Y104.A3    net (fanout=7)        1.694   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X115Y104.AMUX  Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<4>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X115Y47.A4     net (fanout=2)        3.962   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<5>
    SLICE_X115Y47.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X14Y33.CE      net (fanout=15)       5.494   Buf_SigProcs_inst/ila_CONTROL0<9>
    SLICE_X14Y33.CLK     Tceck                 0.191   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<2>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C
    -------------------------------------------------  ---------------------------
    Total                                     12.304ns (1.154ns logic, 11.150ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18 (RAMB16_X3Y70.ADDRA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y141.AQ     Tcko                  0.200   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE
    RAMB16_X3Y70.ADDRA4  net (fanout=5)        0.137   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<0>
    RAMB16_X3Y70.CLKA    Trckc_ADDRA (-Th)     0.066   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.134ns logic, 0.137ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18 (RAMB16_X3Y70.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y141.BQ     Tcko                  0.200   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE
    RAMB16_X3Y70.ADDRA5  net (fanout=5)        0.137   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<1>
    RAMB16_X3Y70.CLKA    Trckc_ADDRA (-Th)     0.066   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.134ns logic, 0.137ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18 (RAMB16_X3Y70.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.299ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y142.DQ     Tcko                  0.200   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE
    RAMB16_X3Y70.ADDRA11 net (fanout=5)        0.165   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
    RAMB16_X3Y70.CLKA    Trckc_ADDRA (-Th)     0.066   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (0.134ns logic, 0.165ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Logical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X3Y64.CLKA
  Clock network: Buf_SigProcs_inst/ila_CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X4Y74.CLKA
  Clock network: Buf_SigProcs_inst/ila_CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKA
  Logical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X3Y68.CLKA
  Clock network: Buf_SigProcs_inst/ila_CONTROL0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.743ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X112Y97.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.708ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y159.DQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X117Y151.A5    net (fanout=3)        1.082   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X117Y151.A     Tilo                  0.259   Buf_SigProcs_inst/BL_cal/divideA/blk00000003/sig00000d40
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X112Y97.SR     net (fanout=3)        3.534   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X112Y97.CLK    Tsrck                 0.442   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD<2>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      5.708ns (1.092ns logic, 4.616ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X112Y97.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.705ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y159.DQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X117Y151.A5    net (fanout=3)        1.082   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X117Y151.A     Tilo                  0.259   Buf_SigProcs_inst/BL_cal/divideA/blk00000003/sig00000d40
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X112Y97.SR     net (fanout=3)        3.534   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X112Y97.CLK    Tsrck                 0.439   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD<2>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      5.705ns (1.089ns logic, 4.616ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X112Y97.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.697ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y159.DQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X117Y151.A5    net (fanout=3)        1.082   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X117Y151.A     Tilo                  0.259   Buf_SigProcs_inst/BL_cal/divideA/blk00000003/sig00000d40
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X112Y97.SR     net (fanout=3)        3.534   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X112Y97.CLK    Tsrck                 0.431   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD<2>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      5.697ns (1.081ns logic, 4.616ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X113Y115.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.560ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y159.DQ    Tcko                  0.198   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X117Y152.A3    net (fanout=3)        0.601   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X117Y152.A     Tilo                  0.156   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET_CE
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X113Y115.CE    net (fanout=3)        1.424   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X113Y115.CLK   Tckce       (-Th)    -0.181   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.560ns (0.535ns logic, 2.025ns route)
                                                       (20.9% logic, 79.1% route)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X113Y115.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.561ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y159.DQ    Tcko                  0.198   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X117Y152.A3    net (fanout=3)        0.601   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X117Y152.A     Tilo                  0.156   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET_CE
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X113Y115.CE    net (fanout=3)        1.424   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X113Y115.CLK   Tckce       (-Th)    -0.182   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.561ns (0.536ns logic, 2.025ns route)
                                                       (20.9% logic, 79.1% route)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X113Y115.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.566ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y159.DQ    Tcko                  0.198   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X117Y152.A3    net (fanout=3)        0.601   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X117Y152.A     Tilo                  0.156   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET_CE
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X113Y115.CE    net (fanout=3)        1.424   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X113Y115.CLK   Tckce       (-Th)    -0.187   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.566ns (0.541ns logic, 2.025ns route)
                                                       (21.1% logic, 78.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.875ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (SLICE_X121Y159.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.840ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y159.DQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X121Y159.D6    net (fanout=3)        0.127   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X121Y159.CLK   Tas                   0.322   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.840ns (0.713ns logic, 0.127ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (SLICE_X121Y159.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y159.DQ    Tcko                  0.198   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X121Y159.D6    net (fanout=3)        0.025   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X121Y159.CLK   Tah         (-Th)    -0.215   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 734 paths analyzed, 170 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2 (SLICE_X65Y49.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.605ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      10.570ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y105.BQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X115Y112.D4    net (fanout=1)        0.806   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X115Y112.DMUX  Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X115Y88.C1     net (fanout=16)       2.741   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X115Y88.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X65Y49.SR      net (fanout=4)        5.658   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X65Y49.CLK     Trck                  0.348   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                     10.570ns (1.365ns logic, 9.205ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.086ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      10.051ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y113.BQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X113Y112.D2    net (fanout=4)        0.774   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<1>
    SLICE_X113Y112.D     Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X115Y88.C3     net (fanout=8)        2.308   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X115Y88.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X65Y49.SR      net (fanout=4)        5.658   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X65Y49.CLK     Trck                  0.348   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                     10.051ns (1.311ns logic, 8.740ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.045ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      10.010ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y115.CQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X113Y111.B1    net (fanout=7)        0.831   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X113Y111.B     Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X115Y88.C4     net (fanout=3)        2.210   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X115Y88.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X65Y49.SR      net (fanout=4)        5.658   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X65Y49.CLK     Trck                  0.348   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                     10.010ns (1.311ns logic, 8.699ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2 (SLICE_X65Y49.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.581ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      10.546ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y105.BQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X115Y112.D4    net (fanout=1)        0.806   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X115Y112.DMUX  Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X115Y88.C1     net (fanout=16)       2.741   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X115Y88.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X65Y49.SR      net (fanout=4)        5.658   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X65Y49.CLK     Trck                  0.324   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                     10.546ns (1.341ns logic, 9.205ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.062ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      10.027ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y113.BQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X113Y112.D2    net (fanout=4)        0.774   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<1>
    SLICE_X113Y112.D     Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X115Y88.C3     net (fanout=8)        2.308   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X115Y88.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X65Y49.SR      net (fanout=4)        5.658   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X65Y49.CLK     Trck                  0.324   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                     10.027ns (1.287ns logic, 8.740ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.021ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      9.986ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y115.CQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X113Y111.B1    net (fanout=7)        0.831   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X113Y111.B     Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X115Y88.C4     net (fanout=3)        2.210   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X115Y88.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X65Y49.SR      net (fanout=4)        5.658   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X65Y49.CLK     Trck                  0.324   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      9.986ns (1.287ns logic, 8.699ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2 (SLICE_X65Y49.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.561ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      10.526ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y105.BQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X115Y112.D4    net (fanout=1)        0.806   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X115Y112.DMUX  Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X115Y88.C1     net (fanout=16)       2.741   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X115Y88.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X65Y49.SR      net (fanout=4)        5.658   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X65Y49.CLK     Trck                  0.304   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                     10.526ns (1.321ns logic, 9.205ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.042ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      10.007ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y113.BQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X113Y112.D2    net (fanout=4)        0.774   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<1>
    SLICE_X113Y112.D     Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X115Y88.C3     net (fanout=8)        2.308   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X115Y88.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X65Y49.SR      net (fanout=4)        5.658   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X65Y49.CLK     Trck                  0.304   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                     10.007ns (1.267ns logic, 8.740ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.001ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      9.966ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y115.CQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X113Y111.B1    net (fanout=7)        0.831   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X113Y111.B     Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X115Y88.C4     net (fanout=3)        2.210   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X115Y88.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X65Y49.SR      net (fanout=4)        5.658   Buf_SigProcs_inst/ila_CONTROL0<20>
    SLICE_X65Y49.CLK     Trck                  0.304   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<7>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      9.966ns (1.267ns logic, 8.699ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X120Y104.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.366ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    gclk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y104.AQ    Tcko                  0.198   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X120Y104.AX    net (fanout=1)        0.162   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X120Y104.CLK   Tckdi       (-Th)    -0.041   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.239ns logic, 0.162ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X109Y75.A5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.567ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (FF)
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y75.AQ     Tcko                  0.200   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    SLICE_X109Y75.A5     net (fanout=2)        0.187   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<1>
    SLICE_X109Y75.CLK    Tah         (-Th)    -0.215   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.415ns logic, 0.187ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X113Y99.B4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.588ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (FF)
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    gclk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y100.BQ    Tcko                  0.198   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    SLICE_X113Y99.B4     net (fanout=2)        0.210   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
    SLICE_X113Y99.CLK    Tah         (-Th)    -0.215   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.413ns logic, 0.210ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 324 paths analyzed, 292 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C (SLICE_X14Y33.C4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.463ns (data path)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C (FF)
  Data Path Delay:      8.463ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y57.AQ      Tcko                  0.408   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iTRIGGER
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X14Y33.C4      net (fanout=20)       8.055   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      8.463ns (0.408ns logic, 8.055ns route)
                                                       (4.8% logic, 95.2% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_D (SLICE_X14Y33.D4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.463ns (data path)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_D (FF)
  Data Path Delay:      8.463ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_D
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y57.AQ      Tcko                  0.408   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iTRIGGER
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X14Y33.D4      net (fanout=20)       8.055   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      8.463ns (0.408ns logic, 8.055ns route)
                                                       (4.8% logic, 95.2% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B (SLICE_X14Y35.B4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.459ns (data path)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Data Path Delay:      8.459ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y57.AQ      Tcko                  0.408   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iTRIGGER
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X14Y35.B4      net (fanout=20)       8.051   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      8.459ns (0.408ns logic, 8.051ns route)
                                                       (4.8% logic, 95.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X115Y87.B5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.799ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.764ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y94.AQ     Tcklo                 0.442   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X110Y91.B4     net (fanout=1)        0.629   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X110Y91.B      Tilo                  0.205   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X110Y91.D1     net (fanout=2)        0.443   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X110Y91.CMUX   Topdc                 0.338   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_F
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X115Y87.C4     net (fanout=1)        0.768   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
    SLICE_X115Y87.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X115Y87.B5     net (fanout=1)        0.358   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X115Y87.CLK    Tas                   0.322   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.764ns (1.566ns logic, 2.198ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X121Y102.B4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.353ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.318ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y103.AQ    Tcklo                 0.442   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X118Y102.B6    net (fanout=1)        0.279   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X118Y102.B     Tilo                  0.205   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X118Y102.D1    net (fanout=2)        0.448   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X118Y102.CMUX  Topdc                 0.338   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_F
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X121Y102.C2    net (fanout=1)        0.698   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
    SLICE_X121Y102.C     Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X121Y102.B4    net (fanout=1)        0.327   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X121Y102.CLK   Tas                   0.322   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.318ns (1.566ns logic, 1.752ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X111Y91.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.294ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.259ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y94.AQ     Tcklo                 0.442   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X110Y91.B4     net (fanout=1)        0.629   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X110Y91.B      Tilo                  0.205   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X111Y91.AX     net (fanout=2)        0.920   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X111Y91.CLK    Tdick                 0.063   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.259ns (0.710ns logic, 1.549ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X118Y102.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.503ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y103.AQ    Tcklo                 0.235   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X118Y102.B6    net (fanout=1)        0.113   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X118Y102.CLK   Tah         (-Th)    -0.190   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.425ns logic, 0.113ns route)
                                                       (79.0% logic, 21.0% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X110Y91.B4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.720ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.755ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y94.AQ     Tcklo                 0.235   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X110Y91.B4     net (fanout=1)        0.330   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X110Y91.CLK    Tah         (-Th)    -0.190   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.425ns logic, 0.330ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X118Y103.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.769ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.804ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y103.AQ    Tcklo                 0.235   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X118Y102.B6    net (fanout=1)        0.113   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X118Y102.B     Tilo                  0.142   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X118Y103.AX    net (fanout=2)        0.266   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X118Y103.CLK   Tckdi       (-Th)    -0.048   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.425ns logic, 0.379ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 24 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X119Y103.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.712ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.807ns (Levels of Logic = 0)
  Clock Path Skew:      -4.870ns (2.264 - 7.134)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y106.CMUX  Tshcko                0.488   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X119Y103.SR    net (fanout=11)       1.039   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iARM
    SLICE_X119Y103.CLK   Trck                  0.280   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.807ns (0.768ns logic, 1.039ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X111Y94.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.388ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.388ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y115.AQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X114Y104.C2    net (fanout=7)        1.811   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X114Y104.CMUX  Tilo                  0.251   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X114Y104.A2    net (fanout=2)        0.599   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X114Y104.A     Tilo                  0.205   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X111Y94.CLK    net (fanout=4)        1.131   Buf_SigProcs_inst/ila_CONTROL0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.388ns (0.847ns logic, 3.541ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.197ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.197ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y105.BQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X115Y112.D4    net (fanout=1)        0.806   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X115Y112.DMUX  Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X114Y104.A1    net (fanout=16)       1.351   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X114Y104.A     Tilo                  0.205   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X111Y94.CLK    net (fanout=4)        1.131   Buf_SigProcs_inst/ila_CONTROL0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.197ns (0.909ns logic, 3.288ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.134ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.134ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y115.CQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X114Y104.C3    net (fanout=7)        1.557   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X114Y104.CMUX  Tilo                  0.251   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X114Y104.A2    net (fanout=2)        0.599   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X114Y104.A     Tilo                  0.205   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X111Y94.CLK    net (fanout=4)        1.131   Buf_SigProcs_inst/ila_CONTROL0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.134ns (0.847ns logic, 3.287ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X119Y103.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.297ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.297ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y115.AQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X114Y104.C2    net (fanout=7)        1.811   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X114Y104.CMUX  Tilo                  0.251   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X121Y104.A4    net (fanout=2)        0.972   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X121Y104.A     Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X119Y103.CLK   net (fanout=4)        0.613   Buf_SigProcs_inst/ila_CONTROL1<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.297ns (0.901ns logic, 3.396ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.043ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.043ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y115.CQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X114Y104.C3    net (fanout=7)        1.557   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X114Y104.CMUX  Tilo                  0.251   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X121Y104.A4    net (fanout=2)        0.972   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X121Y104.A     Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X119Y103.CLK   net (fanout=4)        0.613   Buf_SigProcs_inst/ila_CONTROL1<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.043ns (0.901ns logic, 3.142ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.012ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.012ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y105.BQ    Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X115Y112.D4    net (fanout=1)        0.806   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X115Y112.DMUX  Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X121Y104.A1    net (fanout=16)       1.630   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X121Y104.A     Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X119Y103.CLK   net (fanout=4)        0.613   Buf_SigProcs_inst/ila_CONTROL1<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.012ns (0.963ns logic, 3.049ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X111Y94.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.718ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.155ns (Levels of Logic = 0)
  Clock Path Skew:      3.588ns (4.388 - 0.800)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<13> falling
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y98.AQ     Tcko                  0.384   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iARM
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X111Y94.SR     net (fanout=11)       1.525   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iARM
    SLICE_X111Y94.CLK    Tremck      (-Th)    -0.246   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.155ns (0.630ns logic, 1.525ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X119Y103.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.376ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.050ns (Levels of Logic = 0)
  Clock Path Skew:      -0.361ns (2.609 - 2.970)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y106.CMUX  Tshcko                0.266   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X119Y103.SR    net (fanout=11)       0.629   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iARM
    SLICE_X119Y103.CLK   Tremck      (-Th)    -0.155   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.050ns (0.421ns logic, 0.629ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0
  Logical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: mb_system_i/clk_600_0000MHzPLL0_nobuf
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1
  Logical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: mb_system_i/clk_600_0000MHz180PLL0_nobuf
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Reset_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X27Y113.B4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.750ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      3.715ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mb_system_i/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    MB2FPGA_bus_Clk rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.408   mb_system_i/microblaze_0_debug_Debug_Rst
                                                       mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X27Y113.B4     net (fanout=1)        3.080   mb_system_i/microblaze_0_debug_Debug_Rst
    SLICE_X27Y113.CLK    Tas                   0.227   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      3.715ns (0.635ns logic, 3.080ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X27Y113.B2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.246ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      3.066ns (Levels of Logic = 1)
  Clock Path Skew:      -0.081ns (0.964 - 1.045)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y93.AQ      Tcko                  0.447   mb_system_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    SLICE_X27Y113.B2     net (fanout=1)        2.392   mb_system_i/proc_sys_reset_0_MB_Reset
    SLICE_X27Y113.CLK    Tas                   0.227   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      3.066ns (0.674ns logic, 2.392ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X27Y113.B1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.563ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.451ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.248 - 0.261)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y114.AQ     Tcko                  0.391   mb_system_i/microblaze_0_dlmb_LMB_Rst
                                                       mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    SLICE_X27Y113.B1     net (fanout=3)        0.833   mb_system_i/microblaze_0_dlmb_LMB_Rst
    SLICE_X27Y113.CLK    Tas                   0.227   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.451ns (0.618ns logic, 0.833ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_Reset_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X27Y113.B1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.851ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      0.856ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.082 - 0.077)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y114.AQ     Tcko                  0.198   mb_system_i/microblaze_0_dlmb_LMB_Rst
                                                       mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    SLICE_X27Y113.B1     net (fanout=3)        0.503   mb_system_i/microblaze_0_dlmb_LMB_Rst
    SLICE_X27Y113.CLK    Tah         (-Th)    -0.155   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.353ns logic, 0.503ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X27Y113.B2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.894ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.854ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (0.641 - 0.681)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y93.AQ      Tcko                  0.234   mb_system_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    SLICE_X27Y113.B2     net (fanout=1)        1.465   mb_system_i/proc_sys_reset_0_MB_Reset
    SLICE_X27Y113.CLK    Tah         (-Th)    -0.155   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.854ns (0.389ns logic, 1.465ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X27Y113.B4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.160ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      2.195ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mb_system_i/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    MB2FPGA_bus_Clk rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y105.AQ     Tcko                  0.200   mb_system_i/microblaze_0_debug_Debug_Rst
                                                       mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X27Y113.B4     net (fanout=1)        1.840   mb_system_i/microblaze_0_debug_Debug_Rst
    SLICE_X27Y113.CLK    Tah         (-Th)    -0.155   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      2.195ns (0.355ns logic, 1.840ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Interrupt_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt (SLICE_X49Y92.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.805ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt (FF)
  Data Path Delay:      1.730ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.922 - 0.898)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y79.CQ      Tcko                  0.447   mb_system_i/microblaze_0_interrupt
                                                       mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq
    SLICE_X49Y92.AX      net (fanout=3)        1.220   mb_system_i/microblaze_0_interrupt
    SLICE_X49Y92.CLK     Tdick                 0.063   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
    -------------------------------------------------  ---------------------------
    Total                                      1.730ns (0.510ns logic, 1.220ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_Interrupt_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt (SLICE_X49Y92.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.952ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt (FF)
  Data Path Delay:      1.010ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.658 - 0.600)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y79.CQ      Tcko                  0.234   mb_system_i/microblaze_0_interrupt
                                                       mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq
    SLICE_X49Y92.AX      net (fanout=3)        0.717   mb_system_i/microblaze_0_interrupt
    SLICE_X49Y92.CLK     Tckdi       (-Th)    -0.059   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
    -------------------------------------------------  ---------------------------
    Total                                      1.010ns (0.293ns logic, 0.717ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4_0_reset_resync_path" TIG;

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X11Y106.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.648ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      4.648ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp81.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X11Y106.CLK    net (fanout=1941)     1.407   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.648ns (1.800ns logic, 2.848ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X11Y106.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.648ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      4.648ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp81.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X11Y106.CLK    net (fanout=1941)     1.407   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.648ns (1.800ns logic, 2.848ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X11Y106.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.648ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      4.648ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp81.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X11Y106.CLK    net (fanout=1941)     1.407   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.648ns (1.800ns logic, 2.848ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_axi4_0_reset_resync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X11Y106.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.687ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.687ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y106.AQ     Tcko                  0.198   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X11Y106.BX     net (fanout=1)        0.430   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X11Y106.CLK    Tckdi       (-Th)    -0.059   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.687ns (0.257ns logic, 0.430ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X11Y106.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.700ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.700ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y106.BQ     Tcko                  0.198   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X11Y106.CX     net (fanout=1)        0.443   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X11Y106.CLK    Tckdi       (-Th)    -0.059   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.700ns (0.257ns logic, 0.443ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X11Y106.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.242ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 (FF)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      1.240ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.074 - 0.076)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y97.DQ      Tcko                  0.198   mb_system_i/proc_sys_reset_0_Interconnect_aresetn
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0
    SLICE_X15Y103.B4     net (fanout=2)        0.352   mb_system_i/proc_sys_reset_0_Interconnect_aresetn
    SLICE_X15Y103.B      Tilo                  0.156   mb_system_i/axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       mb_system_i/axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X11Y106.SR     net (fanout=1)        0.388   mb_system_i/axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X11Y106.CLK    Tremck      (-Th)    -0.146   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      1.240ns (0.500ns logic, 0.740ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4lite_0_reset_resync_path" TIG;

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X29Y93.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.649ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      4.649ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp81.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X29Y93.CLK     net (fanout=1941)     1.408   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.649ns (1.800ns logic, 2.849ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X29Y93.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.649ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      4.649ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp81.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X29Y93.CLK     net (fanout=1941)     1.408   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.649ns (1.800ns logic, 2.849ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X29Y93.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.649ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      4.649ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp81.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X29Y93.CLK     net (fanout=1941)     1.408   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.649ns (1.800ns logic, 2.849ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_axi4lite_0_reset_resync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X29Y93.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.393ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y93.CQ      Tcko                  0.198   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X29Y93.DX      net (fanout=1)        0.136   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X29Y93.CLK     Tckdi       (-Th)    -0.059   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X29Y93.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.700ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.700ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y93.BQ      Tcko                  0.198   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X29Y93.CX      net (fanout=1)        0.443   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X29Y93.CLK     Tckdi       (-Th)    -0.059   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.700ns (0.257ns logic, 0.443ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X29Y93.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.647ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 (FF)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      1.653ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.687 - 0.681)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y97.DQ      Tcko                  0.198   mb_system_i/proc_sys_reset_0_Interconnect_aresetn
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0
    SLICE_X29Y93.B3      net (fanout=2)        0.897   mb_system_i/proc_sys_reset_0_Interconnect_aresetn
    SLICE_X29Y93.B       Tilo                  0.156   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X29Y93.SR      net (fanout=1)        0.253   mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X29Y93.CLK     Tremck      (-Th)    -0.149   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      1.653ns (0.503ns logic, 1.150ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_MCB_DDR3_CALIB_DONE_SYNCH_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_MCB_DDR3_SYS_RST_SYNCH_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0 (SLICE_X17Y129.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.332ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0 (FF)
  Data Path Delay:      3.080ns (Levels of Logic = 0)
  Clock Path Skew:      -0.153ns (0.794 - 0.947)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y107.AQ     Tcko                  0.408   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X17Y129.AX     net (fanout=3)        2.609   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X17Y129.CLK    Tdick                 0.063   mb_system_i/axi4_0/axi4_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_grant_enc_i_0
                                                       mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      3.080ns (0.471ns logic, 2.609ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_MCB_DDR3_SYS_RST_SYNCH_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0 (SLICE_X17Y129.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.910ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0 (FF)
  Data Path Delay:      1.791ns (Levels of Logic = 0)
  Clock Path Skew:      -0.119ns (0.530 - 0.649)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y107.AQ     Tcko                  0.200   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X17Y129.AX     net (fanout=3)        1.532   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X17Y129.CLK    Tckdi       (-Th)    -0.059   mb_system_i/axi4_0/axi4_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_grant_enc_i_0
                                                       mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.791ns (0.259ns logic, 1.532ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X23Y114.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.259ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      2.087ns (Levels of Logic = 0)
  Clock Path Skew:      -0.073ns (0.874 - 0.947)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y107.AQ     Tcko                  0.408   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X23Y114.SR     net (fanout=3)        1.300   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X23Y114.CLK    Tsrck                 0.379   mb_system_i/microblaze_0_dlmb_LMB_Rst
                                                       mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.087ns (0.787ns logic, 1.300ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X23Y114.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.051ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      1.012ns (Levels of Logic = 0)
  Clock Path Skew:      -0.039ns (0.610 - 0.649)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y107.AQ     Tcko                  0.200   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X23Y114.SR     net (fanout=3)        0.773   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X23Y114.CLK    Tcksr       (-Th)    -0.039   mb_system_i/microblaze_0_dlmb_LMB_Rst
                                                       mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.012ns (0.239ns logic, 0.773ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X22Y107.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.665ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      1.553ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y107.AQ     Tcko                  0.408   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X22Y107.SR     net (fanout=3)        0.755   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X22Y107.CLK    Tsrck                 0.390   mb_system_i/microblaze_0_ilmb_LMB_Rst
                                                       mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.553ns (0.798ns logic, 0.755ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X22Y107.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.657ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      0.662ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.077 - 0.072)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y107.AQ     Tcko                  0.200   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X22Y107.SR     net (fanout=3)        0.437   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X22Y107.CLK    Tcksr       (-Th)    -0.025   mb_system_i/microblaze_0_ilmb_LMB_Rst
                                                       mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      0.662ns (0.225ns logic, 0.437ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TSTXOUT_Ethernet_Lite = MAXDELAY FROM TIMEGRP 
"TXCLK_GRP_Ethernet_Lite" TO         TIMEGRP "PADS" 10 ns;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.457ns.
--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TX_EN (V1.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  6.543ns (requirement - data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Destination:          Ethernet_Lite_TX_EN (PAD)
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF to Ethernet_Lite_TX_EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y82.OQ      Tockq                 0.842   Ethernet_Lite_TX_EN_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    V1.O                 net (fanout=1)        0.234   Ethernet_Lite_TX_EN_OBUF
    V1.PAD               Tioop                 2.381   Ethernet_Lite_TX_EN
                                                       Ethernet_Lite_TX_EN_OBUF
                                                       Ethernet_Lite_TX_EN
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TXD<0> (T4.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  6.543ns (requirement - data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I (FF)
  Destination:          Ethernet_Lite_TXD<0> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I to Ethernet_Lite_TXD<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y96.OQ      Tockq                 0.842   Ethernet_Lite_TXD_0_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I
    T4.O                 net (fanout=1)        0.234   Ethernet_Lite_TXD_0_OBUF
    T4.PAD               Tioop                 2.381   Ethernet_Lite_TXD<0>
                                                       Ethernet_Lite_TXD_0_OBUF
                                                       Ethernet_Lite_TXD<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TXD<1> (R10.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  6.543ns (requirement - data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I (FF)
  Destination:          Ethernet_Lite_TXD<1> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I to Ethernet_Lite_TXD<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y99.OQ      Tockq                 0.842   Ethernet_Lite_TXD_1_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I
    R10.O                net (fanout=1)        0.234   Ethernet_Lite_TXD_1_OBUF
    R10.PAD              Tioop                 2.381   Ethernet_Lite_TXD<1>
                                                       Ethernet_Lite_TXD_1_OBUF
                                                       Ethernet_Lite_TXD<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------
Hold Paths: TSTXOUT_Ethernet_Lite = MAXDELAY FROM TIMEGRP "TXCLK_GRP_Ethernet_Lite" TO         TIMEGRP "PADS" 10 ns;
--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TX_EN (V1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.923ns (data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Destination:          Ethernet_Lite_TX_EN (PAD)
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF to Ethernet_Lite_TX_EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y82.OQ      Tockq                 0.336   Ethernet_Lite_TX_EN_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    V1.O                 net (fanout=1)        0.191   Ethernet_Lite_TX_EN_OBUF
    V1.PAD               Tioop                 1.396   Ethernet_Lite_TX_EN
                                                       Ethernet_Lite_TX_EN_OBUF
                                                       Ethernet_Lite_TX_EN
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)
--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TXD<0> (T4.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.923ns (data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I (FF)
  Destination:          Ethernet_Lite_TXD<0> (PAD)
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I to Ethernet_Lite_TXD<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y96.OQ      Tockq                 0.336   Ethernet_Lite_TXD_0_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I
    T4.O                 net (fanout=1)        0.191   Ethernet_Lite_TXD_0_OBUF
    T4.PAD               Tioop                 1.396   Ethernet_Lite_TXD<0>
                                                       Ethernet_Lite_TXD_0_OBUF
                                                       Ethernet_Lite_TXD<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)
--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TXD<1> (R10.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.923ns (data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I (FF)
  Destination:          Ethernet_Lite_TXD<1> (PAD)
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I to Ethernet_Lite_TXD<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y99.OQ      Tockq                 0.336   Ethernet_Lite_TXD_1_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I
    R10.O                net (fanout=1)        0.191   Ethernet_Lite_TXD_1_OBUF
    R10.PAD              Tioop                 1.396   Ethernet_Lite_TXD<1>
                                                       Ethernet_Lite_TXD_1_OBUF
                                                       Ethernet_Lite_TXD<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_AXI_TX_FP_Ethernet_Lite_path" TIG;

 28 paths analyzed, 26 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (OLOGIC_X0Y82.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.613ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Data Path Delay:      5.191ns (Levels of Logic = 1)
  Clock Path Skew:      -1.123ns (3.532 - 4.655)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y97.AQ      Tcko                  0.391   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X7Y107.D4      net (fanout=24)       1.422   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X7Y107.D       Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    OLOGIC_X0Y82.SR      net (fanout=122)      2.424   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    OLOGIC_X0Y82.CLK0    Tosrck                0.695   Ethernet_Lite_TX_EN_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    -------------------------------------------------  ---------------------------
    Total                                      5.191ns (1.345ns logic, 3.846ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I (OLOGIC_X0Y85.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.582ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I (FF)
  Data Path Delay:      4.844ns (Levels of Logic = 1)
  Clock Path Skew:      -1.439ns (3.216 - 4.655)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y97.AQ      Tcko                  0.391   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X7Y107.D4      net (fanout=24)       1.422   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X7Y107.D       Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    OLOGIC_X0Y85.SR      net (fanout=122)      2.077   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    OLOGIC_X0Y85.CLK0    Tosrck                0.695   Ethernet_Lite_TXD_2_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      4.844ns (1.345ns logic, 3.499ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (OLOGIC_X0Y84.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.582ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (FF)
  Data Path Delay:      4.844ns (Levels of Logic = 1)
  Clock Path Skew:      -1.439ns (3.216 - 4.655)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y97.AQ      Tcko                  0.391   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X7Y107.D4      net (fanout=24)       1.422   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X7Y107.D       Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    OLOGIC_X0Y84.SR      net (fanout=122)      2.077   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    OLOGIC_X0Y84.CLK0    Tosrck                0.695   Ethernet_Lite_TXD_3_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      4.844ns (1.345ns logic, 3.499ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_AXI_TX_FP_Ethernet_Lite_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0 (SLICE_X6Y73.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.826ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0 (FF)
  Data Path Delay:      0.508ns (Levels of Logic = 0)
  Clock Path Skew:      1.035ns (3.237 - 2.202)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y75.AQ       Tcko                  0.234   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X6Y73.AX       net (fanout=1)        0.233   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<0>
    SLICE_X6Y73.CLK      Tckdi       (-Th)    -0.041   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.508ns (0.275ns logic, 0.233ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3 (SLICE_X6Y73.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.751ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3 (FF)
  Data Path Delay:      0.583ns (Levels of Logic = 0)
  Clock Path Skew:      1.035ns (3.237 - 2.202)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y75.CQ       Tcko                  0.234   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X6Y73.DX       net (fanout=1)        0.308   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
    SLICE_X6Y73.CLK      Tckdi       (-Th)    -0.041   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.583ns (0.275ns logic, 0.308ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 (SLICE_X6Y73.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.749ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 (FF)
  Data Path Delay:      0.585ns (Levels of Logic = 0)
  Clock Path Skew:      1.035ns (3.237 - 2.202)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y75.BQ       Tcko                  0.234   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X6Y73.CX       net (fanout=1)        0.310   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<2>
    SLICE_X6Y73.CLK      Tckdi       (-Th)    -0.041   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.275ns logic, 0.310ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TX_AXI_FP_Ethernet_Lite_path" TIG;

 62 paths analyzed, 62 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_23 (SLICE_X23Y76.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.571ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_23 (FF)
  Data Path Delay:      3.489ns (Levels of Logic = 1)
  Clock Path Skew:      -0.783ns (3.918 - 4.701)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y81.DQ       Tcko                  0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X22Y79.A5      net (fanout=7)        1.426   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X22Y79.AMUX    Tilo                  0.261   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst1
    SLICE_X23Y76.SR      net (fanout=9)        0.965   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst
    SLICE_X23Y76.CLK     Tsrck                 0.446   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<23>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_23
    -------------------------------------------------  ---------------------------
    Total                                      3.489ns (1.098ns logic, 2.391ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_28 (SLICE_X22Y76.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.567ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_28 (FF)
  Data Path Delay:      3.485ns (Levels of Logic = 1)
  Clock Path Skew:      -0.783ns (3.918 - 4.701)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y81.DQ       Tcko                  0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X22Y79.A5      net (fanout=7)        1.426   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X22Y79.AMUX    Tilo                  0.261   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst1
    SLICE_X22Y76.SR      net (fanout=9)        0.965   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst
    SLICE_X22Y76.CLK     Tsrck                 0.442   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<19>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_28
    -------------------------------------------------  ---------------------------
    Total                                      3.485ns (1.094ns logic, 2.391ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_19 (SLICE_X22Y76.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.564ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_19 (FF)
  Data Path Delay:      3.482ns (Levels of Logic = 1)
  Clock Path Skew:      -0.783ns (3.918 - 4.701)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y81.DQ       Tcko                  0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X22Y79.A5      net (fanout=7)        1.426   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X22Y79.AMUX    Tilo                  0.261   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst1
    SLICE_X22Y76.SR      net (fanout=9)        0.965   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst
    SLICE_X22Y76.CLK     Tsrck                 0.439   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<19>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_19
    -------------------------------------------------  ---------------------------
    Total                                      3.482ns (1.091ns logic, 2.391ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TX_AXI_FP_Ethernet_Lite_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2 (SLICE_X8Y75.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.373ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2 (FF)
  Data Path Delay:      1.098ns (Levels of Logic = 0)
  Clock Path Skew:      0.426ns (4.599 - 4.173)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y75.BQ       Tcko                  0.384   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    SLICE_X8Y75.CX       net (fanout=1)        0.607   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<2>
    SLICE_X8Y75.CLK      Tckdi       (-Th)    -0.107   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.098ns (0.491ns logic, 0.607ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3 (SLICE_X8Y75.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.417ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3 (FF)
  Data Path Delay:      1.142ns (Levels of Logic = 0)
  Clock Path Skew:      0.426ns (4.599 - 4.173)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y75.CQ       Tcko                  0.384   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    SLICE_X8Y75.DX       net (fanout=1)        0.651   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
    SLICE_X8Y75.CLK      Tckdi       (-Th)    -0.107   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (0.491ns logic, 0.651ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1 (SLICE_X8Y75.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.447ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1 (FF)
  Data Path Delay:      1.172ns (Levels of Logic = 0)
  Clock Path Skew:      0.426ns (4.599 - 4.173)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y75.AMUX     Tshcko                0.428   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1
    SLICE_X8Y75.BX       net (fanout=1)        0.637   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<1>
    SLICE_X8Y75.CLK      Tckdi       (-Th)    -0.107   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.172ns (0.535ns logic, 0.637ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_AXI_RX_FP_Ethernet_Lite_path" TIG;

 95 paths analyzed, 54 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (ILOGIC_X0Y109.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.252ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (FF)
  Data Path Delay:      5.262ns (Levels of Logic = 1)
  Clock Path Skew:      -1.691ns (2.964 - 4.655)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y97.AQ      Tcko                  0.391   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X7Y107.D4      net (fanout=24)       1.422   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X7Y107.D       Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    ILOGIC_X0Y109.SR     net (fanout=122)      2.456   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    ILOGIC_X0Y109.CLK0   Tisrck                0.734   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    -------------------------------------------------  ---------------------------
    Total                                      5.262ns (1.384ns logic, 3.878ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (ILOGIC_X0Y106.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.084ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (FF)
  Data Path Delay:      5.092ns (Levels of Logic = 1)
  Clock Path Skew:      -1.693ns (2.962 - 4.655)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y97.AQ      Tcko                  0.391   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X7Y107.D4      net (fanout=24)       1.422   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X7Y107.D       Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    ILOGIC_X0Y106.SR     net (fanout=122)      2.286   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    ILOGIC_X0Y106.CLK0   Tisrck                0.734   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    -------------------------------------------------  ---------------------------
    Total                                      5.092ns (1.384ns logic, 3.708ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (ILOGIC_X0Y103.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.882ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (FF)
  Data Path Delay:      4.892ns (Levels of Logic = 1)
  Clock Path Skew:      -1.691ns (2.964 - 4.655)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y97.AQ      Tcko                  0.391   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X7Y107.D4      net (fanout=24)       1.422   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X7Y107.D       Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    ILOGIC_X0Y103.SR     net (fanout=122)      2.086   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    ILOGIC_X0Y103.CLK0   Tisrck                0.734   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      4.892ns (1.384ns logic, 3.508ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_AXI_RX_FP_Ethernet_Lite_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0 (SLICE_X0Y95.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.560ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0 (FF)
  Data Path Delay:      0.480ns (Levels of Logic = 0)
  Clock Path Skew:      -0.379ns (1.881 - 2.260)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y97.AQ       Tcko                  0.198   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
    SLICE_X0Y95.AX       net (fanout=1)        0.234   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<0>
    SLICE_X0Y95.CLK      Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.246ns logic, 0.234ns route)
                                                       (51.3% logic, 48.8% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2 (SLICE_X0Y95.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.638ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2 (FF)
  Data Path Delay:      0.558ns (Levels of Logic = 0)
  Clock Path Skew:      -0.379ns (1.881 - 2.260)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y97.BQ       Tcko                  0.198   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    SLICE_X0Y95.CX       net (fanout=1)        0.312   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<2>
    SLICE_X0Y95.CLK      Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.558ns (0.246ns logic, 0.312ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3 (SLICE_X0Y95.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.638ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3 (FF)
  Data Path Delay:      0.558ns (Levels of Logic = 0)
  Clock Path Skew:      -0.379ns (1.881 - 2.260)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y97.CQ       Tcko                  0.198   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    SLICE_X0Y95.DX       net (fanout=1)        0.312   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
    SLICE_X0Y95.CLK      Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.558ns (0.246ns logic, 0.312ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_RX_AXI_FP_Ethernet_Lite_path" TIG;

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0 (SLICE_X3Y98.C1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.076ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0 (FF)
  Data Path Delay:      2.184ns (Levels of Logic = 1)
  Clock Path Skew:      0.407ns (3.976 - 3.569)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y98.AMUX     Tshcko                0.910   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    SLICE_X3Y98.C1       net (fanout=1)        1.047   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<0>
    SLICE_X3Y98.CLK      Tas                   0.227   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_i<4>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0_dpot
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    -------------------------------------------------  ---------------------------
    Total                                      2.184ns (1.137ns logic, 1.047ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4 (SLICE_X3Y98.A3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.732ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC (RAM)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4 (FF)
  Data Path Delay:      1.840ns (Levels of Logic = 1)
  Clock Path Skew:      0.407ns (3.976 - 3.569)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y98.CMUX     Tshcko                0.911   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC
    SLICE_X3Y98.A3       net (fanout=1)        0.702   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<4>
    SLICE_X3Y98.CLK      Tas                   0.227   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_i<4>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4_dpot
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
    -------------------------------------------------  ---------------------------
    Total                                      1.840ns (1.138ns logic, 0.702ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (SLICE_X3Y98.B4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.593ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1 (RAM)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (FF)
  Data Path Delay:      1.701ns (Levels of Logic = 1)
  Clock Path Skew:      0.407ns (3.976 - 3.569)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y98.B        Tshcko                0.885   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1
    SLICE_X3Y98.B4       net (fanout=1)        0.494   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<3>
    SLICE_X3Y98.CLK      Tas                   0.322   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_i<4>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3_dpot
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    -------------------------------------------------  ---------------------------
    Total                                      1.701ns (1.207ns logic, 0.494ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_RX_AXI_FP_Ethernet_Lite_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 (SLICE_X2Y97.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.035ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 (FF)
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      1.542ns (4.659 - 3.117)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y97.BQ       Tcko                  0.368   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X2Y97.CX       net (fanout=1)        0.388   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<2>
    SLICE_X2Y97.CLK      Tckdi       (-Th)    -0.050   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.418ns logic, 0.388ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3 (SLICE_X2Y97.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.954ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3 (FF)
  Data Path Delay:      0.887ns (Levels of Logic = 0)
  Clock Path Skew:      1.542ns (4.659 - 3.117)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y97.CQ       Tcko                  0.368   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X2Y97.DX       net (fanout=1)        0.469   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
    SLICE_X2Y97.CLK      Tckdi       (-Th)    -0.050   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.887ns (0.418ns logic, 0.469ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1 (SLICE_X2Y97.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.705ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1 (FF)
  Data Path Delay:      1.136ns (Levels of Logic = 0)
  Clock Path Skew:      1.542ns (4.659 - 3.117)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y97.AMUX     Tshcko                0.434   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X2Y97.BX       net (fanout=1)        0.652   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<1>
    SLICE_X2Y97.CLK      Tckdi       (-Th)    -0.050   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.136ns (0.484ns logic, 0.652ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD    
     TIMEGRP         
"mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"         
TS_sys_clk_pin HIGH 50%;

 1195147 paths analyzed, 24247 endpoints analyzed, 161 failing endpoints
 161 timing errors detected. (161 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.394ns.
--------------------------------------------------------------------------------

Paths for end point AFE_Control_Reg_0_1 (OLOGIC_X26Y1.OCE), 318 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          AFE_Control_Reg_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.510ns (Levels of Logic = 7)
  Clock Path Skew:      0.215ns (1.166 - 0.951)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to AFE_Control_Reg_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y94.CQ      Tcko                  0.391   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X65Y95.A1      net (fanout=68)       0.716   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X65Y95.A       Tilo                  0.259   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X67Y95.B5      net (fanout=2)        0.385   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X67Y95.B       Tilo                  0.259   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X70Y101.C6     net (fanout=1)        0.899   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X70Y101.C      Tilo                  0.205   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X73Y101.C4     net (fanout=6)        0.496   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X73Y101.CMUX   Tilo                  0.313   CHD_CAL_GAIN<31>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X77Y103.C2     net (fanout=4)        0.870   MB2FPGA_bus_WE<0>
    SLICE_X77Y103.CMUX   Tilo                  0.313   mb_system_i/axi4lite_0_M_ARADDR<131>
                                                       _n0940_inv31
    SLICE_X77Y102.C5     net (fanout=28)       0.419   MB2FPGA_bus_Addr[31]_GND_1_o_AND_446_o1
    SLICE_X77Y102.C      Tilo                  0.259   MB2FPGA_bus_Addr[31]_GND_1_o_AND_492_o
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_492_o1
    SLICE_X79Y100.C5     net (fanout=19)       0.656   MB2FPGA_bus_Addr[31]_GND_1_o_AND_492_o
    SLICE_X79Y100.C      Tilo                  0.259   AFE_Control_Reg<15>
                                                       _n0954_inv1
    OLOGIC_X26Y1.OCE     net (fanout=10)       7.063   _n0954_inv
    OLOGIC_X26Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_0_1
                                                       AFE_Control_Reg_0_1
    -------------------------------------------------  ---------------------------
    Total                                     14.510ns (3.006ns logic, 11.504ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0 (FF)
  Destination:          AFE_Control_Reg_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.497ns (Levels of Logic = 7)
  Clock Path Skew:      0.218ns (1.255 - 1.037)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0 to AFE_Control_Reg_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y101.CMUX   Tshcko                0.461   mb_system_i/axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/load_load_reg_be<0>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0
    SLICE_X65Y95.A6      net (fanout=48)       0.633   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0
    SLICE_X65Y95.A       Tilo                  0.259   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X67Y95.B5      net (fanout=2)        0.385   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X67Y95.B       Tilo                  0.259   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X70Y101.C6     net (fanout=1)        0.899   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X70Y101.C      Tilo                  0.205   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X73Y101.C4     net (fanout=6)        0.496   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X73Y101.CMUX   Tilo                  0.313   CHD_CAL_GAIN<31>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X77Y103.C2     net (fanout=4)        0.870   MB2FPGA_bus_WE<0>
    SLICE_X77Y103.CMUX   Tilo                  0.313   mb_system_i/axi4lite_0_M_ARADDR<131>
                                                       _n0940_inv31
    SLICE_X77Y102.C5     net (fanout=28)       0.419   MB2FPGA_bus_Addr[31]_GND_1_o_AND_446_o1
    SLICE_X77Y102.C      Tilo                  0.259   MB2FPGA_bus_Addr[31]_GND_1_o_AND_492_o
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_492_o1
    SLICE_X79Y100.C5     net (fanout=19)       0.656   MB2FPGA_bus_Addr[31]_GND_1_o_AND_492_o
    SLICE_X79Y100.C      Tilo                  0.259   AFE_Control_Reg<15>
                                                       _n0954_inv1
    OLOGIC_X26Y1.OCE     net (fanout=10)       7.063   _n0954_inv
    OLOGIC_X26Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_0_1
                                                       AFE_Control_Reg_0_1
    -------------------------------------------------  ---------------------------
    Total                                     14.497ns (3.076ns logic, 11.421ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10 (FF)
  Destination:          AFE_Control_Reg_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.463ns (Levels of Logic = 7)
  Clock Path Skew:      0.215ns (1.166 - 0.951)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10 to AFE_Control_Reg_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y95.BQ      Tcko                  0.408   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot<10>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10
    SLICE_X65Y95.A2      net (fanout=5)        0.652   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot<10>
    SLICE_X65Y95.A       Tilo                  0.259   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X67Y95.B5      net (fanout=2)        0.385   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X67Y95.B       Tilo                  0.259   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X70Y101.C6     net (fanout=1)        0.899   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X70Y101.C      Tilo                  0.205   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X73Y101.C4     net (fanout=6)        0.496   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X73Y101.CMUX   Tilo                  0.313   CHD_CAL_GAIN<31>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X77Y103.C2     net (fanout=4)        0.870   MB2FPGA_bus_WE<0>
    SLICE_X77Y103.CMUX   Tilo                  0.313   mb_system_i/axi4lite_0_M_ARADDR<131>
                                                       _n0940_inv31
    SLICE_X77Y102.C5     net (fanout=28)       0.419   MB2FPGA_bus_Addr[31]_GND_1_o_AND_446_o1
    SLICE_X77Y102.C      Tilo                  0.259   MB2FPGA_bus_Addr[31]_GND_1_o_AND_492_o
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_492_o1
    SLICE_X79Y100.C5     net (fanout=19)       0.656   MB2FPGA_bus_Addr[31]_GND_1_o_AND_492_o
    SLICE_X79Y100.C      Tilo                  0.259   AFE_Control_Reg<15>
                                                       _n0954_inv1
    OLOGIC_X26Y1.OCE     net (fanout=10)       7.063   _n0954_inv
    OLOGIC_X26Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_0_1
                                                       AFE_Control_Reg_0_1
    -------------------------------------------------  ---------------------------
    Total                                     14.463ns (3.023ns logic, 11.440ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point dout_11 (SLICE_X78Y101.D6), 8991 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          dout_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.461ns (Levels of Logic = 17)
  Clock Path Skew:      -0.218ns (0.827 - 1.045)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y94.CQ      Tcko                  0.391   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X65Y95.A1      net (fanout=68)       0.716   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X65Y95.A       Tilo                  0.259   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X67Y95.B5      net (fanout=2)        0.385   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X67Y95.B       Tilo                  0.259   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X70Y101.C6     net (fanout=1)        0.899   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X70Y101.C      Tilo                  0.205   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X73Y101.C4     net (fanout=6)        0.496   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X73Y101.CMUX   Tilo                  0.313   CHD_CAL_GAIN<31>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X77Y103.C2     net (fanout=4)        0.870   MB2FPGA_bus_WE<0>
    SLICE_X77Y103.CMUX   Tilo                  0.313   mb_system_i/axi4lite_0_M_ARADDR<131>
                                                       _n0940_inv31
    SLICE_X77Y103.A2     net (fanout=28)       0.692   MB2FPGA_bus_Addr[31]_GND_1_o_AND_446_o1
    SLICE_X77Y103.A      Tilo                  0.259   mb_system_i/axi4lite_0_M_ARADDR<131>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_460_o11
    SLICE_X83Y107.B5     net (fanout=2)        0.873   MB2FPGA_bus_Addr[31]_GND_1_o_AND_460_o1
    SLICE_X83Y107.BMUX   Tilo                  0.313   BPM_Dia<11>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_466_o1
    SLICE_X83Y105.C6     net (fanout=4)        0.463   MB2FPGA_bus_Addr[31]_GND_1_o_AND_466_o
    SLICE_X83Y105.C      Tilo                  0.259   control_reg<6>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o510411121
    SLICE_X79Y105.B4     net (fanout=16)       0.615   MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o51041112
    SLICE_X79Y105.B      Tilo                  0.259   Trig_DT_Reg<11>
                                                       mux2245106
    SLICE_X79Y105.A5     net (fanout=1)        0.187   mux2245104
    SLICE_X79Y105.A      Tilo                  0.259   Trig_DT_Reg<11>
                                                       mux2245107
    SLICE_X79Y106.B6     net (fanout=1)        0.279   mux2245105
    SLICE_X79Y106.B      Tilo                  0.259   soft_rst
                                                       mux2245109
    SLICE_X79Y106.A5     net (fanout=1)        0.187   mux2245107
    SLICE_X79Y106.A      Tilo                  0.259   soft_rst
                                                       mux22451010
    SLICE_X78Y105.B6     net (fanout=1)        0.279   mux2245108
    SLICE_X78Y105.B      Tilo                  0.205   Trig_DT_Reg<15>
                                                       mux22451012
    SLICE_X78Y105.A5     net (fanout=1)        0.169   mux22451010
    SLICE_X78Y105.A      Tilo                  0.205   Trig_DT_Reg<15>
                                                       mux22451013
    SLICE_X75Y102.D4     net (fanout=1)        0.643   mux22451011
    SLICE_X75Y102.D      Tilo                  0.259   CHB_CAL_GAIN<11>
                                                       mux22451014
    SLICE_X75Y102.C6     net (fanout=1)        0.118   mux22451012
    SLICE_X75Y102.C      Tilo                  0.259   CHB_CAL_GAIN<11>
                                                       mux22451015
    SLICE_X78Y101.D6     net (fanout=1)        0.714   mux22451013
    SLICE_X78Y101.CLK    Tas                   0.341   dout<11>
                                                       mux22451016
                                                       dout_11
    -------------------------------------------------  ---------------------------
    Total                                     13.461ns (4.876ns logic, 8.585ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0 (FF)
  Destination:          dout_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.448ns (Levels of Logic = 17)
  Clock Path Skew:      -0.205ns (0.738 - 0.943)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0 to dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y101.CMUX   Tshcko                0.461   mb_system_i/axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/load_load_reg_be<0>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0
    SLICE_X65Y95.A6      net (fanout=48)       0.633   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0
    SLICE_X65Y95.A       Tilo                  0.259   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X67Y95.B5      net (fanout=2)        0.385   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X67Y95.B       Tilo                  0.259   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X70Y101.C6     net (fanout=1)        0.899   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X70Y101.C      Tilo                  0.205   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X73Y101.C4     net (fanout=6)        0.496   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X73Y101.CMUX   Tilo                  0.313   CHD_CAL_GAIN<31>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X77Y103.C2     net (fanout=4)        0.870   MB2FPGA_bus_WE<0>
    SLICE_X77Y103.CMUX   Tilo                  0.313   mb_system_i/axi4lite_0_M_ARADDR<131>
                                                       _n0940_inv31
    SLICE_X77Y103.A2     net (fanout=28)       0.692   MB2FPGA_bus_Addr[31]_GND_1_o_AND_446_o1
    SLICE_X77Y103.A      Tilo                  0.259   mb_system_i/axi4lite_0_M_ARADDR<131>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_460_o11
    SLICE_X83Y107.B5     net (fanout=2)        0.873   MB2FPGA_bus_Addr[31]_GND_1_o_AND_460_o1
    SLICE_X83Y107.BMUX   Tilo                  0.313   BPM_Dia<11>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_466_o1
    SLICE_X83Y105.C6     net (fanout=4)        0.463   MB2FPGA_bus_Addr[31]_GND_1_o_AND_466_o
    SLICE_X83Y105.C      Tilo                  0.259   control_reg<6>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o510411121
    SLICE_X79Y105.B4     net (fanout=16)       0.615   MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o51041112
    SLICE_X79Y105.B      Tilo                  0.259   Trig_DT_Reg<11>
                                                       mux2245106
    SLICE_X79Y105.A5     net (fanout=1)        0.187   mux2245104
    SLICE_X79Y105.A      Tilo                  0.259   Trig_DT_Reg<11>
                                                       mux2245107
    SLICE_X79Y106.B6     net (fanout=1)        0.279   mux2245105
    SLICE_X79Y106.B      Tilo                  0.259   soft_rst
                                                       mux2245109
    SLICE_X79Y106.A5     net (fanout=1)        0.187   mux2245107
    SLICE_X79Y106.A      Tilo                  0.259   soft_rst
                                                       mux22451010
    SLICE_X78Y105.B6     net (fanout=1)        0.279   mux2245108
    SLICE_X78Y105.B      Tilo                  0.205   Trig_DT_Reg<15>
                                                       mux22451012
    SLICE_X78Y105.A5     net (fanout=1)        0.169   mux22451010
    SLICE_X78Y105.A      Tilo                  0.205   Trig_DT_Reg<15>
                                                       mux22451013
    SLICE_X75Y102.D4     net (fanout=1)        0.643   mux22451011
    SLICE_X75Y102.D      Tilo                  0.259   CHB_CAL_GAIN<11>
                                                       mux22451014
    SLICE_X75Y102.C6     net (fanout=1)        0.118   mux22451012
    SLICE_X75Y102.C      Tilo                  0.259   CHB_CAL_GAIN<11>
                                                       mux22451015
    SLICE_X78Y101.D6     net (fanout=1)        0.714   mux22451013
    SLICE_X78Y101.CLK    Tas                   0.341   dout<11>
                                                       mux22451016
                                                       dout_11
    -------------------------------------------------  ---------------------------
    Total                                     13.448ns (4.946ns logic, 8.502ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10 (FF)
  Destination:          dout_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.414ns (Levels of Logic = 17)
  Clock Path Skew:      -0.218ns (0.827 - 1.045)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10 to dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y95.BQ      Tcko                  0.408   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot<10>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10
    SLICE_X65Y95.A2      net (fanout=5)        0.652   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot<10>
    SLICE_X65Y95.A       Tilo                  0.259   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X67Y95.B5      net (fanout=2)        0.385   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X67Y95.B       Tilo                  0.259   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X70Y101.C6     net (fanout=1)        0.899   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X70Y101.C      Tilo                  0.205   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X73Y101.C4     net (fanout=6)        0.496   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X73Y101.CMUX   Tilo                  0.313   CHD_CAL_GAIN<31>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X77Y103.C2     net (fanout=4)        0.870   MB2FPGA_bus_WE<0>
    SLICE_X77Y103.CMUX   Tilo                  0.313   mb_system_i/axi4lite_0_M_ARADDR<131>
                                                       _n0940_inv31
    SLICE_X77Y103.A2     net (fanout=28)       0.692   MB2FPGA_bus_Addr[31]_GND_1_o_AND_446_o1
    SLICE_X77Y103.A      Tilo                  0.259   mb_system_i/axi4lite_0_M_ARADDR<131>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_460_o11
    SLICE_X83Y107.B5     net (fanout=2)        0.873   MB2FPGA_bus_Addr[31]_GND_1_o_AND_460_o1
    SLICE_X83Y107.BMUX   Tilo                  0.313   BPM_Dia<11>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_466_o1
    SLICE_X83Y105.C6     net (fanout=4)        0.463   MB2FPGA_bus_Addr[31]_GND_1_o_AND_466_o
    SLICE_X83Y105.C      Tilo                  0.259   control_reg<6>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o510411121
    SLICE_X79Y105.B4     net (fanout=16)       0.615   MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o51041112
    SLICE_X79Y105.B      Tilo                  0.259   Trig_DT_Reg<11>
                                                       mux2245106
    SLICE_X79Y105.A5     net (fanout=1)        0.187   mux2245104
    SLICE_X79Y105.A      Tilo                  0.259   Trig_DT_Reg<11>
                                                       mux2245107
    SLICE_X79Y106.B6     net (fanout=1)        0.279   mux2245105
    SLICE_X79Y106.B      Tilo                  0.259   soft_rst
                                                       mux2245109
    SLICE_X79Y106.A5     net (fanout=1)        0.187   mux2245107
    SLICE_X79Y106.A      Tilo                  0.259   soft_rst
                                                       mux22451010
    SLICE_X78Y105.B6     net (fanout=1)        0.279   mux2245108
    SLICE_X78Y105.B      Tilo                  0.205   Trig_DT_Reg<15>
                                                       mux22451012
    SLICE_X78Y105.A5     net (fanout=1)        0.169   mux22451010
    SLICE_X78Y105.A      Tilo                  0.205   Trig_DT_Reg<15>
                                                       mux22451013
    SLICE_X75Y102.D4     net (fanout=1)        0.643   mux22451011
    SLICE_X75Y102.D      Tilo                  0.259   CHB_CAL_GAIN<11>
                                                       mux22451014
    SLICE_X75Y102.C6     net (fanout=1)        0.118   mux22451012
    SLICE_X75Y102.C      Tilo                  0.259   CHB_CAL_GAIN<11>
                                                       mux22451015
    SLICE_X78Y101.D6     net (fanout=1)        0.714   mux22451013
    SLICE_X78Y101.CLK    Tas                   0.341   dout<11>
                                                       mux22451016
                                                       dout_11
    -------------------------------------------------  ---------------------------
    Total                                     13.414ns (4.893ns logic, 8.521ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point dout_10 (SLICE_X78Y101.B4), 8991 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          dout_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.149ns (Levels of Logic = 16)
  Clock Path Skew:      -0.218ns (0.827 - 1.045)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to dout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y94.CQ      Tcko                  0.391   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X65Y95.A1      net (fanout=68)       0.716   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X65Y95.A       Tilo                  0.259   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X67Y95.B5      net (fanout=2)        0.385   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X67Y95.B       Tilo                  0.259   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X70Y101.C6     net (fanout=1)        0.899   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X70Y101.C      Tilo                  0.205   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X73Y101.C4     net (fanout=6)        0.496   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X73Y101.CMUX   Tilo                  0.313   CHD_CAL_GAIN<31>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X77Y103.C2     net (fanout=4)        0.870   MB2FPGA_bus_WE<0>
    SLICE_X77Y103.CMUX   Tilo                  0.313   mb_system_i/axi4lite_0_M_ARADDR<131>
                                                       _n0940_inv31
    SLICE_X81Y106.B3     net (fanout=28)       0.814   MB2FPGA_bus_Addr[31]_GND_1_o_AND_446_o1
    SLICE_X81Y106.B      Tilo                  0.259   control_reg<11>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o11
    SLICE_X83Y106.B4     net (fanout=8)        0.552   MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o1
    SLICE_X83Y106.BMUX   Tilo                  0.313   control_reg<12>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o21
    SLICE_X83Y109.B6     net (fanout=23)       0.750   MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o2
    SLICE_X83Y109.B      Tilo                  0.259   BPM_Dia<5>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o1
    SLICE_X83Y106.D5     net (fanout=18)       0.606   MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o
    SLICE_X83Y106.D      Tilo                  0.259   control_reg<12>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o511
    SLICE_X83Y106.C6     net (fanout=1)        0.118   MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o511
    SLICE_X83Y106.C      Tilo                  0.259   control_reg<12>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o513
    SLICE_X80Y106.C4     net (fanout=17)       0.515   MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o51
    SLICE_X80Y106.C      Tilo                  0.204   fast_fifo_dout<15>
                                                       mux2245510
    SLICE_X80Y103.B4     net (fanout=1)        0.646   mux224558
    SLICE_X80Y103.B      Tilo                  0.203   Buf_SigProcs_inst/ChA_Power_reg<11>
                                                       mux2245512
    SLICE_X80Y103.A5     net (fanout=1)        0.222   mux2245510
    SLICE_X80Y103.A      Tilo                  0.203   Buf_SigProcs_inst/ChA_Power_reg<11>
                                                       mux2245513
    SLICE_X81Y102.D4     net (fanout=1)        0.396   mux2245511
    SLICE_X81Y102.D      Tilo                  0.259   Trig_DT_Reg<9>
                                                       mux2245514
    SLICE_X81Y102.C6     net (fanout=1)        0.118   mux2245512
    SLICE_X81Y102.C      Tilo                  0.259   Trig_DT_Reg<9>
                                                       mux2245515
    SLICE_X78Y101.B4     net (fanout=1)        0.488   mux2245513
    SLICE_X78Y101.CLK    Tas                   0.341   dout<11>
                                                       mux2245516
                                                       dout_10
    -------------------------------------------------  ---------------------------
    Total                                     13.149ns (4.558ns logic, 8.591ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0 (FF)
  Destination:          dout_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.136ns (Levels of Logic = 16)
  Clock Path Skew:      -0.205ns (0.738 - 0.943)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0 to dout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y101.CMUX   Tshcko                0.461   mb_system_i/axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/load_load_reg_be<0>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0
    SLICE_X65Y95.A6      net (fanout=48)       0.633   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0
    SLICE_X65Y95.A       Tilo                  0.259   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X67Y95.B5      net (fanout=2)        0.385   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X67Y95.B       Tilo                  0.259   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X70Y101.C6     net (fanout=1)        0.899   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X70Y101.C      Tilo                  0.205   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X73Y101.C4     net (fanout=6)        0.496   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X73Y101.CMUX   Tilo                  0.313   CHD_CAL_GAIN<31>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X77Y103.C2     net (fanout=4)        0.870   MB2FPGA_bus_WE<0>
    SLICE_X77Y103.CMUX   Tilo                  0.313   mb_system_i/axi4lite_0_M_ARADDR<131>
                                                       _n0940_inv31
    SLICE_X81Y106.B3     net (fanout=28)       0.814   MB2FPGA_bus_Addr[31]_GND_1_o_AND_446_o1
    SLICE_X81Y106.B      Tilo                  0.259   control_reg<11>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o11
    SLICE_X83Y106.B4     net (fanout=8)        0.552   MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o1
    SLICE_X83Y106.BMUX   Tilo                  0.313   control_reg<12>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o21
    SLICE_X83Y109.B6     net (fanout=23)       0.750   MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o2
    SLICE_X83Y109.B      Tilo                  0.259   BPM_Dia<5>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o1
    SLICE_X83Y106.D5     net (fanout=18)       0.606   MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o
    SLICE_X83Y106.D      Tilo                  0.259   control_reg<12>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o511
    SLICE_X83Y106.C6     net (fanout=1)        0.118   MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o511
    SLICE_X83Y106.C      Tilo                  0.259   control_reg<12>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o513
    SLICE_X80Y106.C4     net (fanout=17)       0.515   MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o51
    SLICE_X80Y106.C      Tilo                  0.204   fast_fifo_dout<15>
                                                       mux2245510
    SLICE_X80Y103.B4     net (fanout=1)        0.646   mux224558
    SLICE_X80Y103.B      Tilo                  0.203   Buf_SigProcs_inst/ChA_Power_reg<11>
                                                       mux2245512
    SLICE_X80Y103.A5     net (fanout=1)        0.222   mux2245510
    SLICE_X80Y103.A      Tilo                  0.203   Buf_SigProcs_inst/ChA_Power_reg<11>
                                                       mux2245513
    SLICE_X81Y102.D4     net (fanout=1)        0.396   mux2245511
    SLICE_X81Y102.D      Tilo                  0.259   Trig_DT_Reg<9>
                                                       mux2245514
    SLICE_X81Y102.C6     net (fanout=1)        0.118   mux2245512
    SLICE_X81Y102.C      Tilo                  0.259   Trig_DT_Reg<9>
                                                       mux2245515
    SLICE_X78Y101.B4     net (fanout=1)        0.488   mux2245513
    SLICE_X78Y101.CLK    Tas                   0.341   dout<11>
                                                       mux2245516
                                                       dout_10
    -------------------------------------------------  ---------------------------
    Total                                     13.136ns (4.628ns logic, 8.508ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10 (FF)
  Destination:          dout_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.102ns (Levels of Logic = 16)
  Clock Path Skew:      -0.218ns (0.827 - 1.045)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10 to dout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y95.BQ      Tcko                  0.408   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot<10>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10
    SLICE_X65Y95.A2      net (fanout=5)        0.652   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot<10>
    SLICE_X65Y95.A       Tilo                  0.259   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X67Y95.B5      net (fanout=2)        0.385   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X67Y95.B       Tilo                  0.259   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X70Y101.C6     net (fanout=1)        0.899   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X70Y101.C      Tilo                  0.205   mb_system_i/axi4lite_0_M_AWREADY<10>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X73Y101.C4     net (fanout=6)        0.496   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X73Y101.CMUX   Tilo                  0.313   CHD_CAL_GAIN<31>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X77Y103.C2     net (fanout=4)        0.870   MB2FPGA_bus_WE<0>
    SLICE_X77Y103.CMUX   Tilo                  0.313   mb_system_i/axi4lite_0_M_ARADDR<131>
                                                       _n0940_inv31
    SLICE_X81Y106.B3     net (fanout=28)       0.814   MB2FPGA_bus_Addr[31]_GND_1_o_AND_446_o1
    SLICE_X81Y106.B      Tilo                  0.259   control_reg<11>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o11
    SLICE_X83Y106.B4     net (fanout=8)        0.552   MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o1
    SLICE_X83Y106.BMUX   Tilo                  0.313   control_reg<12>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o21
    SLICE_X83Y109.B6     net (fanout=23)       0.750   MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o2
    SLICE_X83Y109.B      Tilo                  0.259   BPM_Dia<5>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o1
    SLICE_X83Y106.D5     net (fanout=18)       0.606   MB2FPGA_bus_Addr[31]_GND_1_o_AND_448_o
    SLICE_X83Y106.D      Tilo                  0.259   control_reg<12>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o511
    SLICE_X83Y106.C6     net (fanout=1)        0.118   MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o511
    SLICE_X83Y106.C      Tilo                  0.259   control_reg<12>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o513
    SLICE_X80Y106.C4     net (fanout=17)       0.515   MB2FPGA_bus_Addr[31]_GND_1_o_AND_488_o51
    SLICE_X80Y106.C      Tilo                  0.204   fast_fifo_dout<15>
                                                       mux2245510
    SLICE_X80Y103.B4     net (fanout=1)        0.646   mux224558
    SLICE_X80Y103.B      Tilo                  0.203   Buf_SigProcs_inst/ChA_Power_reg<11>
                                                       mux2245512
    SLICE_X80Y103.A5     net (fanout=1)        0.222   mux2245510
    SLICE_X80Y103.A      Tilo                  0.203   Buf_SigProcs_inst/ChA_Power_reg<11>
                                                       mux2245513
    SLICE_X81Y102.D4     net (fanout=1)        0.396   mux2245511
    SLICE_X81Y102.D      Tilo                  0.259   Trig_DT_Reg<9>
                                                       mux2245514
    SLICE_X81Y102.C6     net (fanout=1)        0.118   mux2245512
    SLICE_X81Y102.C      Tilo                  0.259   Trig_DT_Reg<9>
                                                       mux2245515
    SLICE_X78Y101.B4     net (fanout=1)        0.488   mux2245513
    SLICE_X78Y101.CLK    Tas                   0.341   dout<11>
                                                       mux2245516
                                                       dout_10
    -------------------------------------------------  ---------------------------
    Total                                     13.102ns (4.575ns logic, 8.527ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP
        "mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7 (SLICE_X64Y89.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2 (FF)
  Destination:          mb_system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.034 - 0.029)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2 to mb_system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y88.DQ      Tcko                  0.234   mb_system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
                                                       mb_system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
    SLICE_X64Y89.CE      net (fanout=9)        0.150   mb_system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
    SLICE_X64Y89.CLK     Tckce       (-Th)     0.108   mb_system_i/axi4lite_0_M_RDATA<231>
                                                       mb_system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.126ns logic, 0.150ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5 (SLICE_X64Y89.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2 (FF)
  Destination:          mb_system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.034 - 0.029)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2 to mb_system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y88.DQ      Tcko                  0.234   mb_system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
                                                       mb_system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
    SLICE_X64Y89.CE      net (fanout=9)        0.150   mb_system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
    SLICE_X64Y89.CLK     Tckce       (-Th)     0.104   mb_system_i/axi4lite_0_M_RDATA<231>
                                                       mb_system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.130ns logic, 0.150ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3 (SLICE_X64Y89.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2 (FF)
  Destination:          mb_system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.034 - 0.029)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2 to mb_system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y88.DQ      Tcko                  0.234   mb_system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
                                                       mb_system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
    SLICE_X64Y89.CE      net (fanout=9)        0.150   mb_system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
    SLICE_X64Y89.CLK     Tckce       (-Th)     0.102   mb_system_i/axi4lite_0_M_RDATA<231>
                                                       mb_system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.132ns logic, 0.150ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP
        "mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKA
  Logical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKA
  Location pin: RAMB16_X2Y58.CLKA
  Clock network: MB2FPGA_bus_Clk
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKB
  Logical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKB
  Location pin: RAMB16_X2Y58.CLKB
  Clock network: MB2FPGA_bus_Clk
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1/CLKA
  Logical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1/CLKA
  Location pin: RAMB16_X2Y62.CLKA
  Clock network: MB2FPGA_bus_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mb_system_i_clk_600_0000MHzPLL0_nobuf = PERIOD TIMEGRP    
     "mb_system_i_clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mb_system_i_clk_600_0000MHzPLL0_nobuf = PERIOD TIMEGRP
        "mb_system_i_clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.417ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y3.PLLCLK0
  Clock network: mb_system_i/MCB_DDR3/sysclk_2x_bufpll_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mb_system_i_clk_600_0000MHz180PLL0_nobuf = PERIOD TIMEGRP 
        "mb_system_i_clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE     
    0.833333333 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mb_system_i_clk_600_0000MHz180PLL0_nobuf = PERIOD TIMEGRP
        "mb_system_i_clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE
        0.833333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.417ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y3.PLLCLK1
  Clock network: mb_system_i/MCB_DDR3/sysclk_2x_180_bufpll_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;

 10375892406070725000000000000000000000000000000000 paths analyzed, 31724 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  84.250ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_18 (SLICE_X109Y84.C1), 83662350507449879000000000000000000000000000000 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_18 (FF)
  Requirement:          100.000ns
  Data Path Delay:      84.131ns (Levels of Logic = 184)
  Clock Path Skew:      0.016ns (0.830 - 0.814)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y113.AQ    Tcko                  0.408   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X102Y103.D2    net (fanout=69)       2.046   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X102Y103.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000071
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X102Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X102Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X102Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
    SLICE_X102Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000000e
    SLICE_X102Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
    SLICE_X102Y106.CMUX  Tcinc                 0.272   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000006
    SLICE_X106Y104.A3    net (fanout=4)        1.288   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004d
    SLICE_X106Y104.BMUX  Topab                 0.469   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000029
    SLICE_X106Y105.CX    net (fanout=41)       0.630   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000015
    SLICE_X106Y105.CMUX  Tcxc                  0.163   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000002b
    SLICE_X109Y104.D4    net (fanout=26)       0.704   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000017
    SLICE_X109Y104.D     Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000004
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000098
    SLICE_X108Y103.A1    net (fanout=2)        1.041   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000004
    SLICE_X108Y103.COUT  Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000063
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000052
    SLICE_X108Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
    SLICE_X108Y104.BMUX  Tcinb                 0.292   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000087
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000004a
    SLICE_X124Y102.A3    net (fanout=1)        1.566   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000002b
    SLICE_X124Y102.A     Tilo                  0.203   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<18>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000009e
    SLICE_X112Y95.C4     net (fanout=27)       1.977   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<18>
    SLICE_X112Y95.COUT   Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000028
    SLICE_X112Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
    SLICE_X112Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X112Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X112Y97.AMUX   Tcina                 0.202   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD<2>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X116Y91.B1     net (fanout=54)       1.755   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X116Y91.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X116Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X116Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X116Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X116Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X116Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X116Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X116Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X116Y95.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X120Y89.D2     net (fanout=27)       2.085   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X120Y89.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X120Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X120Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X120Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X120Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X120Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X120Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X120Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X120Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X120Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X120Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X120Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X120Y95.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X118Y90.A5     net (fanout=28)       1.454   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X118Y90.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X118Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X118Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X118Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X118Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X118Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X118Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X118Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X118Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X118Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X118Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X118Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X118Y96.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X124Y90.A4     net (fanout=28)       2.066   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X124Y90.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X124Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X124Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X124Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X124Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X124Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X124Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X124Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X124Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X124Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X124Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X124Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X124Y96.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X122Y91.A5     net (fanout=28)       1.638   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X122Y91.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000759
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X122Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X122Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X122Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X122Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X122Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X122Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X122Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X122Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X122Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X122Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X122Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X122Y97.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X126Y92.A5     net (fanout=28)       1.934   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X126Y92.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000740
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X126Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X126Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X126Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X126Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X126Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X126Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X126Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X126Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X126Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X126Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X126Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X126Y98.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X114Y94.A5     net (fanout=28)       2.065   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X114Y94.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000727
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X114Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X114Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X114Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X114Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X114Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X114Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X114Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X114Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X114Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X114Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X114Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X114Y100.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X120Y96.A4     net (fanout=28)       1.787   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X120Y96.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X120Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X120Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X120Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X120Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X120Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X120Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<7>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X120Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X120Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<11>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X120Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X120Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X120Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X120Y102.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X126Y99.B2     net (fanout=28)       1.739   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X126Y99.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X126Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X126Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X126Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X126Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X126Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X126Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X126Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X126Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X126Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X126Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X126Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X126Y105.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X126Y108.B2    net (fanout=28)       1.056   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X126Y108.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X126Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X126Y109.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X126Y110.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X126Y110.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X126Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X126Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X126Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X126Y112.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_sum/sig0000008c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X116Y101.D2    net (fanout=28)       2.487   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X116Y101.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X116Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X116Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iCAP_TRIGGER_OUT
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X116Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X116Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X116Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X116Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X116Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X116Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X116Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X116Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X116Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X116Y107.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X124Y103.B2    net (fanout=28)       1.973   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X124Y103.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X124Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X124Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X124Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X124Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X124Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X124Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X124Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X124Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X124Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X124Y108.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X124Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X124Y109.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X122Y104.A5    net (fanout=28)       1.562   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X122Y104.COUT  Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X122Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X122Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X122Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X122Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X122Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X122Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X122Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X122Y108.DMUX  Tcind                 0.272   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X122Y116.A2    net (fanout=2)        1.264   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000180
    SLICE_X122Y116.COUT  Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000068c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X122Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X122Y117.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_sum/sig0000019a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X120Y107.A4    net (fanout=28)       1.697   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X120Y107.COUT  Topcya                0.379   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000065f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X120Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X120Y108.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X120Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X120Y109.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X120Y110.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X120Y110.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X120Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X120Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X120Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X120Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X120Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X120Y113.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X116Y109.A4    net (fanout=28)       1.732   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X116Y109.COUT  Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X116Y110.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X116Y110.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X116Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X116Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X116Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X116Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X116Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X116Y113.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X116Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X116Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X116Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X116Y115.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X114Y110.B2    net (fanout=28)       1.313   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X114Y110.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X114Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X114Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X114Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X114Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X114Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X114Y113.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X114Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X114Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X114Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X114Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X114Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X114Y116.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X112Y111.B2    net (fanout=28)       1.327   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X112Y111.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000615
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X112Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X112Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X112Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X112Y113.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X112Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X112Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X112Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X112Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X112Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X112Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X112Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X112Y117.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X110Y113.B2    net (fanout=28)       1.271   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X110Y113.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X110Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X110Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X110Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X110Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X110Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X110Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X110Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X110Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X110Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X110Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X110Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X110Y119.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X108Y114.B2    net (fanout=28)       1.321   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X108Y114.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X108Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X108Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X108Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X108Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X108Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X108Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X108Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X108Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X108Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X108Y119.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X108Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X108Y120.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X104Y115.B2    net (fanout=28)       1.507   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X104Y115.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X104Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X104Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X104Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X104Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X104Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X104Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X104Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X104Y119.COUT  Tbyp                  0.076   mb_system_i/debug_module/debug_module/MDM_Core_I1/PORT_Selector<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X104Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X104Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X104Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X104Y121.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X106Y116.B2    net (fanout=28)       1.532   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X106Y116.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X106Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X106Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X106Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X106Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X106Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X106Y119.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X106Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X106Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X106Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X106Y121.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X106Y122.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X106Y122.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X102Y117.D2    net (fanout=28)       2.046   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X102Y117.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X102Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X102Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X102Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X102Y119.COUT  Tbyp                  0.076   mb_system_i/debug_module/debug_module/MDM_Core_I1/PORT_Selector_1<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X102Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X102Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X102Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X102Y121.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X102Y122.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X102Y122.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X102Y123.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X102Y123.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X100Y117.A1    net (fanout=28)       1.164   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X100Y117.COUT  Topcya                0.379   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X100Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X100Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X100Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X100Y119.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X100Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X100Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X100Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X100Y121.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_inst/U0/iDATA<20>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X100Y122.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X100Y122.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X100Y123.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X100Y123.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X98Y118.D2     net (fanout=28)       1.486   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X98Y118.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000568
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X98Y119.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X98Y119.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X98Y120.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X98Y120.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X98Y121.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X98Y121.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X98Y122.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X98Y122.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X98Y123.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X98Y123.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X98Y124.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X98Y124.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X108Y87.C5     net (fanout=1)        3.190   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X108Y87.COUT   Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X108Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X108Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X108Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X108Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X108Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X108Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X108Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X108Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X108Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X108Y92.BMUX   Tcinb                 0.292   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X109Y84.C1     net (fanout=1)        1.322   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000002a
    SLICE_X109Y84.CLK    Tas                   0.227   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<19>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000083d
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_18
    -------------------------------------------------  ---------------------------
    Total                                     84.131ns (27.078ns logic, 57.053ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_18 (FF)
  Requirement:          100.000ns
  Data Path Delay:      84.124ns (Levels of Logic = 185)
  Clock Path Skew:      0.016ns (0.830 - 0.814)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y113.AQ    Tcko                  0.408   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X102Y103.D2    net (fanout=69)       2.046   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X102Y103.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000071
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X102Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X102Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X102Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
    SLICE_X102Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000000e
    SLICE_X102Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
    SLICE_X102Y106.CMUX  Tcinc                 0.272   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000006
    SLICE_X106Y104.A3    net (fanout=4)        1.288   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004d
    SLICE_X106Y104.BMUX  Topab                 0.469   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000029
    SLICE_X106Y105.CX    net (fanout=41)       0.630   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000015
    SLICE_X106Y105.CMUX  Tcxc                  0.163   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000002b
    SLICE_X109Y104.D4    net (fanout=26)       0.704   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000017
    SLICE_X109Y104.D     Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000004
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000098
    SLICE_X108Y103.A1    net (fanout=2)        1.041   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000004
    SLICE_X108Y103.COUT  Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000063
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000052
    SLICE_X108Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
    SLICE_X108Y104.BMUX  Tcinb                 0.292   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000087
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000004a
    SLICE_X124Y102.A3    net (fanout=1)        1.566   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000002b
    SLICE_X124Y102.A     Tilo                  0.203   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<18>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000009e
    SLICE_X112Y95.C4     net (fanout=27)       1.977   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<18>
    SLICE_X112Y95.COUT   Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000028
    SLICE_X112Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
    SLICE_X112Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X112Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X112Y97.AMUX   Tcina                 0.202   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD<2>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X116Y90.B3     net (fanout=54)       1.669   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X116Y90.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X116Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X116Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X116Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X116Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X116Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X116Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X116Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X116Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X116Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X116Y95.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X120Y89.D2     net (fanout=27)       2.085   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X120Y89.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X120Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X120Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X120Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X120Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X120Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X120Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X120Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X120Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X120Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X120Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X120Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X120Y95.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X118Y90.A5     net (fanout=28)       1.454   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X118Y90.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X118Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X118Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X118Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X118Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X118Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X118Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X118Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X118Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X118Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X118Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X118Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X118Y96.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X124Y90.A4     net (fanout=28)       2.066   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X124Y90.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X124Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X124Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X124Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X124Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X124Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X124Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X124Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X124Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X124Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X124Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X124Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X124Y96.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X122Y91.A5     net (fanout=28)       1.638   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X122Y91.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000759
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X122Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X122Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X122Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X122Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X122Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X122Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X122Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X122Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X122Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X122Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X122Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X122Y97.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X126Y92.A5     net (fanout=28)       1.934   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X126Y92.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000740
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X126Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X126Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X126Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X126Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X126Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X126Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X126Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X126Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X126Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X126Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X126Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X126Y98.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X114Y94.A5     net (fanout=28)       2.065   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X114Y94.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000727
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X114Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X114Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X114Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X114Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X114Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X114Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X114Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X114Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X114Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X114Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X114Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X114Y100.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X120Y96.A4     net (fanout=28)       1.787   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X120Y96.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X120Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X120Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X120Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X120Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X120Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X120Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<7>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X120Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X120Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<11>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X120Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X120Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X120Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X120Y102.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X126Y99.B2     net (fanout=28)       1.739   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X126Y99.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X126Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X126Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X126Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X126Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X126Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X126Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X126Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X126Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X126Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X126Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X126Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X126Y105.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X126Y108.B2    net (fanout=28)       1.056   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X126Y108.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X126Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X126Y109.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X126Y110.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X126Y110.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X126Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X126Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X126Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X126Y112.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_sum/sig0000008c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X116Y101.D2    net (fanout=28)       2.487   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X116Y101.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X116Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X116Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iCAP_TRIGGER_OUT
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X116Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X116Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X116Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X116Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X116Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X116Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X116Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X116Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X116Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X116Y107.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X124Y103.B2    net (fanout=28)       1.973   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X124Y103.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X124Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X124Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X124Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X124Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X124Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X124Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X124Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X124Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X124Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X124Y108.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X124Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X124Y109.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X122Y104.A5    net (fanout=28)       1.562   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X122Y104.COUT  Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X122Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X122Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X122Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X122Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X122Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X122Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X122Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X122Y108.DMUX  Tcind                 0.272   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X122Y116.A2    net (fanout=2)        1.264   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000180
    SLICE_X122Y116.COUT  Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000068c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X122Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X122Y117.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_sum/sig0000019a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X120Y107.A4    net (fanout=28)       1.697   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X120Y107.COUT  Topcya                0.379   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000065f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X120Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X120Y108.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X120Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X120Y109.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X120Y110.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X120Y110.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X120Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X120Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X120Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X120Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X120Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X120Y113.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X116Y109.A4    net (fanout=28)       1.732   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X116Y109.COUT  Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X116Y110.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X116Y110.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X116Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X116Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X116Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X116Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X116Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X116Y113.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X116Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X116Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X116Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X116Y115.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X114Y110.B2    net (fanout=28)       1.313   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X114Y110.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X114Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X114Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X114Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X114Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X114Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X114Y113.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X114Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X114Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X114Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X114Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X114Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X114Y116.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X112Y111.B2    net (fanout=28)       1.327   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X112Y111.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000615
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X112Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X112Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X112Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X112Y113.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X112Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X112Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X112Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X112Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X112Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X112Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X112Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X112Y117.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X110Y113.B2    net (fanout=28)       1.271   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X110Y113.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X110Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X110Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X110Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X110Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X110Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X110Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X110Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X110Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X110Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X110Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X110Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X110Y119.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X108Y114.B2    net (fanout=28)       1.321   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X108Y114.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X108Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X108Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X108Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X108Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X108Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X108Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X108Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X108Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X108Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X108Y119.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X108Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X108Y120.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X104Y115.B2    net (fanout=28)       1.507   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X104Y115.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X104Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X104Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X104Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X104Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X104Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X104Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X104Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X104Y119.COUT  Tbyp                  0.076   mb_system_i/debug_module/debug_module/MDM_Core_I1/PORT_Selector<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X104Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X104Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X104Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X104Y121.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X106Y116.B2    net (fanout=28)       1.532   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X106Y116.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X106Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X106Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X106Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X106Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X106Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X106Y119.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X106Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X106Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X106Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X106Y121.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X106Y122.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X106Y122.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X102Y117.D2    net (fanout=28)       2.046   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X102Y117.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X102Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X102Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X102Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X102Y119.COUT  Tbyp                  0.076   mb_system_i/debug_module/debug_module/MDM_Core_I1/PORT_Selector_1<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X102Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X102Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X102Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X102Y121.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X102Y122.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X102Y122.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X102Y123.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X102Y123.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X100Y117.A1    net (fanout=28)       1.164   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X100Y117.COUT  Topcya                0.379   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X100Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X100Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X100Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X100Y119.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X100Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X100Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X100Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X100Y121.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_inst/U0/iDATA<20>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X100Y122.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X100Y122.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X100Y123.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X100Y123.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X98Y118.D2     net (fanout=28)       1.486   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X98Y118.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000568
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X98Y119.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X98Y119.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X98Y120.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X98Y120.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X98Y121.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X98Y121.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X98Y122.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X98Y122.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X98Y123.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X98Y123.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X98Y124.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X98Y124.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X108Y87.C5     net (fanout=1)        3.190   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X108Y87.COUT   Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X108Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X108Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X108Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X108Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X108Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X108Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X108Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X108Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X108Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X108Y92.BMUX   Tcinb                 0.292   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X109Y84.C1     net (fanout=1)        1.322   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000002a
    SLICE_X109Y84.CLK    Tas                   0.227   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<19>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000083d
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_18
    -------------------------------------------------  ---------------------------
    Total                                     84.124ns (27.154ns logic, 56.970ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_18 (FF)
  Requirement:          100.000ns
  Data Path Delay:      84.124ns (Levels of Logic = 183)
  Clock Path Skew:      0.016ns (0.830 - 0.814)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y113.AQ    Tcko                  0.408   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X102Y103.D2    net (fanout=69)       2.046   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X102Y103.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000071
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X102Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X102Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X102Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
    SLICE_X102Y105.CMUX  Tcinc                 0.272   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000000e
    SLICE_X106Y105.B2    net (fanout=4)        1.306   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000049
    SLICE_X106Y105.B     Tilo                  0.205   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000008d
    SLICE_X106Y105.D2    net (fanout=1)        0.773   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
    SLICE_X106Y105.CMUX  Topdc                 0.338   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000008e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000002b
    SLICE_X109Y104.D4    net (fanout=26)       0.704   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000017
    SLICE_X109Y104.D     Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000004
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000098
    SLICE_X108Y103.A1    net (fanout=2)        1.041   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000004
    SLICE_X108Y103.COUT  Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000063
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000052
    SLICE_X108Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
    SLICE_X108Y104.BMUX  Tcinb                 0.292   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000087
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000004a
    SLICE_X124Y102.A3    net (fanout=1)        1.566   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000002b
    SLICE_X124Y102.A     Tilo                  0.203   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<18>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000009e
    SLICE_X112Y95.C4     net (fanout=27)       1.977   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<18>
    SLICE_X112Y95.COUT   Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000028
    SLICE_X112Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
    SLICE_X112Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X112Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X112Y97.AMUX   Tcina                 0.202   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD<2>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X116Y91.B1     net (fanout=54)       1.755   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X116Y91.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X116Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X116Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X116Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X116Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X116Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X116Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X116Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X116Y95.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X120Y89.D2     net (fanout=27)       2.085   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X120Y89.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X120Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X120Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X120Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X120Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X120Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X120Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X120Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X120Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X120Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X120Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X120Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X120Y95.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X118Y90.A5     net (fanout=28)       1.454   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X118Y90.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X118Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X118Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X118Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X118Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X118Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X118Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X118Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X118Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X118Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X118Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X118Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X118Y96.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X124Y90.A4     net (fanout=28)       2.066   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X124Y90.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X124Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X124Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X124Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X124Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X124Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X124Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X124Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X124Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X124Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X124Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X124Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X124Y96.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X122Y91.A5     net (fanout=28)       1.638   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X122Y91.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000759
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X122Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X122Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X122Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X122Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X122Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X122Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X122Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X122Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X122Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X122Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X122Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X122Y97.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X126Y92.A5     net (fanout=28)       1.934   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X126Y92.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000740
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X126Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X126Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X126Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X126Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X126Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X126Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X126Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X126Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X126Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X126Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X126Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X126Y98.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X114Y94.A5     net (fanout=28)       2.065   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X114Y94.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000727
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X114Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X114Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X114Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X114Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X114Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X114Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X114Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X114Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X114Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X114Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X114Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X114Y100.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X120Y96.A4     net (fanout=28)       1.787   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X120Y96.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X120Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X120Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X120Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X120Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X120Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X120Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<7>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X120Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X120Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<11>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X120Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X120Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X120Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X120Y102.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X126Y99.B2     net (fanout=28)       1.739   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X126Y99.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X126Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X126Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X126Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X126Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X126Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X126Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X126Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X126Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X126Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X126Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X126Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X126Y105.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X126Y108.B2    net (fanout=28)       1.056   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X126Y108.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X126Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X126Y109.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X126Y110.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X126Y110.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X126Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X126Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X126Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X126Y112.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_sum/sig0000008c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X116Y101.D2    net (fanout=28)       2.487   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X116Y101.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X116Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X116Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iCAP_TRIGGER_OUT
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X116Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X116Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X116Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X116Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X116Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X116Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X116Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X116Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X116Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X116Y107.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X124Y103.B2    net (fanout=28)       1.973   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X124Y103.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X124Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X124Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X124Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X124Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X124Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X124Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X124Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X124Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X124Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X124Y108.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X124Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X124Y109.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X122Y104.A5    net (fanout=28)       1.562   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X122Y104.COUT  Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X122Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X122Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X122Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X122Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X122Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X122Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X122Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X122Y108.DMUX  Tcind                 0.272   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X122Y116.A2    net (fanout=2)        1.264   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000180
    SLICE_X122Y116.COUT  Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000068c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X122Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X122Y117.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_sum/sig0000019a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X120Y107.A4    net (fanout=28)       1.697   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X120Y107.COUT  Topcya                0.379   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000065f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X120Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X120Y108.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X120Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X120Y109.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X120Y110.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X120Y110.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X120Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X120Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X120Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X120Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X120Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X120Y113.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X116Y109.A4    net (fanout=28)       1.732   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X116Y109.COUT  Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X116Y110.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X116Y110.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X116Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X116Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X116Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X116Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X116Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X116Y113.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X116Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X116Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X116Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X116Y115.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X114Y110.B2    net (fanout=28)       1.313   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X114Y110.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X114Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X114Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X114Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X114Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X114Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X114Y113.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X114Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X114Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X114Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X114Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X114Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X114Y116.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X112Y111.B2    net (fanout=28)       1.327   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X112Y111.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000615
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X112Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X112Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X112Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X112Y113.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X112Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X112Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X112Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X112Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X112Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X112Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X112Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X112Y117.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X110Y113.B2    net (fanout=28)       1.271   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X110Y113.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X110Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X110Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X110Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X110Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X110Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X110Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X110Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X110Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X110Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X110Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X110Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X110Y119.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X108Y114.B2    net (fanout=28)       1.321   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X108Y114.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X108Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X108Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X108Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X108Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X108Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X108Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X108Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X108Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X108Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X108Y119.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X108Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X108Y120.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X104Y115.B2    net (fanout=28)       1.507   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X104Y115.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X104Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X104Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X104Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X104Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X104Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X104Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X104Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X104Y119.COUT  Tbyp                  0.076   mb_system_i/debug_module/debug_module/MDM_Core_I1/PORT_Selector<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X104Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X104Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X104Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X104Y121.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X106Y116.B2    net (fanout=28)       1.532   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X106Y116.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X106Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X106Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X106Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X106Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X106Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X106Y119.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X106Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X106Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X106Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X106Y121.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X106Y122.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X106Y122.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X102Y117.D2    net (fanout=28)       2.046   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X102Y117.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X102Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X102Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X102Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X102Y119.COUT  Tbyp                  0.076   mb_system_i/debug_module/debug_module/MDM_Core_I1/PORT_Selector_1<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X102Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X102Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X102Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X102Y121.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X102Y122.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X102Y122.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X102Y123.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X102Y123.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X100Y117.A1    net (fanout=28)       1.164   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X100Y117.COUT  Topcya                0.379   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X100Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X100Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X100Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X100Y119.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X100Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X100Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X100Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X100Y121.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_inst/U0/iDATA<20>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X100Y122.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X100Y122.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X100Y123.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X100Y123.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X98Y118.D2     net (fanout=28)       1.486   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X98Y118.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000568
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X98Y119.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X98Y119.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X98Y120.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X98Y120.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X98Y121.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X98Y121.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X98Y122.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X98Y122.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X98Y123.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X98Y123.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X98Y124.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X98Y124.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X108Y87.C5     net (fanout=1)        3.190   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X108Y87.COUT   Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X108Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X108Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X108Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X108Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X108Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X108Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X108Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X108Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X108Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X108Y92.BMUX   Tcinb                 0.292   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X109Y84.C1     net (fanout=1)        1.322   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000002a
    SLICE_X109Y84.CLK    Tas                   0.227   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<19>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000083d
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_18
    -------------------------------------------------  ---------------------------
    Total                                     84.124ns (26.913ns logic, 57.211ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_19 (SLICE_X109Y84.C4), 83662350507449879000000000000000000000000000000 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_19 (FF)
  Requirement:          100.000ns
  Data Path Delay:      84.071ns (Levels of Logic = 184)
  Clock Path Skew:      0.016ns (0.830 - 0.814)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y113.AQ    Tcko                  0.408   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X102Y103.D2    net (fanout=69)       2.046   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X102Y103.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000071
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X102Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X102Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X102Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
    SLICE_X102Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000000e
    SLICE_X102Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
    SLICE_X102Y106.CMUX  Tcinc                 0.272   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000006
    SLICE_X106Y104.A3    net (fanout=4)        1.288   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004d
    SLICE_X106Y104.BMUX  Topab                 0.469   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000029
    SLICE_X106Y105.CX    net (fanout=41)       0.630   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000015
    SLICE_X106Y105.CMUX  Tcxc                  0.163   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000002b
    SLICE_X109Y104.D4    net (fanout=26)       0.704   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000017
    SLICE_X109Y104.D     Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000004
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000098
    SLICE_X108Y103.A1    net (fanout=2)        1.041   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000004
    SLICE_X108Y103.COUT  Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000063
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000052
    SLICE_X108Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
    SLICE_X108Y104.BMUX  Tcinb                 0.292   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000087
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000004a
    SLICE_X124Y102.A3    net (fanout=1)        1.566   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000002b
    SLICE_X124Y102.A     Tilo                  0.203   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<18>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000009e
    SLICE_X112Y95.C4     net (fanout=27)       1.977   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<18>
    SLICE_X112Y95.COUT   Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000028
    SLICE_X112Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
    SLICE_X112Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X112Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X112Y97.AMUX   Tcina                 0.202   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD<2>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X116Y91.B1     net (fanout=54)       1.755   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X116Y91.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X116Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X116Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X116Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X116Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X116Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X116Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X116Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X116Y95.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X120Y89.D2     net (fanout=27)       2.085   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X120Y89.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X120Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X120Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X120Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X120Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X120Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X120Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X120Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X120Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X120Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X120Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X120Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X120Y95.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X118Y90.A5     net (fanout=28)       1.454   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X118Y90.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X118Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X118Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X118Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X118Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X118Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X118Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X118Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X118Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X118Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X118Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X118Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X118Y96.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X124Y90.A4     net (fanout=28)       2.066   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X124Y90.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X124Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X124Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X124Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X124Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X124Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X124Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X124Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X124Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X124Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X124Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X124Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X124Y96.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X122Y91.A5     net (fanout=28)       1.638   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X122Y91.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000759
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X122Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X122Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X122Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X122Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X122Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X122Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X122Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X122Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X122Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X122Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X122Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X122Y97.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X126Y92.A5     net (fanout=28)       1.934   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X126Y92.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000740
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X126Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X126Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X126Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X126Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X126Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X126Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X126Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X126Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X126Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X126Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X126Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X126Y98.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X114Y94.A5     net (fanout=28)       2.065   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X114Y94.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000727
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X114Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X114Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X114Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X114Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X114Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X114Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X114Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X114Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X114Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X114Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X114Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X114Y100.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X120Y96.A4     net (fanout=28)       1.787   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X120Y96.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X120Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X120Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X120Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X120Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X120Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X120Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<7>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X120Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X120Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<11>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X120Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X120Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X120Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X120Y102.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X126Y99.B2     net (fanout=28)       1.739   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X126Y99.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X126Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X126Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X126Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X126Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X126Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X126Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X126Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X126Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X126Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X126Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X126Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X126Y105.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X126Y108.B2    net (fanout=28)       1.056   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X126Y108.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X126Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X126Y109.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X126Y110.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X126Y110.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X126Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X126Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X126Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X126Y112.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_sum/sig0000008c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X116Y101.D2    net (fanout=28)       2.487   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X116Y101.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X116Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X116Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iCAP_TRIGGER_OUT
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X116Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X116Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X116Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X116Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X116Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X116Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X116Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X116Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X116Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X116Y107.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X124Y103.B2    net (fanout=28)       1.973   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X124Y103.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X124Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X124Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X124Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X124Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X124Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X124Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X124Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X124Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X124Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X124Y108.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X124Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X124Y109.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X122Y104.A5    net (fanout=28)       1.562   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X122Y104.COUT  Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X122Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X122Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X122Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X122Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X122Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X122Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X122Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X122Y108.DMUX  Tcind                 0.272   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X122Y116.A2    net (fanout=2)        1.264   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000180
    SLICE_X122Y116.COUT  Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000068c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X122Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X122Y117.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_sum/sig0000019a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X120Y107.A4    net (fanout=28)       1.697   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X120Y107.COUT  Topcya                0.379   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000065f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X120Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X120Y108.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X120Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X120Y109.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X120Y110.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X120Y110.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X120Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X120Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X120Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X120Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X120Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X120Y113.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X116Y109.A4    net (fanout=28)       1.732   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X116Y109.COUT  Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X116Y110.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X116Y110.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X116Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X116Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X116Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X116Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X116Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X116Y113.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X116Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X116Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X116Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X116Y115.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X114Y110.B2    net (fanout=28)       1.313   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X114Y110.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X114Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X114Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X114Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X114Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X114Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X114Y113.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X114Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X114Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X114Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X114Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X114Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X114Y116.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X112Y111.B2    net (fanout=28)       1.327   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X112Y111.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000615
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X112Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X112Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X112Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X112Y113.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X112Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X112Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X112Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X112Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X112Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X112Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X112Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X112Y117.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X110Y113.B2    net (fanout=28)       1.271   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X110Y113.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X110Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X110Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X110Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X110Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X110Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X110Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X110Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X110Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X110Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X110Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X110Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X110Y119.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X108Y114.B2    net (fanout=28)       1.321   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X108Y114.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X108Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X108Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X108Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X108Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X108Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X108Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X108Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X108Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X108Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X108Y119.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X108Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X108Y120.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X104Y115.B2    net (fanout=28)       1.507   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X104Y115.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X104Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X104Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X104Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X104Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X104Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X104Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X104Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X104Y119.COUT  Tbyp                  0.076   mb_system_i/debug_module/debug_module/MDM_Core_I1/PORT_Selector<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X104Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X104Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X104Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X104Y121.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X106Y116.B2    net (fanout=28)       1.532   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X106Y116.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X106Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X106Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X106Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X106Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X106Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X106Y119.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X106Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X106Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X106Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X106Y121.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X106Y122.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X106Y122.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X102Y117.D2    net (fanout=28)       2.046   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X102Y117.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X102Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X102Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X102Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X102Y119.COUT  Tbyp                  0.076   mb_system_i/debug_module/debug_module/MDM_Core_I1/PORT_Selector_1<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X102Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X102Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X102Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X102Y121.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X102Y122.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X102Y122.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X102Y123.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X102Y123.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X100Y117.A1    net (fanout=28)       1.164   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X100Y117.COUT  Topcya                0.379   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X100Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X100Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X100Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X100Y119.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X100Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X100Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X100Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X100Y121.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_inst/U0/iDATA<20>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X100Y122.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X100Y122.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X100Y123.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X100Y123.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X98Y118.D2     net (fanout=28)       1.486   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X98Y118.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000568
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X98Y119.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X98Y119.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X98Y120.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X98Y120.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X98Y121.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X98Y121.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X98Y122.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X98Y122.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X98Y123.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X98Y123.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X98Y124.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X98Y124.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X108Y87.C5     net (fanout=1)        3.190   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X108Y87.COUT   Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X108Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X108Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X108Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X108Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X108Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X108Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X108Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X108Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X108Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X108Y92.CMUX   Tcinc                 0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X109Y84.C4     net (fanout=1)        1.198   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000029
    SLICE_X109Y84.CLK    Tas                   0.322   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<19>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000083e
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_19
    -------------------------------------------------  ---------------------------
    Total                                     84.071ns (27.142ns logic, 56.929ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_19 (FF)
  Requirement:          100.000ns
  Data Path Delay:      84.064ns (Levels of Logic = 185)
  Clock Path Skew:      0.016ns (0.830 - 0.814)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y113.AQ    Tcko                  0.408   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X102Y103.D2    net (fanout=69)       2.046   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X102Y103.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000071
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X102Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X102Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X102Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
    SLICE_X102Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000000e
    SLICE_X102Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
    SLICE_X102Y106.CMUX  Tcinc                 0.272   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000006
    SLICE_X106Y104.A3    net (fanout=4)        1.288   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004d
    SLICE_X106Y104.BMUX  Topab                 0.469   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000029
    SLICE_X106Y105.CX    net (fanout=41)       0.630   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000015
    SLICE_X106Y105.CMUX  Tcxc                  0.163   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000002b
    SLICE_X109Y104.D4    net (fanout=26)       0.704   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000017
    SLICE_X109Y104.D     Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000004
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000098
    SLICE_X108Y103.A1    net (fanout=2)        1.041   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000004
    SLICE_X108Y103.COUT  Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000063
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000052
    SLICE_X108Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
    SLICE_X108Y104.BMUX  Tcinb                 0.292   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000087
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000004a
    SLICE_X124Y102.A3    net (fanout=1)        1.566   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000002b
    SLICE_X124Y102.A     Tilo                  0.203   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<18>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000009e
    SLICE_X112Y95.C4     net (fanout=27)       1.977   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<18>
    SLICE_X112Y95.COUT   Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000028
    SLICE_X112Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
    SLICE_X112Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X112Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X112Y97.AMUX   Tcina                 0.202   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD<2>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X116Y90.B3     net (fanout=54)       1.669   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X116Y90.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X116Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X116Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X116Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X116Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X116Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X116Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X116Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X116Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X116Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X116Y95.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X120Y89.D2     net (fanout=27)       2.085   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X120Y89.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X120Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X120Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X120Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X120Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X120Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X120Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X120Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X120Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X120Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X120Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X120Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X120Y95.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X118Y90.A5     net (fanout=28)       1.454   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X118Y90.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X118Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X118Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X118Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X118Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X118Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X118Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X118Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X118Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X118Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X118Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X118Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X118Y96.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X124Y90.A4     net (fanout=28)       2.066   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X124Y90.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X124Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X124Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X124Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X124Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X124Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X124Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X124Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X124Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X124Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X124Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X124Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X124Y96.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X122Y91.A5     net (fanout=28)       1.638   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X122Y91.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000759
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X122Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X122Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X122Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X122Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X122Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X122Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X122Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X122Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X122Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X122Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X122Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X122Y97.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X126Y92.A5     net (fanout=28)       1.934   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X126Y92.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000740
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X126Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X126Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X126Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X126Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X126Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X126Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X126Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X126Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X126Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X126Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X126Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X126Y98.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X114Y94.A5     net (fanout=28)       2.065   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X114Y94.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000727
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X114Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X114Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X114Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X114Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X114Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X114Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X114Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X114Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X114Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X114Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X114Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X114Y100.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X120Y96.A4     net (fanout=28)       1.787   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X120Y96.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X120Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X120Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X120Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X120Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X120Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X120Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<7>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X120Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X120Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<11>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X120Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X120Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X120Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X120Y102.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X126Y99.B2     net (fanout=28)       1.739   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X126Y99.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X126Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X126Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X126Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X126Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X126Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X126Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X126Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X126Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X126Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X126Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X126Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X126Y105.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X126Y108.B2    net (fanout=28)       1.056   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X126Y108.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X126Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X126Y109.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X126Y110.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X126Y110.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X126Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X126Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X126Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X126Y112.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_sum/sig0000008c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X116Y101.D2    net (fanout=28)       2.487   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X116Y101.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X116Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X116Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iCAP_TRIGGER_OUT
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X116Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X116Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X116Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X116Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X116Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X116Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X116Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X116Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X116Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X116Y107.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X124Y103.B2    net (fanout=28)       1.973   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X124Y103.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X124Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X124Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X124Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X124Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X124Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X124Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X124Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X124Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X124Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X124Y108.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X124Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X124Y109.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X122Y104.A5    net (fanout=28)       1.562   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X122Y104.COUT  Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X122Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X122Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X122Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X122Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X122Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X122Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X122Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X122Y108.DMUX  Tcind                 0.272   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X122Y116.A2    net (fanout=2)        1.264   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000180
    SLICE_X122Y116.COUT  Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000068c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X122Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X122Y117.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_sum/sig0000019a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X120Y107.A4    net (fanout=28)       1.697   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X120Y107.COUT  Topcya                0.379   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000065f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X120Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X120Y108.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X120Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X120Y109.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X120Y110.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X120Y110.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X120Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X120Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X120Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X120Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X120Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X120Y113.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X116Y109.A4    net (fanout=28)       1.732   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X116Y109.COUT  Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X116Y110.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X116Y110.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X116Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X116Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X116Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X116Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X116Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X116Y113.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X116Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X116Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X116Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X116Y115.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X114Y110.B2    net (fanout=28)       1.313   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X114Y110.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X114Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X114Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X114Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X114Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X114Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X114Y113.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X114Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X114Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X114Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X114Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X114Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X114Y116.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X112Y111.B2    net (fanout=28)       1.327   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X112Y111.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000615
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X112Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X112Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X112Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X112Y113.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X112Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X112Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X112Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X112Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X112Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X112Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X112Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X112Y117.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X110Y113.B2    net (fanout=28)       1.271   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X110Y113.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X110Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X110Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X110Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X110Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X110Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X110Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X110Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X110Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X110Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X110Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X110Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X110Y119.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X108Y114.B2    net (fanout=28)       1.321   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X108Y114.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X108Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X108Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X108Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X108Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X108Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X108Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X108Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X108Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X108Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X108Y119.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X108Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X108Y120.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X104Y115.B2    net (fanout=28)       1.507   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X104Y115.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X104Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X104Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X104Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X104Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X104Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X104Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X104Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X104Y119.COUT  Tbyp                  0.076   mb_system_i/debug_module/debug_module/MDM_Core_I1/PORT_Selector<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X104Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X104Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X104Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X104Y121.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X106Y116.B2    net (fanout=28)       1.532   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X106Y116.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X106Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X106Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X106Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X106Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X106Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X106Y119.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X106Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X106Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X106Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X106Y121.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X106Y122.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X106Y122.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X102Y117.D2    net (fanout=28)       2.046   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X102Y117.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X102Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X102Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X102Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X102Y119.COUT  Tbyp                  0.076   mb_system_i/debug_module/debug_module/MDM_Core_I1/PORT_Selector_1<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X102Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X102Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X102Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X102Y121.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X102Y122.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X102Y122.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X102Y123.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X102Y123.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X100Y117.A1    net (fanout=28)       1.164   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X100Y117.COUT  Topcya                0.379   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X100Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X100Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X100Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X100Y119.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X100Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X100Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X100Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X100Y121.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_inst/U0/iDATA<20>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X100Y122.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X100Y122.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X100Y123.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X100Y123.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X98Y118.D2     net (fanout=28)       1.486   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X98Y118.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000568
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X98Y119.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X98Y119.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X98Y120.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X98Y120.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X98Y121.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X98Y121.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X98Y122.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X98Y122.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X98Y123.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X98Y123.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X98Y124.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X98Y124.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X108Y87.C5     net (fanout=1)        3.190   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X108Y87.COUT   Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X108Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X108Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X108Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X108Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X108Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X108Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X108Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X108Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X108Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X108Y92.CMUX   Tcinc                 0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X109Y84.C4     net (fanout=1)        1.198   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000029
    SLICE_X109Y84.CLK    Tas                   0.322   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<19>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000083e
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_19
    -------------------------------------------------  ---------------------------
    Total                                     84.064ns (27.218ns logic, 56.846ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_19 (FF)
  Requirement:          100.000ns
  Data Path Delay:      84.064ns (Levels of Logic = 183)
  Clock Path Skew:      0.016ns (0.830 - 0.814)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y113.AQ    Tcko                  0.408   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X102Y103.D2    net (fanout=69)       2.046   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X102Y103.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000071
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X102Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X102Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X102Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
    SLICE_X102Y105.CMUX  Tcinc                 0.272   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000000e
    SLICE_X106Y105.B2    net (fanout=4)        1.306   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000049
    SLICE_X106Y105.B     Tilo                  0.205   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000008d
    SLICE_X106Y105.D2    net (fanout=1)        0.773   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
    SLICE_X106Y105.CMUX  Topdc                 0.338   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000008e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000002b
    SLICE_X109Y104.D4    net (fanout=26)       0.704   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000017
    SLICE_X109Y104.D     Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000004
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000098
    SLICE_X108Y103.A1    net (fanout=2)        1.041   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000004
    SLICE_X108Y103.COUT  Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000063
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000052
    SLICE_X108Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
    SLICE_X108Y104.BMUX  Tcinb                 0.292   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000087
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000004a
    SLICE_X124Y102.A3    net (fanout=1)        1.566   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000002b
    SLICE_X124Y102.A     Tilo                  0.203   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<18>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000009e
    SLICE_X112Y95.C4     net (fanout=27)       1.977   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<18>
    SLICE_X112Y95.COUT   Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000028
    SLICE_X112Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
    SLICE_X112Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X112Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X112Y97.AMUX   Tcina                 0.202   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD<2>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X116Y91.B1     net (fanout=54)       1.755   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X116Y91.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X116Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X116Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X116Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X116Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X116Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X116Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X116Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X116Y95.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X120Y89.D2     net (fanout=27)       2.085   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X120Y89.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X120Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X120Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X120Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X120Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X120Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X120Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X120Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X120Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X120Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X120Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X120Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X120Y95.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X118Y90.A5     net (fanout=28)       1.454   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X118Y90.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X118Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X118Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X118Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X118Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X118Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X118Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X118Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X118Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X118Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X118Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X118Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X118Y96.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X124Y90.A4     net (fanout=28)       2.066   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X124Y90.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X124Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X124Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X124Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X124Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X124Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X124Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X124Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X124Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X124Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X124Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X124Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X124Y96.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X122Y91.A5     net (fanout=28)       1.638   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X122Y91.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000759
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X122Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X122Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X122Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X122Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X122Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X122Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X122Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X122Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X122Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X122Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X122Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X122Y97.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X126Y92.A5     net (fanout=28)       1.934   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X126Y92.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000740
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X126Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X126Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X126Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X126Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X126Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X126Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X126Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X126Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X126Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X126Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X126Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X126Y98.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X114Y94.A5     net (fanout=28)       2.065   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X114Y94.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000727
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X114Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X114Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X114Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X114Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X114Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X114Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X114Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X114Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X114Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X114Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X114Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X114Y100.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X120Y96.A4     net (fanout=28)       1.787   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X120Y96.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X120Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X120Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X120Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X120Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X120Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X120Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<7>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X120Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X120Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<11>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X120Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X120Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X120Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X120Y102.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X126Y99.B2     net (fanout=28)       1.739   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X126Y99.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X126Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X126Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X126Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X126Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X126Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X126Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X126Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X126Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X126Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X126Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X126Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X126Y105.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X126Y108.B2    net (fanout=28)       1.056   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X126Y108.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X126Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X126Y109.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X126Y110.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X126Y110.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X126Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X126Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X126Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X126Y112.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_sum/sig0000008c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X116Y101.D2    net (fanout=28)       2.487   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X116Y101.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X116Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X116Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iCAP_TRIGGER_OUT
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X116Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X116Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X116Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X116Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X116Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X116Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X116Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X116Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X116Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X116Y107.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X124Y103.B2    net (fanout=28)       1.973   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X124Y103.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X124Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X124Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X124Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X124Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X124Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X124Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X124Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X124Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X124Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X124Y108.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X124Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X124Y109.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X122Y104.A5    net (fanout=28)       1.562   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X122Y104.COUT  Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X122Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X122Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X122Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X122Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X122Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X122Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X122Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X122Y108.DMUX  Tcind                 0.272   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X122Y116.A2    net (fanout=2)        1.264   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000180
    SLICE_X122Y116.COUT  Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000068c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X122Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X122Y117.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_sum/sig0000019a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X120Y107.A4    net (fanout=28)       1.697   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X120Y107.COUT  Topcya                0.379   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000065f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X120Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X120Y108.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X120Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X120Y109.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X120Y110.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X120Y110.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X120Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X120Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X120Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X120Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X120Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X120Y113.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X116Y109.A4    net (fanout=28)       1.732   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X116Y109.COUT  Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X116Y110.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X116Y110.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X116Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X116Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X116Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X116Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X116Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X116Y113.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X116Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X116Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X116Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X116Y115.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X114Y110.B2    net (fanout=28)       1.313   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X114Y110.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X114Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X114Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X114Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X114Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X114Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X114Y113.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X114Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X114Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X114Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X114Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X114Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X114Y116.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X112Y111.B2    net (fanout=28)       1.327   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X112Y111.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000615
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X112Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X112Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X112Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X112Y113.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X112Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X112Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X112Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X112Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X112Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X112Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X112Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X112Y117.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X110Y113.B2    net (fanout=28)       1.271   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X110Y113.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X110Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X110Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X110Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X110Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X110Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X110Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X110Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X110Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X110Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X110Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X110Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X110Y119.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X108Y114.B2    net (fanout=28)       1.321   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X108Y114.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X108Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X108Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X108Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X108Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X108Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X108Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X108Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X108Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X108Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X108Y119.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X108Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X108Y120.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X104Y115.B2    net (fanout=28)       1.507   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X104Y115.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X104Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X104Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X104Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X104Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X104Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X104Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X104Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X104Y119.COUT  Tbyp                  0.076   mb_system_i/debug_module/debug_module/MDM_Core_I1/PORT_Selector<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X104Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X104Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X104Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X104Y121.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X106Y116.B2    net (fanout=28)       1.532   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X106Y116.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X106Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X106Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X106Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X106Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X106Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X106Y119.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X106Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X106Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X106Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X106Y121.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X106Y122.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X106Y122.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X102Y117.D2    net (fanout=28)       2.046   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X102Y117.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X102Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X102Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X102Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X102Y119.COUT  Tbyp                  0.076   mb_system_i/debug_module/debug_module/MDM_Core_I1/PORT_Selector_1<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X102Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X102Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X102Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X102Y121.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X102Y122.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X102Y122.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X102Y123.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X102Y123.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X100Y117.A1    net (fanout=28)       1.164   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X100Y117.COUT  Topcya                0.379   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X100Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X100Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X100Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X100Y119.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X100Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X100Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X100Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X100Y121.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_inst/U0/iDATA<20>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X100Y122.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X100Y122.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X100Y123.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X100Y123.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X98Y118.D2     net (fanout=28)       1.486   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X98Y118.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000568
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X98Y119.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X98Y119.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X98Y120.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X98Y120.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X98Y121.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X98Y121.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X98Y122.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X98Y122.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X98Y123.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X98Y123.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X98Y124.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X98Y124.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X108Y87.C5     net (fanout=1)        3.190   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X108Y87.COUT   Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X108Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X108Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X108Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X108Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X108Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X108Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X108Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X108Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X108Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X108Y92.CMUX   Tcinc                 0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X109Y84.C4     net (fanout=1)        1.198   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000029
    SLICE_X109Y84.CLK    Tas                   0.322   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<19>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000083e
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_19
    -------------------------------------------------  ---------------------------
    Total                                     84.064ns (26.977ns logic, 57.087ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22 (SLICE_X109Y86.B2), 83662350507449879000000000000000000000000000000 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22 (FF)
  Requirement:          100.000ns
  Data Path Delay:      83.965ns (Levels of Logic = 185)
  Clock Path Skew:      0.011ns (0.825 - 0.814)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y113.AQ    Tcko                  0.408   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X102Y103.D2    net (fanout=69)       2.046   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X102Y103.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000071
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X102Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X102Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X102Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
    SLICE_X102Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000000e
    SLICE_X102Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
    SLICE_X102Y106.CMUX  Tcinc                 0.272   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000006
    SLICE_X106Y104.A3    net (fanout=4)        1.288   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004d
    SLICE_X106Y104.BMUX  Topab                 0.469   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000029
    SLICE_X106Y105.CX    net (fanout=41)       0.630   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000015
    SLICE_X106Y105.CMUX  Tcxc                  0.163   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000002b
    SLICE_X109Y104.D4    net (fanout=26)       0.704   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000017
    SLICE_X109Y104.D     Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000004
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000098
    SLICE_X108Y103.A1    net (fanout=2)        1.041   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000004
    SLICE_X108Y103.COUT  Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000063
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000052
    SLICE_X108Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
    SLICE_X108Y104.BMUX  Tcinb                 0.292   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000087
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000004a
    SLICE_X124Y102.A3    net (fanout=1)        1.566   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000002b
    SLICE_X124Y102.A     Tilo                  0.203   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<18>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000009e
    SLICE_X112Y95.C4     net (fanout=27)       1.977   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<18>
    SLICE_X112Y95.COUT   Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000028
    SLICE_X112Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
    SLICE_X112Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X112Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X112Y97.AMUX   Tcina                 0.202   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD<2>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X116Y91.B1     net (fanout=54)       1.755   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X116Y91.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X116Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X116Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X116Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X116Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X116Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X116Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X116Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X116Y95.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X120Y89.D2     net (fanout=27)       2.085   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X120Y89.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X120Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X120Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X120Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X120Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X120Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X120Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X120Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X120Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X120Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X120Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X120Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X120Y95.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X118Y90.A5     net (fanout=28)       1.454   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X118Y90.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X118Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X118Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X118Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X118Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X118Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X118Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X118Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X118Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X118Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X118Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X118Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X118Y96.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X124Y90.A4     net (fanout=28)       2.066   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X124Y90.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X124Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X124Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X124Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X124Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X124Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X124Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X124Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X124Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X124Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X124Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X124Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X124Y96.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X122Y91.A5     net (fanout=28)       1.638   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X122Y91.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000759
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X122Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X122Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X122Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X122Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X122Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X122Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X122Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X122Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X122Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X122Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X122Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X122Y97.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X126Y92.A5     net (fanout=28)       1.934   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X126Y92.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000740
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X126Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X126Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X126Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X126Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X126Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X126Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X126Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X126Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X126Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X126Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X126Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X126Y98.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X114Y94.A5     net (fanout=28)       2.065   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X114Y94.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000727
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X114Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X114Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X114Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X114Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X114Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X114Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X114Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X114Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X114Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X114Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X114Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X114Y100.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X120Y96.A4     net (fanout=28)       1.787   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X120Y96.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X120Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X120Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X120Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X120Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X120Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X120Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<7>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X120Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X120Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<11>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X120Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X120Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X120Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X120Y102.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X126Y99.B2     net (fanout=28)       1.739   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X126Y99.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X126Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X126Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X126Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X126Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X126Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X126Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X126Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X126Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X126Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X126Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X126Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X126Y105.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X126Y108.B2    net (fanout=28)       1.056   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X126Y108.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X126Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X126Y109.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X126Y110.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X126Y110.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X126Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X126Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X126Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X126Y112.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_sum/sig0000008c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X116Y101.D2    net (fanout=28)       2.487   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X116Y101.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X116Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X116Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iCAP_TRIGGER_OUT
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X116Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X116Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X116Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X116Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X116Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X116Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X116Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X116Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X116Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X116Y107.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X124Y103.B2    net (fanout=28)       1.973   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X124Y103.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X124Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X124Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X124Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X124Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X124Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X124Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X124Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X124Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X124Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X124Y108.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X124Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X124Y109.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X122Y104.A5    net (fanout=28)       1.562   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X122Y104.COUT  Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X122Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X122Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X122Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X122Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X122Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X122Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X122Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X122Y108.DMUX  Tcind                 0.272   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X122Y116.A2    net (fanout=2)        1.264   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000180
    SLICE_X122Y116.COUT  Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000068c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X122Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X122Y117.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_sum/sig0000019a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X120Y107.A4    net (fanout=28)       1.697   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X120Y107.COUT  Topcya                0.379   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000065f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X120Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X120Y108.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X120Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X120Y109.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X120Y110.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X120Y110.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X120Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X120Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X120Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X120Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X120Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X120Y113.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X116Y109.A4    net (fanout=28)       1.732   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X116Y109.COUT  Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X116Y110.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X116Y110.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X116Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X116Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X116Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X116Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X116Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X116Y113.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X116Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X116Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X116Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X116Y115.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X114Y110.B2    net (fanout=28)       1.313   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X114Y110.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X114Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X114Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X114Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X114Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X114Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X114Y113.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X114Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X114Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X114Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X114Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X114Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X114Y116.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X112Y111.B2    net (fanout=28)       1.327   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X112Y111.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000615
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X112Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X112Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X112Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X112Y113.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X112Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X112Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X112Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X112Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X112Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X112Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X112Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X112Y117.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X110Y113.B2    net (fanout=28)       1.271   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X110Y113.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X110Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X110Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X110Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X110Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X110Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X110Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X110Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X110Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X110Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X110Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X110Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X110Y119.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X108Y114.B2    net (fanout=28)       1.321   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X108Y114.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X108Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X108Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X108Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X108Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X108Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X108Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X108Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X108Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X108Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X108Y119.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X108Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X108Y120.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X104Y115.B2    net (fanout=28)       1.507   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X104Y115.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X104Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X104Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X104Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X104Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X104Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X104Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X104Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X104Y119.COUT  Tbyp                  0.076   mb_system_i/debug_module/debug_module/MDM_Core_I1/PORT_Selector<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X104Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X104Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X104Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X104Y121.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X106Y116.B2    net (fanout=28)       1.532   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X106Y116.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X106Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X106Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X106Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X106Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X106Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X106Y119.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X106Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X106Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X106Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X106Y121.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X106Y122.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X106Y122.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X102Y117.D2    net (fanout=28)       2.046   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X102Y117.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X102Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X102Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X102Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X102Y119.COUT  Tbyp                  0.076   mb_system_i/debug_module/debug_module/MDM_Core_I1/PORT_Selector_1<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X102Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X102Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X102Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X102Y121.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X102Y122.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X102Y122.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X102Y123.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X102Y123.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X100Y117.A1    net (fanout=28)       1.164   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X100Y117.COUT  Topcya                0.379   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X100Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X100Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X100Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X100Y119.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X100Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X100Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X100Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X100Y121.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_inst/U0/iDATA<20>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X100Y122.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X100Y122.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X100Y123.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X100Y123.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X98Y118.D2     net (fanout=28)       1.486   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X98Y118.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000568
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X98Y119.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X98Y119.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X98Y120.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X98Y120.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X98Y121.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X98Y121.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X98Y122.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X98Y122.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X98Y123.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X98Y123.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X98Y124.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X98Y124.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X108Y87.C5     net (fanout=1)        3.190   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X108Y87.COUT   Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X108Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X108Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X108Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X108Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X108Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X108Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X108Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X108Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X108Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X108Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X108Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
    SLICE_X108Y93.BMUX   Tcinb                 0.292   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000559
    SLICE_X109Y86.B2     net (fanout=1)        1.077   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000026
    SLICE_X109Y86.CLK    Tas                   0.227   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<5>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000055b
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22
    -------------------------------------------------  ---------------------------
    Total                                     83.965ns (27.154ns logic, 56.811ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22 (FF)
  Requirement:          100.000ns
  Data Path Delay:      83.958ns (Levels of Logic = 186)
  Clock Path Skew:      0.011ns (0.825 - 0.814)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y113.AQ    Tcko                  0.408   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X102Y103.D2    net (fanout=69)       2.046   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X102Y103.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000071
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X102Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X102Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X102Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
    SLICE_X102Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000000e
    SLICE_X102Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
    SLICE_X102Y106.CMUX  Tcinc                 0.272   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000006
    SLICE_X106Y104.A3    net (fanout=4)        1.288   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004d
    SLICE_X106Y104.BMUX  Topab                 0.469   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000029
    SLICE_X106Y105.CX    net (fanout=41)       0.630   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000015
    SLICE_X106Y105.CMUX  Tcxc                  0.163   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000002b
    SLICE_X109Y104.D4    net (fanout=26)       0.704   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000017
    SLICE_X109Y104.D     Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000004
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000098
    SLICE_X108Y103.A1    net (fanout=2)        1.041   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000004
    SLICE_X108Y103.COUT  Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000063
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000052
    SLICE_X108Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
    SLICE_X108Y104.BMUX  Tcinb                 0.292   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000087
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000004a
    SLICE_X124Y102.A3    net (fanout=1)        1.566   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000002b
    SLICE_X124Y102.A     Tilo                  0.203   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<18>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000009e
    SLICE_X112Y95.C4     net (fanout=27)       1.977   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<18>
    SLICE_X112Y95.COUT   Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000028
    SLICE_X112Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
    SLICE_X112Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X112Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X112Y97.AMUX   Tcina                 0.202   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD<2>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X116Y90.B3     net (fanout=54)       1.669   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X116Y90.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X116Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X116Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X116Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X116Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X116Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X116Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X116Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X116Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X116Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X116Y95.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X120Y89.D2     net (fanout=27)       2.085   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X120Y89.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X120Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X120Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X120Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X120Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X120Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X120Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X120Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X120Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X120Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X120Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X120Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X120Y95.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X118Y90.A5     net (fanout=28)       1.454   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X118Y90.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X118Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X118Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X118Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X118Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X118Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X118Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X118Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X118Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X118Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X118Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X118Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X118Y96.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X124Y90.A4     net (fanout=28)       2.066   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X124Y90.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X124Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X124Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X124Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X124Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X124Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X124Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X124Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X124Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X124Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X124Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X124Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X124Y96.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X122Y91.A5     net (fanout=28)       1.638   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X122Y91.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000759
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X122Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X122Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X122Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X122Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X122Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X122Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X122Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X122Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X122Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X122Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X122Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X122Y97.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X126Y92.A5     net (fanout=28)       1.934   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X126Y92.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000740
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X126Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X126Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X126Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X126Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X126Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X126Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X126Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X126Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X126Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X126Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X126Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X126Y98.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X114Y94.A5     net (fanout=28)       2.065   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X114Y94.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000727
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X114Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X114Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X114Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X114Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X114Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X114Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X114Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X114Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X114Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X114Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X114Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X114Y100.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X120Y96.A4     net (fanout=28)       1.787   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X120Y96.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X120Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X120Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X120Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X120Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X120Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X120Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<7>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X120Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X120Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<11>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X120Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X120Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X120Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X120Y102.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X126Y99.B2     net (fanout=28)       1.739   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X126Y99.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X126Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X126Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X126Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X126Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X126Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X126Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X126Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X126Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X126Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X126Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X126Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X126Y105.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X126Y108.B2    net (fanout=28)       1.056   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X126Y108.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X126Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X126Y109.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X126Y110.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X126Y110.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X126Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X126Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X126Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X126Y112.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_sum/sig0000008c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X116Y101.D2    net (fanout=28)       2.487   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X116Y101.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X116Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X116Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iCAP_TRIGGER_OUT
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X116Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X116Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X116Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X116Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X116Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X116Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X116Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X116Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X116Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X116Y107.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X124Y103.B2    net (fanout=28)       1.973   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X124Y103.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X124Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X124Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X124Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X124Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X124Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X124Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X124Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X124Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X124Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X124Y108.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X124Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X124Y109.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X122Y104.A5    net (fanout=28)       1.562   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X122Y104.COUT  Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X122Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X122Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X122Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X122Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X122Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X122Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X122Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X122Y108.DMUX  Tcind                 0.272   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X122Y116.A2    net (fanout=2)        1.264   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000180
    SLICE_X122Y116.COUT  Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000068c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X122Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X122Y117.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_sum/sig0000019a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X120Y107.A4    net (fanout=28)       1.697   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X120Y107.COUT  Topcya                0.379   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000065f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X120Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X120Y108.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X120Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X120Y109.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X120Y110.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X120Y110.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X120Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X120Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X120Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X120Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X120Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X120Y113.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X116Y109.A4    net (fanout=28)       1.732   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X116Y109.COUT  Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X116Y110.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X116Y110.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X116Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X116Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X116Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X116Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X116Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X116Y113.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X116Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X116Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X116Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X116Y115.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X114Y110.B2    net (fanout=28)       1.313   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X114Y110.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X114Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X114Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X114Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X114Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X114Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X114Y113.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X114Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X114Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X114Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X114Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X114Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X114Y116.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X112Y111.B2    net (fanout=28)       1.327   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X112Y111.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000615
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X112Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X112Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X112Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X112Y113.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X112Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X112Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X112Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X112Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X112Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X112Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X112Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X112Y117.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X110Y113.B2    net (fanout=28)       1.271   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X110Y113.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X110Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X110Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X110Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X110Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X110Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X110Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X110Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X110Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X110Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X110Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X110Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X110Y119.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X108Y114.B2    net (fanout=28)       1.321   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X108Y114.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X108Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X108Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X108Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X108Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X108Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X108Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X108Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X108Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X108Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X108Y119.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X108Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X108Y120.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X104Y115.B2    net (fanout=28)       1.507   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X104Y115.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X104Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X104Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X104Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X104Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X104Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X104Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X104Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X104Y119.COUT  Tbyp                  0.076   mb_system_i/debug_module/debug_module/MDM_Core_I1/PORT_Selector<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X104Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X104Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X104Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X104Y121.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X106Y116.B2    net (fanout=28)       1.532   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X106Y116.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X106Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X106Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X106Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X106Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X106Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X106Y119.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X106Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X106Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X106Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X106Y121.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X106Y122.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X106Y122.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X102Y117.D2    net (fanout=28)       2.046   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X102Y117.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X102Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X102Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X102Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X102Y119.COUT  Tbyp                  0.076   mb_system_i/debug_module/debug_module/MDM_Core_I1/PORT_Selector_1<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X102Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X102Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X102Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X102Y121.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X102Y122.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X102Y122.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X102Y123.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X102Y123.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X100Y117.A1    net (fanout=28)       1.164   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X100Y117.COUT  Topcya                0.379   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X100Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X100Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X100Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X100Y119.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X100Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X100Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X100Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X100Y121.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_inst/U0/iDATA<20>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X100Y122.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X100Y122.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X100Y123.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X100Y123.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X98Y118.D2     net (fanout=28)       1.486   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X98Y118.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000568
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X98Y119.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X98Y119.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X98Y120.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X98Y120.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X98Y121.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X98Y121.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X98Y122.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X98Y122.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X98Y123.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X98Y123.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X98Y124.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X98Y124.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X108Y87.C5     net (fanout=1)        3.190   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X108Y87.COUT   Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X108Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X108Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X108Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X108Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X108Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X108Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X108Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X108Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X108Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X108Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X108Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
    SLICE_X108Y93.BMUX   Tcinb                 0.292   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000559
    SLICE_X109Y86.B2     net (fanout=1)        1.077   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000026
    SLICE_X109Y86.CLK    Tas                   0.227   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<5>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000055b
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22
    -------------------------------------------------  ---------------------------
    Total                                     83.958ns (27.230ns logic, 56.728ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22 (FF)
  Requirement:          100.000ns
  Data Path Delay:      83.958ns (Levels of Logic = 184)
  Clock Path Skew:      0.011ns (0.825 - 0.814)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y113.AQ    Tcko                  0.408   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X102Y103.D2    net (fanout=69)       2.046   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X102Y103.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000071
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X102Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X102Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X102Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
    SLICE_X102Y105.CMUX  Tcinc                 0.272   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000000e
    SLICE_X106Y105.B2    net (fanout=4)        1.306   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000049
    SLICE_X106Y105.B     Tilo                  0.205   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000008d
    SLICE_X106Y105.D2    net (fanout=1)        0.773   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
    SLICE_X106Y105.CMUX  Topdc                 0.338   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000008e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000002b
    SLICE_X109Y104.D4    net (fanout=26)       0.704   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000017
    SLICE_X109Y104.D     Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000004
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000098
    SLICE_X108Y103.A1    net (fanout=2)        1.041   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000004
    SLICE_X108Y103.COUT  Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000063
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000052
    SLICE_X108Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
    SLICE_X108Y104.BMUX  Tcinb                 0.292   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000087
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000004a
    SLICE_X124Y102.A3    net (fanout=1)        1.566   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000002b
    SLICE_X124Y102.A     Tilo                  0.203   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<18>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000009e
    SLICE_X112Y95.C4     net (fanout=27)       1.977   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<18>
    SLICE_X112Y95.COUT   Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000028
    SLICE_X112Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
    SLICE_X112Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X112Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X112Y97.AMUX   Tcina                 0.202   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD<2>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X116Y91.B1     net (fanout=54)       1.755   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X116Y91.COUT   Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X116Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X116Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X116Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X116Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X116Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X116Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X116Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X116Y95.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X120Y89.D2     net (fanout=27)       2.085   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X120Y89.COUT   Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X120Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X120Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X120Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X120Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X120Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X120Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X120Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X120Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X120Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X120Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X120Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X120Y95.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X118Y90.A5     net (fanout=28)       1.454   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X118Y90.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X118Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X118Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X118Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X118Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X118Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X118Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X118Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X118Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X118Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X118Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X118Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X118Y96.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X124Y90.A4     net (fanout=28)       2.066   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X124Y90.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X124Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X124Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X124Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X124Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X124Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X124Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X124Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X124Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X124Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X124Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X124Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X124Y96.AMUX   Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X122Y91.A5     net (fanout=28)       1.638   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X122Y91.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000759
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X122Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X122Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X122Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X122Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X122Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X122Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X122Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X122Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X122Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X122Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X122Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X122Y97.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X126Y92.A5     net (fanout=28)       1.934   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X126Y92.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000740
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X126Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X126Y93.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X126Y94.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X126Y94.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X126Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X126Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X126Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X126Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X126Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X126Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X126Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X126Y98.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X114Y94.A5     net (fanout=28)       2.065   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X114Y94.COUT   Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000727
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X114Y95.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X114Y95.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X114Y96.CIN    net (fanout=1)        0.108   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X114Y96.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X114Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X114Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X114Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X114Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X114Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X114Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X114Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X114Y100.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X120Y96.A4     net (fanout=28)       1.787   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X120Y96.COUT   Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X120Y97.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X120Y97.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X120Y98.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X120Y98.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<3>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X120Y99.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X120Y99.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<7>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X120Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X120Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/divIn<11>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X120Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X120Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X120Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X120Y102.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X126Y99.B2     net (fanout=28)       1.739   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X126Y99.COUT   Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X126Y100.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X126Y100.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X126Y101.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X126Y101.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X126Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X126Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X126Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X126Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X126Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X126Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X126Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X126Y105.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X126Y108.B2    net (fanout=28)       1.056   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X126Y108.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X126Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X126Y109.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X126Y110.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X126Y110.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X126Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X126Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X126Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X126Y112.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_sum/sig0000008c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X116Y101.D2    net (fanout=28)       2.487   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X116Y101.COUT  Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X116Y102.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X116Y102.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iCAP_TRIGGER_OUT
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X116Y103.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X116Y103.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X116Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X116Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X116Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X116Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X116Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X116Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X116Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X116Y107.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X124Y103.B2    net (fanout=28)       1.973   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X124Y103.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X124Y104.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X124Y104.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X124Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X124Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X124Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X124Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X124Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X124Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X124Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X124Y108.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X124Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X124Y109.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X122Y104.A5    net (fanout=28)       1.562   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X122Y104.COUT  Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X122Y105.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X122Y105.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X122Y106.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X122Y106.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X122Y107.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X122Y107.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X122Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X122Y108.DMUX  Tcind                 0.272   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X122Y116.A2    net (fanout=2)        1.264   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000180
    SLICE_X122Y116.COUT  Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000068c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X122Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X122Y117.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_sum/sig0000019a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X120Y107.A4    net (fanout=28)       1.697   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X120Y107.COUT  Topcya                0.379   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000065f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X120Y108.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X120Y108.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X120Y109.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X120Y109.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X120Y110.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X120Y110.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X120Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X120Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X120Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X120Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X120Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X120Y113.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X116Y109.A4    net (fanout=28)       1.732   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X116Y109.COUT  Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X116Y110.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X116Y110.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X116Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X116Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X116Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X116Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X116Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X116Y113.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X116Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X116Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X116Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X116Y115.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X114Y110.B2    net (fanout=28)       1.313   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X114Y110.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X114Y111.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X114Y111.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X114Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X114Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X114Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X114Y113.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X114Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X114Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X114Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X114Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X114Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X114Y116.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X112Y111.B2    net (fanout=28)       1.327   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X112Y111.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000615
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X112Y112.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X112Y112.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X112Y113.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X112Y113.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X112Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X112Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X112Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X112Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X112Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X112Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X112Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X112Y117.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X110Y113.B2    net (fanout=28)       1.271   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X110Y113.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X110Y114.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X110Y114.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X110Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X110Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X110Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X110Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X110Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X110Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X110Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X110Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X110Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X110Y119.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X108Y114.B2    net (fanout=28)       1.321   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X108Y114.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X108Y115.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X108Y115.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X108Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X108Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X108Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X108Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X108Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X108Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X108Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X108Y119.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X108Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X108Y120.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X104Y115.B2    net (fanout=28)       1.507   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X104Y115.COUT  Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X104Y116.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X104Y116.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X104Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X104Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X104Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X104Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/Slow_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last<4>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X104Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X104Y119.COUT  Tbyp                  0.076   mb_system_i/debug_module/debug_module/MDM_Core_I1/PORT_Selector<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X104Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X104Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X104Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X104Y121.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X106Y116.B2    net (fanout=28)       1.532   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X106Y116.COUT  Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X106Y117.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X106Y117.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X106Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X106Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X106Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X106Y119.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X106Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X106Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X106Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X106Y121.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X106Y122.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X106Y122.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X102Y117.D2    net (fanout=28)       2.046   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X102Y117.COUT  Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X102Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X102Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X102Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X102Y119.COUT  Tbyp                  0.076   mb_system_i/debug_module/debug_module/MDM_Core_I1/PORT_Selector_1<0>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X102Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X102Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X102Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X102Y121.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X102Y122.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X102Y122.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X102Y123.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X102Y123.AMUX  Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X100Y117.A1    net (fanout=28)       1.164   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X100Y117.COUT  Topcya                0.379   Buf_SigProcs_inst/Fast_FIFO_ChAB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X100Y118.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X100Y118.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X100Y119.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X100Y119.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X100Y120.CIN   net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X100Y120.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X100Y121.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X100Y121.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ila_trig8_inst/U0/iDATA<20>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X100Y122.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X100Y122.COUT  Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X100Y123.CIN   net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X100Y123.AMUX  Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X98Y118.D2     net (fanout=28)       1.486   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X98Y118.COUT   Topcyd                0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000568
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X98Y119.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X98Y119.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X98Y120.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X98Y120.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X98Y121.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X98Y121.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X98Y122.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X98Y122.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X98Y123.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X98Y123.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X98Y124.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X98Y124.AMUX   Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X108Y87.C5     net (fanout=1)        3.190   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X108Y87.COUT   Topcyc                0.277   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X108Y88.CIN    net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X108Y88.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X108Y89.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X108Y89.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X108Y90.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X108Y90.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X108Y91.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X108Y91.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X108Y92.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X108Y92.COUT   Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X108Y93.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
    SLICE_X108Y93.BMUX   Tcinb                 0.292   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000559
    SLICE_X109Y86.B2     net (fanout=1)        1.077   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000026
    SLICE_X109Y86.CLK    Tas                   0.227   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<5>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000055b
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22
    -------------------------------------------------  ---------------------------
    Total                                     83.958ns (26.989ns logic, 56.969ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/state_FSM_FFd1 (SLICE_X67Y143.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/BLR_ADJ/rd (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.749ns (Levels of Logic = 1)
  Clock Path Skew:      2.597ns (3.429 - 0.832)
  Source Clock:         clk rising at 100.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Buf_SigProcs_inst/BLR_ADJ/rd to Buf_SigProcs_inst/Circular_Buffer/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y134.CQ     Tcko                  0.421   Buf_SigProcs_inst/BLR_ADJ/rd
                                                       Buf_SigProcs_inst/BLR_ADJ/rd
    SLICE_X67Y143.B1     net (fanout=6)        2.036   Buf_SigProcs_inst/BLR_ADJ/rd
    SLICE_X67Y143.CLK    Tah         (-Th)    -0.292   Buf_SigProcs_inst/Circular_Buffer/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Circular_Buffer/state_FSM_FFd1-In1
                                                       Buf_SigProcs_inst/Circular_Buffer/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.749ns (0.713ns logic, 2.036ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/sp_adr_3 (SLICE_X67Y137.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/BLR_ADJ/rd (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/sp_adr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.741ns (Levels of Logic = 2)
  Clock Path Skew:      2.587ns (3.419 - 0.832)
  Source Clock:         clk rising at 100.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Buf_SigProcs_inst/BLR_ADJ/rd to Buf_SigProcs_inst/Circular_Buffer/sp_adr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y134.CQ     Tcko                  0.421   Buf_SigProcs_inst/BLR_ADJ/rd
                                                       Buf_SigProcs_inst/BLR_ADJ/rd
    SLICE_X67Y137.B2     net (fanout=6)        1.399   Buf_SigProcs_inst/BLR_ADJ/rd
    SLICE_X67Y137.BMUX   Tilo                  0.294   Buf_SigProcs_inst/Circular_Buffer/sp_adr<3>
                                                       Buf_SigProcs_inst/Circular_Buffer/Mmux__n010942
    SLICE_X67Y137.A5     net (fanout=1)        0.335   Buf_SigProcs_inst/Circular_Buffer/Mmux__n010941
    SLICE_X67Y137.CLK    Tah         (-Th)    -0.292   Buf_SigProcs_inst/Circular_Buffer/sp_adr<3>
                                                       Buf_SigProcs_inst/Circular_Buffer/Mmux__n010943
                                                       Buf_SigProcs_inst/Circular_Buffer/sp_adr_3
    -------------------------------------------------  ---------------------------
    Total                                      2.741ns (1.007ns logic, 1.734ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/sp_adr_4 (SLICE_X65Y136.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/BLR_ADJ/rd (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/sp_adr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.792ns (Levels of Logic = 2)
  Clock Path Skew:      2.585ns (3.417 - 0.832)
  Source Clock:         clk rising at 100.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Buf_SigProcs_inst/BLR_ADJ/rd to Buf_SigProcs_inst/Circular_Buffer/sp_adr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y134.CQ     Tcko                  0.421   Buf_SigProcs_inst/BLR_ADJ/rd
                                                       Buf_SigProcs_inst/BLR_ADJ/rd
    SLICE_X67Y134.D4     net (fanout=6)        1.019   Buf_SigProcs_inst/BLR_ADJ/rd
    SLICE_X67Y134.D      Tilo                  0.244   Buf_SigProcs_inst/Circular_Buffer/sp_adr<5>
                                                       Buf_SigProcs_inst/Circular_Buffer/_n0146_inv1
    SLICE_X65Y136.B1     net (fanout=11)       0.816   Buf_SigProcs_inst/Circular_Buffer/_n0146_inv
    SLICE_X65Y136.CLK    Tah         (-Th)    -0.292   Buf_SigProcs_inst/Circular_Buffer/sp_adr<4>
                                                       Buf_SigProcs_inst/Circular_Buffer/Mmux__n010952
                                                       Buf_SigProcs_inst/Circular_Buffer/sp_adr_4
    -------------------------------------------------  ---------------------------
    Total                                      2.792ns (0.957ns logic, 1.835ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X3Y64.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X3Y68.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y64.CLKA
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCLK_N = PERIOD TIMEGRP "DCLK_N" 2 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCLK_N = PERIOD TIMEGRP "DCLK_N" 2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO2_dclkn/I
  Logical resource: ADC_des_inst/iob_clk/BUFIO2_dclkn/I
  Location pin: BUFIO2_X4Y27.I
  Clock network: ADC_des_inst/iob_clk/dclk_dly_n
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I
  Logical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I
  Location pin: BUFIO2_X4Y26.I
  Clock network: ADC_des_inst/iob_clk/dclk_dly_p
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB
  Logical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB
  Location pin: BUFIO2_X4Y26.IB
  Clock network: ADC_des_inst/iob_clk/dclk_dly_n
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCLK_P = PERIOD TIMEGRP "DCLK_P" 2 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCLK_P = PERIOD TIMEGRP "DCLK_P" 2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO2_dclkn/I
  Logical resource: ADC_des_inst/iob_clk/BUFIO2_dclkn/I
  Location pin: BUFIO2_X4Y27.I
  Clock network: ADC_des_inst/iob_clk/dclk_dly_n
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I
  Logical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I
  Location pin: BUFIO2_X4Y26.I
  Clock network: ADC_des_inst/iob_clk/dclk_dly_p
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB
  Logical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB
  Location pin: BUFIO2_X4Y26.IB
  Clock network: ADC_des_inst/iob_clk/dclk_dly_n
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_dclk_n = PERIOD TIMEGRP 
"ADC_des_inst_iob_dclk_n"         TS_DCLK_N HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_clk_x1GCLK = PERIOD TIMEGRP 
"ADC_des_inst_iob_clk_x1GCLK"         TS_DCLK_N * 4 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ADC_des_inst_iob_clk_x1GCLK = PERIOD TIMEGRP "ADC_des_inst_iob_clk_x1GCLK"
        TS_DCLK_N * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X4Y74.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X4Y78.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X4Y80.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_dclk_p = PERIOD TIMEGRP 
"ADC_des_inst_iob_dclk_p"         TS_DCLK_N HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_dclk_n_0 = PERIOD TIMEGRP 
"ADC_des_inst_iob_dclk_n_0"         TS_DCLK_P HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_clk_x1GCLK_0 = PERIOD TIMEGRP         
"ADC_des_inst_iob_clk_x1GCLK_0" TS_DCLK_P * 4 HIGH 50%;

 20677 paths analyzed, 11448 endpoints analyzed, 18 failing endpoints
 18 timing errors detected. (18 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.438ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Trigger/count_0 (SLICE_X74Y142.CE), 153 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.214ns (Levels of Logic = 6)
  Clock Path Skew:      -0.189ns (0.611 - 0.800)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X33Y173.Q4    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr
    SLICE_X98Y176.A3     net (fanout=6)        2.331   Aout_deser<0>
    SLICE_X98Y176.COUT   Topcya                0.409   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_lutdi
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
    SLICE_X98Y177.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
    SLICE_X98Y177.CMUX   Tcinc                 0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X77Y173.C6     net (fanout=1)        1.622   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X77Y173.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<15>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X77Y172.C1     net (fanout=1)        0.580   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X77Y172.C      Tilo                  0.259   N59
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11_SW0
    SLICE_X77Y172.B6     net (fanout=1)        0.285   N59
    SLICE_X77Y172.B      Tilo                  0.259   N59
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X74Y146.C5     net (fanout=2)        1.885   Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X74Y146.CMUX   Tilo                  0.251   Buf_SigProcs_inst/Trigger/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv1
    SLICE_X74Y142.CE     net (fanout=4)        0.672   Buf_SigProcs_inst/Trigger/_n0181_inv
    SLICE_X74Y142.CLK    Tceck                 0.335   Buf_SigProcs_inst/Trigger/count<3>
                                                       Buf_SigProcs_inst/Trigger/count_0
    -------------------------------------------------  ---------------------------
    Total                                     10.214ns (2.836ns logic, 7.378ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.206ns (Levels of Logic = 6)
  Clock Path Skew:      -0.189ns (0.611 - 0.800)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv to Buf_SigProcs_inst/Trigger/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X33Y172.Q2    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv
    SLICE_X98Y176.D3     net (fanout=6)        2.451   Aout_deser<6>
    SLICE_X98Y176.COUT   Topcyd                0.281   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_lutdi3
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
    SLICE_X98Y177.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
    SLICE_X98Y177.CMUX   Tcinc                 0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X77Y173.C6     net (fanout=1)        1.622   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X77Y173.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<15>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X77Y172.C1     net (fanout=1)        0.580   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X77Y172.C      Tilo                  0.259   N59
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11_SW0
    SLICE_X77Y172.B6     net (fanout=1)        0.285   N59
    SLICE_X77Y172.B      Tilo                  0.259   N59
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X74Y146.C5     net (fanout=2)        1.885   Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X74Y146.CMUX   Tilo                  0.251   Buf_SigProcs_inst/Trigger/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv1
    SLICE_X74Y142.CE     net (fanout=4)        0.672   Buf_SigProcs_inst/Trigger/_n0181_inv
    SLICE_X74Y142.CLK    Tceck                 0.335   Buf_SigProcs_inst/Trigger/count<3>
                                                       Buf_SigProcs_inst/Trigger/count_0
    -------------------------------------------------  ---------------------------
    Total                                     10.206ns (2.708ns logic, 7.498ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_slv (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.210ns (Levels of Logic = 5)
  Clock Path Skew:      -0.182ns (0.611 - 0.793)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_slv to Buf_SigProcs_inst/Trigger/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y174.Q4    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_slv
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_slv
    SLICE_X98Y177.C4     net (fanout=6)        2.621   Aout_deser<12>
    SLICE_X98Y177.CMUX   Topcc                 0.397   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_lutdi6
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X77Y173.C6     net (fanout=1)        1.622   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X77Y173.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<15>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X77Y172.C1     net (fanout=1)        0.580   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X77Y172.C      Tilo                  0.259   N59
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11_SW0
    SLICE_X77Y172.B6     net (fanout=1)        0.285   N59
    SLICE_X77Y172.B      Tilo                  0.259   N59
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X74Y146.C5     net (fanout=2)        1.885   Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X74Y146.CMUX   Tilo                  0.251   Buf_SigProcs_inst/Trigger/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv1
    SLICE_X74Y142.CE     net (fanout=4)        0.672   Buf_SigProcs_inst/Trigger/_n0181_inv
    SLICE_X74Y142.CLK    Tceck                 0.335   Buf_SigProcs_inst/Trigger/count<3>
                                                       Buf_SigProcs_inst/Trigger/count_0
    -------------------------------------------------  ---------------------------
    Total                                     10.210ns (2.545ns logic, 7.665ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Trigger/count_3 (SLICE_X74Y142.CE), 153 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.194ns (Levels of Logic = 6)
  Clock Path Skew:      -0.189ns (0.611 - 0.800)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X33Y173.Q4    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr
    SLICE_X98Y176.A3     net (fanout=6)        2.331   Aout_deser<0>
    SLICE_X98Y176.COUT   Topcya                0.409   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_lutdi
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
    SLICE_X98Y177.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
    SLICE_X98Y177.CMUX   Tcinc                 0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X77Y173.C6     net (fanout=1)        1.622   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X77Y173.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<15>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X77Y172.C1     net (fanout=1)        0.580   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X77Y172.C      Tilo                  0.259   N59
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11_SW0
    SLICE_X77Y172.B6     net (fanout=1)        0.285   N59
    SLICE_X77Y172.B      Tilo                  0.259   N59
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X74Y146.C5     net (fanout=2)        1.885   Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X74Y146.CMUX   Tilo                  0.251   Buf_SigProcs_inst/Trigger/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv1
    SLICE_X74Y142.CE     net (fanout=4)        0.672   Buf_SigProcs_inst/Trigger/_n0181_inv
    SLICE_X74Y142.CLK    Tceck                 0.315   Buf_SigProcs_inst/Trigger/count<3>
                                                       Buf_SigProcs_inst/Trigger/count_3
    -------------------------------------------------  ---------------------------
    Total                                     10.194ns (2.816ns logic, 7.378ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.186ns (Levels of Logic = 6)
  Clock Path Skew:      -0.189ns (0.611 - 0.800)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv to Buf_SigProcs_inst/Trigger/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X33Y172.Q2    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv
    SLICE_X98Y176.D3     net (fanout=6)        2.451   Aout_deser<6>
    SLICE_X98Y176.COUT   Topcyd                0.281   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_lutdi3
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
    SLICE_X98Y177.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
    SLICE_X98Y177.CMUX   Tcinc                 0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X77Y173.C6     net (fanout=1)        1.622   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X77Y173.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<15>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X77Y172.C1     net (fanout=1)        0.580   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X77Y172.C      Tilo                  0.259   N59
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11_SW0
    SLICE_X77Y172.B6     net (fanout=1)        0.285   N59
    SLICE_X77Y172.B      Tilo                  0.259   N59
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X74Y146.C5     net (fanout=2)        1.885   Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X74Y146.CMUX   Tilo                  0.251   Buf_SigProcs_inst/Trigger/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv1
    SLICE_X74Y142.CE     net (fanout=4)        0.672   Buf_SigProcs_inst/Trigger/_n0181_inv
    SLICE_X74Y142.CLK    Tceck                 0.315   Buf_SigProcs_inst/Trigger/count<3>
                                                       Buf_SigProcs_inst/Trigger/count_3
    -------------------------------------------------  ---------------------------
    Total                                     10.186ns (2.688ns logic, 7.498ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_slv (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.190ns (Levels of Logic = 5)
  Clock Path Skew:      -0.182ns (0.611 - 0.793)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_slv to Buf_SigProcs_inst/Trigger/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y174.Q4    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_slv
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_slv
    SLICE_X98Y177.C4     net (fanout=6)        2.621   Aout_deser<12>
    SLICE_X98Y177.CMUX   Topcc                 0.397   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_lutdi6
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X77Y173.C6     net (fanout=1)        1.622   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X77Y173.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<15>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X77Y172.C1     net (fanout=1)        0.580   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X77Y172.C      Tilo                  0.259   N59
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11_SW0
    SLICE_X77Y172.B6     net (fanout=1)        0.285   N59
    SLICE_X77Y172.B      Tilo                  0.259   N59
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X74Y146.C5     net (fanout=2)        1.885   Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X74Y146.CMUX   Tilo                  0.251   Buf_SigProcs_inst/Trigger/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv1
    SLICE_X74Y142.CE     net (fanout=4)        0.672   Buf_SigProcs_inst/Trigger/_n0181_inv
    SLICE_X74Y142.CLK    Tceck                 0.315   Buf_SigProcs_inst/Trigger/count<3>
                                                       Buf_SigProcs_inst/Trigger/count_3
    -------------------------------------------------  ---------------------------
    Total                                     10.190ns (2.525ns logic, 7.665ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Trigger/count_2 (SLICE_X74Y142.CE), 153 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.193ns (Levels of Logic = 6)
  Clock Path Skew:      -0.189ns (0.611 - 0.800)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X33Y173.Q4    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_mstr
    SLICE_X98Y176.A3     net (fanout=6)        2.331   Aout_deser<0>
    SLICE_X98Y176.COUT   Topcya                0.409   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_lutdi
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
    SLICE_X98Y177.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
    SLICE_X98Y177.CMUX   Tcinc                 0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X77Y173.C6     net (fanout=1)        1.622   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X77Y173.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<15>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X77Y172.C1     net (fanout=1)        0.580   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X77Y172.C      Tilo                  0.259   N59
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11_SW0
    SLICE_X77Y172.B6     net (fanout=1)        0.285   N59
    SLICE_X77Y172.B      Tilo                  0.259   N59
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X74Y146.C5     net (fanout=2)        1.885   Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X74Y146.CMUX   Tilo                  0.251   Buf_SigProcs_inst/Trigger/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv1
    SLICE_X74Y142.CE     net (fanout=4)        0.672   Buf_SigProcs_inst/Trigger/_n0181_inv
    SLICE_X74Y142.CLK    Tceck                 0.314   Buf_SigProcs_inst/Trigger/count<3>
                                                       Buf_SigProcs_inst/Trigger/count_2
    -------------------------------------------------  ---------------------------
    Total                                     10.193ns (2.815ns logic, 7.378ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.185ns (Levels of Logic = 6)
  Clock Path Skew:      -0.189ns (0.611 - 0.800)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv to Buf_SigProcs_inst/Trigger/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X33Y172.Q2    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv
    SLICE_X98Y176.D3     net (fanout=6)        2.451   Aout_deser<6>
    SLICE_X98Y176.COUT   Topcyd                0.281   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_lutdi3
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
    SLICE_X98Y177.CIN    net (fanout=1)        0.003   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<3>
    SLICE_X98Y177.CMUX   Tcinc                 0.279   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X77Y173.C6     net (fanout=1)        1.622   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X77Y173.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<15>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X77Y172.C1     net (fanout=1)        0.580   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X77Y172.C      Tilo                  0.259   N59
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11_SW0
    SLICE_X77Y172.B6     net (fanout=1)        0.285   N59
    SLICE_X77Y172.B      Tilo                  0.259   N59
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X74Y146.C5     net (fanout=2)        1.885   Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X74Y146.CMUX   Tilo                  0.251   Buf_SigProcs_inst/Trigger/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv1
    SLICE_X74Y142.CE     net (fanout=4)        0.672   Buf_SigProcs_inst/Trigger/_n0181_inv
    SLICE_X74Y142.CLK    Tceck                 0.314   Buf_SigProcs_inst/Trigger/count<3>
                                                       Buf_SigProcs_inst/Trigger/count_2
    -------------------------------------------------  ---------------------------
    Total                                     10.185ns (2.687ns logic, 7.498ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_slv (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.189ns (Levels of Logic = 5)
  Clock Path Skew:      -0.182ns (0.611 - 0.793)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_slv to Buf_SigProcs_inst/Trigger/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y174.Q4    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_slv
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_slv
    SLICE_X98Y177.C4     net (fanout=6)        2.621   Aout_deser<12>
    SLICE_X98Y177.CMUX   Topcc                 0.397   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_lutdi6
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X77Y173.C6     net (fanout=1)        1.622   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<6>
    SLICE_X77Y173.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/iDATA<15>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X77Y172.C1     net (fanout=1)        0.580   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_12_o_cy<7>
    SLICE_X77Y172.C      Tilo                  0.259   N59
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11_SW0
    SLICE_X77Y172.B6     net (fanout=1)        0.285   N59
    SLICE_X77Y172.B      Tilo                  0.259   N59
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X74Y146.C5     net (fanout=2)        1.885   Buf_SigProcs_inst/Trigger/_n0181_inv11
    SLICE_X74Y146.CMUX   Tilo                  0.251   Buf_SigProcs_inst/Trigger/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/_n0181_inv1
    SLICE_X74Y142.CE     net (fanout=4)        0.672   Buf_SigProcs_inst/Trigger/_n0181_inv
    SLICE_X74Y142.CLK    Tceck                 0.314   Buf_SigProcs_inst/Trigger/count<3>
                                                       Buf_SigProcs_inst/Trigger/count_2
    -------------------------------------------------  ---------------------------
    Total                                     10.189ns (2.524ns logic, 7.665ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ADC_des_inst_iob_clk_x1GCLK_0 = PERIOD TIMEGRP
        "ADC_des_inst_iob_clk_x1GCLK_0" TS_DCLK_P * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/state_FSM_FFd2 (SLICE_X67Y143.D5), 24 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/Trigger/int_trig_cnt_20 (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.768ns (Levels of Logic = 4)
  Clock Path Skew:      1.480ns (2.030 - 0.550)
  Source Clock:         gclk0 rising at 8.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 8.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/Trigger/int_trig_cnt_20 to Buf_SigProcs_inst/Circular_Buffer/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y142.AQ     Tcko                  0.200   Buf_SigProcs_inst/Trigger/int_trig_cnt<23>
                                                       Buf_SigProcs_inst/Trigger/int_trig_cnt_20
    SLICE_X67Y140.C4     net (fanout=2)        0.210   Buf_SigProcs_inst/Trigger/int_trig_cnt<20>
    SLICE_X67Y140.C      Tilo                  0.156   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000dda
                                                       Buf_SigProcs_inst/Trigger/Mmux_n013111
    SLICE_X67Y140.A2     net (fanout=1)        0.255   Buf_SigProcs_inst/Trigger/Mmux_n01311
    SLICE_X67Y140.A      Tilo                  0.156   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000dda
                                                       Buf_SigProcs_inst/Trigger/Mmux_n013115
    SLICE_X67Y143.C3     net (fanout=2)        0.355   Buf_SigProcs_inst/Trigger/Mmux_n013114
    SLICE_X67Y143.C      Tilo                  0.156   Buf_SigProcs_inst/Circular_Buffer/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/Mmux_n013116
    SLICE_X67Y143.D5     net (fanout=3)        0.065   trig_out
    SLICE_X67Y143.CLK    Tah         (-Th)    -0.215   Buf_SigProcs_inst/Circular_Buffer/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Circular_Buffer/state_FSM_FFd2-In1
                                                       Buf_SigProcs_inst/Circular_Buffer/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.768ns (0.883ns logic, 0.885ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/Trigger/int_trig_cnt_9 (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.778ns (Levels of Logic = 4)
  Clock Path Skew:      1.485ns (2.030 - 0.545)
  Source Clock:         gclk0 rising at 8.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 8.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/Trigger/int_trig_cnt_9 to Buf_SigProcs_inst/Circular_Buffer/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y139.BQ     Tcko                  0.200   Buf_SigProcs_inst/Trigger/int_trig_cnt<11>
                                                       Buf_SigProcs_inst/Trigger/int_trig_cnt_9
    SLICE_X67Y140.D4     net (fanout=2)        0.207   Buf_SigProcs_inst/Trigger/int_trig_cnt<9>
    SLICE_X67Y140.D      Tilo                  0.156   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000dda
                                                       Buf_SigProcs_inst/Trigger/Mmux_n013113
    SLICE_X67Y140.A6     net (fanout=1)        0.268   Buf_SigProcs_inst/Trigger/Mmux_n013112
    SLICE_X67Y140.A      Tilo                  0.156   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000dda
                                                       Buf_SigProcs_inst/Trigger/Mmux_n013115
    SLICE_X67Y143.C3     net (fanout=2)        0.355   Buf_SigProcs_inst/Trigger/Mmux_n013114
    SLICE_X67Y143.C      Tilo                  0.156   Buf_SigProcs_inst/Circular_Buffer/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/Mmux_n013116
    SLICE_X67Y143.D5     net (fanout=3)        0.065   trig_out
    SLICE_X67Y143.CLK    Tah         (-Th)    -0.215   Buf_SigProcs_inst/Circular_Buffer/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Circular_Buffer/state_FSM_FFd2-In1
                                                       Buf_SigProcs_inst/Circular_Buffer/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.778ns (0.883ns logic, 0.895ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/Trigger/int_trig_cnt_5 (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.807ns (Levels of Logic = 4)
  Clock Path Skew:      1.487ns (2.030 - 0.543)
  Source Clock:         gclk0 rising at 8.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 8.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/Trigger/int_trig_cnt_5 to Buf_SigProcs_inst/Circular_Buffer/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y138.BQ     Tcko                  0.200   Buf_SigProcs_inst/Trigger/int_trig_cnt<7>
                                                       Buf_SigProcs_inst/Trigger/int_trig_cnt_5
    SLICE_X65Y140.A4     net (fanout=2)        0.332   Buf_SigProcs_inst/Trigger/int_trig_cnt<5>
    SLICE_X65Y140.A      Tilo                  0.156   Buf_SigProcs_inst/Trigger/Mmux_n013113
                                                       Buf_SigProcs_inst/Trigger/Mmux_n013114
    SLICE_X67Y140.A5     net (fanout=1)        0.172   Buf_SigProcs_inst/Trigger/Mmux_n013113
    SLICE_X67Y140.A      Tilo                  0.156   Buf_SigProcs_inst/BL_cal/divideB/blk00000003/sig00000dda
                                                       Buf_SigProcs_inst/Trigger/Mmux_n013115
    SLICE_X67Y143.C3     net (fanout=2)        0.355   Buf_SigProcs_inst/Trigger/Mmux_n013114
    SLICE_X67Y143.C      Tilo                  0.156   Buf_SigProcs_inst/Circular_Buffer/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Trigger/Mmux_n013116
    SLICE_X67Y143.D5     net (fanout=3)        0.065   trig_out
    SLICE_X67Y143.CLK    Tah         (-Th)    -0.215   Buf_SigProcs_inst/Circular_Buffer/state_FSM_FFd2
                                                       Buf_SigProcs_inst/Circular_Buffer/state_FSM_FFd2-In1
                                                       Buf_SigProcs_inst/Circular_Buffer/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.807ns (0.883ns logic, 0.924ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram50/D (SLICE_X56Y171.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_slv (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram50/D (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.889ns (Levels of Logic = 0)
  Clock Path Skew:      1.597ns (2.124 - 0.527)
  Source Clock:         gclk0 rising at 8.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 8.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_slv to Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram50/D
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y174.Q4    Tiscko_Q              0.295   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_slv
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_slv
    SLICE_X56Y171.DX     net (fanout=6)        1.675   Aout_deser<12>
    SLICE_X56Y171.CLK    Tdh         (-Th)     0.081   Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N104
                                                       Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram50/D
    -------------------------------------------------  ---------------------------
    Total                                      1.889ns (0.214ns logic, 1.675ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram50/C (SLICE_X56Y171.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_slv (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram50/C (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.895ns (Levels of Logic = 0)
  Clock Path Skew:      1.597ns (2.124 - 0.527)
  Source Clock:         gclk0 rising at 8.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 8.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_slv to Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram50/C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y174.Q4    Tiscko_Q              0.295   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_slv
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_slv
    SLICE_X56Y171.DX     net (fanout=6)        1.675   Aout_deser<12>
    SLICE_X56Y171.CLK    Tdh         (-Th)     0.075   Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N104
                                                       Buf_SigProcs_inst/Circular_Buffer/Buffer_ChA/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram50/C
    -------------------------------------------------  ---------------------------
    Total                                      1.895ns (0.220ns logic, 1.675ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ADC_des_inst_iob_clk_x1GCLK_0 = PERIOD TIMEGRP
        "ADC_des_inst_iob_clk_x1GCLK_0" TS_DCLK_P * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X4Y74.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X4Y78.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X4Y80.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_dclk_p_0 = PERIOD TIMEGRP 
"ADC_des_inst_iob_dclk_p_0"         TS_DCLK_P HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns BEFORE COMP "Ethernet_Lite_RX_CLK";

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.081ns.
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (ILOGIC_X0Y109.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.919ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Ethernet_Lite_RX_ER (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      1.830ns (Levels of Logic = 2)
  Clock Path Delay:     1.774ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: Ethernet_Lite_RX_ER to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R4.I                 Tiopi                 0.887   Ethernet_Lite_RX_ER
                                                       Ethernet_Lite_RX_ER
                                                       Ethernet_Lite_RX_ER_IBUF
                                                       ProtoComp81.IMUX.4
    ILOGIC_X0Y109.D      net (fanout=1)        0.186   Ethernet_Lite_RX_ER_IBUF
    ILOGIC_X0Y109.CLK0   Tidock                0.757   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg
                                                       ProtoComp408.D2OFFBYP_SRC
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    -------------------------------------------------  ---------------------------
    Total                                      1.830ns (1.644ns logic, 0.186ns route)
                                                       (89.8% logic, 10.2% route)

  Minimum Clock Path at Fast Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 0.763   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp81.IMUX.14
    ILOGIC_X0Y109.CLK0   net (fanout=15)       1.011   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.763ns logic, 1.011ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I (ILOGIC_X0Y101.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.919ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Ethernet_Lite_RXD<1> (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      1.830ns (Levels of Logic = 2)
  Clock Path Delay:     1.774ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: Ethernet_Lite_RXD<1> to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P3.I                 Tiopi                 0.887   Ethernet_Lite_RXD<1>
                                                       Ethernet_Lite_RXD<1>
                                                       Ethernet_Lite_RXD_1_IBUF
                                                       ProtoComp81.IMUX.11
    ILOGIC_X0Y101.D      net (fanout=1)        0.186   Ethernet_Lite_RXD_1_IBUF
    ILOGIC_X0Y101.CLK0   Tidock                0.757   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<1>
                                                       ProtoComp408.D2OFFBYP_SRC.3
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.830ns (1.644ns logic, 0.186ns route)
                                                       (89.8% logic, 10.2% route)

  Minimum Clock Path at Fast Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 0.763   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp81.IMUX.14
    ILOGIC_X0Y101.CLK0   net (fanout=15)       1.011   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.763ns logic, 1.011ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (ILOGIC_X0Y103.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.919ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Ethernet_Lite_RXD<3> (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      1.830ns (Levels of Logic = 2)
  Clock Path Delay:     1.774ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: Ethernet_Lite_RXD<3> to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N6.I                 Tiopi                 0.887   Ethernet_Lite_RXD<3>
                                                       Ethernet_Lite_RXD<3>
                                                       Ethernet_Lite_RXD_3_IBUF
                                                       ProtoComp81.IMUX.13
    ILOGIC_X0Y103.D      net (fanout=1)        0.186   Ethernet_Lite_RXD_3_IBUF
    ILOGIC_X0Y103.CLK0   Tidock                0.757   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<3>
                                                       ProtoComp408.D2OFFBYP_SRC.5
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.830ns (1.644ns logic, 0.186ns route)
                                                       (89.8% logic, 10.2% route)

  Minimum Clock Path at Fast Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 0.763   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp81.IMUX.14
    ILOGIC_X0Y103.CLK0   net (fanout=15)       1.011   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.763ns logic, 1.011ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns BEFORE COMP "Ethernet_Lite_RX_CLK";
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I (ILOGIC_X0Y98.D), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.392ns (data path - clock path + uncertainty)
  Source:               Ethernet_Lite_RXD<0> (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Data Path Delay:      2.323ns (Levels of Logic = 2)
  Clock Path Delay:     3.740ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Ethernet_Lite_RXD<0> to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 1.126   Ethernet_Lite_RXD<0>
                                                       Ethernet_Lite_RXD<0>
                                                       Ethernet_Lite_RXD_0_IBUF
                                                       ProtoComp81.IMUX.10
    ILOGIC_X0Y98.D       net (fanout=1)        0.171   Ethernet_Lite_RXD_0_IBUF
    ILOGIC_X0Y98.CLK0    Tiockd      (-Th)    -1.026   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<0>
                                                       ProtoComp408.D2OFFBYP_SRC.2
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.323ns (2.152ns logic, 0.171ns route)
                                                       (92.6% logic, 7.4% route)

  Maximum Clock Path at Slow Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 1.310   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp81.IMUX.14
    ILOGIC_X0Y98.CLK0    net (fanout=15)       2.430   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      3.740ns (1.310ns logic, 2.430ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (ILOGIC_X0Y106.D), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.390ns (data path - clock path + uncertainty)
  Source:               Ethernet_Lite_RX_DV (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Data Path Delay:      2.323ns (Levels of Logic = 2)
  Clock Path Delay:     3.738ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Ethernet_Lite_RX_DV to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N7.I                 Tiopi                 1.126   Ethernet_Lite_RX_DV
                                                       Ethernet_Lite_RX_DV
                                                       Ethernet_Lite_RX_DV_IBUF
                                                       ProtoComp81.IMUX.5
    ILOGIC_X0Y106.D      net (fanout=1)        0.171   Ethernet_Lite_RX_DV_IBUF
    ILOGIC_X0Y106.CLK0   Tiockd      (-Th)    -1.026   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg
                                                       ProtoComp408.D2OFFBYP_SRC.1
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    -------------------------------------------------  ---------------------------
    Total                                      2.323ns (2.152ns logic, 0.171ns route)
                                                       (92.6% logic, 7.4% route)

  Maximum Clock Path at Slow Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 1.310   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp81.IMUX.14
    ILOGIC_X0Y106.CLK0   net (fanout=15)       2.428   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      3.738ns (1.310ns logic, 2.428ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I (ILOGIC_X0Y100.D), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.390ns (data path - clock path + uncertainty)
  Source:               Ethernet_Lite_RXD<2> (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Data Path Delay:      2.323ns (Levels of Logic = 2)
  Clock Path Delay:     3.738ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Ethernet_Lite_RXD<2> to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 1.126   Ethernet_Lite_RXD<2>
                                                       Ethernet_Lite_RXD<2>
                                                       Ethernet_Lite_RXD_2_IBUF
                                                       ProtoComp81.IMUX.12
    ILOGIC_X0Y100.D      net (fanout=1)        0.171   Ethernet_Lite_RXD_2_IBUF
    ILOGIC_X0Y100.CLK0   Tiockd      (-Th)    -1.026   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<2>
                                                       ProtoComp408.D2OFFBYP_SRC.4
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.323ns (2.152ns logic, 0.171ns route)
                                                       (92.6% logic, 7.4% route)

  Maximum Clock Path at Slow Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 1.310   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp81.IMUX.14
    ILOGIC_X0Y100.CLK0   net (fanout=15)       2.428   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      3.738ns (1.310ns logic, 2.428ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|     14.394ns|            0|          161|            0|      1195147|
| TS_mb_system_i_clock_generator|     10.000ns|     14.394ns|          N/A|          161|            0|      1195147|            0|
| _0_clock_generator_0_SIG_PLL0_|             |             |             |             |             |             |             |
| CLKOUT2                       |             |             |             |             |             |             |             |
| TS_mb_system_i_clk_600_0000MHz|      1.667ns|      1.249ns|          N/A|            0|            0|            0|            0|
| PLL0_nobuf                    |             |             |             |             |             |             |             |
| TS_mb_system_i_clk_600_0000MHz|      1.667ns|      1.249ns|          N/A|            0|            0|            0|            0|
| 180PLL0_nobuf                 |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_DCLK_N
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DCLK_N                      |      2.000ns|      0.925ns|      0.781ns|            0|            0|            0|            0|
| TS_ADC_des_inst_iob_dclk_n    |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_ADC_des_inst_iob_clk_x1GCLK|      8.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
| TS_ADC_des_inst_iob_dclk_p    |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_DCLK_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DCLK_P                      |      2.000ns|      0.925ns|      2.610ns|            0|           18|            0|        20677|
| TS_ADC_des_inst_iob_dclk_n_0  |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_ADC_des_inst_iob_clk_x1GCLK|      8.000ns|     10.438ns|          N/A|           18|            0|        20677|            0|
| _0                            |             |             |             |             |             |             |             |
| TS_ADC_des_inst_iob_dclk_p_0  |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Ethernet_Lite_RX_CLK
--------------------+------------+------------+------------+------------+-----------------------------------------+--------+
                    |Max Setup to|  Process   |Max Hold to |  Process   |                                         | Clock  |
Source              | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)                        | Phase  |
--------------------+------------+------------+------------+------------+-----------------------------------------+--------+
Ethernet_Lite_RXD<0>|    0.050(R)|      FAST  |    1.442(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RXD<1>|    0.081(R)|      FAST  |    1.379(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RXD<2>|    0.052(R)|      FAST  |    1.440(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RXD<3>|    0.081(R)|      FAST  |    1.379(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RX_DV |    0.052(R)|      FAST  |    1.440(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RX_ER |    0.081(R)|      FAST  |    1.379(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
--------------------+------------+------------+------------+------------+-----------------------------------------+--------+

Clock Ethernet_Lite_TX_CLK to Pad
--------------------+-----------------+------------+-----------------+------------+----------------------------------------------------+--------+
                    |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                                                    | Clock  |
Destination         |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)                                   | Phase  |
--------------------+-----------------+------------+-----------------+------------+----------------------------------------------------+--------+
Ethernet_Lite_TXD<0>|         7.058(F)|      SLOW  |         3.971(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TXD<1>|         7.221(F)|      SLOW  |         4.070(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TXD<2>|         7.014(F)|      SLOW  |         4.020(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TXD<3>|         7.014(F)|      SLOW  |         4.020(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TX_EN |         7.348(F)|      SLOW  |         4.221(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
--------------------+-----------------+------------+-----------------+------------+----------------------------------------------------+--------+

Clock to Setup on destination clock CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
CLK                 |   14.394|         |         |         |
Ethernet_Lite_RX_CLK|         |    2.076|         |         |
Ethernet_Lite_TX_CLK|    4.571|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_10MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_10MHz      |   84.250|         |         |         |
DCLK_N         |    7.971|         |         |         |
DCLK_P         |    7.971|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_10MHz      |   16.961|         |         |         |
DCLK_N         |   10.438|         |         |         |
DCLK_P         |   10.438|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_10MHz      |   16.961|         |         |         |
DCLK_N         |   10.438|         |         |         |
DCLK_P         |   10.438|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ethernet_Lite_RX_CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
CLK                 |    7.252|         |    5.769|         |
Ethernet_Lite_RX_CLK|         |         |    3.022|    2.762|
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ethernet_Lite_TX_CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
CLK                 |    5.485|         |    6.613|         |
Ethernet_Lite_TX_CLK|    4.562|         |    4.512|         |
--------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 179  Score: 214233  (Setup/Max: 214233, Hold: 0)

Constraints cover 10375892406070725000000000000000000000000000000000 paths, 2 nets, and 109549 connections

Design statistics:
   Minimum period:  84.250ns{1}   (Maximum frequency:  11.869MHz)
   Maximum path delay from/to any node:   5.743ns
   Maximum net skew:   1.418ns
   Minimum input required time before clock:   0.081ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jul 25 12:56:13 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 609 MB



