Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Oct 13 17:13:02 2017
| Host         : ad-ubuntu running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab8_elevator_control_timing_summary_routed.rpt -rpx lab8_elevator_control_timing_summary_routed.rpx
| Design       : lab8_elevator_control
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: lift1_floor[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lift1_floor[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: lift1_floor[3] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: display/clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There is 1 combinational loop in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.105        0.000                      0                   15        0.280        0.000                      0                   15        4.500        0.000                       0                    16  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.105        0.000                      0                   15        0.280        0.000                      0                   15        4.500        0.000                       0                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 display/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 2.028ns (52.018%)  route 1.871ns (47.982%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.626     5.147    display/clk
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/counter_reg[10]/Q
                         net (fo=5, routed)           0.892     6.495    display/counter_reg[10]
    SLICE_X62Y30         LUT5 (Prop_lut5_I2_O)        0.152     6.647 r  display/clock_i_3/O
                         net (fo=11, routed)          0.979     7.626    display/clock_i_3_n_0
    SLICE_X63Y28         LUT4 (Prop_lut4_I2_O)        0.326     7.952 r  display/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.952    display/counter[0]_i_5_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.484 r  display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.484    display/counter_reg[0]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.598    display/counter_reg[4]_i_1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  display/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.712    display/counter_reg[8]_i_1_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.046 r  display/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.046    display/counter_reg[12]_i_1_n_6
    SLICE_X63Y31         FDRE                                         r  display/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.509    14.850    display/clk
    SLICE_X63Y31         FDRE                                         r  display/counter_reg[13]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X63Y31         FDRE (Setup_fdre_C_D)        0.062    15.151    display/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 display/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 1.917ns (50.612%)  route 1.871ns (49.388%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.626     5.147    display/clk
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/counter_reg[10]/Q
                         net (fo=5, routed)           0.892     6.495    display/counter_reg[10]
    SLICE_X62Y30         LUT5 (Prop_lut5_I2_O)        0.152     6.647 r  display/clock_i_3/O
                         net (fo=11, routed)          0.979     7.626    display/clock_i_3_n_0
    SLICE_X63Y28         LUT4 (Prop_lut4_I2_O)        0.326     7.952 r  display/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.952    display/counter[0]_i_5_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.484 r  display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.484    display/counter_reg[0]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.598    display/counter_reg[4]_i_1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  display/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.712    display/counter_reg[8]_i_1_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.935 r  display/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.935    display/counter_reg[12]_i_1_n_7
    SLICE_X63Y31         FDRE                                         r  display/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.509    14.850    display/clk
    SLICE_X63Y31         FDRE                                         r  display/counter_reg[12]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X63Y31         FDRE (Setup_fdre_C_D)        0.062    15.151    display/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 display/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.914ns (50.573%)  route 1.871ns (49.427%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.626     5.147    display/clk
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/counter_reg[10]/Q
                         net (fo=5, routed)           0.892     6.495    display/counter_reg[10]
    SLICE_X62Y30         LUT5 (Prop_lut5_I2_O)        0.152     6.647 r  display/clock_i_3/O
                         net (fo=11, routed)          0.979     7.626    display/clock_i_3_n_0
    SLICE_X63Y28         LUT4 (Prop_lut4_I2_O)        0.326     7.952 r  display/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.952    display/counter[0]_i_5_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.484 r  display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.484    display/counter_reg[0]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.598    display/counter_reg[4]_i_1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.932 r  display/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.932    display/counter_reg[8]_i_1_n_6
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.508    14.849    display/clk
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[9]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X63Y30         FDRE (Setup_fdre_C_D)        0.062    15.174    display/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.263ns  (required time - arrival time)
  Source:                 display/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 1.893ns (50.297%)  route 1.871ns (49.703%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.626     5.147    display/clk
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/counter_reg[10]/Q
                         net (fo=5, routed)           0.892     6.495    display/counter_reg[10]
    SLICE_X62Y30         LUT5 (Prop_lut5_I2_O)        0.152     6.647 r  display/clock_i_3/O
                         net (fo=11, routed)          0.979     7.626    display/clock_i_3_n_0
    SLICE_X63Y28         LUT4 (Prop_lut4_I2_O)        0.326     7.952 r  display/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.952    display/counter[0]_i_5_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.484 r  display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.484    display/counter_reg[0]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.598    display/counter_reg[4]_i_1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.911 r  display/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.911    display/counter_reg[8]_i_1_n_4
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.508    14.849    display/clk
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[11]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X63Y30         FDRE (Setup_fdre_C_D)        0.062    15.174    display/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  6.263    

Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 display/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 1.800ns (49.037%)  route 1.871ns (50.963%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.626     5.147    display/clk
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/counter_reg[10]/Q
                         net (fo=5, routed)           0.892     6.495    display/counter_reg[10]
    SLICE_X62Y30         LUT5 (Prop_lut5_I2_O)        0.152     6.647 r  display/clock_i_3/O
                         net (fo=11, routed)          0.979     7.626    display/clock_i_3_n_0
    SLICE_X63Y28         LUT4 (Prop_lut4_I2_O)        0.326     7.952 r  display/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.952    display/counter[0]_i_5_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.484 r  display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.484    display/counter_reg[0]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.818 r  display/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.818    display/counter_reg[4]_i_1_n_6
    SLICE_X63Y29         FDRE                                         r  display/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.508    14.849    display/clk
    SLICE_X63Y29         FDRE                                         r  display/counter_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y29         FDRE (Setup_fdre_C_D)        0.062    15.150    display/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -8.818    
  -------------------------------------------------------------------
                         slack                                  6.332    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 display/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 1.819ns (49.300%)  route 1.871ns (50.700%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.626     5.147    display/clk
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/counter_reg[10]/Q
                         net (fo=5, routed)           0.892     6.495    display/counter_reg[10]
    SLICE_X62Y30         LUT5 (Prop_lut5_I2_O)        0.152     6.647 r  display/clock_i_3/O
                         net (fo=11, routed)          0.979     7.626    display/clock_i_3_n_0
    SLICE_X63Y28         LUT4 (Prop_lut4_I2_O)        0.326     7.952 r  display/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.952    display/counter[0]_i_5_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.484 r  display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.484    display/counter_reg[0]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.598    display/counter_reg[4]_i_1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.837 r  display/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.837    display/counter_reg[8]_i_1_n_5
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.508    14.849    display/clk
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[10]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X63Y30         FDRE (Setup_fdre_C_D)        0.062    15.174    display/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 display/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.779ns (48.744%)  route 1.871ns (51.256%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.626     5.147    display/clk
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/counter_reg[10]/Q
                         net (fo=5, routed)           0.892     6.495    display/counter_reg[10]
    SLICE_X62Y30         LUT5 (Prop_lut5_I2_O)        0.152     6.647 r  display/clock_i_3/O
                         net (fo=11, routed)          0.979     7.626    display/clock_i_3_n_0
    SLICE_X63Y28         LUT4 (Prop_lut4_I2_O)        0.326     7.952 r  display/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.952    display/counter[0]_i_5_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.484 r  display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.484    display/counter_reg[0]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.797 r  display/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.797    display/counter_reg[4]_i_1_n_4
    SLICE_X63Y29         FDRE                                         r  display/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.508    14.849    display/clk
    SLICE_X63Y29         FDRE                                         r  display/counter_reg[7]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y29         FDRE (Setup_fdre_C_D)        0.062    15.150    display/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 display/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 1.803ns (49.079%)  route 1.871ns (50.921%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.626     5.147    display/clk
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/counter_reg[10]/Q
                         net (fo=5, routed)           0.892     6.495    display/counter_reg[10]
    SLICE_X62Y30         LUT5 (Prop_lut5_I2_O)        0.152     6.647 r  display/clock_i_3/O
                         net (fo=11, routed)          0.979     7.626    display/clock_i_3_n_0
    SLICE_X63Y28         LUT4 (Prop_lut4_I2_O)        0.326     7.952 r  display/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.952    display/counter[0]_i_5_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.484 r  display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.484    display/counter_reg[0]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.598    display/counter_reg[4]_i_1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.821 r  display/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.821    display/counter_reg[8]_i_1_n_7
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.508    14.849    display/clk
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[8]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X63Y30         FDRE (Setup_fdre_C_D)        0.062    15.174    display/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 display/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 1.705ns (47.683%)  route 1.871ns (52.317%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.626     5.147    display/clk
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/counter_reg[10]/Q
                         net (fo=5, routed)           0.892     6.495    display/counter_reg[10]
    SLICE_X62Y30         LUT5 (Prop_lut5_I2_O)        0.152     6.647 r  display/clock_i_3/O
                         net (fo=11, routed)          0.979     7.626    display/clock_i_3_n_0
    SLICE_X63Y28         LUT4 (Prop_lut4_I2_O)        0.326     7.952 r  display/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.952    display/counter[0]_i_5_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.484 r  display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.484    display/counter_reg[0]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.723 r  display/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.723    display/counter_reg[4]_i_1_n_5
    SLICE_X63Y29         FDRE                                         r  display/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.508    14.849    display/clk
    SLICE_X63Y29         FDRE                                         r  display/counter_reg[6]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y29         FDRE (Setup_fdre_C_D)        0.062    15.150    display/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.443ns  (required time - arrival time)
  Source:                 display/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 1.689ns (47.448%)  route 1.871ns (52.552%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.626     5.147    display/clk
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/counter_reg[10]/Q
                         net (fo=5, routed)           0.892     6.495    display/counter_reg[10]
    SLICE_X62Y30         LUT5 (Prop_lut5_I2_O)        0.152     6.647 r  display/clock_i_3/O
                         net (fo=11, routed)          0.979     7.626    display/clock_i_3_n_0
    SLICE_X63Y28         LUT4 (Prop_lut4_I2_O)        0.326     7.952 r  display/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.952    display/counter[0]_i_5_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.484 r  display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.484    display/counter_reg[0]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.707 r  display/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.707    display/counter_reg[4]_i_1_n_7
    SLICE_X63Y29         FDRE                                         r  display/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.508    14.849    display/clk
    SLICE_X63Y29         FDRE                                         r  display/counter_reg[4]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y29         FDRE (Setup_fdre_C_D)        0.062    15.150    display/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  6.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 display/clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.468    display/clk
    SLICE_X62Y28         FDRE                                         r  display/clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  display/clock_reg/Q
                         net (fo=10, routed)          0.185     1.794    display/clock
    SLICE_X62Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.839 r  display/clock_i_1/O
                         net (fo=1, routed)           0.000     1.839    display/clock_i_1_n_0
    SLICE_X62Y28         FDRE                                         r  display/clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.854     1.981    display/clk
    SLICE_X62Y28         FDRE                                         r  display/clock_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.091     1.559    display/clock_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 display/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.252ns (61.771%)  route 0.156ns (38.229%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.587     1.470    display/clk
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  display/counter_reg[10]/Q
                         net (fo=5, routed)           0.156     1.767    display/counter_reg[10]
    SLICE_X63Y30         LUT6 (Prop_lut6_I4_O)        0.045     1.812 r  display/counter[8]_i_3/O
                         net (fo=1, routed)           0.000     1.812    display/counter[8]_i_3_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.878 r  display/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    display/counter_reg[8]_i_1_n_5
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.856     1.983    display/clk
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[10]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.105     1.575    display/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 display/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.468    display/clk
    SLICE_X63Y28         FDRE                                         r  display/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  display/counter_reg[0]/Q
                         net (fo=1, routed)           0.156     1.765    display/counter_reg_n_0_[0]
    SLICE_X63Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.810 r  display/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     1.810    display/counter[0]_i_5_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.880 r  display/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.880    display/counter_reg[0]_i_1_n_7
    SLICE_X63Y28         FDRE                                         r  display/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.854     1.981    display/clk
    SLICE_X63Y28         FDRE                                         r  display/counter_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    display/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 display/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.586     1.469    display/clk
    SLICE_X63Y29         FDRE                                         r  display/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  display/counter_reg[7]/Q
                         net (fo=2, routed)           0.169     1.779    display/counter_reg[7]
    SLICE_X63Y29         LUT4 (Prop_lut4_I0_O)        0.045     1.824 r  display/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.824    display/counter[4]_i_2_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.887 r  display/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    display/counter_reg[4]_i_1_n_4
    SLICE_X63Y29         FDRE                                         r  display/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.855     1.982    display/clk
    SLICE_X63Y29         FDRE                                         r  display/counter_reg[7]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.105     1.574    display/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 display/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.252ns (58.135%)  route 0.181ns (41.865%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.588     1.471    display/clk
    SLICE_X63Y31         FDRE                                         r  display/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  display/counter_reg[13]/Q
                         net (fo=15, routed)          0.181     1.794    display/counter_reg[13]
    SLICE_X63Y29         LUT4 (Prop_lut4_I2_O)        0.045     1.839 r  display/counter[4]_i_3/O
                         net (fo=1, routed)           0.000     1.839    display/counter[4]_i_3_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.905 r  display/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    display/counter_reg[4]_i_1_n_5
    SLICE_X63Y29         FDRE                                         r  display/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.855     1.982    display/clk
    SLICE_X63Y29         FDRE                                         r  display/counter_reg[6]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.105     1.588    display/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 display/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.586     1.469    display/clk
    SLICE_X63Y29         FDRE                                         r  display/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  display/counter_reg[4]/Q
                         net (fo=2, routed)           0.167     1.777    display/counter_reg[4]
    SLICE_X63Y29         LUT4 (Prop_lut4_I0_O)        0.045     1.822 r  display/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     1.822    display/counter[4]_i_5_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.892 r  display/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.892    display/counter_reg[4]_i_1_n_7
    SLICE_X63Y29         FDRE                                         r  display/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.855     1.982    display/clk
    SLICE_X63Y29         FDRE                                         r  display/counter_reg[4]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.105     1.574    display/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.588     1.471    display/clk
    SLICE_X63Y31         FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  display/counter_reg[12]/Q
                         net (fo=4, routed)           0.168     1.780    display/counter_reg[12]
    SLICE_X63Y31         LUT4 (Prop_lut4_I0_O)        0.045     1.825 r  display/counter[12]_i_3/O
                         net (fo=1, routed)           0.000     1.825    display/counter[12]_i_3_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.895 r  display/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    display/counter_reg[12]_i_1_n_7
    SLICE_X63Y31         FDRE                                         r  display/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.857     1.984    display/clk
    SLICE_X63Y31         FDRE                                         r  display/counter_reg[12]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y31         FDRE (Hold_fdre_C_D)         0.105     1.576    display/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 display/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.861%)  route 0.181ns (42.139%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.587     1.470    display/clk
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  display/counter_reg[11]/Q
                         net (fo=4, routed)           0.181     1.792    display/counter_reg[11]
    SLICE_X63Y30         LUT4 (Prop_lut4_I0_O)        0.045     1.837 r  display/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.837    display/counter[8]_i_2_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.900 r  display/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    display/counter_reg[8]_i_1_n_4
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.856     1.983    display/clk
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[11]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.105     1.575    display/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 display/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.251ns (55.645%)  route 0.200ns (44.355%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.587     1.470    display/clk
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  display/counter_reg[10]/Q
                         net (fo=5, routed)           0.200     1.811    display/counter_reg[10]
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.856 r  display/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.856    display/counter[12]_i_2_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.921 r  display/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.921    display/counter_reg[12]_i_1_n_6
    SLICE_X63Y31         FDRE                                         r  display/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.857     1.984    display/clk
    SLICE_X63Y31         FDRE                                         r  display/counter_reg[13]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X63Y31         FDRE (Hold_fdre_C_D)         0.105     1.590    display/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 display/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.251ns (56.594%)  route 0.193ns (43.406%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.587     1.470    display/clk
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  display/counter_reg[8]/Q
                         net (fo=5, routed)           0.193     1.804    display/counter_reg[8]
    SLICE_X63Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.849 r  display/counter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.849    display/counter[8]_i_4_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.914 r  display/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.914    display/counter_reg[8]_i_1_n_6
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.856     1.983    display/clk
    SLICE_X63Y30         FDRE                                         r  display/counter_reg[9]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.105     1.575    display/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.339    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y28   display/clock_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   display/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y30   display/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y30   display/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y31   display/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y31   display/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   display/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   display/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   display/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   display/clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   display/clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   display/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   display/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y30   display/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y30   display/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y31   display/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y31   display/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   display/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   display/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   display/clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   display/clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   display/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   display/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y30   display/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y30   display/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y31   display/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y31   display/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   display/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   display/counter_reg[1]/C



