# uart_system_verilog
A simple UART implementation in Verilog with TX/RX FIFO buffers.
