// Seed: 420318258
module module_0 (
    output tri  id_0,
    input  tri0 id_1,
    input  tri  id_2,
    input  wor  id_3,
    input  tri0 id_4,
    output tri0 id_5
    , id_9,
    input  tri0 id_6,
    output wand id_7
);
  wire id_10;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply1 id_3,
    input logic id_4,
    output wor id_5,
    input wor id_6,
    input tri1 id_7,
    input wire module_1,
    input wire id_9,
    input supply1 id_10,
    output tri1 id_11,
    input tri1 id_12,
    output wor id_13,
    input wor id_14,
    output uwire id_15,
    output logic id_16,
    output tri0 id_17
);
  assign id_15 = 1;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_2,
      id_12,
      id_1,
      id_13,
      id_7,
      id_11
  );
  assign modCall_1.type_4 = 0;
  always @(posedge 1'b0 or posedge 1) begin : LABEL_0
    id_16 <= id_4;
  end
endmodule
