============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Wed May 15 16:31:39 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(158)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.311640s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (48.8%)

RUN-1004 : used memory is 272 MB, reserved memory is 244 MB, peak memory is 277 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[0]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 7.2500 -phase 270 [get_pins {clk_gen_inst/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[0] -source  -master_clock clk -multiply_by 7.2500 -phase 270 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2143 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2143 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2143 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2143 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 7.2500 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 7.2500 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96039763705856"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4230542786560"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5.4370000000000003 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5.4370000000000003"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5.4370000000000003 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5.4370000000000003"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96039763705856"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5.4370000000000003 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5.4370000000000003"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5.4370000000000003 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5.4370000000000003"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 85414014615552"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3940000000000001 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3940000000000001"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3940000000000001 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3940000000000001"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net U_APB_VGA_CONTROL/vga_en will be merged to another kept net vga_en
SYN-5055 WARNING: The kept net u_logic/HWDATA[31] will be merged to another kept net ISP/HWDATA[31]
SYN-5055 WARNING: The kept net u_logic/HWDATA[30] will be merged to another kept net ISP/HWDATA[30]
SYN-5055 WARNING: The kept net u_logic/HWDATA[29] will be merged to another kept net ISP/HWDATA[29]
SYN-5055 WARNING: The kept net u_logic/HWDATA[28] will be merged to another kept net ISP/HWDATA[28]
SYN-5055 WARNING: The kept net u_logic/HWDATA[27] will be merged to another kept net ISP/HWDATA[27]
SYN-5055 WARNING: The kept net u_logic/HWDATA[26] will be merged to another kept net ISP/HWDATA[26]
SYN-5055 WARNING: The kept net u_logic/HWDATA[25] will be merged to another kept net ISP/HWDATA[25]
SYN-5055 WARNING: The kept net u_logic/HWDATA[24] will be merged to another kept net ISP/HWDATA[24]
SYN-5055 WARNING: The kept net u_logic/HWDATA[23] will be merged to another kept net ISP/HWDATA[23]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sdram_top_inst/clk_out is clkc0 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/clk_out as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 9960 instances
RUN-0007 : 6147 luts, 2960 seqs, 473 mslices, 250 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 11145 nets
RUN-1001 : 6609 nets have 2 pins
RUN-1001 : 3256 nets have [3 - 5] pins
RUN-1001 : 759 nets have [6 - 10] pins
RUN-1001 : 296 nets have [11 - 20] pins
RUN-1001 : 211 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     227     
RUN-1001 :   No   |  No   |  Yes  |    1284     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     646     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  60   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 79
PHY-3001 : Initial placement ...
PHY-3001 : design contains 9958 instances, 6147 luts, 2960 seqs, 723 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47142, tnet num: 11143, tinst num: 9958, tnode num: 56970, tedge num: 77107.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11143 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.979863s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (78.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.66601e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 9958.
PHY-3001 : Level 1 #clusters 1408.
PHY-3001 : End clustering;  0.082834s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (56.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 738981, overlap = 328.188
PHY-3002 : Step(2): len = 642091, overlap = 352.125
PHY-3002 : Step(3): len = 466251, overlap = 465.656
PHY-3002 : Step(4): len = 403547, overlap = 497.406
PHY-3002 : Step(5): len = 332320, overlap = 566.656
PHY-3002 : Step(6): len = 293560, overlap = 633.406
PHY-3002 : Step(7): len = 241663, overlap = 667.125
PHY-3002 : Step(8): len = 212714, overlap = 695.906
PHY-3002 : Step(9): len = 185258, overlap = 758.062
PHY-3002 : Step(10): len = 164711, overlap = 773.125
PHY-3002 : Step(11): len = 148151, overlap = 804.438
PHY-3002 : Step(12): len = 137735, overlap = 821.906
PHY-3002 : Step(13): len = 128473, overlap = 842.438
PHY-3002 : Step(14): len = 120284, overlap = 851.688
PHY-3002 : Step(15): len = 111225, overlap = 876.281
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.21723e-06
PHY-3002 : Step(16): len = 132984, overlap = 813.188
PHY-3002 : Step(17): len = 189989, overlap = 667.312
PHY-3002 : Step(18): len = 208987, overlap = 607.562
PHY-3002 : Step(19): len = 210819, overlap = 596.688
PHY-3002 : Step(20): len = 201750, overlap = 549.875
PHY-3002 : Step(21): len = 194279, overlap = 534.125
PHY-3002 : Step(22): len = 187206, overlap = 522.281
PHY-3002 : Step(23): len = 182546, overlap = 532.531
PHY-3002 : Step(24): len = 179113, overlap = 549.406
PHY-3002 : Step(25): len = 174772, overlap = 553.656
PHY-3002 : Step(26): len = 172844, overlap = 551.812
PHY-3002 : Step(27): len = 169635, overlap = 558.531
PHY-3002 : Step(28): len = 169069, overlap = 554.875
PHY-3002 : Step(29): len = 167239, overlap = 552.281
PHY-3002 : Step(30): len = 166102, overlap = 540.156
PHY-3002 : Step(31): len = 165975, overlap = 544.469
PHY-3002 : Step(32): len = 166351, overlap = 539.812
PHY-3002 : Step(33): len = 165762, overlap = 551.156
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.43446e-06
PHY-3002 : Step(34): len = 171287, overlap = 528.688
PHY-3002 : Step(35): len = 182163, overlap = 509.062
PHY-3002 : Step(36): len = 189439, overlap = 493.438
PHY-3002 : Step(37): len = 193670, overlap = 490.188
PHY-3002 : Step(38): len = 194379, overlap = 492.875
PHY-3002 : Step(39): len = 194168, overlap = 495.062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.86892e-06
PHY-3002 : Step(40): len = 206232, overlap = 477.688
PHY-3002 : Step(41): len = 224486, overlap = 454.469
PHY-3002 : Step(42): len = 234973, overlap = 428.438
PHY-3002 : Step(43): len = 238809, overlap = 403.656
PHY-3002 : Step(44): len = 237135, overlap = 388.125
PHY-3002 : Step(45): len = 234734, overlap = 389.312
PHY-3002 : Step(46): len = 232467, overlap = 389.094
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.77378e-05
PHY-3002 : Step(47): len = 249359, overlap = 344.156
PHY-3002 : Step(48): len = 267466, overlap = 296.344
PHY-3002 : Step(49): len = 277723, overlap = 280.906
PHY-3002 : Step(50): len = 280987, overlap = 269.719
PHY-3002 : Step(51): len = 280131, overlap = 271.906
PHY-3002 : Step(52): len = 279502, overlap = 272.469
PHY-3002 : Step(53): len = 276289, overlap = 285.094
PHY-3002 : Step(54): len = 273565, overlap = 293.594
PHY-3002 : Step(55): len = 270942, overlap = 294.625
PHY-3002 : Step(56): len = 270283, overlap = 306.062
PHY-3002 : Step(57): len = 270469, overlap = 315.562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.54757e-05
PHY-3002 : Step(58): len = 283977, overlap = 283.844
PHY-3002 : Step(59): len = 297764, overlap = 258.469
PHY-3002 : Step(60): len = 306422, overlap = 235.844
PHY-3002 : Step(61): len = 311869, overlap = 212.969
PHY-3002 : Step(62): len = 314644, overlap = 217.906
PHY-3002 : Step(63): len = 316961, overlap = 215.281
PHY-3002 : Step(64): len = 314917, overlap = 217.781
PHY-3002 : Step(65): len = 314135, overlap = 217.719
PHY-3002 : Step(66): len = 313524, overlap = 213.812
PHY-3002 : Step(67): len = 313986, overlap = 214.156
PHY-3002 : Step(68): len = 313629, overlap = 213.188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.09513e-05
PHY-3002 : Step(69): len = 327544, overlap = 191.812
PHY-3002 : Step(70): len = 338795, overlap = 192.062
PHY-3002 : Step(71): len = 342765, overlap = 184.281
PHY-3002 : Step(72): len = 346113, overlap = 175.969
PHY-3002 : Step(73): len = 350744, overlap = 166.562
PHY-3002 : Step(74): len = 353958, overlap = 162.5
PHY-3002 : Step(75): len = 353007, overlap = 158.156
PHY-3002 : Step(76): len = 352875, overlap = 155.031
PHY-3002 : Step(77): len = 352625, overlap = 159.812
PHY-3002 : Step(78): len = 352879, overlap = 153.562
PHY-3002 : Step(79): len = 351723, overlap = 157.531
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000141903
PHY-3002 : Step(80): len = 362572, overlap = 147.562
PHY-3002 : Step(81): len = 370142, overlap = 141.344
PHY-3002 : Step(82): len = 370784, overlap = 141.062
PHY-3002 : Step(83): len = 372064, overlap = 131.844
PHY-3002 : Step(84): len = 376511, overlap = 127
PHY-3002 : Step(85): len = 380162, overlap = 124.344
PHY-3002 : Step(86): len = 380192, overlap = 115.906
PHY-3002 : Step(87): len = 380236, overlap = 119.969
PHY-3002 : Step(88): len = 381372, overlap = 121.156
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000283805
PHY-3002 : Step(89): len = 389091, overlap = 118.438
PHY-3002 : Step(90): len = 393636, overlap = 118.25
PHY-3002 : Step(91): len = 393199, overlap = 109.5
PHY-3002 : Step(92): len = 394261, overlap = 109.219
PHY-3002 : Step(93): len = 398248, overlap = 113.094
PHY-3002 : Step(94): len = 401611, overlap = 105.719
PHY-3002 : Step(95): len = 401794, overlap = 106.188
PHY-3002 : Step(96): len = 402206, overlap = 110.469
PHY-3002 : Step(97): len = 403783, overlap = 106.625
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000567611
PHY-3002 : Step(98): len = 408595, overlap = 101.938
PHY-3002 : Step(99): len = 411622, overlap = 91.9375
PHY-3002 : Step(100): len = 411849, overlap = 97.375
PHY-3002 : Step(101): len = 412760, overlap = 102.344
PHY-3002 : Step(102): len = 416569, overlap = 109.688
PHY-3002 : Step(103): len = 420283, overlap = 103.438
PHY-3002 : Step(104): len = 419593, overlap = 104.188
PHY-3002 : Step(105): len = 419963, overlap = 103.469
PHY-3002 : Step(106): len = 422021, overlap = 110.219
PHY-3002 : Step(107): len = 423729, overlap = 105.281
PHY-3002 : Step(108): len = 423161, overlap = 106.875
PHY-3002 : Step(109): len = 423986, overlap = 98.7188
PHY-3002 : Step(110): len = 425745, overlap = 96.3125
PHY-3002 : Step(111): len = 426681, overlap = 95.8125
PHY-3002 : Step(112): len = 425609, overlap = 93.375
PHY-3002 : Step(113): len = 425584, overlap = 92.5
PHY-3002 : Step(114): len = 426658, overlap = 89.0938
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00113522
PHY-3002 : Step(115): len = 430439, overlap = 88.75
PHY-3002 : Step(116): len = 433711, overlap = 80.9062
PHY-3002 : Step(117): len = 433619, overlap = 78.6562
PHY-3002 : Step(118): len = 434114, overlap = 79
PHY-3002 : Step(119): len = 436333, overlap = 79
PHY-3002 : Step(120): len = 437508, overlap = 79.5312
PHY-3002 : Step(121): len = 437182, overlap = 77.2812
PHY-3002 : Step(122): len = 437278, overlap = 81.7812
PHY-3002 : Step(123): len = 438404, overlap = 76.9062
PHY-3002 : Step(124): len = 439754, overlap = 79.0312
PHY-3002 : Step(125): len = 439933, overlap = 76.9062
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0018874
PHY-3002 : Step(126): len = 441431, overlap = 76.3125
PHY-3002 : Step(127): len = 443124, overlap = 76
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014151s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (110.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11145.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 594328, over cnt = 1295(3%), over = 7301, worst = 30
PHY-1001 : End global iterations;  0.329504s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (37.9%)

PHY-1001 : Congestion index: top1 = 84.27, top5 = 62.46, top10 = 52.48, top15 = 46.08.
PHY-3001 : End congestion estimation;  0.436293s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (43.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11143 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.415582s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (86.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000159073
PHY-3002 : Step(128): len = 498500, overlap = 21.2812
PHY-3002 : Step(129): len = 503165, overlap = 20.4062
PHY-3002 : Step(130): len = 496941, overlap = 20.5
PHY-3002 : Step(131): len = 494648, overlap = 21.5312
PHY-3002 : Step(132): len = 497370, overlap = 17.5312
PHY-3002 : Step(133): len = 498618, overlap = 18
PHY-3002 : Step(134): len = 497199, overlap = 15.8438
PHY-3002 : Step(135): len = 498099, overlap = 15.1875
PHY-3002 : Step(136): len = 495452, overlap = 13.2188
PHY-3002 : Step(137): len = 492643, overlap = 13.5
PHY-3002 : Step(138): len = 491086, overlap = 9.125
PHY-3002 : Step(139): len = 488429, overlap = 8.78125
PHY-3002 : Step(140): len = 487895, overlap = 9.15625
PHY-3002 : Step(141): len = 485506, overlap = 9.0625
PHY-3002 : Step(142): len = 484155, overlap = 9.59375
PHY-3002 : Step(143): len = 482245, overlap = 11.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000318145
PHY-3002 : Step(144): len = 484302, overlap = 10.9688
PHY-3002 : Step(145): len = 486250, overlap = 10.8438
PHY-3002 : Step(146): len = 488519, overlap = 11.0938
PHY-3002 : Step(147): len = 491556, overlap = 10.6562
PHY-3002 : Step(148): len = 492906, overlap = 9.90625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000636291
PHY-3002 : Step(149): len = 498090, overlap = 8.5625
PHY-3002 : Step(150): len = 504580, overlap = 7.65625
PHY-3002 : Step(151): len = 505750, overlap = 5.9375
PHY-3002 : Step(152): len = 506997, overlap = 5.96875
PHY-3002 : Step(153): len = 509278, overlap = 6.75
PHY-3002 : Step(154): len = 512805, overlap = 5.125
PHY-3002 : Step(155): len = 512712, overlap = 5.875
PHY-3002 : Step(156): len = 512824, overlap = 6.5
PHY-3002 : Step(157): len = 512441, overlap = 6.1875
PHY-3002 : Step(158): len = 512989, overlap = 3.5625
PHY-3002 : Step(159): len = 511562, overlap = 2.3125
PHY-3002 : Step(160): len = 511214, overlap = 2.375
PHY-3002 : Step(161): len = 509758, overlap = 2.375
PHY-3002 : Step(162): len = 509738, overlap = 2.3125
PHY-3002 : Step(163): len = 508826, overlap = 2.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 41/11145.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 608336, over cnt = 1676(4%), over = 6937, worst = 55
PHY-1001 : End global iterations;  0.375914s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (70.7%)

PHY-1001 : Congestion index: top1 = 70.30, top5 = 54.47, top10 = 47.24, top15 = 42.83.
PHY-3001 : End congestion estimation;  0.504637s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (74.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11143 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.443510s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (88.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000144912
PHY-3002 : Step(164): len = 507717, overlap = 88.625
PHY-3002 : Step(165): len = 508998, overlap = 72.1562
PHY-3002 : Step(166): len = 503091, overlap = 68.0625
PHY-3002 : Step(167): len = 499255, overlap = 60.5
PHY-3002 : Step(168): len = 495961, overlap = 58.125
PHY-3002 : Step(169): len = 491282, overlap = 50.1562
PHY-3002 : Step(170): len = 488019, overlap = 42.2812
PHY-3002 : Step(171): len = 484672, overlap = 33.9062
PHY-3002 : Step(172): len = 482544, overlap = 30.4688
PHY-3002 : Step(173): len = 478979, overlap = 30.8125
PHY-3002 : Step(174): len = 477014, overlap = 31.375
PHY-3002 : Step(175): len = 474227, overlap = 30.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000289823
PHY-3002 : Step(176): len = 475280, overlap = 27.2812
PHY-3002 : Step(177): len = 477463, overlap = 25.2188
PHY-3002 : Step(178): len = 480663, overlap = 24.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000579647
PHY-3002 : Step(179): len = 483149, overlap = 23.9375
PHY-3002 : Step(180): len = 489311, overlap = 22.75
PHY-3002 : Step(181): len = 492186, overlap = 20.375
PHY-3002 : Step(182): len = 491069, overlap = 20.7812
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47142, tnet num: 11143, tinst num: 9958, tnode num: 56970, tedge num: 77107.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 221.56 peak overflow 2.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 436/11145.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 598136, over cnt = 1821(5%), over = 6146, worst = 29
PHY-1001 : End global iterations;  0.427722s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (54.8%)

PHY-1001 : Congestion index: top1 = 58.77, top5 = 48.11, top10 = 42.76, top15 = 39.59.
PHY-1001 : End incremental global routing;  0.560938s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (55.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11143 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.392097s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (71.7%)

OPT-1001 : 7 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9849 has valid locations, 72 needs to be replaced
PHY-3001 : design contains 10023 instances, 6190 luts, 2982 seqs, 723 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 496683
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9317/11210.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 604088, over cnt = 1838(5%), over = 6174, worst = 29
PHY-1001 : End global iterations;  0.079402s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (98.4%)

PHY-1001 : Congestion index: top1 = 58.64, top5 = 48.19, top10 = 42.91, top15 = 39.73.
PHY-3001 : End congestion estimation;  0.223677s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (76.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47367, tnet num: 11208, tinst num: 10023, tnode num: 57261, tedge num: 77427.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11208 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.144702s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (90.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(183): len = 496362, overlap = 0
PHY-3002 : Step(184): len = 496335, overlap = 0
PHY-3002 : Step(185): len = 496388, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9326/11210.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 602904, over cnt = 1835(5%), over = 6158, worst = 29
PHY-1001 : End global iterations;  0.076748s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (81.4%)

PHY-1001 : Congestion index: top1 = 58.69, top5 = 48.09, top10 = 42.79, top15 = 39.65.
PHY-3001 : End congestion estimation;  0.225336s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (90.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11208 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.407621s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (88.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00102749
PHY-3002 : Step(186): len = 496309, overlap = 21.1562
PHY-3002 : Step(187): len = 496430, overlap = 21.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00205498
PHY-3002 : Step(188): len = 496500, overlap = 20.9688
PHY-3002 : Step(189): len = 496541, overlap = 20.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00410995
PHY-3002 : Step(190): len = 496542, overlap = 21.0938
PHY-3002 : Step(191): len = 496615, overlap = 21.0625
PHY-3001 : Final: Len = 496615, Over = 21.0625
PHY-3001 : End incremental placement;  2.383198s wall, 1.968750s user + 0.031250s system = 2.000000s CPU (83.9%)

OPT-1001 : Total overflow 222.66 peak overflow 2.75
OPT-1001 : End high-fanout net optimization;  3.574074s wall, 2.750000s user + 0.078125s system = 2.828125s CPU (79.1%)

OPT-1001 : Current memory(MB): used = 516, reserve = 500, peak = 520.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9327/11210.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 603040, over cnt = 1832(5%), over = 6051, worst = 29
PHY-1002 : len = 627152, over cnt = 1234(3%), over = 3309, worst = 28
PHY-1002 : len = 652488, over cnt = 328(0%), over = 741, worst = 15
PHY-1002 : len = 656680, over cnt = 127(0%), over = 228, worst = 8
PHY-1002 : len = 657856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.568928s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (96.1%)

PHY-1001 : Congestion index: top1 = 50.13, top5 = 43.27, top10 = 39.61, top15 = 37.28.
OPT-1001 : End congestion update;  0.711808s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (96.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11208 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.342745s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (91.2%)

OPT-0007 : Start: WNS -5090 TNS -1373284 NUM_FEPS 485
OPT-0007 : Iter 1: improved WNS -3490 TNS -916484 NUM_FEPS 485 with 35 cells processed and 5100 slack improved
OPT-0007 : Iter 2: improved WNS -3490 TNS -916684 NUM_FEPS 485 with 4 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.072547s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (96.1%)

OPT-1001 : Current memory(MB): used = 517, reserve = 500, peak = 520.
OPT-1001 : End physical optimization;  5.685378s wall, 4.593750s user + 0.140625s system = 4.734375s CPU (83.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6190 LUT to BLE ...
SYN-4008 : Packed 6190 LUT and 1203 SEQ to BLE.
SYN-4003 : Packing 1779 remaining SEQ's ...
SYN-4005 : Packed 1352 SEQ with LUT/SLICE
SYN-4006 : 3762 single LUT's are left
SYN-4006 : 427 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6617/7784 primitive instances ...
PHY-3001 : End packing;  0.427966s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (84.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4480 instances
RUN-1001 : 2175 mslices, 2175 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 10218 nets
RUN-1001 : 5398 nets have 2 pins
RUN-1001 : 3373 nets have [3 - 5] pins
RUN-1001 : 856 nets have [6 - 10] pins
RUN-1001 : 338 nets have [11 - 20] pins
RUN-1001 : 246 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4478 instances, 4350 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : After packing: Len = 508377, Over = 92
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5240/10218.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 649112, over cnt = 1026(2%), over = 1592, worst = 9
PHY-1002 : len = 653128, over cnt = 654(1%), over = 881, worst = 8
PHY-1002 : len = 661064, over cnt = 121(0%), over = 143, worst = 3
PHY-1002 : len = 662776, over cnt = 24(0%), over = 25, worst = 2
PHY-1002 : len = 663168, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End global iterations;  0.651498s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (67.2%)

PHY-1001 : Congestion index: top1 = 50.09, top5 = 44.07, top10 = 40.40, top15 = 37.92.
PHY-3001 : End congestion estimation;  0.839432s wall, 0.593750s user + 0.031250s system = 0.625000s CPU (74.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44563, tnet num: 10216, tinst num: 4478, tnode num: 52344, tedge num: 75405.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10216 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.269486s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (91.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.99889e-05
PHY-3002 : Step(192): len = 501474, overlap = 91.25
PHY-3002 : Step(193): len = 497034, overlap = 99.75
PHY-3002 : Step(194): len = 494293, overlap = 105.5
PHY-3002 : Step(195): len = 492031, overlap = 113.5
PHY-3002 : Step(196): len = 490760, overlap = 121.75
PHY-3002 : Step(197): len = 489355, overlap = 121.75
PHY-3002 : Step(198): len = 488600, overlap = 120.25
PHY-3002 : Step(199): len = 488264, overlap = 120
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000139978
PHY-3002 : Step(200): len = 492250, overlap = 112.25
PHY-3002 : Step(201): len = 497036, overlap = 98.25
PHY-3002 : Step(202): len = 498521, overlap = 97.75
PHY-3002 : Step(203): len = 500274, overlap = 91.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000279956
PHY-3002 : Step(204): len = 507402, overlap = 79
PHY-3002 : Step(205): len = 516279, overlap = 74.25
PHY-3002 : Step(206): len = 519505, overlap = 73.5
PHY-3002 : Step(207): len = 518321, overlap = 75.5
PHY-3002 : Step(208): len = 517023, overlap = 74
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.863977s wall, 0.109375s user + 0.484375s system = 0.593750s CPU (68.7%)

PHY-3001 : Trial Legalized: Len = 553459
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 474/10218.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 669648, over cnt = 1372(3%), over = 2357, worst = 7
PHY-1002 : len = 679584, over cnt = 762(2%), over = 1114, worst = 7
PHY-1002 : len = 686024, over cnt = 352(1%), over = 488, worst = 7
PHY-1002 : len = 692112, over cnt = 49(0%), over = 64, worst = 4
PHY-1002 : len = 692920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.924389s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (74.4%)

PHY-1001 : Congestion index: top1 = 49.61, top5 = 44.33, top10 = 40.90, top15 = 38.54.
PHY-3001 : End congestion estimation;  1.127472s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (72.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10216 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.412725s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (94.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000169018
PHY-3002 : Step(209): len = 540335, overlap = 9.5
PHY-3002 : Step(210): len = 532592, overlap = 17.75
PHY-3002 : Step(211): len = 526232, overlap = 24.5
PHY-3002 : Step(212): len = 520668, overlap = 36.75
PHY-3002 : Step(213): len = 517553, overlap = 42.25
PHY-3002 : Step(214): len = 515903, overlap = 46.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000338036
PHY-3002 : Step(215): len = 521310, overlap = 38.5
PHY-3002 : Step(216): len = 524438, overlap = 37
PHY-3002 : Step(217): len = 525836, overlap = 35.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00066128
PHY-3002 : Step(218): len = 530819, overlap = 34.75
PHY-3002 : Step(219): len = 536548, overlap = 33.25
PHY-3002 : Step(220): len = 540559, overlap = 36
PHY-3002 : Step(221): len = 541617, overlap = 38.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010573s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 555413, Over = 0
PHY-3001 : Spreading special nets. 34 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027312s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 47 instances has been re-located, deltaX = 6, deltaY = 33, maxDist = 2.
PHY-3001 : Final: Len = 556275, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44563, tnet num: 10216, tinst num: 4478, tnode num: 52344, tedge num: 75405.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2677/10218.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 685192, over cnt = 1353(3%), over = 2189, worst = 7
PHY-1002 : len = 692584, over cnt = 727(2%), over = 1039, worst = 6
PHY-1002 : len = 700288, over cnt = 296(0%), over = 380, worst = 5
PHY-1002 : len = 702824, over cnt = 148(0%), over = 201, worst = 5
PHY-1002 : len = 704968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.928801s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (87.5%)

PHY-1001 : Congestion index: top1 = 49.09, top5 = 43.09, top10 = 39.61, top15 = 37.32.
PHY-1001 : End incremental global routing;  1.136618s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (86.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10216 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.405517s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (100.2%)

OPT-1001 : 3 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4373 has valid locations, 13 needs to be replaced
PHY-3001 : design contains 4488 instances, 4360 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 558540
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9386/10228.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 707432, over cnt = 35(0%), over = 43, worst = 3
PHY-1002 : len = 707440, over cnt = 19(0%), over = 21, worst = 3
PHY-1002 : len = 707640, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 707656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.323353s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (101.5%)

PHY-1001 : Congestion index: top1 = 49.14, top5 = 43.21, top10 = 39.73, top15 = 37.43.
PHY-3001 : End congestion estimation;  0.506429s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (95.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44665, tnet num: 10226, tinst num: 4488, tnode num: 52476, tedge num: 75554.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10226 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.372911s wall, 1.187500s user + 0.031250s system = 1.218750s CPU (88.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(222): len = 557253, overlap = 0
PHY-3002 : Step(223): len = 557271, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9382/10228.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 705704, over cnt = 26(0%), over = 29, worst = 2
PHY-1002 : len = 705768, over cnt = 17(0%), over = 18, worst = 2
PHY-1002 : len = 705856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.248733s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (62.8%)

PHY-1001 : Congestion index: top1 = 49.09, top5 = 43.16, top10 = 39.66, top15 = 37.36.
PHY-3001 : End congestion estimation;  0.426037s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (69.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10226 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.427899s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (58.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000103631
PHY-3002 : Step(224): len = 557218, overlap = 0
PHY-3002 : Step(225): len = 557218, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004133s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 557229, Over = 0
PHY-3001 : End spreading;  0.025183s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.0%)

PHY-3001 : Final: Len = 557229, Over = 0
PHY-3001 : End incremental placement;  3.000078s wall, 2.375000s user + 0.046875s system = 2.421875s CPU (80.7%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  4.810848s wall, 4.000000s user + 0.062500s system = 4.062500s CPU (84.4%)

OPT-1001 : Current memory(MB): used = 546, reserve = 533, peak = 548.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9386/10228.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 705880, over cnt = 17(0%), over = 20, worst = 2
PHY-1002 : len = 705864, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 705912, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 705904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.358655s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (52.3%)

PHY-1001 : Congestion index: top1 = 49.12, top5 = 43.15, top10 = 39.65, top15 = 37.36.
OPT-1001 : End congestion update;  0.566891s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (52.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10226 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.349519s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (58.1%)

OPT-0007 : Start: WNS -3434 TNS -628396 NUM_FEPS 356
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4386 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4488 instances, 4360 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 564771, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027739s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 6 instances has been re-located, deltaX = 1, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 564925, Over = 0
PHY-3001 : End incremental legalization;  0.190752s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (41.0%)

OPT-0007 : Iter 1: improved WNS -3384 TNS -585224 NUM_FEPS 356 with 162 cells processed and 20725 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4386 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4488 instances, 4360 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 566951, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026048s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 7 instances has been re-located, deltaX = 2, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 567033, Over = 0
PHY-3001 : End incremental legalization;  0.208241s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (37.5%)

OPT-0007 : Iter 2: improved WNS -3384 TNS -575668 NUM_FEPS 356 with 56 cells processed and 5686 slack improved
OPT-0007 : Iter 3: improved WNS -3384 TNS -575668 NUM_FEPS 356 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.617339s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (54.1%)

OPT-1001 : Current memory(MB): used = 547, reserve = 533, peak = 549.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10226 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.336205s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (79.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8835/10228.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 714176, over cnt = 130(0%), over = 192, worst = 4
PHY-1002 : len = 714920, over cnt = 53(0%), over = 70, worst = 3
PHY-1002 : len = 715720, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 715744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.399465s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (46.9%)

PHY-1001 : Congestion index: top1 = 49.27, top5 = 43.35, top10 = 39.92, top15 = 37.69.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10226 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.340137s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (73.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3384 TNS -575718 NUM_FEPS 356
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 48.931034
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3384ps with logic level 3 
RUN-1001 :       #2 path slack -3384ps with logic level 3 
RUN-1001 :       #3 path slack -3384ps with logic level 3 
RUN-1001 :       #4 path slack -3384ps with logic level 3 
RUN-1001 :       #5 path slack -3284ps with logic level 3 
RUN-1001 :   0 HFN exist on timing critical paths out of 10228 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10228 nets
OPT-1001 : End physical optimization;  8.891137s wall, 6.765625s user + 0.078125s system = 6.843750s CPU (77.0%)

RUN-1003 : finish command "place" in  28.050635s wall, 18.843750s user + 1.578125s system = 20.421875s CPU (72.8%)

RUN-1004 : used memory is 452 MB, reserved memory is 432 MB, peak memory is 549 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.083214s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (93.8%)

RUN-1004 : used memory is 452 MB, reserved memory is 434 MB, peak memory is 549 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4490 instances
RUN-1001 : 2175 mslices, 2185 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 10228 nets
RUN-1001 : 5396 nets have 2 pins
RUN-1001 : 3374 nets have [3 - 5] pins
RUN-1001 : 861 nets have [6 - 10] pins
RUN-1001 : 339 nets have [11 - 20] pins
RUN-1001 : 251 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44665, tnet num: 10226, tinst num: 4488, tnode num: 52476, tedge num: 75554.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2175 mslices, 2185 lslices, 100 pads, 23 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10226 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 680088, over cnt = 1358(3%), over = 2351, worst = 8
PHY-1002 : len = 690360, over cnt = 739(2%), over = 1082, worst = 7
PHY-1002 : len = 698456, over cnt = 243(0%), over = 328, worst = 5
PHY-1002 : len = 702616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.716235s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (32.7%)

PHY-1001 : Congestion index: top1 = 48.60, top5 = 42.82, top10 = 39.57, top15 = 37.32.
PHY-1001 : End global routing;  0.889884s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (36.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 547, reserve = 535, peak = 552.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/clk_out will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 805, reserve = 793, peak = 805.
PHY-1001 : End build detailed router design. 2.795493s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (53.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 121248, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.462807s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (33.1%)

PHY-1001 : Current memory(MB): used = 839, reserve = 828, peak = 839.
PHY-1001 : End phase 1; 1.468724s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (33.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.85513e+06, over cnt = 975(0%), over = 981, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 844, reserve = 833, peak = 845.
PHY-1001 : End initial routed; 28.049994s wall, 10.453125s user + 0.078125s system = 10.531250s CPU (37.5%)

PHY-1001 : Update timing.....
PHY-1001 : 229/9597(2%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -5.534   |  -1423.662  |  370  
RUN-1001 :   Hold   |   0.075   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.580045s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (20.8%)

PHY-1001 : Current memory(MB): used = 853, reserve = 842, peak = 853.
PHY-1001 : End phase 2; 29.630108s wall, 10.781250s user + 0.078125s system = 10.859375s CPU (36.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 28 pins with SWNS -5.379ns STNS -1419.247ns FEP 363.
PHY-1001 : End OPT Iter 1; 0.160339s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (29.2%)

PHY-1022 : len = 1.85506e+06, over cnt = 995(0%), over = 1001, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.287231s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (32.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.81837e+06, over cnt = 297(0%), over = 299, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.596008s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (46.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.81358e+06, over cnt = 52(0%), over = 52, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.334655s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (51.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.81362e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.161755s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.81354e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.159637s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (9.8%)

PHY-1001 : Update timing.....
PHY-1001 : 208/9597(2%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -5.379   |  -1423.266  |  363  
RUN-1001 :   Hold   |   0.075   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.589743s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (43.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 330 feed throughs used by 171 nets
PHY-1001 : End commit to database; 1.132420s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (30.4%)

PHY-1001 : Current memory(MB): used = 919, reserve = 911, peak = 919.
PHY-1001 : End phase 3; 5.448487s wall, 2.062500s user + 0.015625s system = 2.078125s CPU (38.1%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 21 pins with SWNS -5.379ns STNS -1419.014ns FEP 363.
PHY-1001 : End OPT Iter 1; 0.159706s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1022 : len = 1.81354e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.286625s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (10.9%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-5.379ns, -1419.014ns, 363}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.8135e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.098848s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (31.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.8135e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.097385s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (80.2%)

PHY-1001 : Update timing.....
PHY-1001 : 208/9597(2%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -5.365   |  -1417.392  |  363  
RUN-1001 :   Hold   |   0.075   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.709780s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (42.0%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 331 feed throughs used by 172 nets
PHY-1001 : End commit to database; 1.190414s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (18.4%)

PHY-1001 : Current memory(MB): used = 926, reserve = 918, peak = 926.
PHY-1001 : End phase 4; 3.414052s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (31.6%)

PHY-1003 : Routed, final wirelength = 1.8135e+06
PHY-1001 : Current memory(MB): used = 929, reserve = 921, peak = 929.
PHY-1001 : End export database. 0.061290s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  43.060724s wall, 15.953125s user + 0.109375s system = 16.062500s CPU (37.3%)

RUN-1003 : finish command "route" in  45.290511s wall, 17.156250s user + 0.109375s system = 17.265625s CPU (38.1%)

RUN-1004 : used memory is 873 MB, reserved memory is 864 MB, peak memory is 929 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8031   out of  19600   40.97%
#reg                     3121   out of  19600   15.92%
#le                      8451
  #lut only              5330   out of   8451   63.07%
  #reg only               420   out of   8451    4.97%
  #lut&reg               2701   out of   8451   31.96%
#dsp                        3   out of     29   10.34%
#bram                      15   out of     64   23.44%
  #bram9k                  15
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1588
#2        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    257
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    254
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 81
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    53
#6        sdram_top_inst/clk_out                   GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                  |8451   |7308    |723     |3133    |23      |3       |
|  ISP                       |AHBISP                                        |1320   |722     |339     |759     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                             |573    |268     |145     |313     |8       |0       |
|      u_fifo_1              |fifo_buf                                      |74     |40      |18      |39      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|      u_fifo_2              |fifo_buf                                      |61     |27      |18      |34      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |4      |4       |0       |4       |2       |0       |
|      u_fifo_3              |fifo_buf                                      |61     |27      |18      |34      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |6      |2       |0       |6       |2       |0       |
|      u_fifo_4              |fifo_buf                                      |68     |42      |18      |35      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |6      |6       |0       |6       |2       |0       |
|    u_bypass                |bypass                                        |126    |86      |40      |49      |0       |0       |
|    u_demosaic              |demosaic                                      |442    |209     |142     |284     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                    |111    |37      |31      |82      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                    |74     |33      |27      |45      |0       |0       |
|      u_conv_mask4          |conv_mask4                                    |74     |34      |27      |48      |0       |0       |
|      u_conv_mask6          |conv_mask6                                    |82     |39      |33      |63      |0       |0       |
|    u_gamma                 |gamma                                         |23     |23      |0       |16      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                     |10     |10      |0       |10      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                     |11     |11      |0       |5       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                     |2      |2       |0       |1       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                          |10     |6       |4       |4       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                              |10     |6       |4       |4       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                             |12     |12      |0       |12      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                             |33     |29      |0       |16      |0       |0       |
|  RAM_CODE                  |Block_RAM                                     |5      |5       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                     |6      |6       |0       |0       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                      |4      |4       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                            |38     |14      |0       |34      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                               |4      |4       |0       |2       |0       |0       |
|  U_sdram                   |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                              |6      |6       |0       |4       |0       |0       |
|  clk_gen_inst              |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                   |130    |62      |18      |95      |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                         |3      |2       |0       |3       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |37     |18      |0       |37      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |33     |19      |0       |33      |0       |0       |
|  kb                        |Keyboard                                      |90     |74      |16      |42      |0       |0       |
|  sd_reader                 |sd_reader                                     |711    |593     |100     |330     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                    |300    |256     |34      |139     |0       |0       |
|  sdram_top_inst            |sdram_top                                     |754    |571     |124     |422     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                     |425    |288     |78      |277     |6       |0       |
|      rd_fifo_data          |fifo_data                                     |156    |104     |24      |114     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                           |16     |16      |0       |16      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |37     |26      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |33     |27      |0       |33      |0       |0       |
|      wr_fifo_data          |fifo_data                                     |172    |111     |30      |131     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                           |30     |20      |0       |30      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |37     |25      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |36     |31      |0       |36      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                    |317    |271     |46      |140     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                   |58     |46      |12      |24      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                   |43     |43      |0       |16      |0       |0       |
|      sdram_init_inst       |sdram_init                                    |40     |36      |4       |30      |0       |0       |
|      sdram_read_inst       |sdram_read                                    |108    |90      |18      |34      |0       |0       |
|      sdram_write_inst      |sdram_write                                   |68     |56      |12      |36      |0       |0       |
|  u_logic                   |cortexm0ds_logic                              |5141   |5086    |51      |1368    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                      |151    |84      |65      |26      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5350  
    #2          2       2054  
    #3          3       732   
    #4          4       588   
    #5        5-10      927   
    #6        11-50     507   
    #7       51-100      16   
    #8       101-500     1    
  Average     3.16            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.350456s wall, 1.218750s user + 0.015625s system = 1.234375s CPU (91.4%)

RUN-1004 : used memory is 874 MB, reserved memory is 866 MB, peak memory is 929 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44665, tnet num: 10226, tinst num: 4488, tnode num: 52476, tedge num: 75554.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10226 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 5. Number of clock nets = 6 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 7419571ecd4dd60b891a51d32c11b39a58f68b625c562a9a9cb03610bf121b46 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4488
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10228, pip num: 117856
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 331
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3103 valid insts, and 320955 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010011100000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  16.784464s wall, 98.750000s user + 1.484375s system = 100.234375s CPU (597.2%)

RUN-1004 : used memory is 937 MB, reserved memory is 935 MB, peak memory is 1104 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240515_163139.log"
