{"hierarchy":{"top_level":1,"1":{"insts":{"m0":2}}},"modelMap":{"PMOS_VTL":[2]},"cellviews":[["cad1","q1c","schematic"],["NCSU_Devices_FreePDK45","PMOS_VTL","hspiceD"]]}
