{"vcs1":{"timestamp_begin":1729342443.543785102, "rt":1.38, "ut":0.44, "st":0.28}}
{"vcselab":{"timestamp_begin":1729342445.004756362, "rt":0.95, "ut":0.32, "st":0.18}}
{"link":{"timestamp_begin":1729342446.027441640, "rt":0.31, "ut":0.10, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729342443.000140528}
{"VCS_COMP_START_TIME": 1729342443.000140528}
{"VCS_COMP_END_TIME": 1729342451.372404599}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331756}}
{"stitch_vcselab": {"peak_mem": 215228}}
