







.version 6.4
.target sm_75
.address_size 64



.visible .entry _Z12wmma_exampleP6__halfS0_Pfiiiff(
.param .u64 _Z12wmma_exampleP6__halfS0_Pfiiiff_param_0,
.param .u64 _Z12wmma_exampleP6__halfS0_Pfiiiff_param_1,
.param .u64 _Z12wmma_exampleP6__halfS0_Pfiiiff_param_2,
.param .u32 _Z12wmma_exampleP6__halfS0_Pfiiiff_param_3,
.param .u32 _Z12wmma_exampleP6__halfS0_Pfiiiff_param_4,
.param .u32 _Z12wmma_exampleP6__halfS0_Pfiiiff_param_5,
.param .f32 _Z12wmma_exampleP6__halfS0_Pfiiiff_param_6,
.param .f32 _Z12wmma_exampleP6__halfS0_Pfiiiff_param_7
)
{
.reg .pred %p<10>;
.reg .f32 %f<305>;
.reg .b32 %r<211>;
.reg .b64 %rd<70>;


ld.param.u64 %rd9, [_Z12wmma_exampleP6__halfS0_Pfiiiff_param_0];
ld.param.u32 %r28, [_Z12wmma_exampleP6__halfS0_Pfiiiff_param_3];
ld.param.u32 %r30, [_Z12wmma_exampleP6__halfS0_Pfiiiff_param_4];
ld.param.u32 %r29, [_Z12wmma_exampleP6__halfS0_Pfiiiff_param_5];
cvta.to.global.u64 %rd1, %rd9;
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r34, %r31, %r32, %r33;
mov.u32 %r35, WARP_SZ;
div.u32 %r36, %r34, %r35;
mov.u32 %r1, %ntid.y;
mov.u32 %r2, %ctaid.y;
mov.u32 %r3, %tid.y;
mad.lo.s32 %r37, %r1, %r2, %r3;
shl.b32 %r4, %r36, 4;
shl.b32 %r5, %r37, 4;
setp.lt.s32	%p2, %r4, %r28;
setp.lt.s32	%p3, %r5, %r30;
and.pred %p1, %p2, %p3;
mov.f32 %f265, 0f00000000;
setp.lt.s32	%p4, %r29, 1;
mov.f32 %f266, %f265;
mov.f32 %f267, %f265;
mov.f32 %f268, %f265;
mov.f32 %f269, %f265;
mov.f32 %f270, %f265;
mov.f32 %f271, %f265;
mov.f32 %f272, %f265;
@%p4 bra BB0_23;

cvt.s64.s32	%rd3, %r4;
mul.lo.s32 %r6, %r5, %r29;
cvt.s64.s32	%rd4, %r6;
add.s32 %r42, %r29, -1;
shr.u32 %r43, %r42, 4;
add.s32 %r7, %r43, 1;
and.b32 %r41, %r7, 3;
mov.u32 %r205, 0;
mov.f32 %f265, 0f00000000;
setp.eq.s32	%p5, %r41, 0;
mov.f32 %f266, %f265;
mov.f32 %f267, %f265;
mov.f32 %f268, %f265;
mov.f32 %f269, %f265;
mov.f32 %f270, %f265;
mov.f32 %f271, %f265;
mov.f32 %f272, %f265;
@%p5 bra BB0_12;

mov.u32 %r204, 0;
mov.f32 %f265, 0f00000000;
add.s32 %r189, %r29, -1;
shr.u32 %r188, %r189, 4;
add.s32 %r187, %r188, 1;
and.b32 %r186, %r187, 3;
setp.eq.s32	%p6, %r186, 1;
mov.f32 %f266, %f265;
mov.f32 %f267, %f265;
mov.f32 %f268, %f265;
mov.f32 %f269, %f265;
mov.f32 %f270, %f265;
mov.f32 %f271, %f265;
mov.f32 %f272, %f265;
@%p6 bra BB0_9;

mov.u32 %r203, 0;
mov.f32 %f265, 0f00000000;
add.s32 %r194, %r29, -1;
shr.u32 %r193, %r194, 4;
add.s32 %r192, %r193, 1;
and.b32 %r191, %r192, 3;
setp.eq.s32	%p7, %r191, 2;
mov.f32 %f266, %f265;
mov.f32 %f267, %f265;
mov.f32 %f268, %f265;
mov.f32 %f269, %f265;
mov.f32 %f270, %f265;
mov.f32 %f271, %f265;
mov.f32 %f272, %f265;
@%p7 bra BB0_6;

mov.f32 %f265, 0f00000000;
mov.u32 %r203, 16;
mov.f32 %f266, %f265;
mov.f32 %f267, %f265;
mov.f32 %f268, %f265;
mov.f32 %f269, %f265;
mov.f32 %f270, %f265;
mov.f32 %f271, %f265;
mov.f32 %f272, %f265;
@!%p1 bra BB0_6;
bra.uni BB0_5;

BB0_5:
mov.u32 %r202, %tid.x;
mov.u32 %r201, %ctaid.x;
mov.u32 %r200, %ntid.x;
mov.u32 %r199, WARP_SZ;
mad.lo.s32 %r198, %r200, %r201, %r202;
div.u32 %r197, %r198, %r199;
shl.b32 %r196, %r197, 4;
ld.param.u64 %rd68, [_Z12wmma_exampleP6__halfS0_Pfiiiff_param_1];
cvta.to.global.u64 %rd67, %rd68;
mul.wide.s32 %rd11, %r196, 2;
add.s64 %rd12, %rd1, %rd11;
wmma.load.a.sync.aligned.col.m16n16k16.global.f16 {%r46, %r47, %r48, %r49, %r50, %r51, %r52, %r53}, [%rd12], %r28;
mul.wide.s32 %rd13, %r6, 2;
add.s64 %rd14, %rd67, %rd13;
wmma.load.b.sync.aligned.col.m16n16k16.global.f16 {%r54, %r55, %r56, %r57, %r58, %r59, %r60, %r61}, [%rd14], %r29;
mov.f32 %f187, 0f00000000;
wmma.mma.sync.aligned.col.col.m16n16k16.f32.f32 {%f265, %f266, %f267, %f268, %f269, %f270, %f271, %f272}, {%r46, %r47, %r48, %r49, %r50, %r51, %r52, %r53}, {%r54, %r55, %r56, %r57, %r58, %r59, %r60, %r61}, {%f187, %f187, %f187, %f187, %f187, %f187, %f187, %f187};

BB0_6:
@!%p1 bra BB0_8;
bra.uni BB0_7;

BB0_7:
ld.param.u64 %rd66, [_Z12wmma_exampleP6__halfS0_Pfiiiff_param_1];
cvta.to.global.u64 %rd65, %rd66;
mul.lo.s32 %r62, %r203, %r28;
cvt.s64.s32	%rd15, %r62;
add.s64 %rd16, %rd15, %rd3;
shl.b64 %rd17, %rd16, 1;
add.s64 %rd18, %rd1, %rd17;
wmma.load.a.sync.aligned.col.m16n16k16.global.f16 {%r63, %r64, %r65, %r66, %r67, %r68, %r69, %r70}, [%rd18], %r28;
cvt.u64.u32	%rd19, %r203;
add.s64 %rd20, %rd19, %rd4;
shl.b64 %rd21, %rd20, 1;
add.s64 %rd22, %rd65, %rd21;
wmma.load.b.sync.aligned.col.m16n16k16.global.f16 {%r71, %r72, %r73, %r74, %r75, %r76, %r77, %r78}, [%rd22], %r29;
wmma.mma.sync.aligned.col.col.m16n16k16.f32.f32 {%f265, %f266, %f267, %f268, %f269, %f270, %f271, %f272}, {%r63, %r64, %r65, %r66, %r67, %r68, %r69, %r70}, {%r71, %r72, %r73, %r74, %r75, %r76, %r77, %r78}, {%f265, %f266, %f267, %f268, %f269, %f270, %f271, %f272};

BB0_8:
add.s32 %r204, %r203, 16;

BB0_9:
@!%p1 bra BB0_11;
bra.uni BB0_10;

BB0_10:
ld.param.u64 %rd64, [_Z12wmma_exampleP6__halfS0_Pfiiiff_param_1];
cvta.to.global.u64 %rd63, %rd64;
mul.lo.s32 %r79, %r204, %r28;
cvt.s64.s32	%rd23, %r79;
add.s64 %rd24, %rd23, %rd3;
shl.b64 %rd25, %rd24, 1;
add.s64 %rd26, %rd1, %rd25;
wmma.load.a.sync.aligned.col.m16n16k16.global.f16 {%r80, %r81, %r82, %r83, %r84, %r85, %r86, %r87}, [%rd26], %r28;
cvt.s64.s32	%rd27, %r204;
add.s64 %rd28, %rd27, %rd4;
shl.b64 %rd29, %rd28, 1;
add.s64 %rd30, %rd63, %rd29;
wmma.load.b.sync.aligned.col.m16n16k16.global.f16 {%r88, %r89, %r90, %r91, %r92, %r93, %r94, %r95}, [%rd30], %r29;
wmma.mma.sync.aligned.col.col.m16n16k16.f32.f32 {%f265, %f266, %f267, %f268, %f269, %f270, %f271, %f272}, {%r80, %r81, %r82, %r83, %r84, %r85, %r86, %r87}, {%r88, %r89, %r90, %r91, %r92, %r93, %r94, %r95}, {%f265, %f266, %f267, %f268, %f269, %f270, %f271, %f272};

BB0_11:
add.s32 %r205, %r204, 16;

BB0_12:
add.s32 %r169, %r29, -1;
shr.u32 %r168, %r169, 4;
add.s32 %r167, %r168, 1;
setp.lt.u32	%p8, %r167, 4;
@%p8 bra BB0_23;

mov.u32 %r173, %tid.y;
mov.u32 %r172, %ctaid.y;
mov.u32 %r171, %ntid.y;
mad.lo.s32 %r170, %r171, %r172, %r173;
ld.param.u64 %rd61, [_Z12wmma_exampleP6__halfS0_Pfiiiff_param_1];
cvta.to.global.u64 %rd60, %rd61;
cvt.s64.s32	%rd31, %r205;
mul.lo.s32 %r97, %r29, %r170;
shl.b32 %r98, %r97, 4;
cvt.s64.s32	%rd32, %r98;
add.s64 %rd33, %rd31, %rd32;
shl.b64 %rd34, %rd33, 1;
add.s64 %rd69, %rd60, %rd34;
add.s32 %r99, %r205, 48;
mul.lo.s32 %r209, %r28, %r99;
shl.b32 %r14, %r28, 6;
add.s32 %r100, %r205, 32;
mul.lo.s32 %r208, %r28, %r100;
mul.lo.s32 %r207, %r205, %r28;
add.s32 %r101, %r205, 16;
mul.lo.s32 %r206, %r28, %r101;

BB0_14:
@!%p1 bra BB0_16;
bra.uni BB0_15;

BB0_15:
cvt.s64.s32	%rd35, %r207;
add.s64 %rd36, %rd35, %rd3;
shl.b64 %rd37, %rd36, 1;
add.s64 %rd38, %rd1, %rd37;
wmma.load.a.sync.aligned.col.m16n16k16.global.f16 {%r102, %r103, %r104, %r105, %r106, %r107, %r108, %r109}, [%rd38], %r28;
wmma.load.b.sync.aligned.col.m16n16k16.global.f16 {%r110, %r111, %r112, %r113, %r114, %r115, %r116, %r117}, [%rd69], %r29;
wmma.mma.sync.aligned.col.col.m16n16k16.f32.f32 {%f265, %f266, %f267, %f268, %f269, %f270, %f271, %f272}, {%r102, %r103, %r104, %r105, %r106, %r107, %r108, %r109}, {%r110, %r111, %r112, %r113, %r114, %r115, %r116, %r117}, {%f265, %f266, %f267, %f268, %f269, %f270, %f271, %f272};

BB0_16:
@!%p1 bra BB0_18;
bra.uni BB0_17;

BB0_17:
cvt.s64.s32	%rd39, %r206;
add.s64 %rd40, %rd39, %rd3;
shl.b64 %rd41, %rd40, 1;
add.s64 %rd42, %rd1, %rd41;
wmma.load.a.sync.aligned.col.m16n16k16.global.f16 {%r118, %r119, %r120, %r121, %r122, %r123, %r124, %r125}, [%rd42], %r28;
add.s64 %rd43, %rd69, 32;
wmma.load.b.sync.aligned.col.m16n16k16.global.f16 {%r126, %r127, %r128, %r129, %r130, %r131, %r132, %r133}, [%rd43], %r29;
wmma.mma.sync.aligned.col.col.m16n16k16.f32.f32 {%f265, %f266, %f267, %f268, %f269, %f270, %f271, %f272}, {%r118, %r119, %r120, %r121, %r122, %r123, %r124, %r125}, {%r126, %r127, %r128, %r129, %r130, %r131, %r132, %r133}, {%f265, %f266, %f267, %f268, %f269, %f270, %f271, %f272};

BB0_18:
@!%p1 bra BB0_20;
bra.uni BB0_19;

BB0_19:
cvt.s64.s32	%rd44, %r208;
add.s64 %rd45, %rd44, %rd3;
shl.b64 %rd46, %rd45, 1;
add.s64 %rd47, %rd1, %rd46;
wmma.load.a.sync.aligned.col.m16n16k16.global.f16 {%r134, %r135, %r136, %r137, %r138, %r139, %r140, %r141}, [%rd47], %r28;
add.s64 %rd48, %rd69, 64;
wmma.load.b.sync.aligned.col.m16n16k16.global.f16 {%r142, %r143, %r144, %r145, %r146, %r147, %r148, %r149}, [%rd48], %r29;
wmma.mma.sync.aligned.col.col.m16n16k16.f32.f32 {%f265, %f266, %f267, %f268, %f269, %f270, %f271, %f272}, {%r134, %r135, %r136, %r137, %r138, %r139, %r140, %r141}, {%r142, %r143, %r144, %r145, %r146, %r147, %r148, %r149}, {%f265, %f266, %f267, %f268, %f269, %f270, %f271, %f272};

BB0_20:
@!%p1 bra BB0_22;
bra.uni BB0_21;

BB0_21:
cvt.s64.s32	%rd49, %r209;
add.s64 %rd50, %rd49, %rd3;
shl.b64 %rd51, %rd50, 1;
add.s64 %rd52, %rd1, %rd51;
wmma.load.a.sync.aligned.col.m16n16k16.global.f16 {%r150, %r151, %r152, %r153, %r154, %r155, %r156, %r157}, [%rd52], %r28;
add.s64 %rd53, %rd69, 96;
wmma.load.b.sync.aligned.col.m16n16k16.global.f16 {%r158, %r159, %r160, %r161, %r162, %r163, %r164, %r165}, [%rd53], %r29;
wmma.mma.sync.aligned.col.col.m16n16k16.f32.f32 {%f265, %f266, %f267, %f268, %f269, %f270, %f271, %f272}, {%r150, %r151, %r152, %r153, %r154, %r155, %r156, %r157}, {%r158, %r159, %r160, %r161, %r162, %r163, %r164, %r165}, {%f265, %f266, %f267, %f268, %f269, %f270, %f271, %f272};

BB0_22:
add.s32 %r209, %r209, %r14;
add.s32 %r208, %r208, %r14;
add.s32 %r207, %r207, %r14;
add.s32 %r206, %r206, %r14;
add.s32 %r205, %r205, 64;
setp.lt.s32	%p9, %r205, %r29;
add.s64 %rd69, %rd69, 128;
@%p9 bra BB0_14;

BB0_23:
@!%p1 bra BB0_25;
bra.uni BB0_24;

BB0_24:
ld.param.f32 %f213, [_Z12wmma_exampleP6__halfS0_Pfiiiff_param_6];
ld.param.f32 %f212, [_Z12wmma_exampleP6__halfS0_Pfiiiff_param_7];
ld.param.u64 %rd62, [_Z12wmma_exampleP6__halfS0_Pfiiiff_param_2];
mov.u32 %r185, %tid.y;
mov.u32 %r184, %ctaid.y;
mov.u32 %r183, %ntid.y;
mad.lo.s32 %r182, %r183, %r184, %r185;
shl.b32 %r181, %r182, 4;
mov.u32 %r180, %tid.x;
mov.u32 %r179, %ctaid.x;
mov.u32 %r178, %ntid.x;
mov.u32 %r177, WARP_SZ;
mad.lo.s32 %r176, %r178, %r179, %r180;
div.u32 %r175, %r176, %r177;
shl.b32 %r174, %r175, 4;
cvt.s64.s32	%rd54, %r174;
mul.lo.s32 %r166, %r181, %r28;
cvt.s64.s32	%rd55, %r166;
add.s64 %rd56, %rd55, %rd54;
cvta.to.global.u64 %rd57, %rd62;
shl.b64 %rd58, %rd56, 2;
add.s64 %rd59, %rd57, %rd58;
wmma.load.c.sync.aligned.col.m16n16k16.global.f32 {%f188, %f189, %f190, %f191, %f192, %f193, %f194, %f195}, [%rd59], %r28;
mul.f32 %f196, %f188, %f212;
fma.rn.f32 %f197, %f265, %f213, %f196;
mul.f32 %f198, %f189, %f212;
fma.rn.f32 %f199, %f266, %f213, %f198;
mul.f32 %f200, %f190, %f212;
fma.rn.f32 %f201, %f267, %f213, %f200;
mul.f32 %f202, %f191, %f212;
fma.rn.f32 %f203, %f268, %f213, %f202;
mul.f32 %f204, %f192, %f212;
fma.rn.f32 %f205, %f269, %f213, %f204;
mul.f32 %f206, %f193, %f212;
fma.rn.f32 %f207, %f270, %f213, %f206;
mul.f32 %f208, %f194, %f212;
fma.rn.f32 %f209, %f271, %f213, %f208;
mul.f32 %f210, %f195, %f212;
fma.rn.f32 %f211, %f272, %f213, %f210;
wmma.store.d.sync.aligned.col.m16n16k16.global.f32 [%rd59], {%f197, %f199, %f201, %f203, %f205, %f207, %f209, %f211}, %r28;

BB0_25:
ret;
}


.visible .entry _Z17convertFp32ToFp16P6__halfPfi(
.param .u64 _Z17convertFp32ToFp16P6__halfPfi_param_0,
.param .u64 _Z17convertFp32ToFp16P6__halfPfi_param_1,
.param .u32 _Z17convertFp32ToFp16P6__halfPfi_param_2
)
{
.reg .pred %p<2>;
.reg .b16 %rs<2>;
.reg .f32 %f<2>;
.reg .b32 %r<6>;
.reg .b64 %rd<9>;


ld.param.u64 %rd1, [_Z17convertFp32ToFp16P6__halfPfi_param_0];
ld.param.u64 %rd2, [_Z17convertFp32ToFp16P6__halfPfi_param_1];
ld.param.u32 %r2, [_Z17convertFp32ToFp16P6__halfPfi_param_2];
mov.u32 %r3, %ntid.x;
mov.u32 %r4, %ctaid.x;
mov.u32 %r5, %tid.x;
mad.lo.s32 %r1, %r4, %r3, %r5;
setp.ge.s32	%p1, %r1, %r2;
@%p1 bra BB1_2;

cvta.to.global.u64 %rd3, %rd2;
mul.wide.s32 %rd4, %r1, 4;
add.s64 %rd5, %rd3, %rd4;
ld.global.f32 %f1, [%rd5];

	{ cvt.rn.f16.f32 %rs1, %f1;}


	cvta.to.global.u64 %rd6, %rd1;
mul.wide.s32 %rd7, %r1, 2;
add.s64 %rd8, %rd6, %rd7;
st.global.u16 [%rd8], %rs1;

BB1_2:
ret;
}


