16:38:45 INFO  : Registering command handlers for Vitis TCF services
16:38:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\EOS\project\project_1\vitis_project\vitis_test_project\temp_xsdb_launch_script.tcl
16:38:46 INFO  : XSCT server has started successfully.
16:38:46 INFO  : Successfully done setting XSCT server connection channel  
16:38:47 INFO  : Successfully done setting workspace for the tool. 
16:38:47 INFO  : Successfully done query RDI_DATADIR 
16:38:47 INFO  : plnx-install-location is set to ''
16:38:47 INFO  : Platform repository initialization has completed.
16:39:33 INFO  : Result from executing command 'getProjects': test_system_wrapper
16:39:33 INFO  : Result from executing command 'getPlatforms': 
16:39:33 WARN  : An unexpected exception occurred in the module 'platform project logging'
16:39:33 INFO  : Platform 'test_system_wrapper' is added to custom repositories.
16:39:38 INFO  : Platform 'test_system_wrapper' is added to custom repositories.
16:42:32 INFO  : Result from executing command 'getProjects': test_system_wrapper
16:42:32 INFO  : Result from executing command 'getPlatforms': D:\EOS\project\project_1\vitis_project\vitis_test_project\test_system_wrapper\export\test_system_wrapper\test_system_wrapper.xpfm|D:/EOS/project/project_1/vitis_project/vitis_test_project/test_system_wrapper/export/test_system_wrapper/test_system_wrapper.xpfm
16:42:33 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:42:42 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:42:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:50 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
16:42:50 INFO  : 'jtag frequency' command is executed.
16:42:50 INFO  : Context for 'APU' is selected.
16:42:50 INFO  : System reset is completed.
16:42:53 INFO  : 'after 3000' command is executed.
16:42:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
16:42:55 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_project/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
16:42:55 INFO  : Context for 'APU' is selected.
16:42:56 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_project/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
16:42:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:56 INFO  : Context for 'APU' is selected.
16:42:56 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_project/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
16:42:56 INFO  : 'ps7_init' command is executed.
16:42:56 INFO  : 'ps7_post_config' command is executed.
16:42:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:56 INFO  : The application 'D:/EOS/project/project_1/vitis_project/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_project/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_project/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_project/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_project/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:56 INFO  : 'con' command is executed.
16:42:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:42:56 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_project\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
16:44:41 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:44:47 INFO  : Disconnected from the channel tcfchan#2.
16:44:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:48 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
16:44:48 INFO  : 'jtag frequency' command is executed.
16:44:48 INFO  : Context for 'APU' is selected.
16:44:48 INFO  : System reset is completed.
16:44:51 INFO  : 'after 3000' command is executed.
16:44:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
16:44:53 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_project/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
16:44:53 INFO  : Context for 'APU' is selected.
16:44:53 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_project/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
16:44:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:53 INFO  : Context for 'APU' is selected.
16:44:53 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_project/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
16:44:54 INFO  : 'ps7_init' command is executed.
16:44:54 INFO  : 'ps7_post_config' command is executed.
16:44:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:54 INFO  : The application 'D:/EOS/project/project_1/vitis_project/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_project/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_project/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_project/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_project/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:54 INFO  : 'con' command is executed.
16:44:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:44:54 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_project\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
16:46:43 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:47:00 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:47:16 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:47:29 INFO  : Disconnected from the channel tcfchan#3.
16:47:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:30 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
16:47:30 INFO  : 'jtag frequency' command is executed.
16:47:30 INFO  : Context for 'APU' is selected.
16:47:30 INFO  : System reset is completed.
16:47:33 INFO  : 'after 3000' command is executed.
16:47:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
16:47:36 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_project/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
16:47:36 INFO  : Context for 'APU' is selected.
16:47:36 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_project/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
16:47:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:36 INFO  : Context for 'APU' is selected.
16:47:36 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_project/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
16:47:36 INFO  : 'ps7_init' command is executed.
16:47:36 INFO  : 'ps7_post_config' command is executed.
16:47:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:36 INFO  : The application 'D:/EOS/project/project_1/vitis_project/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_project/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_project/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_project/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_project/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:36 INFO  : 'con' command is executed.
16:47:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:47:36 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_project\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
16:50:25 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:50:32 INFO  : Disconnected from the channel tcfchan#4.
16:50:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:33 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
16:50:33 INFO  : 'jtag frequency' command is executed.
16:50:33 INFO  : Context for 'APU' is selected.
16:50:33 INFO  : System reset is completed.
16:50:36 INFO  : 'after 3000' command is executed.
16:50:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
16:50:38 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_project/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
16:50:39 INFO  : Context for 'APU' is selected.
16:50:39 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_project/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
16:50:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:39 INFO  : Context for 'APU' is selected.
16:50:39 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_project/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
16:50:39 INFO  : 'ps7_init' command is executed.
16:50:39 INFO  : 'ps7_post_config' command is executed.
16:50:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:39 INFO  : The application 'D:/EOS/project/project_1/vitis_project/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_project/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_project/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_project/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_project/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:39 INFO  : 'con' command is executed.
16:50:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:50:39 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_project\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
17:39:30 INFO  : Hardware specification for platform project 'test_system_wrapper' is updated.
17:39:35 INFO  : Result from executing command 'getProjects': test_system_wrapper
17:39:35 INFO  : Result from executing command 'getPlatforms': test_system_wrapper|D:/EOS/project/project_1/vitis_project/vitis_test_project/test_system_wrapper/export/test_system_wrapper/test_system_wrapper.xpfm
17:39:35 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:39:40 INFO  : Disconnected from the channel tcfchan#5.
17:39:41 INFO  : The hardware specfication used by project 'test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:39:41 INFO  : The file 'D:\EOS\project\project_1\vitis_project\vitis_test_project\test\_ide\bitstream\system_wrapper.bit' stored in project is removed.
17:39:41 INFO  : The updated bitstream files are copied from platform to folder 'D:\EOS\project\project_1\vitis_project\vitis_test_project\test\_ide\bitstream' in project 'test'.
17:39:41 INFO  : The file 'D:\EOS\project\project_1\vitis_project\vitis_test_project\test\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:39:44 INFO  : The updated ps init files are copied from platform to folder 'D:\EOS\project\project_1\vitis_project\vitis_test_project\test\_ide\psinit' in project 'test'.
17:39:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:44 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
17:39:44 INFO  : 'jtag frequency' command is executed.
17:39:44 INFO  : Context for 'APU' is selected.
17:39:44 INFO  : System reset is completed.
17:39:47 INFO  : 'after 3000' command is executed.
17:39:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
17:39:50 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_project/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
17:39:50 INFO  : Context for 'APU' is selected.
17:39:50 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_project/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
17:39:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:50 INFO  : Context for 'APU' is selected.
17:39:50 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_project/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
17:39:50 INFO  : 'ps7_init' command is executed.
17:39:50 INFO  : 'ps7_post_config' command is executed.
17:39:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:50 INFO  : The application 'D:/EOS/project/project_1/vitis_project/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_project/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_project/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_project/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_project/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:50 INFO  : 'con' command is executed.
17:39:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:39:50 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_project\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
17:40:25 INFO  : Disconnected from the channel tcfchan#7.
13:20:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\EOS\project\project_1\vitis_test_project\temp_xsdb_launch_script.tcl
13:20:23 INFO  : XSCT server has started successfully.
13:20:23 INFO  : plnx-install-location is set to ''
13:20:23 INFO  : Successfully done setting XSCT server connection channel  
13:20:23 INFO  : Successfully done setting workspace for the tool. 
13:20:25 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


13:20:25 INFO  : Platform repository initialization has completed.
13:20:25 INFO  : Registering command handlers for Vitis TCF services
13:20:28 INFO  : Successfully done query RDI_DATADIR 
13:30:03 INFO  : Hardware specification for platform project 'test_system_wrapper' is updated.
13:32:42 INFO  : Result from executing command 'getProjects': test_system_wrapper
13:32:42 INFO  : Result from executing command 'getPlatforms': 
13:32:42 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:33:04 INFO  : The hardware specfication used by project 'test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
13:33:04 INFO  : The file 'D:\EOS\project\project_1\vitis_test_project\test\_ide\bitstream\system_wrapper.bit' stored in project is removed.
13:33:04 INFO  : The updated bitstream files are copied from platform to folder 'D:\EOS\project\project_1\vitis_test_project\test\_ide\bitstream' in project 'test'.
13:33:04 INFO  : The file 'D:\EOS\project\project_1\vitis_test_project\test\_ide\psinit\ps7_init.tcl' stored in project is removed.
13:33:07 INFO  : The updated ps init files are copied from platform to folder 'D:\EOS\project\project_1\vitis_test_project\test\_ide\psinit' in project 'test'.
13:33:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:10 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
13:33:10 INFO  : 'jtag frequency' command is executed.
13:33:10 INFO  : Context for 'APU' is selected.
13:33:11 INFO  : System reset is completed.
13:33:14 INFO  : 'after 3000' command is executed.
13:33:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
13:33:16 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
13:33:16 INFO  : Context for 'APU' is selected.
13:33:16 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
13:33:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:16 INFO  : Context for 'APU' is selected.
13:33:16 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
13:33:16 INFO  : 'ps7_init' command is executed.
13:33:16 INFO  : 'ps7_post_config' command is executed.
13:33:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:16 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:16 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:17 INFO  : 'con' command is executed.
13:33:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:33:17 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
13:36:25 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:36:31 INFO  : Disconnected from the channel tcfchan#2.
13:36:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:32 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
13:36:32 INFO  : 'jtag frequency' command is executed.
13:36:32 INFO  : Context for 'APU' is selected.
13:36:32 INFO  : System reset is completed.
13:36:35 INFO  : 'after 3000' command is executed.
13:36:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
13:36:38 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
13:36:38 INFO  : Context for 'APU' is selected.
13:36:38 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
13:36:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:36:38 INFO  : Context for 'APU' is selected.
13:36:38 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
13:36:38 INFO  : 'ps7_init' command is executed.
13:36:38 INFO  : 'ps7_post_config' command is executed.
13:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:38 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:36:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:36:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:38 INFO  : 'con' command is executed.
13:36:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:36:38 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
13:40:33 INFO  : Result from executing command 'getProjects': test_system_wrapper
13:40:33 INFO  : Result from executing command 'getPlatforms': test_system_wrapper|D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/test_system_wrapper.xpfm
13:40:33 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:40:36 INFO  : Disconnected from the channel tcfchan#3.
13:40:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:37 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
13:40:37 INFO  : 'jtag frequency' command is executed.
13:40:37 INFO  : Context for 'APU' is selected.
13:40:38 INFO  : System reset is completed.
13:40:41 INFO  : 'after 3000' command is executed.
13:40:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
13:40:43 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
13:40:43 INFO  : Context for 'APU' is selected.
13:40:43 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
13:40:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:40:43 INFO  : Context for 'APU' is selected.
13:40:43 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
13:40:43 INFO  : 'ps7_init' command is executed.
13:40:43 INFO  : 'ps7_post_config' command is executed.
13:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:43 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:40:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:40:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:43 INFO  : 'con' command is executed.
13:40:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:40:43 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
13:58:11 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:58:15 INFO  : Disconnected from the channel tcfchan#5.
13:58:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:16 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
13:58:16 INFO  : 'jtag frequency' command is executed.
13:58:16 INFO  : Context for 'APU' is selected.
13:58:16 INFO  : System reset is completed.
13:58:19 INFO  : 'after 3000' command is executed.
13:58:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
13:58:22 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
13:58:22 INFO  : Context for 'APU' is selected.
13:58:22 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
13:58:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:22 INFO  : Context for 'APU' is selected.
13:58:22 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
13:58:22 INFO  : 'ps7_init' command is executed.
13:58:22 INFO  : 'ps7_post_config' command is executed.
13:58:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:22 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:58:22 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:22 INFO  : 'con' command is executed.
13:58:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:58:22 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
14:01:59 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:02:04 INFO  : Disconnected from the channel tcfchan#6.
14:02:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:05 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
14:02:05 INFO  : 'jtag frequency' command is executed.
14:02:05 INFO  : Context for 'APU' is selected.
14:02:05 INFO  : System reset is completed.
14:02:08 INFO  : 'after 3000' command is executed.
14:02:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
14:02:10 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
14:02:10 INFO  : Context for 'APU' is selected.
14:02:10 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
14:02:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:10 INFO  : Context for 'APU' is selected.
14:02:10 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
14:02:11 INFO  : 'ps7_init' command is executed.
14:02:11 INFO  : 'ps7_post_config' command is executed.
14:02:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:11 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:02:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:02:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:02:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:11 INFO  : 'con' command is executed.
14:02:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:02:11 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
14:10:25 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:10:31 INFO  : Disconnected from the channel tcfchan#7.
14:10:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:32 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
14:10:32 INFO  : 'jtag frequency' command is executed.
14:10:32 INFO  : Context for 'APU' is selected.
14:10:32 INFO  : System reset is completed.
14:10:35 INFO  : 'after 3000' command is executed.
14:10:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
14:10:37 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
14:10:37 INFO  : Context for 'APU' is selected.
14:10:37 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
14:10:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:37 INFO  : Context for 'APU' is selected.
14:10:37 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
14:10:38 INFO  : 'ps7_init' command is executed.
14:10:38 INFO  : 'ps7_post_config' command is executed.
14:10:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:38 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:10:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:10:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:38 INFO  : 'con' command is executed.
14:10:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:10:38 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
14:14:20 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:14:24 INFO  : Disconnected from the channel tcfchan#8.
14:14:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:25 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
14:14:25 INFO  : 'jtag frequency' command is executed.
14:14:25 INFO  : Context for 'APU' is selected.
14:14:25 INFO  : System reset is completed.
14:14:28 INFO  : 'after 3000' command is executed.
14:14:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
14:14:30 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
14:14:30 INFO  : Context for 'APU' is selected.
14:14:30 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
14:14:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:30 INFO  : Context for 'APU' is selected.
14:14:30 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
14:14:31 INFO  : 'ps7_init' command is executed.
14:14:31 INFO  : 'ps7_post_config' command is executed.
14:14:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:31 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:31 INFO  : 'con' command is executed.
14:14:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:14:31 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
14:17:20 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:17:25 INFO  : Launching the emulator on project 'test' for configuration 'Debug'
14:17:25 INFO  : Launching QEMU with command 'launch_emulator.bat -device-family 7series -pid-file emulation.pid -t sw_emu -gdb-port 1137'
14:17:27 INFO  : Stopping the emulator on project 'test' for configuration 'Debug'
14:17:42 ERROR : Pid file required for stopping the emulator is not created at 'D:\EOS\project\project_1\vitis_test_project\test\Debug\emulation.pid'.
14:17:42 ERROR : Failed to stop the emulator.
14:17:47 INFO  : Emulator has terminated.
14:17:47 INFO  : The emulator is not running, terminating debug launch configuration
14:17:59 INFO  : Disconnected from the channel tcfchan#9.
14:18:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:00 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
14:18:00 INFO  : 'jtag frequency' command is executed.
14:18:01 INFO  : Context for 'APU' is selected.
14:18:01 INFO  : System reset is completed.
14:18:04 INFO  : 'after 3000' command is executed.
14:18:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
14:18:06 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
14:18:06 INFO  : Context for 'APU' is selected.
14:18:06 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
14:18:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:06 INFO  : Context for 'APU' is selected.
14:18:06 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
14:18:06 INFO  : 'ps7_init' command is executed.
14:18:06 INFO  : 'ps7_post_config' command is executed.
14:18:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:06 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:07 INFO  : 'con' command is executed.
14:18:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:18:07 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
14:39:01 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:39:06 INFO  : Disconnected from the channel tcfchan#10.
14:39:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:07 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
14:39:07 INFO  : 'jtag frequency' command is executed.
14:39:07 INFO  : Context for 'APU' is selected.
14:39:07 INFO  : System reset is completed.
14:39:10 INFO  : 'after 3000' command is executed.
14:39:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
14:39:12 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
14:39:12 INFO  : Context for 'APU' is selected.
14:39:12 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
14:39:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:12 INFO  : Context for 'APU' is selected.
14:39:12 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
14:39:13 INFO  : 'ps7_init' command is executed.
14:39:13 INFO  : 'ps7_post_config' command is executed.
14:39:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:13 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:13 INFO  : 'con' command is executed.
14:39:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:39:13 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
14:59:02 INFO  : Hardware specification for platform project 'test_system_wrapper' is updated.
14:59:22 INFO  : Result from executing command 'getProjects': test_system_wrapper
14:59:22 INFO  : Result from executing command 'getPlatforms': test_system_wrapper|D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/test_system_wrapper.xpfm
14:59:22 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:59:26 INFO  : Disconnected from the channel tcfchan#11.
14:59:27 INFO  : The hardware specfication used by project 'test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:59:27 INFO  : The file 'D:\EOS\project\project_1\vitis_test_project\test\_ide\bitstream\system_wrapper.bit' stored in project is removed.
14:59:27 INFO  : The updated bitstream files are copied from platform to folder 'D:\EOS\project\project_1\vitis_test_project\test\_ide\bitstream' in project 'test'.
14:59:27 INFO  : The file 'D:\EOS\project\project_1\vitis_test_project\test\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:59:30 INFO  : The updated ps init files are copied from platform to folder 'D:\EOS\project\project_1\vitis_test_project\test\_ide\psinit' in project 'test'.
14:59:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:30 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
14:59:30 INFO  : 'jtag frequency' command is executed.
14:59:30 INFO  : Context for 'APU' is selected.
14:59:30 INFO  : System reset is completed.
14:59:33 INFO  : 'after 3000' command is executed.
14:59:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
14:59:33 ERROR : couldn't open "D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit": no such file or directory
14:59:33 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit": no such file or directory
14:59:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:59:33 ERROR : couldn't open "D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit": no such file or directory
15:00:17 INFO  : Hardware specification for platform project 'test_system_wrapper' is updated.
15:00:22 INFO  : Result from executing command 'getProjects': test_system_wrapper
15:00:22 INFO  : Result from executing command 'getPlatforms': test_system_wrapper|D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/test_system_wrapper.xpfm
15:00:22 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:00:26 INFO  : The hardware specfication used by project 'test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:00:26 INFO  : The file 'D:\EOS\project\project_1\vitis_test_project\test\_ide\bitstream\system_wrapper_test_version.bit' stored in project is removed.
15:00:26 INFO  : The updated bitstream files are copied from platform to folder 'D:\EOS\project\project_1\vitis_test_project\test\_ide\bitstream' in project 'test'.
15:00:26 INFO  : The file 'D:\EOS\project\project_1\vitis_test_project\test\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:00:29 INFO  : The updated ps init files are copied from platform to folder 'D:\EOS\project\project_1\vitis_test_project\test\_ide\psinit' in project 'test'.
15:00:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:29 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
15:00:29 INFO  : 'jtag frequency' command is executed.
15:00:29 INFO  : Context for 'APU' is selected.
15:00:29 INFO  : System reset is completed.
15:00:32 INFO  : 'after 3000' command is executed.
15:00:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
15:00:35 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
15:00:35 INFO  : Context for 'APU' is selected.
15:00:35 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
15:00:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:35 INFO  : Context for 'APU' is selected.
15:00:35 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
15:00:35 INFO  : 'ps7_init' command is executed.
15:00:35 INFO  : 'ps7_post_config' command is executed.
15:00:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:35 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:35 INFO  : 'con' command is executed.
15:00:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:00:35 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
15:04:08 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:04:12 INFO  : Disconnected from the channel tcfchan#13.
15:04:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:13 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
15:04:13 INFO  : 'jtag frequency' command is executed.
15:04:13 INFO  : Context for 'APU' is selected.
15:04:13 INFO  : System reset is completed.
15:04:16 INFO  : 'after 3000' command is executed.
15:04:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
15:04:18 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
15:04:18 INFO  : Context for 'APU' is selected.
15:04:18 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
15:04:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:18 INFO  : Context for 'APU' is selected.
15:04:18 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
15:04:18 INFO  : 'ps7_init' command is executed.
15:04:18 INFO  : 'ps7_post_config' command is executed.
15:04:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:19 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:19 INFO  : 'con' command is executed.
15:04:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:04:19 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
15:20:15 INFO  : Hardware specification for platform project 'test_system_wrapper' is updated.
15:20:33 INFO  : Result from executing command 'getProjects': test_system_wrapper
15:20:33 INFO  : Result from executing command 'getPlatforms': test_system_wrapper|D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/test_system_wrapper.xpfm
15:20:33 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:20:38 INFO  : Disconnected from the channel tcfchan#15.
15:20:39 INFO  : The hardware specfication used by project 'test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:20:39 INFO  : The file 'D:\EOS\project\project_1\vitis_test_project\test\_ide\bitstream\system_wrapper.bit' stored in project is removed.
15:20:39 INFO  : The updated bitstream files are copied from platform to folder 'D:\EOS\project\project_1\vitis_test_project\test\_ide\bitstream' in project 'test'.
15:20:39 INFO  : The file 'D:\EOS\project\project_1\vitis_test_project\test\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:20:42 INFO  : The updated ps init files are copied from platform to folder 'D:\EOS\project\project_1\vitis_test_project\test\_ide\psinit' in project 'test'.
15:20:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:42 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
15:20:42 INFO  : 'jtag frequency' command is executed.
15:20:42 INFO  : Context for 'APU' is selected.
15:20:42 INFO  : System reset is completed.
15:20:45 INFO  : 'after 3000' command is executed.
15:20:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
15:20:48 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
15:20:48 INFO  : Context for 'APU' is selected.
15:20:48 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
15:20:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:48 INFO  : Context for 'APU' is selected.
15:20:48 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
15:20:48 INFO  : 'ps7_init' command is executed.
15:20:48 INFO  : 'ps7_post_config' command is executed.
15:20:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:48 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:48 INFO  : 'con' command is executed.
15:20:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:20:48 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
15:21:14 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:21:17 INFO  : Disconnected from the channel tcfchan#17.
15:21:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:18 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
15:21:18 INFO  : 'jtag frequency' command is executed.
15:21:18 INFO  : Context for 'APU' is selected.
15:21:18 INFO  : System reset is completed.
15:21:21 INFO  : 'after 3000' command is executed.
15:21:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
15:21:23 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
15:21:23 INFO  : Context for 'APU' is selected.
15:21:23 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
15:21:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:23 INFO  : Context for 'APU' is selected.
15:21:23 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
15:21:24 INFO  : 'ps7_init' command is executed.
15:21:24 INFO  : 'ps7_post_config' command is executed.
15:21:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:24 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:24 INFO  : 'con' command is executed.
15:21:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:21:24 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
15:21:47 INFO  : Result from executing command 'getProjects': test_system_wrapper
15:21:47 INFO  : Result from executing command 'getPlatforms': test_system_wrapper|D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/test_system_wrapper.xpfm
15:21:47 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:22:40 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:22:44 INFO  : Disconnected from the channel tcfchan#18.
15:22:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:46 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
15:22:46 INFO  : 'jtag frequency' command is executed.
15:22:46 INFO  : Context for 'APU' is selected.
15:22:46 INFO  : System reset is completed.
15:22:49 INFO  : 'after 3000' command is executed.
15:22:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
15:22:51 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
15:22:51 INFO  : Context for 'APU' is selected.
15:22:51 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
15:22:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:51 INFO  : Context for 'APU' is selected.
15:22:51 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
15:22:51 INFO  : 'ps7_init' command is executed.
15:22:51 INFO  : 'ps7_post_config' command is executed.
15:22:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:51 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:52 INFO  : 'con' command is executed.
15:22:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:22:52 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
15:26:55 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:26:59 INFO  : Disconnected from the channel tcfchan#21.
15:27:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:00 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
15:27:00 INFO  : 'jtag frequency' command is executed.
15:27:00 INFO  : Context for 'APU' is selected.
15:27:00 INFO  : System reset is completed.
15:27:03 INFO  : 'after 3000' command is executed.
15:27:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
15:27:06 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
15:27:06 INFO  : Context for 'APU' is selected.
15:27:06 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
15:27:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:06 INFO  : Context for 'APU' is selected.
15:27:06 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
15:27:06 INFO  : 'ps7_init' command is executed.
15:27:06 INFO  : 'ps7_post_config' command is executed.
15:27:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:06 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:06 INFO  : 'con' command is executed.
15:27:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:27:06 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
15:27:57 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:28:01 INFO  : Disconnected from the channel tcfchan#22.
15:28:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:02 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
15:28:02 INFO  : 'jtag frequency' command is executed.
15:28:02 INFO  : Context for 'APU' is selected.
15:28:02 INFO  : System reset is completed.
15:28:05 INFO  : 'after 3000' command is executed.
15:28:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
15:28:07 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
15:28:07 INFO  : Context for 'APU' is selected.
15:28:07 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
15:28:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:07 INFO  : Context for 'APU' is selected.
15:28:07 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
15:28:07 INFO  : 'ps7_init' command is executed.
15:28:07 INFO  : 'ps7_post_config' command is executed.
15:28:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:08 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:08 INFO  : 'con' command is executed.
15:28:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:28:08 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
15:31:46 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:32:04 INFO  : Disconnected from the channel tcfchan#23.
15:32:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:06 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
15:32:06 INFO  : 'jtag frequency' command is executed.
15:32:06 INFO  : Context for 'APU' is selected.
15:32:06 INFO  : System reset is completed.
15:32:09 INFO  : 'after 3000' command is executed.
15:32:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
15:32:11 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
15:32:11 INFO  : Context for 'APU' is selected.
15:32:11 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
15:32:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:11 INFO  : Context for 'APU' is selected.
15:32:11 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
15:32:11 INFO  : 'ps7_init' command is executed.
15:32:11 INFO  : 'ps7_post_config' command is executed.
15:32:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:11 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:12 INFO  : 'con' command is executed.
15:32:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:32:12 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
15:34:01 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:34:35 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:34:49 INFO  : Disconnected from the channel tcfchan#24.
15:34:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:50 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
15:34:50 INFO  : 'jtag frequency' command is executed.
15:34:50 INFO  : Context for 'APU' is selected.
15:34:50 INFO  : System reset is completed.
15:34:53 INFO  : 'after 3000' command is executed.
15:34:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
15:34:55 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
15:34:55 INFO  : Context for 'APU' is selected.
15:34:55 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
15:34:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:55 INFO  : Context for 'APU' is selected.
15:34:55 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
15:34:56 INFO  : 'ps7_init' command is executed.
15:34:56 INFO  : 'ps7_post_config' command is executed.
15:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:56 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:56 INFO  : 'con' command is executed.
15:34:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:34:56 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
15:41:11 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:41:15 INFO  : Disconnected from the channel tcfchan#25.
15:41:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:16 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
15:41:16 INFO  : 'jtag frequency' command is executed.
15:41:16 INFO  : Context for 'APU' is selected.
15:41:16 INFO  : System reset is completed.
15:41:19 INFO  : 'after 3000' command is executed.
15:41:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
15:41:21 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
15:41:21 INFO  : Context for 'APU' is selected.
15:41:21 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
15:41:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:21 INFO  : Context for 'APU' is selected.
15:41:21 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
15:41:21 INFO  : 'ps7_init' command is executed.
15:41:21 INFO  : 'ps7_post_config' command is executed.
15:41:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:22 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:22 INFO  : 'con' command is executed.
15:41:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:41:22 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
15:42:33 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:42:37 INFO  : Disconnected from the channel tcfchan#26.
15:42:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:38 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
15:42:38 INFO  : 'jtag frequency' command is executed.
15:42:38 INFO  : Context for 'APU' is selected.
15:42:38 INFO  : System reset is completed.
15:42:41 INFO  : 'after 3000' command is executed.
15:42:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
15:42:44 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
15:42:44 INFO  : Context for 'APU' is selected.
15:42:44 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
15:42:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:44 INFO  : Context for 'APU' is selected.
15:42:44 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
15:42:44 INFO  : 'ps7_init' command is executed.
15:42:44 INFO  : 'ps7_post_config' command is executed.
15:42:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:44 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:44 INFO  : 'con' command is executed.
15:42:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:42:44 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
15:43:27 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:43:31 INFO  : Disconnected from the channel tcfchan#27.
15:43:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:32 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
15:43:32 INFO  : 'jtag frequency' command is executed.
15:43:32 INFO  : Context for 'APU' is selected.
15:43:32 INFO  : System reset is completed.
15:43:35 INFO  : 'after 3000' command is executed.
15:43:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
15:43:38 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
15:43:38 INFO  : Context for 'APU' is selected.
15:43:38 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
15:43:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:38 INFO  : Context for 'APU' is selected.
15:43:38 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
15:43:38 INFO  : 'ps7_init' command is executed.
15:43:38 INFO  : 'ps7_post_config' command is executed.
15:43:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:38 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:38 INFO  : 'con' command is executed.
15:43:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:43:38 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
15:53:14 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:53:19 INFO  : Disconnected from the channel tcfchan#28.
15:53:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:20 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
15:53:20 INFO  : 'jtag frequency' command is executed.
15:53:20 INFO  : Context for 'APU' is selected.
15:53:20 INFO  : System reset is completed.
15:53:23 INFO  : 'after 3000' command is executed.
15:53:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
15:53:25 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
15:53:25 INFO  : Context for 'APU' is selected.
15:53:25 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
15:53:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:25 INFO  : Context for 'APU' is selected.
15:53:25 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
15:53:26 INFO  : 'ps7_init' command is executed.
15:53:26 INFO  : 'ps7_post_config' command is executed.
15:53:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:26 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:26 INFO  : 'con' command is executed.
15:53:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:53:26 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
17:09:07 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:09:46 INFO  : Disconnected from the channel tcfchan#29.
17:09:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:47 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
17:09:47 INFO  : 'jtag frequency' command is executed.
17:09:47 INFO  : Context for 'APU' is selected.
17:09:48 INFO  : System reset is completed.
17:09:51 INFO  : 'after 3000' command is executed.
17:09:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
17:09:53 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit"
17:09:53 INFO  : Context for 'APU' is selected.
17:09:53 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa'.
17:09:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:53 INFO  : Context for 'APU' is selected.
17:09:53 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl' is done.
17:09:53 INFO  : 'ps7_init' command is executed.
17:09:53 INFO  : 'ps7_post_config' command is executed.
17:09:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:53 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:53 INFO  : 'con' command is executed.
17:09:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:09:53 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\test_system\_ide\scripts\debugger_test-default.tcl'
17:36:35 INFO  : Disconnected from the channel tcfchan#30.
15:12:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\EOS\project\project_1\vitis_test_project\temp_xsdb_launch_script.tcl
15:12:52 INFO  : XSCT server has started successfully.
15:12:52 INFO  : plnx-install-location is set to ''
15:12:52 INFO  : Successfully done setting XSCT server connection channel  
15:12:52 INFO  : Successfully done setting workspace for the tool. 
15:12:56 INFO  : Platform repository initialization has completed.
15:12:56 INFO  : Registering command handlers for Vitis TCF services
15:12:59 INFO  : Successfully done query RDI_DATADIR 
15:34:25 INFO  : Result from executing command 'getProjects': testFreeRTOS06151533;test_system_wrapper
15:34:25 INFO  : Result from executing command 'getPlatforms': test_system_wrapper|D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/test_system_wrapper.xpfm
15:35:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\EOS\project\project_1\vitis_test_project\temp_xsdb_launch_script.tcl
15:35:38 INFO  : XSCT server has started successfully.
15:35:38 INFO  : Successfully done setting XSCT server connection channel  
15:35:38 INFO  : plnx-install-location is set to ''
15:35:38 INFO  : Successfully done setting workspace for the tool. 
15:35:38 INFO  : Platform repository initialization has completed.
15:35:38 INFO  : Registering command handlers for Vitis TCF services
15:35:41 INFO  : Successfully done query RDI_DATADIR 
15:37:06 INFO  : Result from executing command 'getProjects': test_system_wrapper;testfinalFreeRTOS06151536
15:37:06 INFO  : Result from executing command 'getPlatforms': test_system_wrapper|D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/test_system_wrapper.xpfm
15:45:06 INFO  : Result from executing command 'getProjects': test_system_wrapper;testfinalFreeRTOS06151536
15:45:06 INFO  : Result from executing command 'getPlatforms': test_system_wrapper|D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/test_system_wrapper.xpfm;testfinalFreeRTOS06151536|D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151536/export/testfinalFreeRTOS06151536/testfinalFreeRTOS06151536.xpfm
15:45:06 INFO  : Checking for BSP changes to sync application flags for project 'testfinalFreeRTOS06151537'...
15:45:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:16 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
15:45:16 INFO  : 'jtag frequency' command is executed.
15:45:16 INFO  : Context for 'APU' is selected.
15:45:16 INFO  : System reset is completed.
15:45:20 INFO  : 'after 3000' command is executed.
15:45:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
15:45:22 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/bitstream/system_wrapper.bit"
15:45:22 INFO  : Context for 'APU' is selected.
15:45:22 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151536/export/testfinalFreeRTOS06151536/hw/system_wrapper.xsa'.
15:45:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:22 INFO  : Context for 'APU' is selected.
15:45:22 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/psinit/ps7_init.tcl' is done.
15:45:22 INFO  : 'ps7_init' command is executed.
15:45:22 INFO  : 'ps7_post_config' command is executed.
15:45:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:22 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/Debug/testfinalFreeRTOS06151537.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151536/export/testfinalFreeRTOS06151536/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/Debug/testfinalFreeRTOS06151537.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:23 INFO  : 'con' command is executed.
15:45:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:45:23 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\testfinalFreeRTOS06151537_system\_ide\scripts\debugger_testfinalfreertos06151537-default.tcl'
15:50:04 INFO  : Disconnected from the channel tcfchan#2.
16:17:22 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\EOS\project\project_1\vitis_test_project\temp_xsdb_launch_script.tcl
16:17:23 INFO  : XSCT server has started successfully.
16:17:23 INFO  : plnx-install-location is set to ''
16:17:23 INFO  : Successfully done setting XSCT server connection channel  
16:17:23 INFO  : Successfully done setting workspace for the tool. 
16:17:25 INFO  : Platform repository initialization has completed.
16:17:25 INFO  : Successfully done query RDI_DATADIR 
16:17:25 INFO  : Registering command handlers for Vitis TCF services
16:26:03 INFO  : Checking for BSP changes to sync application flags for project 'testfinalFreeRTOS06151537'...
16:26:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:14 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
16:26:14 INFO  : 'jtag frequency' command is executed.
16:26:14 INFO  : Context for 'APU' is selected.
16:26:14 INFO  : System reset is completed.
16:26:17 INFO  : 'after 3000' command is executed.
16:26:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
16:26:19 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/bitstream/system_wrapper.bit"
16:26:19 INFO  : Context for 'APU' is selected.
16:26:19 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151536/export/testfinalFreeRTOS06151536/hw/system_wrapper.xsa'.
16:26:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:19 INFO  : Context for 'APU' is selected.
16:26:19 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/psinit/ps7_init.tcl' is done.
16:26:19 INFO  : 'ps7_init' command is executed.
16:26:19 INFO  : 'ps7_post_config' command is executed.
16:26:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:20 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/Debug/testfinalFreeRTOS06151537.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151536/export/testfinalFreeRTOS06151536/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/Debug/testfinalFreeRTOS06151537.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:20 INFO  : 'con' command is executed.
16:26:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:26:20 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\testfinalFreeRTOS06151537_system\_ide\scripts\debugger_testfinalfreertos06151537-default.tcl'
16:26:39 INFO  : Disconnected from the channel tcfchan#1.
16:26:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:40 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
16:26:40 INFO  : 'jtag frequency' command is executed.
16:26:40 INFO  : Context for 'APU' is selected.
16:26:40 INFO  : System reset is completed.
16:26:43 INFO  : 'after 3000' command is executed.
16:26:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
16:26:46 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/bitstream/system_wrapper.bit"
16:26:46 INFO  : Context for 'APU' is selected.
16:26:47 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151536/export/testfinalFreeRTOS06151536/hw/system_wrapper.xsa'.
16:26:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:47 INFO  : Context for 'APU' is selected.
16:26:47 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/psinit/ps7_init.tcl' is done.
16:26:47 INFO  : 'ps7_init' command is executed.
16:26:47 INFO  : 'ps7_post_config' command is executed.
16:26:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:47 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/Debug/testfinalFreeRTOS06151537.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151536/export/testfinalFreeRTOS06151536/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/Debug/testfinalFreeRTOS06151537.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:47 INFO  : 'con' command is executed.
16:26:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:26:47 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\testfinalFreeRTOS06151537_system\_ide\scripts\debugger_testfinalfreertos06151537-default.tcl'
16:28:37 INFO  : Disconnected from the channel tcfchan#2.
16:28:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:38 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
16:28:38 INFO  : 'jtag frequency' command is executed.
16:28:38 INFO  : Context for 'APU' is selected.
16:28:38 INFO  : System reset is completed.
16:28:41 INFO  : 'after 3000' command is executed.
16:28:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
16:28:43 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/bitstream/system_wrapper.bit"
16:28:44 INFO  : Context for 'APU' is selected.
16:28:45 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151536/export/testfinalFreeRTOS06151536/hw/system_wrapper.xsa'.
16:28:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:45 INFO  : Context for 'APU' is selected.
16:28:45 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/psinit/ps7_init.tcl' is done.
16:28:45 INFO  : 'ps7_init' command is executed.
16:28:45 INFO  : 'ps7_post_config' command is executed.
16:28:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:45 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/Debug/testfinalFreeRTOS06151537.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151536/export/testfinalFreeRTOS06151536/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/Debug/testfinalFreeRTOS06151537.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:45 INFO  : 'con' command is executed.
16:28:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:28:45 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\testfinalFreeRTOS06151537_system\_ide\scripts\debugger_testfinalfreertos06151537-default.tcl'
16:32:36 INFO  : Checking for BSP changes to sync application flags for project 'testfinalFreeRTOS06151537'...
16:42:36 INFO  : Checking for BSP changes to sync application flags for project 'testfinalFreeRTOS06151537'...
16:43:11 INFO  : Checking for BSP changes to sync application flags for project 'testfinalFreeRTOS06151537'...
16:44:28 INFO  : Checking for BSP changes to sync application flags for project 'testfinalFreeRTOS06151537'...
16:47:04 INFO  : Checking for BSP changes to sync application flags for project 'testfinalFreeRTOS06151537'...
16:47:24 INFO  : Disconnected from the channel tcfchan#3.
16:47:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:25 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
16:47:25 INFO  : 'jtag frequency' command is executed.
16:47:25 INFO  : Context for 'APU' is selected.
16:47:25 INFO  : System reset is completed.
16:47:28 INFO  : 'after 3000' command is executed.
16:47:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
16:47:30 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/bitstream/system_wrapper.bit"
16:47:30 INFO  : Context for 'APU' is selected.
16:47:31 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151536/export/testfinalFreeRTOS06151536/hw/system_wrapper.xsa'.
16:47:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:31 INFO  : Context for 'APU' is selected.
16:47:31 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/psinit/ps7_init.tcl' is done.
16:47:32 INFO  : 'ps7_init' command is executed.
16:47:32 INFO  : 'ps7_post_config' command is executed.
16:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:32 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/Debug/testfinalFreeRTOS06151537.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151536/export/testfinalFreeRTOS06151536/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/Debug/testfinalFreeRTOS06151537.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:32 INFO  : 'con' command is executed.
16:47:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:47:32 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\testfinalFreeRTOS06151537_system\_ide\scripts\debugger_testfinalfreertos06151537-default.tcl'
16:50:45 INFO  : Checking for BSP changes to sync application flags for project 'testfinalFreeRTOS06151537'...
16:51:09 INFO  : Disconnected from the channel tcfchan#4.
16:51:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:10 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
16:51:10 INFO  : 'jtag frequency' command is executed.
16:51:10 INFO  : Context for 'APU' is selected.
16:51:10 INFO  : System reset is completed.
16:51:13 INFO  : 'after 3000' command is executed.
16:51:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
16:51:16 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/bitstream/system_wrapper.bit"
16:51:16 INFO  : Context for 'APU' is selected.
16:51:17 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151536/export/testfinalFreeRTOS06151536/hw/system_wrapper.xsa'.
16:51:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:17 INFO  : Context for 'APU' is selected.
16:51:17 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/psinit/ps7_init.tcl' is done.
16:51:17 INFO  : 'ps7_init' command is executed.
16:51:17 INFO  : 'ps7_post_config' command is executed.
16:51:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:17 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/Debug/testfinalFreeRTOS06151537.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151536/export/testfinalFreeRTOS06151536/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/Debug/testfinalFreeRTOS06151537.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:17 INFO  : 'con' command is executed.
16:51:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:51:17 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\testfinalFreeRTOS06151537_system\_ide\scripts\debugger_testfinalfreertos06151537-default.tcl'
17:25:00 INFO  : Disconnected from the channel tcfchan#5.
17:25:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:02 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
17:25:02 INFO  : 'jtag frequency' command is executed.
17:25:02 INFO  : Context for 'APU' is selected.
17:25:02 INFO  : System reset is completed.
17:25:05 INFO  : 'after 3000' command is executed.
17:25:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
17:25:07 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/bitstream/system_wrapper.bit"
17:25:07 INFO  : Context for 'APU' is selected.
17:25:08 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151536/export/testfinalFreeRTOS06151536/hw/system_wrapper.xsa'.
17:25:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:08 INFO  : Context for 'APU' is selected.
17:25:08 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/psinit/ps7_init.tcl' is done.
17:25:08 INFO  : 'ps7_init' command is executed.
17:25:08 INFO  : 'ps7_post_config' command is executed.
17:25:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:08 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/Debug/testfinalFreeRTOS06151537.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151536/export/testfinalFreeRTOS06151536/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/Debug/testfinalFreeRTOS06151537.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:09 INFO  : 'con' command is executed.
17:25:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:25:09 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\testfinalFreeRTOS06151537_system\_ide\scripts\debugger_testfinalfreertos06151537-default.tcl'
18:40:18 INFO  : Disconnected from the channel tcfchan#6.
13:40:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\EOS\project\project_1\vitis_test_project\temp_xsdb_launch_script.tcl
13:40:42 INFO  : XSCT server has started successfully.
13:40:42 INFO  : plnx-install-location is set to ''
13:40:42 INFO  : Successfully done setting XSCT server connection channel  
13:40:42 INFO  : Successfully done setting workspace for the tool. 
13:40:44 INFO  : Platform repository initialization has completed.
13:40:44 INFO  : Registering command handlers for Vitis TCF services
13:40:47 INFO  : Successfully done query RDI_DATADIR 
13:42:47 INFO  : Checking for BSP changes to sync application flags for project 'testfinalFreeRTOS06151537'...
13:42:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:55 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
13:42:55 INFO  : 'jtag frequency' command is executed.
13:42:55 INFO  : Context for 'APU' is selected.
13:42:55 INFO  : System reset is completed.
13:42:58 INFO  : 'after 3000' command is executed.
13:42:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
13:43:01 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/bitstream/system_wrapper.bit"
13:43:01 INFO  : Context for 'APU' is selected.
13:43:01 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151536/export/testfinalFreeRTOS06151536/hw/system_wrapper.xsa'.
13:43:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:01 INFO  : Context for 'APU' is selected.
13:43:01 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/psinit/ps7_init.tcl' is done.
13:43:01 INFO  : 'ps7_init' command is executed.
13:43:01 INFO  : 'ps7_post_config' command is executed.
13:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:01 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/Debug/testfinalFreeRTOS06151537.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:43:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:43:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151536/export/testfinalFreeRTOS06151536/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/Debug/testfinalFreeRTOS06151537.elf
configparams force-mem-access 0
----------------End of Script----------------

13:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:01 INFO  : 'con' command is executed.
13:43:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:43:01 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\testfinalFreeRTOS06151537_system\_ide\scripts\debugger_testfinalfreertos06151537-default.tcl'
13:44:26 INFO  : Checking for BSP changes to sync application flags for project 'testfinalFreeRTOS06151537'...
13:44:32 INFO  : Disconnected from the channel tcfchan#1.
13:44:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:34 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
13:44:34 INFO  : 'jtag frequency' command is executed.
13:44:34 INFO  : Context for 'APU' is selected.
13:44:34 INFO  : System reset is completed.
13:44:37 INFO  : 'after 3000' command is executed.
13:44:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
13:44:39 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/bitstream/system_wrapper.bit"
13:44:39 INFO  : Context for 'APU' is selected.
13:44:40 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151536/export/testfinalFreeRTOS06151536/hw/system_wrapper.xsa'.
13:44:40 INFO  : 'configparams force-mem-access 1' command is executed.
13:44:40 INFO  : Context for 'APU' is selected.
13:44:40 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/psinit/ps7_init.tcl' is done.
13:44:40 INFO  : 'ps7_init' command is executed.
13:44:40 INFO  : 'ps7_post_config' command is executed.
13:44:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:41 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/Debug/testfinalFreeRTOS06151537.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:44:41 INFO  : 'configparams force-mem-access 0' command is executed.
13:44:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151536/export/testfinalFreeRTOS06151536/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/Debug/testfinalFreeRTOS06151537.elf
configparams force-mem-access 0
----------------End of Script----------------

13:44:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:41 INFO  : 'con' command is executed.
13:44:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:44:41 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\testfinalFreeRTOS06151537_system\_ide\scripts\debugger_testfinalfreertos06151537-default.tcl'
13:55:30 INFO  : Disconnected from the channel tcfchan#2.
13:55:50 INFO  : Result from executing command 'getProjects': test_system_wrapper;testfinalFreeRTOS06151536
13:55:50 INFO  : Result from executing command 'getPlatforms': test_system_wrapper|D:/EOS/project/project_1/vitis_test_project/test_system_wrapper/export/test_system_wrapper/test_system_wrapper.xpfm;testfinalFreeRTOS06151536|D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151536/export/testfinalFreeRTOS06151536/testfinalFreeRTOS06151536.xpfm
13:55:50 INFO  : Checking for BSP changes to sync application flags for project 'testfinalFreeRTOS06151537'...
13:55:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:57 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
13:55:57 INFO  : 'jtag frequency' command is executed.
13:55:57 INFO  : Context for 'APU' is selected.
13:55:57 INFO  : System reset is completed.
13:56:00 INFO  : 'after 3000' command is executed.
13:56:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
13:56:03 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/bitstream/system_wrapper.bit"
13:56:03 INFO  : Context for 'APU' is selected.
13:56:03 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151536/export/testfinalFreeRTOS06151536/hw/system_wrapper.xsa'.
13:56:03 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:03 INFO  : Context for 'APU' is selected.
13:56:03 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/psinit/ps7_init.tcl' is done.
13:56:03 INFO  : 'ps7_init' command is executed.
13:56:03 INFO  : 'ps7_post_config' command is executed.
13:56:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:03 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/Debug/testfinalFreeRTOS06151537.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:03 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151536/export/testfinalFreeRTOS06151536/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/Debug/testfinalFreeRTOS06151537.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:03 INFO  : 'con' command is executed.
13:56:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:56:03 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\testfinalFreeRTOS06151537_system\_ide\scripts\debugger_testfinalfreertos06151537-default.tcl'
13:56:46 INFO  : Checking for BSP changes to sync application flags for project 'testfinalFreeRTOS06151537'...
13:59:40 INFO  : Checking for BSP changes to sync application flags for project 'testfinalFreeRTOS06151537'...
13:59:44 INFO  : Disconnected from the channel tcfchan#5.
13:59:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:45 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
13:59:45 INFO  : 'jtag frequency' command is executed.
13:59:45 INFO  : Context for 'APU' is selected.
13:59:45 INFO  : System reset is completed.
13:59:48 INFO  : 'after 3000' command is executed.
13:59:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
13:59:51 INFO  : Device configured successfully with "D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/bitstream/system_wrapper.bit"
13:59:51 INFO  : Context for 'APU' is selected.
13:59:51 INFO  : Hardware design and registers information is loaded from 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151536/export/testfinalFreeRTOS06151536/hw/system_wrapper.xsa'.
13:59:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:51 INFO  : Context for 'APU' is selected.
13:59:51 INFO  : Sourcing of 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/psinit/ps7_init.tcl' is done.
13:59:51 INFO  : 'ps7_init' command is executed.
13:59:51 INFO  : 'ps7_post_config' command is executed.
13:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:51 INFO  : The application 'D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/Debug/testfinalFreeRTOS06151537.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:51 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151536/export/testfinalFreeRTOS06151536/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/EOS/project/project_1/vitis_test_project/testfinalFreeRTOS06151537/Debug/testfinalFreeRTOS06151537.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:51 INFO  : 'con' command is executed.
13:59:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:59:51 INFO  : Launch script is exported to file 'D:\EOS\project\project_1\vitis_test_project\testfinalFreeRTOS06151537_system\_ide\scripts\debugger_testfinalfreertos06151537-default.tcl'
16:48:03 WARN  : An unexpected exception occurred in the module 'platform project logging'
16:48:04 WARN  : Failed to update project references for project testFreeRTOS06151533
16:48:42 INFO  : Disconnected from the channel tcfchan#6.
