// Seed: 1886084275
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input id_5,
    input logic id_6,
    input id_7,
    input logic id_8,
    output logic id_9,
    input logic id_10,
    input logic id_11
);
  assign id_4 = id_8;
endmodule
