// Seed: 1378365703
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  uwire id_7;
  assign id_7 = -1;
  assign module_1.id_4 = 0;
  logic id_8;
  ;
  wire id_9;
  assign id_8 = id_4 <= $unsigned(85);
  ;
endmodule
module module_1 #(
    parameter id_6 = 32'd38
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  input wire _id_6;
  output wire id_5;
  inout reg id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_3
  );
  inout wire id_1;
  initial begin : LABEL_0
    for (id_4 = 1'd0; id_2[id_6] | {-1, 1}; id_4 = id_6 & id_6) $clog2(65);
    ;
  end
endmodule
