@manual{	xeon32,
	title = {64-bit Intel\textregistered Xeon\texttrademark Processor with 2 MB L2 Cache Datasheet},
	organization = {Intel Corporation},
	month = {September},
	year = {2005},
	note = {Revision 002},
	urldate = {http://www.intel.com/Assets/en_US/PDF/datasheet/306249.pdf},
}

@manual{	xeon5100,
	title = {Dual-Core Intel{\textregistered} Xeon{\textregistered} Processor 5100 Series Datasheet},
	organization = {Intel Corporation},
	month = {August},
	year = {2007},
	note = {Revision 003},
	pages = {9,11--12},
	urldate = {http://www.intel.com/Assets/en_US/PDF/datasheet/313355.pdf},
}
@manual{	xeon5600,
	title = {Intel{\textregistered} Xeon{\textregistered} Processor 5600 Series Datasheet Volume 1},
	organization = {Intel Corporation},
	month = {June},
	year = {2011},
	note = {Revision 002},
	pages = {11--12},
	urldate = {http://www.intel.com/content/dam/www/public/us/en/documents/datasheets/xeon-5600-vol-1-datasheet.pdf},
}
@inproceedings{	hoppe99,
	author = {Hoppe, Hugues},
	title = {Optimization of mesh locality for transparent vertex caching},
	booktitle = {Proceedings of the 26th annual conference on Computer graphics and interactive techniques},
	series = {SIGGRAPH '99},
	year = {1999},
	isbn = {0-201-48560-5},
	pages = {269--276},
	numpages = {8},
	urldate = {http://dx.doi.org/10.1145/311535.311565},
	doi = {10.1145/311535.311565},
	acmid = {311565},
	publisher = {ACM Press/Addison-Wesley Publishing Co.},
	address = {New York, NY, USA},
	keywords = {geometry compression, triangle strips},
} 
@techreport{	williams08,
    Author = {Williams, Samuel Webb and Waterman, Andrew and Patterson, David A.},
    Title = {Roofline: An Insightful Visual Performance Model for Floating-Point Programs and Multicore Architectures},
    Institution = {EECS Department, University of California, Berkeley},
    Year = {2008},
    Month = {Oct},
    urldate = {http://www.eecs.berkeley.edu/Pubs/TechRpts/2008/EECS-2008-134.html},
    Number = {UCB/EECS-2008-134},
    Abstract = {We propose an easy-to-understand, visual performance model that offers insights to programmers and architects on improving parallel software and hardware for floating point computations.}
}
@manual{	inteloptimize,
	author        = {{Intel Corporation}},
	title         = {{Intel\textsuperscript{\textregistered} 64 and IA-32 Architectures Optimization Reference Manual}},
	year          = {2011},
	month         = {June},
}
@manual{	intelsys,
	author        = {{Intel Corporation}},
	title         = {{Intel\textsuperscript{\textregistered} 64 and IA-32 Architectures Software Developer's Manual}},
	year          = {2012},
	month         = {March},
}

@misc{gmsh,
author = {Christophe Geuzaine, Jean-Fran√ßois Remacle},
title = {Gmsh: a three-dimensional finite element mesh generator with built-in pre- and post-processing facilities},
month = jun,
year = {2012},
url = {http://www.geuz.org/gmsh/}
}

@article{metis,
  title={METIS-Unstructured Graph Partitioning and Sparse Matrix Ordering System, Version 2.0},
  author={Karypis, G. and Kumar, V.},
  year={1995},
  publisher={Citeseer}
}

@inproceedings{gilbert1995,
  title={Geometric mesh partitioning: Implementation and experiments},
  author={Gilbert, J.R. and Miller, G.L. and Teng, S.H.},
  booktitle={Parallel Processing Symposium, 1995. Proceedings., 9th International},
  pages={418--427},
  year={1995},
  organization={IEEE}
}

@article{walshaw2000,
  title={Mesh partitioning: a multilevel balancing and refinement algorithm},
  author={Walshaw, C. and Cross, M.},
  journal={SIAM Journal on Scientific Computing},
  volume={22},
  number={1},
  pages={63--80},
  year={2000},
  publisher={Citeseer}
}

@misc{cuda_documentation,
	author = {NVidia},
	title = {NVidia Developer Zone - GPU Computing Documentation},
	url={http://developer.nvidia.com/nvidia-gpu-computing-documentation}
}

@misc{cuda_library_documentation,
	author={NVIDIA},
	title={NVIDIA CUDA Library Documentation},
	url={http://www.clear.rice.edu/comp422/resources/cuda/html/index.html}
}
