Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec 10 21:56:49 2024
| Host         : joseph-legion5 running 64-bit Linux Mint 22
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.523        0.000                      0                16355       -0.005       -0.005                      1                16355        3.500        0.000                       0                  6041  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                0.523        0.000                      0                16355       -0.005       -0.005                      1                16355        3.500        0.000                       0                  6041  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        0.523ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.005ns,  Total Violation       -0.005ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 keychain/expmod/modulus_block/index_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            keychain/expmod/modulus_block/intermediate_reg[3][61]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.327ns  (logic 4.127ns (44.248%)  route 5.200ns (55.752%))
  Logic Levels:           22  (CARRY4=16 LUT2=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=6040, estimated)     1.547     5.055    keychain/expmod/modulus_block/clk_100mhz_IBUF_BUFG
    SLICE_X43Y86         FDRE                                         r  keychain/expmod/modulus_block/index_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  keychain/expmod/modulus_block/index_reg[1]_rep__1/Q
                         net (fo=112, estimated)      1.472     6.983    keychain/expmod/modulus_block/index_reg[1]_rep__1_n_0
    SLICE_X37Y71         LUT6 (Prop_lut6_I2_O)        0.124     7.107 r  keychain/expmod/modulus_block/intermediate[64][1]_i_16/O
                         net (fo=1, routed)           0.000     7.107    keychain/expmod/modulus_block/intermediate[64][1]_i_16_n_0
    SLICE_X37Y71         MUXF7 (Prop_muxf7_I1_O)      0.217     7.324 r  keychain/expmod/modulus_block/intermediate_reg[64][1]_i_6/O
                         net (fo=1, estimated)        0.749     8.073    keychain/expmod/modulus_block/intermediate_reg[64][1]_i_6_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I1_O)        0.299     8.372 r  keychain/expmod/modulus_block/intermediate[64][1]_i_3/O
                         net (fo=1, estimated)        0.615     8.987    keychain/expmod/modulus_block/intermediate[64][1]_i_3_n_0
    SLICE_X31Y77         LUT5 (Prop_lut5_I2_O)        0.124     9.111 r  keychain/expmod/modulus_block/intermediate[64][1]_i_2/O
                         net (fo=5, estimated)        0.443     9.554    keychain/expmod/modulus_block/intermediate[64][1]_i_2_n_0
    SLICE_X32Y78         LUT2 (Prop_lut2_I0_O)        0.124     9.678 r  keychain/expmod/modulus_block/intermediate[64][3]_i_6/O
                         net (fo=1, routed)           0.000     9.678    keychain/expmod/modulus_block/intermediate[64][3]_i_6_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.228 r  keychain/expmod/modulus_block/intermediate_reg[64][3]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.228    keychain/expmod/modulus_block/intermediate_reg[64][3]_i_2_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.342 r  keychain/expmod/modulus_block/intermediate_reg[64][7]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.342    keychain/expmod/modulus_block/intermediate_reg[64][7]_i_2_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  keychain/expmod/modulus_block/intermediate_reg[64][11]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.456    keychain/expmod/modulus_block/intermediate_reg[64][11]_i_2_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  keychain/expmod/modulus_block/intermediate_reg[64][15]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.570    keychain/expmod/modulus_block/intermediate_reg[64][15]_i_2_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  keychain/expmod/modulus_block/intermediate_reg[64][19]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.684    keychain/expmod/modulus_block/intermediate_reg[64][19]_i_2_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.798 r  keychain/expmod/modulus_block/intermediate_reg[64][23]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.798    keychain/expmod/modulus_block/intermediate_reg[64][23]_i_2_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.912 r  keychain/expmod/modulus_block/intermediate_reg[64][27]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.912    keychain/expmod/modulus_block/intermediate_reg[64][27]_i_2_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.026 r  keychain/expmod/modulus_block/intermediate_reg[64][31]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.026    keychain/expmod/modulus_block/intermediate_reg[64][31]_i_2_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.140 r  keychain/expmod/modulus_block/intermediate_reg[64][35]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.140    keychain/expmod/modulus_block/intermediate_reg[64][35]_i_2_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.254 r  keychain/expmod/modulus_block/intermediate_reg[64][39]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.254    keychain/expmod/modulus_block/intermediate_reg[64][39]_i_2_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.368 r  keychain/expmod/modulus_block/intermediate_reg[64][43]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.368    keychain/expmod/modulus_block/intermediate_reg[64][43]_i_2_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.482 r  keychain/expmod/modulus_block/intermediate_reg[64][47]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.482    keychain/expmod/modulus_block/intermediate_reg[64][47]_i_2_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.596 r  keychain/expmod/modulus_block/intermediate_reg[64][51]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.596    keychain/expmod/modulus_block/intermediate_reg[64][51]_i_2_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.710 r  keychain/expmod/modulus_block/intermediate_reg[64][55]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.710    keychain/expmod/modulus_block/intermediate_reg[64][55]_i_2_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.824 r  keychain/expmod/modulus_block/intermediate_reg[64][59]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    11.824    keychain/expmod/modulus_block/intermediate_reg[64][59]_i_2_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.158 r  keychain/expmod/modulus_block/intermediate_reg[64][63]_i_5/O[1]
                         net (fo=1, estimated)        0.932    13.090    keychain/expmod/modulus_block/p_1_in[61]
    SLICE_X14Y95         LUT3 (Prop_lut3_I0_O)        0.303    13.393 r  keychain/expmod/modulus_block/intermediate[64][61]_i_1/O
                         net (fo=64, estimated)       0.989    14.382    keychain/expmod/modulus_block/intermediate1_in[61]
    SLICE_X3Y95          FDRE                                         r  keychain/expmod/modulus_block/intermediate_reg[3][61]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=6040, estimated)     1.505    14.840    keychain/expmod/modulus_block/clk_100mhz_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  keychain/expmod/modulus_block/intermediate_reg[3][61]/C
                         clock pessimism              0.182    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)       -0.081    14.905    keychain/expmod/modulus_block/intermediate_reg[3][61]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -14.382    
  -------------------------------------------------------------------
                         slack                                  0.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.005ns  (arrival time - required time)
  Source:                 keychain/receive/data_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            keychain/receive/exponent_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.314%)  route 0.148ns (53.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.040    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.066 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=6040, estimated)     0.554     1.620    keychain/receive/clk_100mhz_IBUF_BUFG
    SLICE_X36Y64         FDRE                                         r  keychain/receive/data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.128     1.748 r  keychain/receive/data_reg[37]/Q
                         net (fo=1, estimated)        0.148     1.896    keychain/receive/data_reg_n_0_[37]
    SLICE_X35Y64         FDRE                                         r  keychain/receive/exponent_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.271    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=6040, estimated)     0.821     2.121    keychain/receive/clk_100mhz_IBUF_BUFG
    SLICE_X35Y64         FDRE                                         r  keychain/receive/exponent_out_reg[5]/C
                         clock pessimism             -0.239     1.882    
    SLICE_X35Y64         FDRE (Hold_fdre_C_D)         0.019     1.901    keychain/receive/exponent_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                 -0.005    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100mhz_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X0Y91    led_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y91    led_reg[0]/C



