#-----------------------------------------------------------
# Vivado v2014.3 (64-bit)
# SW Build 1034051 on Fri Oct  3 17:14:12 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Fri Nov 14 12:01:18 2014
# Process ID: 11276
# Log file: C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.runs/impl_1/wave_gen.vdi
# Journal file: C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source wave_gen.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.runs/char_fifo_synth_1/char_fifo.dcp' for cell 'char_fifo_i0'
INFO: [Project 1-454] Reading design checkpoint 'C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.runs/clk_core_synth_1/clk_core.dcp' for cell 'clk_gen_i0/clk_core_i0'
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
Loading clock regions from C:/xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/xilinx/Vivado/2014.3/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/xilinx/Vivado/2014.3/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg and char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Feature available: Internal_bitstream
Parsing XDC File [c:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/sources_1/ip/char_fifo/char_fifo/char_fifo.xdc] for cell 'char_fifo_i0/U0'
Finished Parsing XDC File [c:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/sources_1/ip/char_fifo/char_fifo/char_fifo.xdc] for cell 'char_fifo_i0/U0'
Parsing XDC File [c:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/sources_1/ip/clk_core/clk_core_board.xdc] for cell 'clk_gen_i0/clk_core_i0/U0'
Finished Parsing XDC File [c:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/sources_1/ip/clk_core/clk_core_board.xdc] for cell 'clk_gen_i0/clk_core_i0/U0'
Parsing XDC File [c:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/sources_1/ip/clk_core/clk_core.xdc] for cell 'clk_gen_i0/clk_core_i0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/sources_1/ip/clk_core/clk_core.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/sources_1/ip/clk_core/clk_core.xdc:56]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1038.535 ; gain = 524.793
Finished Parsing XDC File [c:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/sources_1/ip/clk_core/clk_core.xdc] for cell 'clk_gen_i0/clk_core_i0/U0'
Parsing XDC File [C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_pin_p' already exists, overwriting the previous clock with the same name. [C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:2]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg' matched to 'cell' objects. [C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:25]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clkx_nsamp_i0/meta_harden_bus_new_i0/signal_dst_reg' matched to 'cell' objects. [C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:25]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clkx_pre_i0/meta_harden_bus_new_i0/signal_meta_reg' matched to 'cell' objects. [C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:26]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clkx_pre_i0/meta_harden_bus_new_i0/signal_dst_reg' matched to 'cell' objects. [C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:26]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clkx_spd_i0/meta_harden_bus_new_i0/signal_meta_reg' matched to 'cell' objects. [C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:27]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clkx_spd_i0/meta_harden_bus_new_i0/signal_dst_reg' matched to 'cell' objects. [C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:27]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg' matched to 'cell' objects. [C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:28]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_dst_reg' matched to 'cell' objects. [C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:28]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta_reg' matched to 'cell' objects. [C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:29]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg' matched to 'cell' objects. [C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:29]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg' matched to 'cell' objects. [C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:30]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg' matched to 'cell' objects. [C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:30]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg' matched to 'cell' objects. [C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:32]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg' matched to 'cell' objects. [C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:32]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg' matched to 'cell' objects. [C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:33]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg' matched to 'cell' objects. [C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:33]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg' matched to 'cell' objects. [C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:34]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg' matched to 'cell' objects. [C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:34]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc]
Parsing XDC File [C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_pins.xdc]
Finished Parsing XDC File [C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_pins.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.runs/char_fifo_synth_1/char_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.runs/clk_core_synth_1/clk_core.dcp'
Parsing XDC File [c:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/sources_1/ip/char_fifo/char_fifo/char_fifo_clocks.xdc] for cell 'char_fifo_i0/U0'
Finished Parsing XDC File [c:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.srcs/sources_1/ip/char_fifo/char_fifo/char_fifo_clocks.xdc] for cell 'char_fifo_i0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1038.535 ; gain = 841.840
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 1038.535 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13933aae8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1038.535 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 20 cells.
Phase 2 Constant Propagation | Checksum: 121d7a544

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 1038.535 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 197 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 5 unconnected cells.
Phase 3 Sweep | Checksum: 1bfbe1424

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.369 . Memory (MB): peak = 1038.535 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1bfbe1424

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.377 . Memory (MB): peak = 1038.535 ; gain = 0.000
Implement Debug Cores | Checksum: 194063a09
Logic Optimization | Checksum: 194063a09

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1e0b06703

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1038.535 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1e0b06703

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.985 . Memory (MB): peak = 1038.535 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1038.535 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/training/des_7/completed_old/memory_architecture/KC705/vhdl/wave_gen.runs/impl_1/wave_gen_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1377c0f8e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1083.359 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1083.359 ; gain = 0.000
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1083.359 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 9b60515d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1083.359 ; gain = 0.000
WARNING: [Constraints 18-1079] Register char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg and char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Place 30-12] An IO Bus led_pins with more than one IO standard is found. Components associated with this bus are: 
	led_pins[7] of IOStandard LVCMOS25
	led_pins[6] of IOStandard LVCMOS25
	led_pins[5] of IOStandard LVCMOS25
	led_pins[4] of IOStandard LVCMOS25
	led_pins[3] of IOStandard LVCMOS15
	led_pins[2] of IOStandard LVCMOS15
	led_pins[1] of IOStandard LVCMOS15
	led_pins[0] of IOStandard LVCMOS15

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 9b60515d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1083.359 ; gain = 0.000

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 9b60515d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1083.359 ; gain = 0.000

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 933eb1b8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1083.359 ; gain = 0.000
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9e2ec168

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1083.359 ; gain = 0.000

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 13f810323

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1083.359 ; gain = 0.000
Phase 2.1.2.1 Place Init Design | Checksum: 19243d833

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1083.359 ; gain = 0.000
Phase 2.1.2 Build Placer Netlist Model | Checksum: 19243d833

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1083.359 ; gain = 0.000

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 228788cb4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1083.359 ; gain = 0.000
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 21b931ae1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1083.359 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 21b931ae1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1083.359 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 21b931ae1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1083.359 ; gain = 0.000

Phase 3 Global Placement
