#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Apr  7 14:30:59 2018
# Process ID: 6424
# Current directory: C:/Xilinx/ECE532/ethernet_tutorial
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2924 C:\Xilinx\ECE532\ethernet_tutorial\ethernet_tutorial.xpr
# Log file: C:/Xilinx/ECE532/ethernet_tutorial/vivado.log
# Journal file: C:/Xilinx/ECE532/ethernet_tutorial\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in C:/Xilinx/Vivado/2017.2/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Xilinx/Vivado/2017.2/scripts/init.tcl'
start_gui
open_project C:/Xilinx/ECE532/ethernet_tutorial/ethernet_tutorial.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_microblaze_0_xlconcat_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_microblaze_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_microblaze_0_axi_intc_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'bd_929b_mac_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_rst_clk_wiz_1_100M_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_mig_7series_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_axi_ethernet_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_axi_uartlite_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'bd_929b_eth_buf_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_clk_wiz_1_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_mdm_1_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'bd_929b_xlconstant_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'bd_929b_c_shift_ram_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'bd_929b_c_counter_binary_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_axi_timer_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'bd_929b_util_vector_logic_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_axi_ethernet_0_dma_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_axi_smc_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_rst_mig_7series_0_100M_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_dlmb_v10_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xbar_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_ilmb_bram_if_cntlr_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_ilmb_v10_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_dlmb_bram_if_cntlr_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_lmb_bram_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/ECE532/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 868.020 ; gain = 187.992
update_compile_order -fileset sources_1
open_bd_design {C:/Xilinx/ECE532/ethernet_tutorial/ethernet_tutorial.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:mig_7series:4.0 - mig_7series_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_ethernet:7.1 - axi_ethernet_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_ethernet_0_dma
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_100M
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Successfully read diagram <design_1> from BD file <C:/Xilinx/ECE532/ethernet_tutorial/ethernet_tutorial.srcs/sources_1/bd/design_1/design_1.bd>
WARNING: [BD 41-1731] Type mismatch between connected pins: /c_counter_binary_0/THRESH0(data) and /c_shift_ram_0/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /phy_rst_n(rst) and /c_shift_ram_0/Q(data)
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 969.695 ; gain = 85.074
launch_sdk -workspace C:/Xilinx/ECE532/ethernet_tutorial/ethernet_tutorial.sdk -hwspec C:/Xilinx/ECE532/ethernet_tutorial/ethernet_tutorial.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Xilinx/ECE532/ethernet_tutorial/ethernet_tutorial.sdk -hwspec C:/Xilinx/ECE532/ethernet_tutorial/ethernet_tutorial.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr  7 14:35:19 2018...
