# Thu May 14 09:55:00 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-1
Install: D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-AP2159I

Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1564R, Built Mar  4 2020 10:56:38


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A: MF827 |No constraint file specified.
@L: D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\temp\DviTx\rev_1\dvi_tx_top_scck.rpt 
See clock summary report "D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\temp\DviTx\rev_1\dvi_tx_top_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 128MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 220MB peak: 220MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 220MB peak: 220MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 220MB peak: 220MB)

@W: BN117 :"d:\gowin\gowin_v1.9.5.02beta\ide\ipcore\dvi_tx\data\dvi_tx_top.v":45:31:45:42|Instance rgb2dvi_inst of partition view:work.\\\~rgb2dvi\.DVI_TX_Top\ (verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\gowin\gowin_v1.9.5.02beta\ide\ipcore\dvi_tx\data\dvi_tx_top.v":45:31:45:42|Instance rgb2dvi_inst of partition view:work.\\\~rgb2dvi\.DVI_TX_Top\ (verilog) has no references to its outputs; instance not removed. 

Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 220MB peak: 221MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 220MB peak: 221MB)



Clock Summary
******************

          Start                                               Requested     Requested     Clock        Clock                     Clock
Level     Clock                                               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                              150.0 MHz     6.667         system       system_clkgroup           0    
                                                                                                                                      
0 -       DVI_TX_Top|I_rgb_clk                                76.3 MHz      13.104        inferred     Autoconstr_clkgroup_0     82   
                                                                                                                                      
0 -       _~rgb2dvi_DVI_TX_Top_|serial_clk_inferred_clock     150.0 MHz     6.667         inferred     Autoconstr_clkgroup_1     4    
======================================================================================================================================



Clock Load Summary
***********************

                                                    Clock     Source                                       Clock Pin                        Non-clock Pin     Non-clock Pin
Clock                                               Load      Pin                                          Seq Example                      Seq Example       Comb Example 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                              0         -                                            -                                -                 -            
                                                                                                                                                                           
DVI_TX_Top|I_rgb_clk                                82        I_rgb_clk(port)                              rgb2dvi_inst.u_OSER10_r.PCLK     -                 -            
                                                                                                                                                                           
_~rgb2dvi_DVI_TX_Top_|serial_clk_inferred_clock     4         rgb2dvi_inst.TMDSTX_PLL_inst.CLKOUT(PLL)     rgb2dvi_inst.u_OSER10_r.FCLK     -                 -            
===========================================================================================================================================================================


ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 86 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@KP:ckid0_0       I_rgb_clk           port                   82         ENCRYPTED      
@KP:ckid0_1       ENCRYPTED           PLL                    4          ENCRYPTED      
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\temp\DviTx\rev_1\dvi_tx_top.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 221MB peak: 221MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 221MB peak: 222MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 222MB peak: 222MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 223MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Thu May 14 09:55:03 2020

###########################################################]
