C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/tb_lcd_12864b_top.sv {1 {vlog -work work -sv -stats=none C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/tb_lcd_12864b_top.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_lcd_12864b_top

Top level modules:
	tb_lcd_12864b_top

} {} {}} C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/queue.sv {1 {vlog -work work -sv -stats=none C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/queue.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module queue

Top level modules:
	queue

} {} {}} C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/lcd_12864b.sv {1 {vlog -work work -sv -stats=none C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/lcd_12864b.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lcd_12864b

Top level modules:
	lcd_12864b

} {} {}} C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/counter.v {1 {vlog -work work -stats=none C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/counter.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module counter

Top level modules:
	counter

} {} {}} C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/pll.v {1 {vlog -work work -stats=none C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/pll.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module pll

Top level modules:
	pll

} {} {}} C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/lcd_12864b_top.sv {1 {vlog -work work -sv -stats=none C:/Projects/FPGA/SystemVerilog/GitHubRelease/lcd_12864b/lcd_12864b_top.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lcd_12864b_top

Top level modules:
	lcd_12864b_top

} {} {}}
