# Documentation site
Docs/site

# Quartus
Hardware/FPGA/Cyclone10_CL120/db
Hardware/FPGA/Cyclone10_CL120/incremental_db
Hardware/FPGA/Cyclone10_CL120/greybox_tmp
Hardware/FPGA/Cyclone10_CL120/.qsys_edit
Hardware/FPGA/Cyclone10_CL120/output_files
Hardware/FPGA/Cyclone10_CL120/*.bak
Hardware/FPGA/Cyclone10_CL120/*.qws
Hardware/FPGA/Cyclone10_CL120/*.rpt
Hardware/FPGA/Cyclone10_CL120/*.htm
Hardware/FPGA/Cyclone10_CL120/*.sof
Hardware/FPGA/Cyclone10_CL120/*.summary
Hardware/FPGA/Cyclone10_CL120/*.jdi
Hardware/FPGA/Cyclone10_CL120/*.sld

Hardware/FPGA/CycloneIV_EP4CE40/db
Hardware/FPGA/CycloneIV_EP4CE40/incremental_db
Hardware/FPGA/CycloneIV_EP4CE40/greybox_tmp
Hardware/FPGA/CycloneIV_EP4CE40/.qsys_edit
Hardware/FPGA/CycloneIV_EP4CE40/output_files
Hardware/FPGA/CycloneIV_EP4CE40/*.bak
Hardware/FPGA/CycloneIV_EP4CE40/*.qws
Hardware/FPGA/CycloneIV_EP4CE40/*.rpt
Hardware/FPGA/CycloneIV_EP4CE40/*.htm
Hardware/FPGA/CycloneIV_EP4CE40/*.sof
Hardware/FPGA/CycloneIV_EP4CE40/*.summary
Hardware/FPGA/CycloneIV_EP4CE40/*.jdi
Hardware/FPGA/CycloneIV_EP4CE40/*.sld

Hardware/FPGA/CycloneIV_EP4CE40/timing_setup_paths.txt
Hardware/FPGA/CycloneIV_EP4CE40/timing_summary.txt

# Verilog
Hardware/FPGA/Verilog/Simulation/Output

# Python
__pycache__
.venv
BuildTools/ASMPY/build
*.egg-info
.mypy_cache
.pytest_cache
.ruff_cache
.coverage

# EasyEDA
Hardware/PCB/FPGC-CycloneIV-AIO_backup/

# Others
tmp
Software/ASM/Output
Software/C/bareMetal/flash_writer/flash_binary.c
BuildTools/B32CC/output
Tests/C/tmp
Tests/tmp

