
*** Running vivado
    with args -log top_module.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 294.965 ; gain = 123.172
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/new/top_module.vhd:52]
INFO: [Synth 8-3491] module 'Light_Controller' declared at 'C:/Users/bannisjack/VGA/VGA.srcs/sources_1/new/Light_Controller.vhd:36' bound to instance 'lightcontroller' of component 'Light_Controller' [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/new/top_module.vhd:159]
INFO: [Synth 8-638] synthesizing module 'Light_Controller' [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/new/Light_Controller.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Light_Controller' (1#1) [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/new/Light_Controller.vhd:45]
INFO: [Synth 8-3491] module 'Intersection' declared at 'C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Intersection.vhd:33' bound to instance 'intersection1' of component 'Intersection' [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/new/top_module.vhd:169]
INFO: [Synth 8-638] synthesizing module 'Intersection' [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Intersection.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Intersection' (2#1) [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Intersection.vhd:43]
INFO: [Synth 8-3491] module 'Moving_Block' declared at 'C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Moving_Block.vhd:33' bound to instance 'NSCAR' of component 'Moving_Block' [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/new/top_module.vhd:181]
INFO: [Synth 8-638] synthesizing module 'Moving_Block' [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Moving_Block.vhd:47]
WARNING: [Synth 8-614] signal 'posx' is read in the process but is not in the sensitivity list [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Moving_Block.vhd:58]
WARNING: [Synth 8-614] signal 'position' is read in the process but is not in the sensitivity list [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Moving_Block.vhd:58]
WARNING: [Synth 8-614] signal 'posy' is read in the process but is not in the sensitivity list [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Moving_Block.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'Moving_Block' (3#1) [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Moving_Block.vhd:47]
INFO: [Synth 8-3491] module 'Moving_Block' declared at 'C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Moving_Block.vhd:33' bound to instance 'EWCAR' of component 'Moving_Block' [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/new/top_module.vhd:197]
INFO: [Synth 8-3491] module 'Draw_Lights' declared at 'C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Draw_Lights.vhd:33' bound to instance 'LIGHTS' of component 'Draw_Lights' [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/new/top_module.vhd:213]
INFO: [Synth 8-638] synthesizing module 'Draw_Lights' [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Draw_Lights.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Draw_Lights' (4#1) [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Draw_Lights.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'top_module' (5#1) [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/new/top_module.vhd:52]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 331.324 ; gain = 159.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 331.324 ; gain = 159.531
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/bannisjack/VGA/VGA.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/bannisjack/VGA/VGA.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/bannisjack/VGA/VGA.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 628.574 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 628.574 ; gain = 456.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 628.574 ; gain = 456.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 628.574 ; gain = 456.781
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Light_Controller'
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Moving_Block.vhd:61]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Moving_Block.vhd:65]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Moving_Block.vhd:86]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Moving_Block.vhd:123]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Moving_Block.vhd:123]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Moving_Block.vhd:123]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Moving_Block.vhd:123]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Moving_Block.vhd:123]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Moving_Block.vhd:123]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Draw_Lights.vhd:49]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Draw_Lights.vhd:50]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Draw_Lights.vhd:50]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Draw_Lights.vhd:49]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Draw_Lights.vhd:49]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Draw_Lights.vhd:50]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Draw_Lights.vhd:50]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Draw_Lights.vhd:49]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Draw_Lights.vhd:49]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Draw_Lights.vhd:50]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Draw_Lights.vhd:50]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Draw_Lights.vhd:49]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               ew_holdon |                              000 |                              000
               ew_idleon |                              001 |                              001
                 ew_slow |                              010 |                              010
               ns_holdon |                              011 |                              011
               ns_idleon |                              100 |                              100
                 ns_slow |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Light_Controller'
WARNING: [Synth 8-327] inferring latch for variable 'dx_reg' [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Moving_Block.vhd:65]
WARNING: [Synth 8-327] inferring latch for variable 'dy_reg' [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Moving_Block.vhd:86]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 628.574 ; gain = 456.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 16    
	   2 Input     31 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 8     
	   2 Input     11 Bit       Adders := 16    
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	               31 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   6 Input     31 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module Light_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
+---Muxes : 
	   6 Input     31 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
Module Intersection 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
Module Moving_Block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Draw_Lights 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 12    
+---Muxes : 
	  13 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 628.574 ; gain = 456.781
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'NSCAR/Car_size_x_reg' and it is trimmed from '32' to '11' bits. [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Moving_Block.vhd:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'EWCAR/Car_size_x_reg' and it is trimmed from '32' to '11' bits. [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Moving_Block.vhd:64]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Draw_Lights.vhd:49]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Draw_Lights.vhd:49]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 628.574 ; gain = 456.781
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 628.574 ; gain = 456.781

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[11] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/Car_size_y_reg[31] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/Car_size_y_reg[30] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/Car_size_y_reg[29] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/Car_size_y_reg[28] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/Car_size_y_reg[27] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/Car_size_y_reg[26] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/Car_size_y_reg[25] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/Car_size_y_reg[24] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/Car_size_y_reg[23] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/Car_size_y_reg[22] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/Car_size_y_reg[21] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/Car_size_y_reg[20] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/Car_size_y_reg[19] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/Car_size_y_reg[18] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/Car_size_y_reg[17] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/Car_size_y_reg[16] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/Car_size_y_reg[15] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/Car_size_y_reg[14] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/Car_size_y_reg[13] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/Car_size_y_reg[12] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/Car_size_y_reg[11] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/Car_size_y_reg[31] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/Car_size_y_reg[30] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/Car_size_y_reg[29] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/Car_size_y_reg[28] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/Car_size_y_reg[27] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/Car_size_y_reg[26] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/Car_size_y_reg[25] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/Car_size_y_reg[24] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/Car_size_y_reg[23] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/Car_size_y_reg[22] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/Car_size_y_reg[21] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/Car_size_y_reg[20] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/Car_size_y_reg[19] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/Car_size_y_reg[18] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/Car_size_y_reg[17] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/Car_size_y_reg[16] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/Car_size_y_reg[15] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/Car_size_y_reg[14] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/Car_size_y_reg[13] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/Car_size_y_reg[12] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/Car_size_y_reg[11] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[12] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[13] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[14] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[15] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[16] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[17] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[18] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[19] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[20] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[21] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[22] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[23] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[24] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[25] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[26] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[27] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[28] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[29] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[30] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[31] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[11] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[12] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[13] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[14] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[15] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[16] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[17] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[18] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[19] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[20] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[21] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[22] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[23] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[24] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[25] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[26] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[27] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[28] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[29] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[30] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[31] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[3] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[4] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[5] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[6] ' (FD) to '\EWCAR/Car_size_x_reg[3] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[7] ' (FD) to '\EWCAR/Car_size_x_reg[3] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[8] ' (FD) to '\EWCAR/Car_size_x_reg[3] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[9] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\NSCAR/position_reg[10] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[2] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[3] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[4] ' (FD) to '\EWCAR/Car_size_x_reg[3] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[5] ' (FD) to '\EWCAR/Car_size_x_reg[3] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[6] ' (FD) to '\EWCAR/Car_size_x_reg[3] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[7] ' (FD) to '\EWCAR/Car_size_x_reg[3] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[8] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Synth 8-3886] merging instance '\EWCAR/position_reg[9] ' (FD) to '\EWCAR/Car_size_x_reg[10] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\EWCAR/Car_size_y_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EWCAR/Car_size_y_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NSCAR/dx_reg )
WARNING: [Synth 8-3332] Sequential element (\NSCAR/dx_reg ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/posx_reg[31] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/posx_reg[30] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/posx_reg[29] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/posx_reg[28] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/posx_reg[27] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/posx_reg[26] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/posx_reg[25] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/posx_reg[24] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/posx_reg[23] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/posx_reg[22] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/posx_reg[21] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/posx_reg[20] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/posx_reg[19] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/posx_reg[18] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/posx_reg[17] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/posx_reg[16] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/posx_reg[15] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/posx_reg[14] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/posx_reg[13] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/posx_reg[12] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/posx_reg[11] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/posx_reg[10] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/posx_reg[9] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/posy_reg[31] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/posy_reg[30] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/posy_reg[29] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/posy_reg[28] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/posy_reg[27] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/posy_reg[26] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/posy_reg[25] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/posy_reg[24] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/posy_reg[23] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/posy_reg[22] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/posy_reg[21] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/posy_reg[20] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/posy_reg[19] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/posy_reg[18] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/posy_reg[17] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/posy_reg[16] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/posy_reg[15] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/posy_reg[14] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/posy_reg[13] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/posy_reg[12] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/posy_reg[11] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/posy_reg[10] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/posy_reg[9] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/Car_size_x_reg[10] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/position_reg[11] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/Car_size_y_reg[31] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/Car_size_y_reg[30] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/Car_size_y_reg[29] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/Car_size_y_reg[28] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/Car_size_y_reg[27] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/Car_size_y_reg[26] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/Car_size_y_reg[25] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/Car_size_y_reg[24] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/Car_size_y_reg[23] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/Car_size_y_reg[22] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/Car_size_y_reg[21] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/Car_size_y_reg[20] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/Car_size_y_reg[19] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/Car_size_y_reg[18] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/Car_size_y_reg[17] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/Car_size_y_reg[16] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/Car_size_y_reg[15] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/Car_size_y_reg[14] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/Car_size_y_reg[13] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/Car_size_y_reg[12] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/Car_size_y_reg[11] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/Car_size_y_reg[31] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/Car_size_y_reg[30] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/Car_size_y_reg[29] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/Car_size_y_reg[28] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/Car_size_y_reg[27] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/Car_size_y_reg[26] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/Car_size_y_reg[25] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/Car_size_y_reg[24] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/Car_size_y_reg[23] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/Car_size_y_reg[22] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/Car_size_y_reg[21] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/Car_size_y_reg[20] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/Car_size_y_reg[19] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/Car_size_y_reg[18] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/Car_size_y_reg[17] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/Car_size_y_reg[16] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/Car_size_y_reg[15] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/Car_size_y_reg[14] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/Car_size_y_reg[13] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/Car_size_y_reg[12] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\NSCAR/Car_size_y_reg[11] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/position_reg[12] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/position_reg[13] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/position_reg[14] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/position_reg[15] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/position_reg[16] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/position_reg[17] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/position_reg[18] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/position_reg[19] ) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (\EWCAR/position_reg[20] ) is unused and will be removed from module top_module.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EWCAR/position_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NSCAR/posx_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EWCAR/posy_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EWCAR/dy_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\NSCAR/posx_reg[2]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NSCAR/posx_reg[2]_C )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\NSCAR/posx_reg[3]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NSCAR/posx_reg[3]_C )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\NSCAR/posx_reg[4]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NSCAR/posx_reg[4]_C )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\NSCAR/posx_reg[5]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NSCAR/posx_reg[5]_C )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\NSCAR/posx_reg[6]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NSCAR/posx_reg[6]_C )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\NSCAR/posx_reg[7]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NSCAR/posx_reg[7]_C )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\EWCAR/posy_reg[2]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EWCAR/posy_reg[2]_C )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\EWCAR/posy_reg[3]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EWCAR/posy_reg[3]_C )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\EWCAR/posy_reg[4]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EWCAR/posy_reg[4]_C )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\EWCAR/posy_reg[5]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EWCAR/posy_reg[5]_C )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\EWCAR/posy_reg[6]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EWCAR/posy_reg[6]_C )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\EWCAR/posy_reg[7]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EWCAR/posy_reg[7]_C )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\NSCAR/posx_reg[8]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NSCAR/posx_reg[8]_C )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\EWCAR/posy_reg[8]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EWCAR/posy_reg[8]_C )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 628.574 ; gain = 456.781
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 628.574 ; gain = 456.781

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 628.574 ; gain = 456.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 628.574 ; gain = 456.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 628.574 ; gain = 456.781
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 628.574 ; gain = 456.781

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 628.574 ; gain = 456.781
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 628.574 ; gain = 456.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 628.574 ; gain = 456.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 628.574 ; gain = 456.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 628.574 ; gain = 456.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 628.574 ; gain = 456.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 628.574 ; gain = 456.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   128|
|3     |LUT1   |   121|
|4     |LUT2   |   257|
|5     |LUT3   |   114|
|6     |LUT4   |    59|
|7     |LUT5   |    60|
|8     |LUT6   |    22|
|9     |FDCE   |    68|
|10    |FDPE   |     6|
|11    |FDRE   |    59|
|12    |LDC    |    13|
|13    |IBUF   |     4|
|14    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-----------------+------+
|      |Instance          |Module           |Cells |
+------+------------------+-----------------+------+
|1     |top               |                 |   925|
|2     |  EWCAR           |Moving_Block     |   243|
|3     |  NSCAR           |Moving_Block_0   |   236|
|4     |  lightcontroller |Light_Controller |   118|
+------+------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 628.574 ; gain = 456.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 231 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 628.574 ; gain = 106.559
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 628.574 ; gain = 456.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 145 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LDC => LDCE: 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
189 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 628.574 ; gain = 415.160
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 628.574 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Sep 19 18:20:26 2016...
