Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: Pci_Target.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Pci_Target.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Pci_Target"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Pci_Target
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:/Downloads/pci_project (10)(1).v" into library work
Parsing module <Pci_Target>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Pci_Target>.
WARNING:HDLCompiler:413 - "D:/Downloads/pci_project (10)(1).v" Line 52: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:/Downloads/pci_project (10)(1).v" Line 60: Result of 32-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Pci_Target>.
    Related source file is "D:/Downloads/pci_project (10)(1).v".
        start = 4'b0000
        read_trans = 4'b0010
        read_trans2 = 4'b0011
        write_trans = 4'b0100
        write_trans2 = 4'b0110
        finish_trans = 4'b1000
        last_read = 4'b1100
        last_write = 4'b1001
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Trdy>.
    Found 1-bit register for signal <Dev_sel>.
    Found 1-bit register for signal <Read>.
    Found 1-bit register for signal <delayed_trdy>.
    Found 1-bit register for signal <delayed_devsel>.
    Found 4-bit register for signal <pointer>.
    Found 32-bit register for signal <data>.
    Found 1-bit register for signal <Read2>.
    Found 1-bit register for signal <memory<0><31>>.
    Found 1-bit register for signal <memory<0><30>>.
    Found 1-bit register for signal <memory<0><29>>.
    Found 1-bit register for signal <memory<0><28>>.
    Found 1-bit register for signal <memory<0><27>>.
    Found 1-bit register for signal <memory<0><26>>.
    Found 1-bit register for signal <memory<0><25>>.
    Found 1-bit register for signal <memory<0><24>>.
    Found 1-bit register for signal <memory<0><23>>.
    Found 1-bit register for signal <memory<0><22>>.
    Found 1-bit register for signal <memory<0><21>>.
    Found 1-bit register for signal <memory<0><20>>.
    Found 1-bit register for signal <memory<0><19>>.
    Found 1-bit register for signal <memory<0><18>>.
    Found 1-bit register for signal <memory<0><17>>.
    Found 1-bit register for signal <memory<0><16>>.
    Found 1-bit register for signal <memory<0><15>>.
    Found 1-bit register for signal <memory<0><14>>.
    Found 1-bit register for signal <memory<0><13>>.
    Found 1-bit register for signal <memory<0><12>>.
    Found 1-bit register for signal <memory<0><11>>.
    Found 1-bit register for signal <memory<0><10>>.
    Found 1-bit register for signal <memory<0><9>>.
    Found 1-bit register for signal <memory<0><8>>.
    Found 1-bit register for signal <memory<0><7>>.
    Found 1-bit register for signal <memory<0><6>>.
    Found 1-bit register for signal <memory<0><5>>.
    Found 1-bit register for signal <memory<0><4>>.
    Found 1-bit register for signal <memory<0><3>>.
    Found 1-bit register for signal <memory<0><2>>.
    Found 1-bit register for signal <memory<0><1>>.
    Found 1-bit register for signal <memory<0><0>>.
    Found 1-bit register for signal <memory<1><31>>.
    Found 1-bit register for signal <memory<1><30>>.
    Found 1-bit register for signal <memory<1><29>>.
    Found 1-bit register for signal <memory<1><28>>.
    Found 1-bit register for signal <memory<1><27>>.
    Found 1-bit register for signal <memory<1><26>>.
    Found 1-bit register for signal <memory<1><25>>.
    Found 1-bit register for signal <memory<1><24>>.
    Found 1-bit register for signal <memory<1><23>>.
    Found 1-bit register for signal <memory<1><22>>.
    Found 1-bit register for signal <memory<1><21>>.
    Found 1-bit register for signal <memory<1><20>>.
    Found 1-bit register for signal <memory<1><19>>.
    Found 1-bit register for signal <memory<1><18>>.
    Found 1-bit register for signal <memory<1><17>>.
    Found 1-bit register for signal <memory<1><16>>.
    Found 1-bit register for signal <memory<1><15>>.
    Found 1-bit register for signal <memory<1><14>>.
    Found 1-bit register for signal <memory<1><13>>.
    Found 1-bit register for signal <memory<1><12>>.
    Found 1-bit register for signal <memory<1><11>>.
    Found 1-bit register for signal <memory<1><10>>.
    Found 1-bit register for signal <memory<1><9>>.
    Found 1-bit register for signal <memory<1><8>>.
    Found 1-bit register for signal <memory<1><7>>.
    Found 1-bit register for signal <memory<1><6>>.
    Found 1-bit register for signal <memory<1><5>>.
    Found 1-bit register for signal <memory<1><4>>.
    Found 1-bit register for signal <memory<1><3>>.
    Found 1-bit register for signal <memory<1><2>>.
    Found 1-bit register for signal <memory<1><1>>.
    Found 1-bit register for signal <memory<1><0>>.
    Found 1-bit register for signal <memory<2><31>>.
    Found 1-bit register for signal <memory<2><30>>.
    Found 1-bit register for signal <memory<2><29>>.
    Found 1-bit register for signal <memory<2><28>>.
    Found 1-bit register for signal <memory<2><27>>.
    Found 1-bit register for signal <memory<2><26>>.
    Found 1-bit register for signal <memory<2><25>>.
    Found 1-bit register for signal <memory<2><24>>.
    Found 1-bit register for signal <memory<2><23>>.
    Found 1-bit register for signal <memory<2><22>>.
    Found 1-bit register for signal <memory<2><21>>.
    Found 1-bit register for signal <memory<2><20>>.
    Found 1-bit register for signal <memory<2><19>>.
    Found 1-bit register for signal <memory<2><18>>.
    Found 1-bit register for signal <memory<2><17>>.
    Found 1-bit register for signal <memory<2><16>>.
    Found 1-bit register for signal <memory<2><15>>.
    Found 1-bit register for signal <memory<2><14>>.
    Found 1-bit register for signal <memory<2><13>>.
    Found 1-bit register for signal <memory<2><12>>.
    Found 1-bit register for signal <memory<2><11>>.
    Found 1-bit register for signal <memory<2><10>>.
    Found 1-bit register for signal <memory<2><9>>.
    Found 1-bit register for signal <memory<2><8>>.
    Found 1-bit register for signal <memory<2><7>>.
    Found 1-bit register for signal <memory<2><6>>.
    Found 1-bit register for signal <memory<2><5>>.
    Found 1-bit register for signal <memory<2><4>>.
    Found 1-bit register for signal <memory<2><3>>.
    Found 1-bit register for signal <memory<2><2>>.
    Found 1-bit register for signal <memory<2><1>>.
    Found 1-bit register for signal <memory<2><0>>.
    Found 1-bit register for signal <memory<3><31>>.
    Found 1-bit register for signal <memory<3><30>>.
    Found 1-bit register for signal <memory<3><29>>.
    Found 1-bit register for signal <memory<3><28>>.
    Found 1-bit register for signal <memory<3><27>>.
    Found 1-bit register for signal <memory<3><26>>.
    Found 1-bit register for signal <memory<3><25>>.
    Found 1-bit register for signal <memory<3><24>>.
    Found 1-bit register for signal <memory<3><23>>.
    Found 1-bit register for signal <memory<3><22>>.
    Found 1-bit register for signal <memory<3><21>>.
    Found 1-bit register for signal <memory<3><20>>.
    Found 1-bit register for signal <memory<3><19>>.
    Found 1-bit register for signal <memory<3><18>>.
    Found 1-bit register for signal <memory<3><17>>.
    Found 1-bit register for signal <memory<3><16>>.
    Found 1-bit register for signal <memory<3><15>>.
    Found 1-bit register for signal <memory<3><14>>.
    Found 1-bit register for signal <memory<3><13>>.
    Found 1-bit register for signal <memory<3><12>>.
    Found 1-bit register for signal <memory<3><11>>.
    Found 1-bit register for signal <memory<3><10>>.
    Found 1-bit register for signal <memory<3><9>>.
    Found 1-bit register for signal <memory<3><8>>.
    Found 1-bit register for signal <memory<3><7>>.
    Found 1-bit register for signal <memory<3><6>>.
    Found 1-bit register for signal <memory<3><5>>.
    Found 1-bit register for signal <memory<3><4>>.
    Found 1-bit register for signal <memory<3><3>>.
    Found 1-bit register for signal <memory<3><2>>.
    Found 1-bit register for signal <memory<3><1>>.
    Found 1-bit register for signal <memory<3><0>>.
    Found 256-bit register for signal <n1044[255:0]>.
    Found 4-bit register for signal <State>.
    Found 4-bit adder for signal <pointer[3]_GND_1_o_add_18_OUT> created at line 82.
    Found 32-bit 4-to-1 multiplexer for signal <pointer[1]_memory[3][31]_wide_mux_16_OUT> created at line 74.
    Found 32-bit 8-to-1 multiplexer for signal <pointer[2]_memory2[7][31]_wide_mux_28_OUT> created at line 97.
    Found 1-bit tristate buffer for signal <Ad<31>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<30>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<29>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<28>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<27>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<26>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<25>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<24>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<23>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<22>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<21>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<20>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<19>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<18>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<17>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<16>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<15>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<14>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<13>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<12>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<11>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<10>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<9>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<8>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<7>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<6>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<5>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<4>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<3>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<2>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<1>> created at line 319
    Found 1-bit tristate buffer for signal <Ad<0>> created at line 319
    Found 32-bit comparator greater for signal <Ad[31]_GND_1_o_LessThan_4_o> created at line 44
    Found 4-bit comparator lessequal for signal <n0258> created at line 170
    Found 4-bit comparator lessequal for signal <n0752> created at line 236
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <State> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 430 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred 800 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <Pci_Target> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Registers                                            : 14
 1-bit register                                        : 6
 256-bit register                                      : 1
 32-bit register                                       : 5
 4-bit register                                        : 2
# Comparators                                          : 3
 32-bit comparator greater                             : 1
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 800
 1-bit 2-to-1 multiplexer                              : 779
 128-bit 2-to-1 multiplexer                            : 2
 32-bit 2-to-1 multiplexer                             : 2
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 15
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <delayed_trdy> (without init value) has a constant value of 0 in block <Pci_Target>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delayed_devsel> (without init value) has a constant value of 0 in block <Pci_Target>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Registers                                            : 430
 Flip-Flops                                            : 430
# Comparators                                          : 3
 32-bit comparator greater                             : 1
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 800
 1-bit 2-to-1 multiplexer                              : 779
 128-bit 2-to-1 multiplexer                            : 2
 32-bit 2-to-1 multiplexer                             : 2
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <delayed_trdy> (without init value) has a constant value of 0 in block <Pci_Target>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delayed_devsel> (without init value) has a constant value of 0 in block <Pci_Target>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Pci_Target> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Pci_Target, actual ratio is 1.
FlipFlop State_1 has been replicated 1 time(s)
FlipFlop pointer_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 430
 Flip-Flops                                            : 430

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Pci_Target.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 633
#      LUT2                        : 5
#      LUT3                        : 5
#      LUT4                        : 16
#      LUT5                        : 16
#      LUT6                        : 550
#      MUXCY                       : 6
#      MUXF7                       : 34
#      VCC                         : 1
# FlipFlops/Latches                : 430
#      FD_1                        : 174
#      FDE_1                       : 256
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 40
#      IBUF                        : 6
#      IOBUF                       : 32
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             430  out of  126800     0%  
 Number of Slice LUTs:                  592  out of  63400     0%  
    Number used as Logic:               592  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    594
   Number with an unused Flip Flop:     164  out of    594    27%  
   Number with an unused LUT:             2  out of    594     0%  
   Number of fully used LUT-FF pairs:   428  out of    594    72%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          42
 Number of bonded IOBs:                  41  out of    210    19%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 430   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.336ns (Maximum Frequency: 428.119MHz)
   Minimum input arrival time before clock: 4.051ns
   Maximum output required time after clock: 1.363ns
   Maximum combinational path delay: 1.007ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.336ns (frequency: 428.119MHz)
  Total number of paths / destination ports: 6324 / 686
-------------------------------------------------------------------------
Delay:               2.336ns (Levels of Logic = 3)
  Source:            State_3 (FF)
  Destination:       pointer_2 (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: State_3 to pointer_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            25   0.364   0.662  State_3 (State_3)
     LUT6:I2->O            8   0.097   0.328  State[3]_pointer[3]_select_272_OUT<1>5 (State[3]_pointer[3]_select_272_OUT<1>5)
     LUT6:I5->O            1   0.097   0.683  State[3]_pointer[3]_select_272_OUT<3>1_SW1 (N86)
     LUT6:I1->O            1   0.097   0.000  State[3]_pointer[3]_select_272_OUT<3>2 (State[3]_pointer[3]_select_272_OUT<3>)
     FD_1:D                    0.008          pointer_3
    ----------------------------------------
    Total                      2.336ns (0.663ns logic, 1.673ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3389 / 430
-------------------------------------------------------------------------
Offset:              4.051ns (Levels of Logic = 12)
  Source:            Ad<2> (PAD)
  Destination:       pointer_2 (FF)
  Destination Clock: clk falling

  Data Path: Ad<2> to pointer_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          17   0.001   0.758  Ad_2_IOBUF (N44)
     LUT5:I0->O            1   0.097   0.000  Mcompar_Ad[31]_GND_1_o_LessThan_4_o_lut<0> (Mcompar_Ad[31]_GND_1_o_LessThan_4_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Mcompar_Ad[31]_GND_1_o_LessThan_4_o_cy<0> (Mcompar_Ad[31]_GND_1_o_LessThan_4_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_Ad[31]_GND_1_o_LessThan_4_o_cy<1> (Mcompar_Ad[31]_GND_1_o_LessThan_4_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_Ad[31]_GND_1_o_LessThan_4_o_cy<2> (Mcompar_Ad[31]_GND_1_o_LessThan_4_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_Ad[31]_GND_1_o_LessThan_4_o_cy<3> (Mcompar_Ad[31]_GND_1_o_LessThan_4_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_Ad[31]_GND_1_o_LessThan_4_o_cy<4> (Mcompar_Ad[31]_GND_1_o_LessThan_4_o_cy<4>)
     MUXCY:CI->O           4   0.253   0.393  Mcompar_Ad[31]_GND_1_o_LessThan_4_o_cy<5> (Mcompar_Ad[31]_GND_1_o_LessThan_4_o_cy<5>)
     LUT4:I2->O            4   0.097   0.697  Ad[31]_Frame_AND_1_o1 (Ad[31]_Frame_AND_1_o)
     LUT6:I1->O            8   0.097   0.328  State[3]_pointer[3]_select_272_OUT<1>5 (State[3]_pointer[3]_select_272_OUT<1>5)
     LUT6:I5->O            1   0.097   0.683  State[3]_pointer[3]_select_272_OUT<3>1_SW1 (N86)
     LUT6:I1->O            1   0.097   0.000  State[3]_pointer[3]_select_272_OUT<3>2 (State[3]_pointer[3]_select_272_OUT<3>)
     FD_1:D                    0.008          pointer_3
    ----------------------------------------
    Total                      4.051ns (1.192ns logic, 2.859ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 66 / 34
-------------------------------------------------------------------------
Offset:              1.363ns (Levels of Logic = 2)
  Source:            Read (FF)
  Destination:       Ad<31> (PAD)
  Source Clock:      clk falling

  Data Path: Read to Ad<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.364   0.515  Read (Read)
     LUT3:I0->O           32   0.097   0.386  Read_Irdy_AND_567_o_inv321 (Read_Irdy_AND_567_o_inv)
     IOBUF:T->IO               0.000          Ad_31_IOBUF (Ad<31>)
    ----------------------------------------
    Total                      1.363ns (0.461ns logic, 0.902ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 64 / 32
-------------------------------------------------------------------------
Delay:               1.007ns (Levels of Logic = 3)
  Source:            Irdy (PAD)
  Destination:       Ad<31> (PAD)

  Data Path: Irdy to Ad<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           272   0.001   0.523  Irdy_IBUF (Irdy_IBUF)
     LUT3:I1->O           32   0.097   0.386  Read_Irdy_AND_567_o_inv321 (Read_Irdy_AND_567_o_inv)
     IOBUF:T->IO               0.000          Ad_31_IOBUF (Ad<31>)
    ----------------------------------------
    Total                      1.007ns (0.098ns logic, 0.909ns route)
                                       (9.7% logic, 90.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.336|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 22.85 secs
 
--> 

Total memory usage is 440364 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    0 (   0 filtered)

