<html><body><samp><pre>
<!@TC:1512419751>
#Build: Synplify Pro L-2016.09M-2, Build 065R, Nov 16 2016
#install: C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
#OS: Windows 8 6.2
#Hostname: ARTHUR_CALPLUG

# Mon Dec 04 12:35:51 2017

#Implementation: synthesis

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1512419767> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2016q3p1, Build 127R, built Nov 24 2016</a>
@N: : <!@TM:1512419767> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1512419767> | Setting time resolution to ps
@N: : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys\SF2_MSS_sys.vhd:17:7:17:18:@N::@XP_MSG">SF2_MSS_sys.vhd(17)</a><!@TM:1512419767> | Top entity is set to SF2_MSS_sys.
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1512419767> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys\SF2_MSS_sys.vhd:17:7:17:18:@N:CD630:@XP_MSG">SF2_MSS_sys.vhd(17)</a><!@TM:1512419767> | Synthesizing work.sf2_mss_sys.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\SF2_MSS_sys_sb.vhd:29:7:29:21:@N:CD630:@XP_MSG">SF2_MSS_sys_sb.vhd(29)</a><!@TM:1512419767> | Synthesizing work.sf2_mss_sys_sb.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:786:10:786:18:@N:CD630:@XP_MSG">smartfusion2.vhd(786)</a><!@TM:1512419767> | Synthesizing smartfusion2.sysreset.syn_black_box.
Post processing for smartfusion2.sysreset.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb_MSS\SF2_MSS_sys_sb_MSS.vhd:17:7:17:25:@N:CD630:@XP_MSG">SF2_MSS_sys_sb_MSS.vhd(17)</a><!@TM:1512419767> | Synthesizing work.sf2_mss_sys_sb_mss.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb_MSS\SF2_MSS_sys_sb_MSS_syn.vhd:10:7:10:14:@N:CD630:@XP_MSG">SF2_MSS_sys_sb_MSS_syn.vhd(10)</a><!@TM:1512419767> | Synthesizing work.mss_025.def_arch.
Post processing for work.mss_025.def_arch
Post processing for work.sf2_mss_sys_sb_mss.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:249:10:249:13:@N:CD630:@XP_MSG">smartfusion2.vhd(249)</a><!@TM:1512419767> | Synthesizing smartfusion2.or3.syn_black_box.
Post processing for smartfusion2.or3.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\FABOSC_0\SF2_MSS_sys_sb_FABOSC_0_OSC.vhd:8:7:8:34:@N:CD630:@XP_MSG">SF2_MSS_sys_sb_FABOSC_0_OSC.vhd(8)</a><!@TM:1512419767> | Synthesizing work.sf2_mss_sys_sb_fabosc_0_osc.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:562:10:562:16:@N:CD630:@XP_MSG">smartfusion2.vhd(562)</a><!@TM:1512419767> | Synthesizing smartfusion2.clkint.syn_black_box.
Post processing for smartfusion2.clkint.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd:19:7:19:21:@N:CD630:@XP_MSG">osc_comps.vhd(19)</a><!@TM:1512419767> | Synthesizing work.rcosc_25_50mhz.def_arch.
Post processing for work.rcosc_25_50mhz.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd:79:7:79:25:@N:CD630:@XP_MSG">osc_comps.vhd(79)</a><!@TM:1512419767> | Synthesizing work.rcosc_25_50mhz_fab.def_arch.
Post processing for work.rcosc_25_50mhz_fab.def_arch
Post processing for work.sf2_mss_sys_sb_fabosc_0_osc.def_arch
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\FABOSC_0\SF2_MSS_sys_sb_FABOSC_0_OSC.vhd:16:10:16:20:@W:CL240:@XP_MSG">SF2_MSS_sys_sb_FABOSC_0_OSC.vhd(16)</a><!@TM:1512419767> | Signal XTLOSC_O2F is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\FABOSC_0\SF2_MSS_sys_sb_FABOSC_0_OSC.vhd:15:10:15:20:@W:CL240:@XP_MSG">SF2_MSS_sys_sb_FABOSC_0_OSC.vhd(15)</a><!@TM:1512419767> | Signal XTLOSC_CCC is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\FABOSC_0\SF2_MSS_sys_sb_FABOSC_0_OSC.vhd:14:10:14:24:@W:CL240:@XP_MSG">SF2_MSS_sys_sb_FABOSC_0_OSC.vhd(14)</a><!@TM:1512419767> | Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\FABOSC_0\SF2_MSS_sys_sb_FABOSC_0_OSC.vhd:13:10:13:24:@W:CL240:@XP_MSG">SF2_MSS_sys_sb_FABOSC_0_OSC.vhd(13)</a><!@TM:1512419767> | Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd:62:7:62:47:@N:CD630:@XP_MSG">CoreUARTapb.vhd(62)</a><!@TM:1512419767> | Synthesizing coreuartapb_lib.sf2_mss_sys_sb_coreuartapb_0_coreuartapb.translated.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd:305:16:305:27:@N:CD364:@XP_MSG">CoreUARTapb.vhd(305)</a><!@TM:1512419767> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd:333:15:333:26:@N:CD364:@XP_MSG">CoreUARTapb.vhd(333)</a><!@TM:1512419767> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd:153:10:153:21:@W:CD638:@XP_MSG">CoreUARTapb.vhd(153)</a><!@TM:1512419767> | Signal controlreg3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd:34:7:34:44:@N:CD630:@XP_MSG">CoreUART.vhd(34)</a><!@TM:1512419767> | Synthesizing coreuartapb_lib.sf2_mss_sys_sb_coreuartapb_0_coreuart.translated.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd:265:21:265:32:@W:CD434:@XP_MSG">CoreUART.vhd(265)</a><!@TM:1512419767> | Signal rx_dout_reg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd:265:34:265:50:@W:CD434:@XP_MSG">CoreUART.vhd(265)</a><!@TM:1512419767> | Signal parity_err_xhdl1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd:392:9:392:23:@N:CD604:@XP_MSG">CoreUART.vhd(392)</a><!@TM:1512419767> | OTHERS clause is not synthesized.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd:450:13:450:25:@N:CD364:@XP_MSG">CoreUART.vhd(450)</a><!@TM:1512419767> | Removing redundant assignment.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd:33:7:33:44:@N:CD630:@XP_MSG">Rx_async.vhd(33)</a><!@TM:1512419767> | Synthesizing coreuartapb_lib.sf2_mss_sys_sb_coreuartapb_0_rx_async.translated.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd:64:24:64:26:@N:CD233:@XP_MSG">Rx_async.vhd(64)</a><!@TM:1512419767> | Using sequential encoding for type receive_states.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd:233:15:233:30:@N:CD364:@XP_MSG">Rx_async.vhd(233)</a><!@TM:1512419767> | Removing redundant assignment.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd:253:21:253:35:@N:CD604:@XP_MSG">Rx_async.vhd(253)</a><!@TM:1512419767> | OTHERS clause is not synthesized.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd:256:19:256:27:@N:CD364:@XP_MSG">Rx_async.vhd(256)</a><!@TM:1512419767> | Removing redundant assignment.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd:318:19:318:34:@N:CD604:@XP_MSG">Rx_async.vhd(318)</a><!@TM:1512419767> | OTHERS clause is not synthesized.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd:423:18:423:33:@N:CD604:@XP_MSG">Rx_async.vhd(423)</a><!@TM:1512419767> | OTHERS clause is not synthesized.
Post processing for coreuartapb_lib.sf2_mss_sys_sb_coreuartapb_0_rx_async.translated
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd:443:6:443:8:@W:CL177:@XP_MSG">Rx_async.vhd(443)</a><!@TM:1512419767> | Sharing sequential element clear_framing_error_en_i. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd:33:7:33:44:@N:CD630:@XP_MSG">Tx_async.vhd(33)</a><!@TM:1512419767> | Synthesizing coreuartapb_lib.sf2_mss_sys_sb_coreuartapb_0_tx_async.translated.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd:311:12:311:21:@N:CD364:@XP_MSG">Tx_async.vhd(311)</a><!@TM:1512419767> | Removing redundant assignment.
Post processing for coreuartapb_lib.sf2_mss_sys_sb_coreuartapb_0_tx_async.translated
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd:134:4:134:6:@W:CL190:@XP_MSG">Tx_async.vhd(134)</a><!@TM:1512419767> | Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd:134:4:134:6:@W:CL169:@XP_MSG">Tx_async.vhd(134)</a><!@TM:1512419767> | Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Clock_gen.vhd:35:7:35:45:@N:CD630:@XP_MSG">Clock_gen.vhd(35)</a><!@TM:1512419767> | Synthesizing coreuartapb_lib.sf2_mss_sys_sb_coreuartapb_0_clock_gen.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Clock_gen.vhd:54:7:54:20:@W:CD638:@XP_MSG">Clock_gen.vhd(54)</a><!@TM:1512419767> | Signal baud_cntr_one is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for coreuartapb_lib.sf2_mss_sys_sb_coreuartapb_0_clock_gen.rtl
Post processing for coreuartapb_lib.sf2_mss_sys_sb_coreuartapb_0_coreuart.translated
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd:439:7:439:9:@W:CL169:@XP_MSG">CoreUART.vhd(439)</a><!@TM:1512419767> | Pruning unused register overflow_reg_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd:414:7:414:9:@W:CL169:@XP_MSG">CoreUART.vhd(414)</a><!@TM:1512419767> | Pruning unused register rx_dout_reg_empty_5. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd:399:6:399:8:@W:CL169:@XP_MSG">CoreUART.vhd(399)</a><!@TM:1512419767> | Pruning unused register rx_dout_reg_5(7 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd:367:6:367:8:@W:CL169:@XP_MSG">CoreUART.vhd(367)</a><!@TM:1512419767> | Pruning unused register rx_state_4(1 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd:350:6:350:8:@W:CL169:@XP_MSG">CoreUART.vhd(350)</a><!@TM:1512419767> | Pruning unused register clear_framing_error_reg0_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd:350:6:350:8:@W:CL169:@XP_MSG">CoreUART.vhd(350)</a><!@TM:1512419767> | Pruning unused register clear_framing_error_reg_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd:333:6:333:8:@W:CL169:@XP_MSG">CoreUART.vhd(333)</a><!@TM:1512419767> | Pruning unused register clear_parity_reg0_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd:333:6:333:8:@W:CL169:@XP_MSG">CoreUART.vhd(333)</a><!@TM:1512419767> | Pruning unused register clear_parity_reg_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd:245:6:245:8:@W:CL169:@XP_MSG">CoreUART.vhd(245)</a><!@TM:1512419767> | Pruning unused register fifo_write_tx_4. Make sure that there are no unused intermediate registers.</font>
Post processing for coreuartapb_lib.sf2_mss_sys_sb_coreuartapb_0_coreuartapb.translated
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd:153:10:153:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(153)</a><!@TM:1512419767> | Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd:153:10:153:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(153)</a><!@TM:1512419767> | Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd:153:10:153:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(153)</a><!@TM:1512419767> | Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:27:7:27:17:@N:CD630:@XP_MSG">coreresetp.vhd(27)</a><!@TM:1512419767> | Synthesizing work.coreresetp.rtl.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:477:8:477:26:@W:CD434:@XP_MSG">coreresetp.vhd(477)</a><!@TM:1512419767> | Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:478:8:478:22:@W:CD434:@XP_MSG">coreresetp.vhd(478)</a><!@TM:1512419767> | Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:479:8:479:21:@W:CD434:@XP_MSG">coreresetp.vhd(479)</a><!@TM:1512419767> | Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:480:8:480:38:@W:CD434:@XP_MSG">coreresetp.vhd(480)</a><!@TM:1512419767> | Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:481:8:481:28:@W:CD434:@XP_MSG">coreresetp.vhd(481)</a><!@TM:1512419767> | Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:482:8:482:28:@W:CD434:@XP_MSG">coreresetp.vhd(482)</a><!@TM:1512419767> | Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:483:8:483:29:@W:CD434:@XP_MSG">coreresetp.vhd(483)</a><!@TM:1512419767> | Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:484:8:484:28:@W:CD434:@XP_MSG">coreresetp.vhd(484)</a><!@TM:1512419767> | Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:485:8:485:29:@W:CD434:@XP_MSG">coreresetp.vhd(485)</a><!@TM:1512419767> | Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:486:8:486:28:@W:CD434:@XP_MSG">coreresetp.vhd(486)</a><!@TM:1512419767> | Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:487:8:487:29:@W:CD434:@XP_MSG">coreresetp.vhd(487)</a><!@TM:1512419767> | Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:488:8:488:28:@W:CD434:@XP_MSG">coreresetp.vhd(488)</a><!@TM:1512419767> | Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:489:8:489:29:@W:CD434:@XP_MSG">coreresetp.vhd(489)</a><!@TM:1512419767> | Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:490:8:490:31:@W:CD434:@XP_MSG">coreresetp.vhd(490)</a><!@TM:1512419767> | Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:491:8:491:31:@W:CD434:@XP_MSG">coreresetp.vhd(491)</a><!@TM:1512419767> | Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
Post processing for work.coreresetp.rtl
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1519:8:1519:10:@W:CL169:@XP_MSG">coreresetp.vhd(1519)</a><!@TM:1512419767> | Pruning unused register count_ddr_2(13 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1495:8:1495:10:@W:CL169:@XP_MSG">coreresetp.vhd(1495)</a><!@TM:1512419767> | Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1471:8:1471:10:@W:CL169:@XP_MSG">coreresetp.vhd(1471)</a><!@TM:1512419767> | Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1447:8:1447:10:@W:CL169:@XP_MSG">coreresetp.vhd(1447)</a><!@TM:1512419767> | Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1423:8:1423:10:@W:CL169:@XP_MSG">coreresetp.vhd(1423)</a><!@TM:1512419767> | Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1512419767> | Pruning unused register count_ddr_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1512419767> | Pruning unused register count_ddr_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1512419767> | Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1512419767> | Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1512419767> | Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1512419767> | Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1512419767> | Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1512419767> | Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1512419767> | Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1512419767> | Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@W:CL169:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1512419767> | Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@W:CL169:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1512419767> | Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@W:CL169:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1512419767> | Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@W:CL169:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1512419767> | Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@W:CL169:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1512419767> | Pruning unused register count_ddr_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1331:8:1331:10:@W:CL177:@XP_MSG">coreresetp.vhd(1331)</a><!@TM:1512419767> | Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1512419767> | Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1512419767> | Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1512419767> | Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1512419767> | Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@W:CL190:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1512419767> | Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@W:CL169:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1512419767> | Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@W:CL169:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1512419767> | Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@W:CL169:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1512419767> | Pruning unused register sm2_state(2 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:792:8:792:10:@W:CL169:@XP_MSG">coreresetp.vhd(792)</a><!@TM:1512419767> | Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:792:8:792:10:@W:CL169:@XP_MSG">coreresetp.vhd(792)</a><!@TM:1512419767> | Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:31:7:31:14:@N:CD630:@XP_MSG">corepwm.vhd(31)</a><!@TM:1512419767> | Synthesizing corepwm_lib.corepwm.trans.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:1330:24:1330:35:@N:CD364:@XP_MSG">corepwm.vhd(1330)</a><!@TM:1512419767> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:294:10:294:21:@W:CD638:@XP_MSG">corepwm.vhd(294)</a><!@TM:1512419767> | Signal prdata_tach is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:295:10:295:31:@W:CD638:@XP_MSG">corepwm.vhd(295)</a><!@TM:1512419767> | Signal pwm_stretch_value_int is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:296:10:296:19:@W:CD638:@XP_MSG">corepwm.vhd(296)</a><!@TM:1512419767> | Signal tach_edge is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:297:10:297:22:@W:CD638:@XP_MSG">corepwm.vhd(297)</a><!@TM:1512419767> | Signal tachint_mask is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:298:10:298:22:@W:CD638:@XP_MSG">corepwm.vhd(298)</a><!@TM:1512419767> | Signal tachprescale is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:300:10:300:21:@W:CD638:@XP_MSG">corepwm.vhd(300)</a><!@TM:1512419767> | Signal tachirqmask is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:301:10:301:18:@W:CD638:@XP_MSG">corepwm.vhd(301)</a><!@TM:1512419767> | Signal tachmode is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:302:10:302:20:@W:CD638:@XP_MSG">corepwm.vhd(302)</a><!@TM:1512419767> | Signal tachstatus is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:303:10:303:27:@W:CD638:@XP_MSG">corepwm.vhd(303)</a><!@TM:1512419767> | Signal tach_prescale_cnt is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:304:10:304:29:@W:CD638:@XP_MSG">corepwm.vhd(304)</a><!@TM:1512419767> | Signal tach_prescale_value is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:305:10:305:31:@W:CD638:@XP_MSG">corepwm.vhd(305)</a><!@TM:1512419767> | Signal prescale_decode_value is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:306:10:306:22:@W:CD638:@XP_MSG">corepwm.vhd(306)</a><!@TM:1512419767> | Signal tach_cnt_clk is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:307:10:307:22:@W:CD638:@XP_MSG">corepwm.vhd(307)</a><!@TM:1512419767> | Signal tachpulsedur is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:308:10:308:23:@W:CD638:@XP_MSG">corepwm.vhd(308)</a><!@TM:1512419767> | Signal update_status is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:309:10:309:22:@W:CD638:@XP_MSG">corepwm.vhd(309)</a><!@TM:1512419767> | Signal status_clear is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd:32:7:32:22:@N:CD630:@XP_MSG">pwm_gen.vhd(32)</a><!@TM:1512419767> | Synthesizing corepwm_lib.corepwm_pwm_gen.trans.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd:53:10:53:13:@W:CD638:@XP_MSG">pwm_gen.vhd(53)</a><!@TM:1512419767> | Signal acc is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for corepwm_lib.corepwm_pwm_gen.trans
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\timebase.vhd:31:7:31:23:@N:CD630:@XP_MSG">timebase.vhd(31)</a><!@TM:1512419767> | Synthesizing corepwm_lib.corepwm_timebase.trans.
Post processing for corepwm_lib.corepwm_timebase.trans
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:30:7:30:21:@N:CD630:@XP_MSG">reg_if.vhd(30)</a><!@TM:1512419767> | Synthesizing corepwm_lib.corepwm_reg_if.trans.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:163:21:163:32:@N:CD364:@XP_MSG">reg_if.vhd(163)</a><!@TM:1512419767> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:520:3:520:10:@W:CG296:@XP_MSG">reg_if.vhd(520)</a><!@TM:1512419767> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:556:46:556:57:@W:CG290:@XP_MSG">reg_if.vhd(556)</a><!@TM:1512419767> | Referenced variable pwm_stretch is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:91:10:91:29:@W:CD796:@XP_MSG">reg_if.vhd(91)</a><!@TM:1512419767> | Bit 8 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:91:10:91:29:@W:CD796:@XP_MSG">reg_if.vhd(91)</a><!@TM:1512419767> | Bit 9 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:91:10:91:29:@W:CD796:@XP_MSG">reg_if.vhd(91)</a><!@TM:1512419767> | Bit 10 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:91:10:91:29:@W:CD796:@XP_MSG">reg_if.vhd(91)</a><!@TM:1512419767> | Bit 11 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:91:10:91:29:@W:CD796:@XP_MSG">reg_if.vhd(91)</a><!@TM:1512419767> | Bit 12 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:91:10:91:29:@W:CD796:@XP_MSG">reg_if.vhd(91)</a><!@TM:1512419767> | Bit 13 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:91:10:91:29:@W:CD796:@XP_MSG">reg_if.vhd(91)</a><!@TM:1512419767> | Bit 14 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:91:10:91:29:@W:CD796:@XP_MSG">reg_if.vhd(91)</a><!@TM:1512419767> | Bit 15 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
Post processing for corepwm_lib.corepwm_reg_if.trans
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:245:6:245:8:@W:CL169:@XP_MSG">reg_if.vhd(245)</a><!@TM:1512419767> | Pruning unused register pwm_enable_reg_5(16 downto 1). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:205:15:205:17:@W:CL169:@XP_MSG">reg_if.vhd(205)</a><!@TM:1512419767> | Pruning unused register pwm_negedge_reg_70(128 downto 113). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:201:12:201:14:@W:CL169:@XP_MSG">reg_if.vhd(201)</a><!@TM:1512419767> | Pruning unused register pwm_posedge_reg_70(128 downto 113). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:205:15:205:17:@W:CL169:@XP_MSG">reg_if.vhd(205)</a><!@TM:1512419767> | Pruning unused register pwm_negedge_reg_61(112 downto 97). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:201:12:201:14:@W:CL169:@XP_MSG">reg_if.vhd(201)</a><!@TM:1512419767> | Pruning unused register pwm_posedge_reg_61(112 downto 97). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:205:15:205:17:@W:CL169:@XP_MSG">reg_if.vhd(205)</a><!@TM:1512419767> | Pruning unused register pwm_negedge_reg_52(96 downto 81). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:201:12:201:14:@W:CL169:@XP_MSG">reg_if.vhd(201)</a><!@TM:1512419767> | Pruning unused register pwm_posedge_reg_52(96 downto 81). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:205:15:205:17:@W:CL169:@XP_MSG">reg_if.vhd(205)</a><!@TM:1512419767> | Pruning unused register pwm_negedge_reg_43(80 downto 65). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:201:12:201:14:@W:CL169:@XP_MSG">reg_if.vhd(201)</a><!@TM:1512419767> | Pruning unused register pwm_posedge_reg_43(80 downto 65). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:205:15:205:17:@W:CL169:@XP_MSG">reg_if.vhd(205)</a><!@TM:1512419767> | Pruning unused register pwm_negedge_reg_34(64 downto 49). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:201:12:201:14:@W:CL169:@XP_MSG">reg_if.vhd(201)</a><!@TM:1512419767> | Pruning unused register pwm_posedge_reg_34(64 downto 49). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:205:15:205:17:@W:CL169:@XP_MSG">reg_if.vhd(205)</a><!@TM:1512419767> | Pruning unused register pwm_negedge_reg_25(48 downto 33). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:201:12:201:14:@W:CL169:@XP_MSG">reg_if.vhd(201)</a><!@TM:1512419767> | Pruning unused register pwm_posedge_reg_25(48 downto 33). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:205:15:205:17:@W:CL169:@XP_MSG">reg_if.vhd(205)</a><!@TM:1512419767> | Pruning unused register pwm_negedge_reg_16(32 downto 17). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:201:12:201:14:@W:CL169:@XP_MSG">reg_if.vhd(201)</a><!@TM:1512419767> | Pruning unused register pwm_posedge_reg_16(32 downto 17). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:205:15:205:17:@W:CL169:@XP_MSG">reg_if.vhd(205)</a><!@TM:1512419767> | Pruning unused register pwm_negedge_reg_7(16 downto 1). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:201:12:201:14:@W:CL169:@XP_MSG">reg_if.vhd(201)</a><!@TM:1512419767> | Pruning unused register pwm_posedge_reg_7(16 downto 1). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:111:6:111:8:@W:CL169:@XP_MSG">reg_if.vhd(111)</a><!@TM:1512419767> | Pruning unused register psh_enable_reg2_6(16 downto 9). Make sure that there are no unused intermediate registers.</font>
Post processing for corepwm_lib.corepwm.trans
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:294:10:294:21:@W:CL252:@XP_MSG">corepwm.vhd(294)</a><!@TM:1512419767> | Bit 0 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:294:10:294:21:@W:CL252:@XP_MSG">corepwm.vhd(294)</a><!@TM:1512419767> | Bit 1 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:294:10:294:21:@W:CL252:@XP_MSG">corepwm.vhd(294)</a><!@TM:1512419767> | Bit 2 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:294:10:294:21:@W:CL252:@XP_MSG">corepwm.vhd(294)</a><!@TM:1512419767> | Bit 3 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:294:10:294:21:@W:CL252:@XP_MSG">corepwm.vhd(294)</a><!@TM:1512419767> | Bit 4 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:294:10:294:21:@W:CL252:@XP_MSG">corepwm.vhd(294)</a><!@TM:1512419767> | Bit 5 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:294:10:294:21:@W:CL252:@XP_MSG">corepwm.vhd(294)</a><!@TM:1512419767> | Bit 6 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:294:10:294:21:@W:CL252:@XP_MSG">corepwm.vhd(294)</a><!@TM:1512419767> | Bit 7 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:294:10:294:21:@W:CL252:@XP_MSG">corepwm.vhd(294)</a><!@TM:1512419767> | Bit 8 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:294:10:294:21:@W:CL252:@XP_MSG">corepwm.vhd(294)</a><!@TM:1512419767> | Bit 9 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:294:10:294:21:@W:CL252:@XP_MSG">corepwm.vhd(294)</a><!@TM:1512419767> | Bit 10 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:294:10:294:21:@W:CL252:@XP_MSG">corepwm.vhd(294)</a><!@TM:1512419767> | Bit 11 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:294:10:294:21:@W:CL252:@XP_MSG">corepwm.vhd(294)</a><!@TM:1512419767> | Bit 12 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:294:10:294:21:@W:CL252:@XP_MSG">corepwm.vhd(294)</a><!@TM:1512419767> | Bit 13 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:294:10:294:21:@W:CL252:@XP_MSG">corepwm.vhd(294)</a><!@TM:1512419767> | Bit 14 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:294:10:294:21:@W:CL252:@XP_MSG">corepwm.vhd(294)</a><!@TM:1512419767> | Bit 15 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:186:6:186:13:@W:CL240:@XP_MSG">corepwm.vhd(186)</a><!@TM:1512419767> | Signal TACHINT is floating; a simulation mismatch is possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd:29:7:29:15:@N:CD630:@XP_MSG">coregpio.vhd(29)</a><!@TM:1512419767> | Synthesizing coregpio_lib.coregpio.rtl.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd:566:16:566:24:@N:CD364:@XP_MSG">coregpio.vhd(566)</a><!@TM:1512419767> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd:593:16:593:24:@N:CD364:@XP_MSG">coregpio.vhd(593)</a><!@TM:1512419767> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd:620:16:620:25:@N:CD364:@XP_MSG">coregpio.vhd(620)</a><!@TM:1512419767> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd:666:18:666:27:@N:CD364:@XP_MSG">coregpio.vhd(666)</a><!@TM:1512419767> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd:669:14:669:23:@N:CD364:@XP_MSG">coregpio.vhd(669)</a><!@TM:1512419767> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd:566:16:566:24:@N:CD364:@XP_MSG">coregpio.vhd(566)</a><!@TM:1512419767> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd:593:16:593:24:@N:CD364:@XP_MSG">coregpio.vhd(593)</a><!@TM:1512419767> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd:620:16:620:25:@N:CD364:@XP_MSG">coregpio.vhd(620)</a><!@TM:1512419767> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd:666:18:666:27:@N:CD364:@XP_MSG">coregpio.vhd(666)</a><!@TM:1512419767> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd:669:14:669:23:@N:CD364:@XP_MSG">coregpio.vhd(669)</a><!@TM:1512419767> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd:566:16:566:24:@N:CD364:@XP_MSG">coregpio.vhd(566)</a><!@TM:1512419767> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd:593:16:593:24:@N:CD364:@XP_MSG">coregpio.vhd(593)</a><!@TM:1512419767> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd:620:16:620:25:@N:CD364:@XP_MSG">coregpio.vhd(620)</a><!@TM:1512419767> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd:666:18:666:27:@N:CD364:@XP_MSG">coregpio.vhd(666)</a><!@TM:1512419767> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd:669:14:669:23:@N:CD364:@XP_MSG">coregpio.vhd(669)</a><!@TM:1512419767> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd:968:23:968:28:@W:CD434:@XP_MSG">coregpio.vhd(968)</a><!@TM:1512419767> | Signal paddr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
Post processing for coregpio_lib.coregpio.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:34:7:34:15:@N:CD630:@XP_MSG">coreapb3.vhd(34)</a><!@TM:1512419767> | Synthesizing coreapb3_lib.coreapb3.coreapb3_arch.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:665:16:665:30:@N:CD604:@XP_MSG">coreapb3.vhd(665)</a><!@TM:1512419767> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:1453:41:1453:47:@W:CD434:@XP_MSG">coreapb3.vhd(1453)</a><!@TM:1512419767> | Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:616:7:616:16:@W:CD638:@XP_MSG">coreapb3.vhd(616)</a><!@TM:1512419767> | Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd:33:7:33:24:@N:CD630:@XP_MSG">coreapb3_muxptob3.vhd(33)</a><!@TM:1512419767> | Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch.
Post processing for coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
Post processing for coreapb3_lib.coreapb3.coreapb3_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CCC_0\SF2_MSS_sys_sb_CCC_0_FCCC.vhd:8:7:8:32:@N:CD630:@XP_MSG">SF2_MSS_sys_sb_CCC_0_FCCC.vhd(8)</a><!@TM:1512419767> | Synthesizing work.sf2_mss_sys_sb_ccc_0_fccc.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:794:10:794:13:@N:CD630:@XP_MSG">smartfusion2.vhd(794)</a><!@TM:1512419767> | Synthesizing smartfusion2.ccc.syn_black_box.
Post processing for smartfusion2.ccc.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:576:10:576:13:@N:CD630:@XP_MSG">smartfusion2.vhd(576)</a><!@TM:1512419767> | Synthesizing smartfusion2.gnd.syn_black_box.
Post processing for smartfusion2.gnd.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:582:10:582:13:@N:CD630:@XP_MSG">smartfusion2.vhd(582)</a><!@TM:1512419767> | Synthesizing smartfusion2.vcc.syn_black_box.
Post processing for smartfusion2.vcc.syn_black_box
Post processing for work.sf2_mss_sys_sb_ccc_0_fccc.def_arch
Post processing for work.sf2_mss_sys_sb.rtl
Post processing for work.sf2_mss_sys.rtl
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:75:0:75:5:@N:CL159:@XP_MSG">coreapb3.vhd(75)</a><!@TM:1512419767> | Input IADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:76:0:76:7:@N:CL159:@XP_MSG">coreapb3.vhd(76)</a><!@TM:1512419767> | Input PRESETN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:77:0:77:4:@N:CL159:@XP_MSG">coreapb3.vhd(77)</a><!@TM:1512419767> | Input PCLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:110:0:110:8:@N:CL159:@XP_MSG">coreapb3.vhd(110)</a><!@TM:1512419767> | Input PRDATAS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:111:0:111:8:@N:CL159:@XP_MSG">coreapb3.vhd(111)</a><!@TM:1512419767> | Input PRDATAS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:112:0:112:8:@N:CL159:@XP_MSG">coreapb3.vhd(112)</a><!@TM:1512419767> | Input PRDATAS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:113:0:113:8:@N:CL159:@XP_MSG">coreapb3.vhd(113)</a><!@TM:1512419767> | Input PRDATAS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:114:0:114:8:@N:CL159:@XP_MSG">coreapb3.vhd(114)</a><!@TM:1512419767> | Input PRDATAS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:115:0:115:8:@N:CL159:@XP_MSG">coreapb3.vhd(115)</a><!@TM:1512419767> | Input PRDATAS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:116:0:116:8:@N:CL159:@XP_MSG">coreapb3.vhd(116)</a><!@TM:1512419767> | Input PRDATAS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:117:0:117:9:@N:CL159:@XP_MSG">coreapb3.vhd(117)</a><!@TM:1512419767> | Input PRDATAS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:118:0:118:9:@N:CL159:@XP_MSG">coreapb3.vhd(118)</a><!@TM:1512419767> | Input PRDATAS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:119:0:119:9:@N:CL159:@XP_MSG">coreapb3.vhd(119)</a><!@TM:1512419767> | Input PRDATAS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:120:0:120:9:@N:CL159:@XP_MSG">coreapb3.vhd(120)</a><!@TM:1512419767> | Input PRDATAS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:121:0:121:9:@N:CL159:@XP_MSG">coreapb3.vhd(121)</a><!@TM:1512419767> | Input PRDATAS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:122:0:122:9:@N:CL159:@XP_MSG">coreapb3.vhd(122)</a><!@TM:1512419767> | Input PRDATAS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:127:0:127:8:@N:CL159:@XP_MSG">coreapb3.vhd(127)</a><!@TM:1512419767> | Input PREADYS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:128:0:128:8:@N:CL159:@XP_MSG">coreapb3.vhd(128)</a><!@TM:1512419767> | Input PREADYS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:129:0:129:8:@N:CL159:@XP_MSG">coreapb3.vhd(129)</a><!@TM:1512419767> | Input PREADYS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:130:0:130:8:@N:CL159:@XP_MSG">coreapb3.vhd(130)</a><!@TM:1512419767> | Input PREADYS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:131:0:131:8:@N:CL159:@XP_MSG">coreapb3.vhd(131)</a><!@TM:1512419767> | Input PREADYS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:132:0:132:8:@N:CL159:@XP_MSG">coreapb3.vhd(132)</a><!@TM:1512419767> | Input PREADYS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:133:0:133:8:@N:CL159:@XP_MSG">coreapb3.vhd(133)</a><!@TM:1512419767> | Input PREADYS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:134:0:134:9:@N:CL159:@XP_MSG">coreapb3.vhd(134)</a><!@TM:1512419767> | Input PREADYS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:135:0:135:9:@N:CL159:@XP_MSG">coreapb3.vhd(135)</a><!@TM:1512419767> | Input PREADYS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:136:0:136:9:@N:CL159:@XP_MSG">coreapb3.vhd(136)</a><!@TM:1512419767> | Input PREADYS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:137:0:137:9:@N:CL159:@XP_MSG">coreapb3.vhd(137)</a><!@TM:1512419767> | Input PREADYS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:138:0:138:9:@N:CL159:@XP_MSG">coreapb3.vhd(138)</a><!@TM:1512419767> | Input PREADYS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:139:0:139:9:@N:CL159:@XP_MSG">coreapb3.vhd(139)</a><!@TM:1512419767> | Input PREADYS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:144:0:144:9:@N:CL159:@XP_MSG">coreapb3.vhd(144)</a><!@TM:1512419767> | Input PSLVERRS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:145:0:145:9:@N:CL159:@XP_MSG">coreapb3.vhd(145)</a><!@TM:1512419767> | Input PSLVERRS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:146:0:146:9:@N:CL159:@XP_MSG">coreapb3.vhd(146)</a><!@TM:1512419767> | Input PSLVERRS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:147:0:147:9:@N:CL159:@XP_MSG">coreapb3.vhd(147)</a><!@TM:1512419767> | Input PSLVERRS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:148:0:148:9:@N:CL159:@XP_MSG">coreapb3.vhd(148)</a><!@TM:1512419767> | Input PSLVERRS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:149:0:149:9:@N:CL159:@XP_MSG">coreapb3.vhd(149)</a><!@TM:1512419767> | Input PSLVERRS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:150:0:150:9:@N:CL159:@XP_MSG">coreapb3.vhd(150)</a><!@TM:1512419767> | Input PSLVERRS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:151:0:151:10:@N:CL159:@XP_MSG">coreapb3.vhd(151)</a><!@TM:1512419767> | Input PSLVERRS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:152:0:152:10:@N:CL159:@XP_MSG">coreapb3.vhd(152)</a><!@TM:1512419767> | Input PSLVERRS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:153:0:153:10:@N:CL159:@XP_MSG">coreapb3.vhd(153)</a><!@TM:1512419767> | Input PSLVERRS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:154:0:154:10:@N:CL159:@XP_MSG">coreapb3.vhd(154)</a><!@TM:1512419767> | Input PSLVERRS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:155:0:155:10:@N:CL159:@XP_MSG">coreapb3.vhd(155)</a><!@TM:1512419767> | Input PSLVERRS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:156:0:156:10:@N:CL159:@XP_MSG">coreapb3.vhd(156)</a><!@TM:1512419767> | Input PSLVERRS15 is unused.
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd:521:8:521:10:@N:CL134:@XP_MSG">coregpio.vhd(521)</a><!@TM:1512419767> | Found RAM CONFIG_reg, depth=3, width=8
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd:174:4:174:10:@W:CL246:@XP_MSG">coregpio.vhd(174)</a><!@TM:1512419767> | Input port bits 31 to 8 of pwdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:180:6:180:11:@W:CL246:@XP_MSG">corepwm.vhd(180)</a><!@TM:1512419767> | Input port bits 1 to 0 of paddr(7 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd:185:6:185:12:@N:CL159:@XP_MSG">corepwm.vhd(185)</a><!@TM:1512419767> | Input TACHIN is unused.
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1512419767> | Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1512419767> | Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1512419767> | Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1512419767> | Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:CL201:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1512419767> | Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:CL201:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1512419767> | Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:CL201:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1512419767> | Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:CL201:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1512419767> | Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:CL201:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1512419767> | Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:96:4:96:13:@N:CL159:@XP_MSG">coreresetp.vhd(96)</a><!@TM:1512419767> | Input CLK_LTSSM is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:123:4:123:13:@N:CL159:@XP_MSG">coreresetp.vhd(123)</a><!@TM:1512419767> | Input FPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:126:4:126:19:@N:CL159:@XP_MSG">coreresetp.vhd(126)</a><!@TM:1512419767> | Input SDIF0_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:135:4:135:19:@N:CL159:@XP_MSG">coreresetp.vhd(135)</a><!@TM:1512419767> | Input SDIF1_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:139:4:139:19:@N:CL159:@XP_MSG">coreresetp.vhd(139)</a><!@TM:1512419767> | Input SDIF2_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:143:4:143:19:@N:CL159:@XP_MSG">coreresetp.vhd(143)</a><!@TM:1512419767> | Input SDIF3_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:157:4:157:14:@N:CL159:@XP_MSG">coreresetp.vhd(157)</a><!@TM:1512419767> | Input SDIF0_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:158:4:158:16:@N:CL159:@XP_MSG">coreresetp.vhd(158)</a><!@TM:1512419767> | Input SDIF0_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:159:4:159:16:@N:CL159:@XP_MSG">coreresetp.vhd(159)</a><!@TM:1512419767> | Input SDIF0_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:160:4:160:14:@N:CL159:@XP_MSG">coreresetp.vhd(160)</a><!@TM:1512419767> | Input SDIF1_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:161:4:161:16:@N:CL159:@XP_MSG">coreresetp.vhd(161)</a><!@TM:1512419767> | Input SDIF1_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:162:4:162:16:@N:CL159:@XP_MSG">coreresetp.vhd(162)</a><!@TM:1512419767> | Input SDIF1_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:163:4:163:14:@N:CL159:@XP_MSG">coreresetp.vhd(163)</a><!@TM:1512419767> | Input SDIF2_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:164:4:164:16:@N:CL159:@XP_MSG">coreresetp.vhd(164)</a><!@TM:1512419767> | Input SDIF2_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:165:4:165:16:@N:CL159:@XP_MSG">coreresetp.vhd(165)</a><!@TM:1512419767> | Input SDIF2_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:166:4:166:14:@N:CL159:@XP_MSG">coreresetp.vhd(166)</a><!@TM:1512419767> | Input SDIF3_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:167:4:167:16:@N:CL159:@XP_MSG">coreresetp.vhd(167)</a><!@TM:1512419767> | Input SDIF3_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:168:4:168:16:@N:CL159:@XP_MSG">coreresetp.vhd(168)</a><!@TM:1512419767> | Input SDIF3_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:174:4:174:22:@N:CL159:@XP_MSG">coreresetp.vhd(174)</a><!@TM:1512419767> | Input SOFT_EXT_RESET_OUT is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:175:4:175:18:@N:CL159:@XP_MSG">coreresetp.vhd(175)</a><!@TM:1512419767> | Input SOFT_RESET_F2M is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:176:4:176:17:@N:CL159:@XP_MSG">coreresetp.vhd(176)</a><!@TM:1512419767> | Input SOFT_M3_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:177:4:177:34:@N:CL159:@XP_MSG">coreresetp.vhd(177)</a><!@TM:1512419767> | Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:178:4:178:24:@N:CL159:@XP_MSG">coreresetp.vhd(178)</a><!@TM:1512419767> | Input SOFT_FDDR_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:179:4:179:24:@N:CL159:@XP_MSG">coreresetp.vhd(179)</a><!@TM:1512419767> | Input SOFT_SDIF0_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:180:4:180:25:@N:CL159:@XP_MSG">coreresetp.vhd(180)</a><!@TM:1512419767> | Input SOFT_SDIF0_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:181:4:181:24:@N:CL159:@XP_MSG">coreresetp.vhd(181)</a><!@TM:1512419767> | Input SOFT_SDIF1_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:182:4:182:25:@N:CL159:@XP_MSG">coreresetp.vhd(182)</a><!@TM:1512419767> | Input SOFT_SDIF1_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:183:4:183:24:@N:CL159:@XP_MSG">coreresetp.vhd(183)</a><!@TM:1512419767> | Input SOFT_SDIF2_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:184:4:184:25:@N:CL159:@XP_MSG">coreresetp.vhd(184)</a><!@TM:1512419767> | Input SOFT_SDIF2_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:185:4:185:24:@N:CL159:@XP_MSG">coreresetp.vhd(185)</a><!@TM:1512419767> | Input SOFT_SDIF3_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:186:4:186:25:@N:CL159:@XP_MSG">coreresetp.vhd(186)</a><!@TM:1512419767> | Input SOFT_SDIF3_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:190:4:190:27:@N:CL159:@XP_MSG">coreresetp.vhd(190)</a><!@TM:1512419767> | Input SOFT_SDIF0_0_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:191:4:191:27:@N:CL159:@XP_MSG">coreresetp.vhd(191)</a><!@TM:1512419767> | Input SOFT_SDIF0_1_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Clock_gen.vhd:41:20:41:37:@N:CL159:@XP_MSG">Clock_gen.vhd(41)</a><!@TM:1512419767> | Input BAUD_VAL_FRACTION is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd:134:4:134:6:@N:CL201:@XP_MSG">Tx_async.vhd(134)</a><!@TM:1512419767> | Trying to extract state machine for register xmit_state.
Extracted state machine for register xmit_state
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd:45:9:45:20:@N:CL159:@XP_MSG">Tx_async.vhd(45)</a><!@TM:1512419767> | Input tx_dout_reg is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd:46:9:46:19:@N:CL159:@XP_MSG">Tx_async.vhd(46)</a><!@TM:1512419767> | Input fifo_empty is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd:47:9:47:18:@N:CL159:@XP_MSG">Tx_async.vhd(47)</a><!@TM:1512419767> | Input fifo_full is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd:264:6:264:8:@N:CL201:@XP_MSG">Rx_async.vhd(264)</a><!@TM:1512419767> | Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd:83:6:83:11:@W:CL246:@XP_MSG">CoreUARTapb.vhd(83)</a><!@TM:1512419767> | Input port bits 1 to 0 of paddr(4 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\calplug\Desktop\Servo-arm2\component\work\SF2_MSS_sys_sb\FABOSC_0\SF2_MSS_sys_sb_FABOSC_0_OSC.vhd:10:10:10:13:@N:CL159:@XP_MSG">SF2_MSS_sys_sb_FABOSC_0_OSC.vhd(10)</a><!@TM:1512419767> | Input XTL is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:01s; Memory used current: 102MB peak: 105MB)

Process took 0h:00m:07s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 04 12:36:00 2017

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1512419767> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 04 12:36:06 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:14s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 04 12:36:06 2017

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1512419768> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 04 12:36:08 2017

###########################################################]
Pre-mapping Report

# Mon Dec 04 12:36:11 2017

<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\calplug\Desktop\Servo-arm2\designer\SF2_MSS_sys\synthesis.fdc
Linked File: <a href="C:\Users\calplug\Desktop\Servo-arm2\synthesis\SF2_MSS_sys_scck.rpt:@XP_FILE">SF2_MSS_sys_scck.rpt</a>
Printing clock  summary report in "C:\Users\calplug\Desktop\Servo-arm2\synthesis\SF2_MSS_sys_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1512419779> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1512419779> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 112MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 112MB)


Start loading timing files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 112MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@W:BN132:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1512419779> | Removing sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance SF2_MSS_sys_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:316:27:316:100:@N:MO111:@XP_MSG">reg_if.vhd(316)</a><!@TM:1512419779> | Tristate driver un1_tri0 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_tri0 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:316:27:316:100:@N:MO111:@XP_MSG">reg_if.vhd(316)</a><!@TM:1512419779> | Tristate driver un1_tri1 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_tri1 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:316:27:316:100:@N:MO111:@XP_MSG">reg_if.vhd(316)</a><!@TM:1512419779> | Tristate driver un1_tri2 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_tri2 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:316:27:316:100:@N:MO111:@XP_MSG">reg_if.vhd(316)</a><!@TM:1512419779> | Tristate driver un1_tri3 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_tri3 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:316:27:316:100:@N:MO111:@XP_MSG">reg_if.vhd(316)</a><!@TM:1512419779> | Tristate driver un1_tri4 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_tri4 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:316:27:316:100:@N:MO111:@XP_MSG">reg_if.vhd(316)</a><!@TM:1512419779> | Tristate driver un1_tri5 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_tri5 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:316:27:316:100:@N:MO111:@XP_MSG">reg_if.vhd(316)</a><!@TM:1512419779> | Tristate driver un1_tri6 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_tri6 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:316:27:316:100:@N:MO111:@XP_MSG">reg_if.vhd(316)</a><!@TM:1512419779> | Tristate driver un1_tri7 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_tri7 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@W:MO129:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1512419779> | Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@W:MO129:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1512419779> | Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@W:MO129:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1512419779> | Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@W:MO129:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1512419779> | Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:781:8:781:10:@W:MO129:@XP_MSG">coreresetp.vhd(781)</a><!@TM:1512419779> | Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@W:MO129:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1512419779> | Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@W:MO129:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1512419779> | Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@W:MO129:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1512419779> | Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@W:MO129:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1512419779> | Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:781:8:781:10:@W:MO129:@XP_MSG">coreresetp.vhd(781)</a><!@TM:1512419779> | Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@W:MO129:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1512419779> | Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@W:MO129:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1512419779> | Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@W:MO129:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1512419779> | Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@W:MO129:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1512419779> | Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1331:8:1331:10:@W:MO129:@XP_MSG">coreresetp.vhd(1331)</a><!@TM:1512419779> | Sequential instance SF2_MSS_sys_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\work\sf2_mss_sys_sb\coreuartapb_0\rtl\vhdl\core\rx_async.vhd:443:6:443:8:@N:BN362:@XP_MSG">rx_async.vhd(443)</a><!@TM:1512419779> | Removing sequential instance clear_parity_en_xhdl3 (in view: coreuartapb_lib.SF2_MSS_sys_sb_CoreUARTapb_0_Rx_async(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\work\sf2_mss_sys_sb\coreuartapb_0\rtl\vhdl\core\rx_async.vhd:443:6:443:8:@N:BN362:@XP_MSG">rx_async.vhd(443)</a><!@TM:1512419779> | Removing sequential instance fifo_write_xhdl6 (in view: coreuartapb_lib.SF2_MSS_sys_sb_CoreUARTapb_0_Rx_async(translated)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1512419779> | Removing sequential instance DDR_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1512419779> | Removing sequential instance SDIF_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1512419779> | Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1512419779> | Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1512419779> | Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1512419779> | Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1512419779> | Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1512419779> | Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1512419779> | Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1512419779> | Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1512419779> | Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1512419779> | Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1512419779> | Removing sequential instance INIT_DONE_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1512419779> | Removing sequential instance sdif0_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1512419779> | Removing sequential instance sdif1_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1512419779> | Removing sequential instance sdif2_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1512419779> | Removing sequential instance sdif3_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1512419779> | Removing sequential instance sm0_state[0:6] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:922:8:922:10:@N:BN362:@XP_MSG">coreresetp.vhd(922)</a><!@TM:1512419779> | Removing sequential instance CONFIG2_DONE_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:803:8:803:10:@N:BN362:@XP_MSG">coreresetp.vhd(803)</a><!@TM:1512419779> | Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:814:8:814:10:@N:BN362:@XP_MSG">coreresetp.vhd(814)</a><!@TM:1512419779> | Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:825:8:825:10:@N:BN362:@XP_MSG">coreresetp.vhd(825)</a><!@TM:1512419779> | Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:836:8:836:10:@N:BN362:@XP_MSG">coreresetp.vhd(836)</a><!@TM:1512419779> | Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:BN362:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1512419779> | Removing sequential instance sdif3_spll_lock_q2 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:908:8:908:10:@N:BN362:@XP_MSG">coreresetp.vhd(908)</a><!@TM:1512419779> | Removing sequential instance CONFIG1_DONE_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1512419779> | Removing sequential instance release_sdif3_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1512419779> | Removing sequential instance release_sdif2_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1512419779> | Removing sequential instance release_sdif1_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:922:8:922:10:@N:BN362:@XP_MSG">coreresetp.vhd(922)</a><!@TM:1512419779> | Removing sequential instance CONFIG2_DONE_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:803:8:803:10:@N:BN362:@XP_MSG">coreresetp.vhd(803)</a><!@TM:1512419779> | Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:814:8:814:10:@N:BN362:@XP_MSG">coreresetp.vhd(814)</a><!@TM:1512419779> | Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:825:8:825:10:@N:BN362:@XP_MSG">coreresetp.vhd(825)</a><!@TM:1512419779> | Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:836:8:836:10:@N:BN362:@XP_MSG">coreresetp.vhd(836)</a><!@TM:1512419779> | Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:BN362:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1512419779> | Removing sequential instance sdif3_spll_lock_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:908:8:908:10:@N:BN362:@XP_MSG">coreresetp.vhd(908)</a><!@TM:1512419779> | Removing sequential instance CONFIG1_DONE_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1512419779> | Removing sequential instance release_sdif0_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1512419779> | Removing sequential instance ddr_settled_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1512419779> | Removing sequential instance release_sdif3_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1512419779> | Removing sequential instance release_sdif2_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1512419779> | Removing sequential instance release_sdif1_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1512419779> | Removing sequential instance release_sdif0_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1512419779> | Removing sequential instance ddr_settled_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1495:8:1495:10:@N:BN362:@XP_MSG">coreresetp.vhd(1495)</a><!@TM:1512419779> | Removing sequential instance release_sdif3_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1471:8:1471:10:@N:BN362:@XP_MSG">coreresetp.vhd(1471)</a><!@TM:1512419779> | Removing sequential instance release_sdif2_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1447:8:1447:10:@N:BN362:@XP_MSG">coreresetp.vhd(1447)</a><!@TM:1512419779> | Removing sequential instance release_sdif1_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1423:8:1423:10:@N:BN362:@XP_MSG">coreresetp.vhd(1423)</a><!@TM:1512419779> | Removing sequential instance release_sdif0_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:770:8:770:10:@N:BN362:@XP_MSG">coreresetp.vhd(770)</a><!@TM:1512419779> | Removing sequential instance sm0_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1519:8:1519:10:@N:BN362:@XP_MSG">coreresetp.vhd(1519)</a><!@TM:1512419779> | Removing sequential instance ddr_settled (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:770:8:770:10:@N:BN362:@XP_MSG">coreresetp.vhd(770)</a><!@TM:1512419779> | Removing sequential instance sm0_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:894:8:894:10:@N:BN362:@XP_MSG">coreresetp.vhd(894)</a><!@TM:1512419779> | Removing sequential instance sdif3_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:883:8:883:10:@N:BN362:@XP_MSG">coreresetp.vhd(883)</a><!@TM:1512419779> | Removing sequential instance sdif2_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:872:8:872:10:@N:BN362:@XP_MSG">coreresetp.vhd(872)</a><!@TM:1512419779> | Removing sequential instance sdif1_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:861:8:861:10:@N:BN362:@XP_MSG">coreresetp.vhd(861)</a><!@TM:1512419779> | Removing sequential instance sdif0_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:850:8:850:10:@N:BN362:@XP_MSG">coreresetp.vhd(850)</a><!@TM:1512419779> | Removing sequential instance sm0_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:894:8:894:10:@N:BN362:@XP_MSG">coreresetp.vhd(894)</a><!@TM:1512419779> | Removing sequential instance sdif3_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:883:8:883:10:@N:BN362:@XP_MSG">coreresetp.vhd(883)</a><!@TM:1512419779> | Removing sequential instance sdif2_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:872:8:872:10:@N:BN362:@XP_MSG">coreresetp.vhd(872)</a><!@TM:1512419779> | Removing sequential instance sdif1_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:861:8:861:10:@N:BN362:@XP_MSG">coreresetp.vhd(861)</a><!@TM:1512419779> | Removing sequential instance sdif0_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:850:8:850:10:@N:BN362:@XP_MSG">coreresetp.vhd(850)</a><!@TM:1512419779> | Removing sequential instance sm0_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=31  set on top level netlist SF2_MSS_sys

Finished netlist restructuring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                                                 Requested     Requested     Clock                                                                  Clock                   Clock
Clock                                                 Frequency     Period        Type                                                                   Group                   Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SF2_MSS_sys_sb_0/CCC_0/GL0                            70.0 MHz      14.286        generated (from SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup        517  
SF2_MSS_sys_sb_0/CCC_0/GL1                            1.0 MHz       1000.000      generated (from SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup        40   
SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      20.000        declared                                                               default_clkgroup        0    
SF2_MSS_sys|SPI_0_CLK_F2M                             100.0 MHz     10.000        inferred                                                               Inferred_clkgroup_0     1    
======================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\work\sf2_mss_sys_sb_mss\sf2_mss_sys_sb_mss.vhd:774:0:774:14:@W:MT530:@XP_MSG">sf2_mss_sys_sb_mss.vhd(774)</a><!@TM:1512419779> | Found inferred clock SF2_MSS_sys|SPI_0_CLK_F2M which controls 1 sequential elements including SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1512419779> | Writing default property annotation file C:\Users\calplug\Desktop\Servo-arm2\synthesis\SF2_MSS_sys.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Encoding state machine xmit_state[0:5] (in view: coreuartapb_lib.SF2_MSS_sys_sb_CoreUARTapb_0_Tx_async(translated))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[0:3] (in view: coreuartapb_lib.SF2_MSS_sys_sb_CoreUARTapb_0_Rx_async(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\work\sf2_mss_sys_sb\coreuartapb_0\rtl\vhdl\core\rx_async.vhd:264:6:264:8:@N:MO225:@XP_MSG">rx_async.vhd(264)</a><!@TM:1512419779> | There are no possible illegal states for state machine rx_state[0:3] (in view: coreuartapb_lib.SF2_MSS_sys_sb_CoreUARTapb_0_Rx_async(translated)); safe FSM implementation is not required.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd:521:8:521:10:@N:BN362:@XP_MSG">coregpio.vhd(521)</a><!@TM:1512419779> | Removing sequential instance CONFIG_reg_0[2] (in view: coregpio_lib.CoreGPIO(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd:521:8:521:10:@N:BN362:@XP_MSG">coregpio.vhd(521)</a><!@TM:1512419779> | Removing sequential instance CONFIG_reg_1[2] (in view: coregpio_lib.CoreGPIO(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd:521:8:521:10:@N:BN362:@XP_MSG">coregpio.vhd(521)</a><!@TM:1512419779> | Removing sequential instance CONFIG_reg_2[2] (in view: coregpio_lib.CoreGPIO(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MF511:@XP_HELP">MF511</a> : <!@TM:1512419779> | Found issues with constraints. Please check constraint checker report "C:\Users\calplug\Desktop\Servo-arm2\synthesis\SF2_MSS_sys_cck.rpt" .</font> 

Finished constraint checker (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:00s; Memory used current: 53MB peak: 140MB)

Process took 0h:00m:08s realtime, 0h:00m:01s cputime
# Mon Dec 04 12:36:19 2017

###########################################################]
Map & Optimize Report

# Mon Dec 04 12:36:20 2017

<a name=mapperReport7></a>Synopsys Generic Technology Mapper, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1512419796> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1512419796> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:316:27:316:100:@N:MO111:@XP_MSG">reg_if.vhd(316)</a><!@TM:1512419796> | Tristate driver un1_tri7 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_tri7 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:316:27:316:100:@N:MO111:@XP_MSG">reg_if.vhd(316)</a><!@TM:1512419796> | Tristate driver un1_tri6 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_tri6 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:316:27:316:100:@N:MO111:@XP_MSG">reg_if.vhd(316)</a><!@TM:1512419796> | Tristate driver un1_tri5 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_tri5 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:316:27:316:100:@N:MO111:@XP_MSG">reg_if.vhd(316)</a><!@TM:1512419796> | Tristate driver un1_tri4 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_tri4 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:316:27:316:100:@N:MO111:@XP_MSG">reg_if.vhd(316)</a><!@TM:1512419796> | Tristate driver un1_tri3 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_tri3 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:316:27:316:100:@N:MO111:@XP_MSG">reg_if.vhd(316)</a><!@TM:1512419796> | Tristate driver un1_tri2 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_tri2 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:316:27:316:100:@N:MO111:@XP_MSG">reg_if.vhd(316)</a><!@TM:1512419796> | Tristate driver un1_tri1 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_tri1 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd:316:27:316:100:@N:MO111:@XP_MSG">reg_if.vhd(316)</a><!@TM:1512419796> | Tristate driver un1_tri0 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_tri0 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd:648:12:648:16:@W:FA239:@XP_MSG">coreapb3.vhd(648)</a><!@TM:1512419796> | ROM CoreAPB3_0.iPSELS_raw_6[2:0] (in view: work.SF2_MSS_sys_sb(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd:648:12:648:16:@W:FA239:@XP_MSG">coreapb3.vhd(648)</a><!@TM:1512419796> | ROM CoreAPB3_0.iPSELS_raw_6[2:0] (in view: work.SF2_MSS_sys_sb(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd:648:12:648:16:@N:MO106:@XP_MSG">coreapb3.vhd(648)</a><!@TM:1512419796> | Found ROM .delname. (in view: work.SF2_MSS_sys_sb(rtl)) with 16 words by 3 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd:521:8:521:10:@N:MF135:@XP_MSG">coregpio.vhd(521)</a><!@TM:1512419796> | RAM GEN_BITS\.0\.REG_GEN\.CONFIG_reg[7:0] (in view: coregpio_lib.CoreGPIO(rtl)) is 4 words by 8 bits.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd:521:8:521:10:@W:FX107:@XP_MSG">coregpio.vhd(521)</a><!@TM:1512419796> | RAM GEN_BITS\.0\.REG_GEN\.CONFIG_reg[7:0] (in view: coregpio_lib.CoreGPIO(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd:521:8:521:10:@N:BN362:@XP_MSG">coregpio.vhd(521)</a><!@TM:1512419796> | Removing sequential instance CONFIG_reg_0[2] (in view: coregpio_lib.CoreGPIO(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd:521:8:521:10:@N:BN362:@XP_MSG">coregpio.vhd(521)</a><!@TM:1512419796> | Removing sequential instance CONFIG_reg_1[2] (in view: coregpio_lib.CoreGPIO(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd:521:8:521:10:@N:BN362:@XP_MSG">coregpio.vhd(521)</a><!@TM:1512419796> | Removing sequential instance CONFIG_reg_2[2] (in view: coregpio_lib.CoreGPIO(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\timebase.vhd:75:6:75:8:@N:MO231:@XP_MSG">timebase.vhd(75)</a><!@TM:1512419796> | Found counter in view:corepwm_lib.corepwm_timebase(trans) instance period_cnt_int[15:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\timebase.vhd:58:6:58:8:@N:MO231:@XP_MSG">timebase.vhd(58)</a><!@TM:1512419796> | Found counter in view:corepwm_lib.corepwm_timebase(trans) instance prescale_cnt[15:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\timebase.vhd:83:19:83:46:@N:MF179:@XP_MSG">timebase.vhd(83)</a><!@TM:1512419796> | Found 16 by 16 bit equality operator ('==') un17_prescale_cnt (in view: corepwm_lib.corepwm_timebase(trans))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd:79:82:79:159:@N:MF179:@XP_MSG">pwm_gen.vhd(79)</a><!@TM:1512419796> | Found 16 by 16 bit equality operator ('==') PWM_output_select\.4\.PWM_output_generation\.un145_pwm_enable_reg (in view: corepwm_lib.corepwm_pwm_gen(trans))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd:79:82:79:159:@N:MF179:@XP_MSG">pwm_gen.vhd(79)</a><!@TM:1512419796> | Found 16 by 16 bit equality operator ('==') PWM_output_select\.5\.PWM_output_generation\.un183_pwm_enable_reg (in view: corepwm_lib.corepwm_pwm_gen(trans))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd:79:82:79:159:@N:MF179:@XP_MSG">pwm_gen.vhd(79)</a><!@TM:1512419796> | Found 16 by 16 bit equality operator ('==') PWM_output_select\.6\.PWM_output_generation\.un221_pwm_enable_reg (in view: corepwm_lib.corepwm_pwm_gen(trans))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd:79:82:79:159:@N:MF179:@XP_MSG">pwm_gen.vhd(79)</a><!@TM:1512419796> | Found 16 by 16 bit equality operator ('==') PWM_output_select\.7\.PWM_output_generation\.un259_pwm_enable_reg (in view: corepwm_lib.corepwm_pwm_gen(trans))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd:79:82:79:159:@N:MF179:@XP_MSG">pwm_gen.vhd(79)</a><!@TM:1512419796> | Found 16 by 16 bit equality operator ('==') PWM_output_select\.8\.PWM_output_generation\.un297_pwm_enable_reg (in view: corepwm_lib.corepwm_pwm_gen(trans))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd:75:26:75:155:@N:MF179:@XP_MSG">pwm_gen.vhd(75)</a><!@TM:1512419796> | Found 16 by 16 bit equality operator ('==') PWM_output_select\.3\.PWM_output_generation\.un87_pwm_enable_reg (in view: corepwm_lib.corepwm_pwm_gen(trans))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd:75:163:75:240:@N:MF179:@XP_MSG">pwm_gen.vhd(75)</a><!@TM:1512419796> | Found 16 by 16 bit equality operator ('==') PWM_output_select\.3\.PWM_output_generation\.un90_pwm_enable_reg (in view: corepwm_lib.corepwm_pwm_gen(trans))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd:75:26:75:155:@N:MF179:@XP_MSG">pwm_gen.vhd(75)</a><!@TM:1512419796> | Found 16 by 16 bit equality operator ('==') PWM_output_select\.4\.PWM_output_generation\.un125_pwm_enable_reg (in view: corepwm_lib.corepwm_pwm_gen(trans))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd:75:163:75:240:@N:MF179:@XP_MSG">pwm_gen.vhd(75)</a><!@TM:1512419796> | Found 16 by 16 bit equality operator ('==') PWM_output_select\.4\.PWM_output_generation\.un128_pwm_enable_reg (in view: corepwm_lib.corepwm_pwm_gen(trans))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd:75:26:75:155:@N:MF179:@XP_MSG">pwm_gen.vhd(75)</a><!@TM:1512419796> | Found 16 by 16 bit equality operator ('==') PWM_output_select\.5\.PWM_output_generation\.un163_pwm_enable_reg (in view: corepwm_lib.corepwm_pwm_gen(trans))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd:75:163:75:240:@N:MF179:@XP_MSG">pwm_gen.vhd(75)</a><!@TM:1512419796> | Found 16 by 16 bit equality operator ('==') PWM_output_select\.5\.PWM_output_generation\.un166_pwm_enable_reg (in view: corepwm_lib.corepwm_pwm_gen(trans))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd:75:26:75:155:@N:MF179:@XP_MSG">pwm_gen.vhd(75)</a><!@TM:1512419796> | Found 16 by 16 bit equality operator ('==') PWM_output_select\.6\.PWM_output_generation\.un201_pwm_enable_reg (in view: corepwm_lib.corepwm_pwm_gen(trans))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd:75:163:75:240:@N:MF179:@XP_MSG">pwm_gen.vhd(75)</a><!@TM:1512419796> | Found 16 by 16 bit equality operator ('==') PWM_output_select\.6\.PWM_output_generation\.un204_pwm_enable_reg (in view: corepwm_lib.corepwm_pwm_gen(trans))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd:75:26:75:155:@N:MF179:@XP_MSG">pwm_gen.vhd(75)</a><!@TM:1512419796> | Found 16 by 16 bit equality operator ('==') PWM_output_select\.7\.PWM_output_generation\.un239_pwm_enable_reg (in view: corepwm_lib.corepwm_pwm_gen(trans))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd:75:163:75:240:@N:MF179:@XP_MSG">pwm_gen.vhd(75)</a><!@TM:1512419796> | Found 16 by 16 bit equality operator ('==') PWM_output_select\.7\.PWM_output_generation\.un242_pwm_enable_reg (in view: corepwm_lib.corepwm_pwm_gen(trans))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd:75:26:75:155:@N:MF179:@XP_MSG">pwm_gen.vhd(75)</a><!@TM:1512419796> | Found 16 by 16 bit equality operator ('==') PWM_output_select\.8\.PWM_output_generation\.un277_pwm_enable_reg (in view: corepwm_lib.corepwm_pwm_gen(trans))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd:75:163:75:240:@N:MF179:@XP_MSG">pwm_gen.vhd(75)</a><!@TM:1512419796> | Found 16 by 16 bit equality operator ('==') PWM_output_select\.8\.PWM_output_generation\.un280_pwm_enable_reg (in view: corepwm_lib.corepwm_pwm_gen(trans))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd:79:82:79:159:@N:MF179:@XP_MSG">pwm_gen.vhd(79)</a><!@TM:1512419796> | Found 16 by 16 bit equality operator ('==') PWM_output_select\.1\.PWM_output_generation\.un31_pwm_enable_reg (in view: corepwm_lib.corepwm_pwm_gen(trans))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd:79:82:79:159:@N:MF179:@XP_MSG">pwm_gen.vhd(79)</a><!@TM:1512419796> | Found 16 by 16 bit equality operator ('==') PWM_output_select\.2\.PWM_output_generation\.un69_pwm_enable_reg (in view: corepwm_lib.corepwm_pwm_gen(trans))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd:79:82:79:159:@N:MF179:@XP_MSG">pwm_gen.vhd(79)</a><!@TM:1512419796> | Found 16 by 16 bit equality operator ('==') PWM_output_select\.3\.PWM_output_generation\.un107_pwm_enable_reg (in view: corepwm_lib.corepwm_pwm_gen(trans))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd:75:26:75:155:@N:MF179:@XP_MSG">pwm_gen.vhd(75)</a><!@TM:1512419796> | Found 16 by 16 bit equality operator ('==') PWM_output_select\.1\.PWM_output_generation\.un11_pwm_enable_reg (in view: corepwm_lib.corepwm_pwm_gen(trans))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd:75:163:75:240:@N:MF179:@XP_MSG">pwm_gen.vhd(75)</a><!@TM:1512419796> | Found 16 by 16 bit equality operator ('==') PWM_output_select\.1\.PWM_output_generation\.un14_pwm_enable_reg (in view: corepwm_lib.corepwm_pwm_gen(trans))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd:75:26:75:155:@N:MF179:@XP_MSG">pwm_gen.vhd(75)</a><!@TM:1512419796> | Found 16 by 16 bit equality operator ('==') PWM_output_select\.2\.PWM_output_generation\.un49_pwm_enable_reg (in view: corepwm_lib.corepwm_pwm_gen(trans))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd:75:163:75:240:@N:MF179:@XP_MSG">pwm_gen.vhd(75)</a><!@TM:1512419796> | Found 16 by 16 bit equality operator ('==') PWM_output_select\.2\.PWM_output_generation\.un52_pwm_enable_reg (in view: corepwm_lib.corepwm_pwm_gen(trans))
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\work\sf2_mss_sys_sb\coreuartapb_0\rtl\vhdl\core\clock_gen.vhd:214:11:214:13:@N:MO231:@XP_MSG">clock_gen.vhd(214)</a><!@TM:1512419796> | Found counter in view:coreuartapb_lib.SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen(rtl) instance baud_cntr[12:0] 
Encoding state machine xmit_state[0:5] (in view: coreuartapb_lib.SF2_MSS_sys_sb_CoreUARTapb_0_Tx_async(translated))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[0:3] (in view: coreuartapb_lib.SF2_MSS_sys_sb_CoreUARTapb_0_Rx_async(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\work\sf2_mss_sys_sb\coreuartapb_0\rtl\vhdl\core\rx_async.vhd:264:6:264:8:@N:MO225:@XP_MSG">rx_async.vhd(264)</a><!@TM:1512419796> | There are no possible illegal states for state machine rx_state[0:3] (in view: coreuartapb_lib.SF2_MSS_sys_sb_CoreUARTapb_0_Rx_async(translated)); safe FSM implementation is not required.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\work\sf2_mss_sys_sb\coreuartapb_0\rtl\vhdl\core\rx_async.vhd:241:7:241:9:@W:BN132:@XP_MSG">rx_async.vhd(241)</a><!@TM:1512419796> | Removing instance SF2_MSS_sys_sb_0.CoreUARTapb_0.uUART.make_RX.last_bit[2] because it is equivalent to instance SF2_MSS_sys_sb_0.CoreUARTapb_0.uUART.make_RX.last_bit[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 138MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 150MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 151MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 151MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 151MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 146MB peak: 151MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 145MB peak: 151MB)


Finished preparing to map (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:03s; Memory used current: 145MB peak: 151MB)


Finished technology mapping (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:03s; Memory used current: 161MB peak: 164MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -1.48ns		1010 /       545
   2		0h:00m:04s		    -0.83ns		 969 /       545
   3		0h:00m:04s		    -0.45ns		 951 /       545
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1512419796> | Promoting Net SF2_MSS_sys_sb_0.MSS_READY on CLKINT  I_202  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:05s; Memory used current: 170MB peak: 172MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:05s; Memory used current: 171MB peak: 172MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 547 clock pin(s) of sequential element(s)
0 instances converted, 547 sequential instances remain driven by gated/generated clocks

============================================== Non-Gated/Non-Generated Clocks ==============================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                                     
----------------------------------------------------------------------------------------------------------------------------
<a href="@|S:SPI_0_CLK_F2M@|E:SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path1==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       SPI_0_CLK_F2M       port                   1          SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST
============================================================================================================================
============================================================================================= Gated/Generated Clocks ==============================================================================================
Clock Tree ID     Driving Element                     Drive Element Type     Fanout     Sample Instance                                                 Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:SF2_MSS_sys_sb_0.CCC_0.CCC_INST@|E:SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       SF2_MSS_sys_sb_0.CCC_0.CCC_INST     CCC                    507        SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST            No gated clock conversion method for cell cell:work.MSS_025
<a href="@|S:SF2_MSS_sys_sb_0.CCC_0.CCC_INST@|E:SF2_MSS_sys_sb_0.corepwm_0_0.xhdl63.pwm_gen_inst.PWM_int[1]@|F:@syn_sample_clock_path1==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       SF2_MSS_sys_sb_0.CCC_0.CCC_INST     CCC                    40         SF2_MSS_sys_sb_0.corepwm_0_0.xhdl63.pwm_gen_inst.PWM_int[1]     No gated clock conversion method for cell cell:ACG4.SLE    
===================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:06s; Memory used current: 139MB peak: 172MB)

Writing Analyst data base C:\Users\calplug\Desktop\Servo-arm2\synthesis\synwork\SF2_MSS_sys_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:06s; Memory used current: 167MB peak: 172MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1512419796> | Writing EDF file: C:\Users\calplug\Desktop\Servo-arm2\synthesis\SF2_MSS_sys.edn 
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1512419796> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1512419796> | Synopsys Constraint File capacitance units using default value of 1pF  
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:07s; Memory used current: 168MB peak: 172MB)


Start final timing analysis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:07s; Memory used current: 166MB peak: 172MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\calplug\desktop\servo-arm2\component\work\sf2_mss_sys_sb\ccc_0\sf2_mss_sys_sb_ccc_0_fccc.vhd:110:4:110:12:@W:MT246:@XP_MSG">sf2_mss_sys_sb_ccc_0_fccc.vhd(110)</a><!@TM:1512419796> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1512419796> | Found inferred clock SF2_MSS_sys|SPI_0_CLK_F2M with period 10.00ns. Please declare a user-defined clock on object "p:SPI_0_CLK_F2M"</font> 
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1512419796> | Found clock SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1512419796> | Found clock SF2_MSS_sys_sb_0/CCC_0/GL0 with period 14.29ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1512419796> | Found clock SF2_MSS_sys_sb_0/CCC_0/GL1 with period 1000.00ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Mon Dec 04 12:36:35 2017
#


Top view:               SF2_MSS_sys
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\calplug\Desktop\Servo-arm2\designer\SF2_MSS_sys\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1512419796> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1512419796> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 2.235

                                                      Requested     Estimated     Requested     Estimated                Clock                                                                  Clock              
Starting Clock                                        Frequency     Frequency     Period        Period        Slack      Type                                                                   Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SF2_MSS_sys_sb_0/CCC_0/GL0                            70.0 MHz      83.0 MHz      14.286        12.051        2.235      generated (from SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup   
SF2_MSS_sys_sb_0/CCC_0/GL1                            1.0 MHz       3.4 MHz       1000.000      295.855       10.059     generated (from SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup   
SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      NA            20.000        NA            NA         declared                                                               default_clkgroup   
SF2_MSS_sys|SPI_0_CLK_F2M                             100.0 MHz     NA            10.000        NA            NA         inferred                                                               Inferred_clkgroup_0
===================================================================================================================================================================================================================
@N:<a href="@N:MT582:@XP_HELP">MT582</a> : <!@TM:1512419796> | Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack 





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                  |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------
Starting                    Ending                      |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------
SF2_MSS_sys_sb_0/CCC_0/GL0  SF2_MSS_sys_sb_0/CCC_0/GL0  |  14.286      2.235    |  No paths    -      |  No paths    -      |  No paths    -    
SF2_MSS_sys_sb_0/CCC_0/GL0  SF2_MSS_sys_sb_0/CCC_0/GL1  |  14.286      10.195   |  No paths    -      |  No paths    -      |  No paths    -    
SF2_MSS_sys_sb_0/CCC_0/GL1  SF2_MSS_sys_sb_0/CCC_0/GL0  |  14.286      10.059   |  No paths    -      |  No paths    -      |  No paths    -    
SF2_MSS_sys_sb_0/CCC_0/GL1  SF2_MSS_sys_sb_0/CCC_0/GL1  |  1000.000    995.821  |  No paths    -      |  No paths    -      |  No paths    -    
================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: SF2_MSS_sys_sb_0/CCC_0/GL0</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                                         Starting                                                                                                              Arrival          
Instance                                                 Reference                      Type        Pin                Net                                                     Time        Slack
                                                         Clock                                                                                                                                  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[2]      CoreAPB3_0_APBmslave0_PADDR[2]                          3.235       2.235
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[3]      CoreAPB3_0_APBmslave0_PADDR[3]                          3.200       2.274
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[6]      CoreAPB3_0_APBmslave0_PADDR[6]                          3.203       3.147
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[0]      CoreAPB3_0_APBmslave0_PADDR[0]                          3.432       3.189
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[7]      CoreAPB3_0_APBmslave0_PADDR[7]                          3.191       3.204
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[1]      CoreAPB3_0_APBmslave0_PADDR[1]                          3.474       3.248
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[5]      CoreAPB3_0_APBmslave0_PADDR[5]                          3.222       3.386
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[4]      CoreAPB3_0_APBmslave0_PADDR[4]                          3.205       3.420
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[14]     SF2_MSS_sys_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[14]     3.180       4.478
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST     SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[15]     SF2_MSS_sys_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[15]     3.206       4.501
================================================================================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                                                          Starting                                                                                                              Required          
Instance                                                                  Reference                      Type        Pin                Net                                                     Time         Slack
                                                                          Clock                                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST                      SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[2]     SF2_MSS_sys_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[2]     13.868       2.235
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST                      SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[5]     SF2_MSS_sys_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[5]     13.776       2.640
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST                      SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[1]     SF2_MSS_sys_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[1]     13.764       2.654
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST                      SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[4]     SF2_MSS_sys_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[4]     13.832       2.696
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST                      SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[0]     SF2_MSS_sys_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0]     13.851       2.783
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST                      SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[6]     SF2_MSS_sys_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[6]     13.829       2.817
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST                      SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[7]     SF2_MSS_sys_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[7]     13.851       2.839
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST                      SF2_MSS_sys_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[3]     SF2_MSS_sys_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[3]     13.858       3.157
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.psh_negedge_reg[113]     SF2_MSS_sys_sb_0/CCC_0/GL0     SLE         EN                 psh_negedge_reg_1_sqmuxa_3                              13.948       4.632
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.psh_negedge_reg[114]     SF2_MSS_sys_sb_0/CCC_0/GL0     SLE         EN                 psh_negedge_reg_1_sqmuxa_3                              13.948       4.632
==================================================================================================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\calplug\Desktop\Servo-arm2\synthesis\SF2_MSS_sys.srr:srsfC:\Users\calplug\Desktop\Servo-arm2\synthesis\SF2_MSS_sys.srs:fp:129994:133879:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      14.286
    - Setup time:                            0.418
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.868

    - Propagation time:                      11.633
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.235

    Number of logic level(s):                6
    Starting point:                          SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[2]
    Ending point:                            SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[2]
    The start point is clocked by            SF2_MSS_sys_sb_0/CCC_0/GL0 [rising] on pin CLK_BASE
    The end   point is clocked by            SF2_MSS_sys_sb_0/CCC_0/GL0 [rising] on pin CLK_BASE

Instance / Net                                                                                                              Pin                Pin               Arrival     No. of    
Name                                                                                                           Type         Name               Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST                                                           MSS_025      F_HM0_ADDR[2]      Out     3.235     3.235       -         
CoreAPB3_0_APBmslave0_PADDR[2]                                                                                 Net          -                  -       1.161     -           180       
SF2_MSS_sys_sb_0.CoreGPIO_0.GEN_BITS\.0\.REG_GEN\.CONFIG_reg_GEN_BITS\.0\.REG_GEN\.CONFIG_reg_0_0              RAM64x18     A_ADDR[3]          In      -         4.396       -         
SF2_MSS_sys_sb_0.CoreGPIO_0.GEN_BITS\.0\.REG_GEN\.CONFIG_reg_GEN_BITS\.0\.REG_GEN\.CONFIG_reg_0_0              RAM64x18     A_DOUT[2]          Out     1.990     6.386       -         
CONFIG_regrx[2]                                                                                                Net          -                  -       1.117     -           1         
SF2_MSS_sys_sb_0.CoreGPIO_0.GEN_BITS\.0\.REG_GEN\.CONFIG_reg_GEN_BITS\.0\.REG_GEN\.CONFIG_reg_0_0_RNIKAQ42     CFG4         C                  In      -         7.503       -         
SF2_MSS_sys_sb_0.CoreGPIO_0.GEN_BITS\.0\.REG_GEN\.CONFIG_reg_GEN_BITS\.0\.REG_GEN\.CONFIG_reg_0_0_RNIKAQ42     CFG4         Y                  Out     0.226     7.729       -         
CONFIG_reg_0_0_RNIKAQ42                                                                                        Net          -                  -       0.556     -           1         
SF2_MSS_sys_sb_0.CoreGPIO_0.GEN_BITS\.0\.APB_32\.un15_fixed_config_0_a2_RNIMMOC4                               CFG3         A                  In      -         8.284       -         
SF2_MSS_sys_sb_0.CoreGPIO_0.GEN_BITS\.0\.APB_32\.un15_fixed_config_0_a2_RNIMMOC4                               CFG3         Y                  Out     0.087     8.371       -         
N_45                                                                                                           Net          -                  -       0.556     -           1         
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST_RNO_45                                                    CFG4         B                  In      -         8.927       -         
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST_RNO_45                                                    CFG4         Y                  Out     0.148     9.075       -         
N_13_0                                                                                                         Net          -                  -       0.556     -           1         
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST_RNO_14                                                    CFG4         B                  In      -         9.631       -         
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST_RNO_14                                                    CFG4         Y                  Out     0.165     9.796       -         
G_25_0_0_0                                                                                                     Net          -                  -       0.556     -           1         
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST_RNO_1                                                     CFG4         B                  In      -         10.351      -         
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST_RNO_1                                                     CFG4         Y                  Out     0.165     10.516      -         
SF2_MSS_sys_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[2]                                                            Net          -                  -       1.117     -           1         
SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST                                                           MSS_025      F_HM0_RDATA[2]     In      -         11.633      -         
=======================================================================================================================================================================================
Total path delay (propagation time + setup) of 12.051 is 6.433(53.4%) logic and 5.618(46.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: SF2_MSS_sys_sb_0/CCC_0/GL1</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                                                      Starting                                                          Arrival           
Instance                                                              Reference                      Type     Pin     Net               Time        Slack 
                                                                      Clock                                                                               
----------------------------------------------------------------------------------------------------------------------------------------------------------
SF2_MSS_sys_sb_0.corepwm_0_0.G0b\.timebase_inst.period_cnt_int[0]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      Q       period_cnt[0]     0.087       10.059
SF2_MSS_sys_sb_0.corepwm_0_0.G0b\.timebase_inst.period_cnt_int[1]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      Q       period_cnt[1]     0.087       10.085
SF2_MSS_sys_sb_0.corepwm_0_0.G0b\.timebase_inst.period_cnt_int[2]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      Q       period_cnt[2]     0.087       10.100
SF2_MSS_sys_sb_0.corepwm_0_0.G0b\.timebase_inst.period_cnt_int[3]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      Q       period_cnt[3]     0.087       10.115
SF2_MSS_sys_sb_0.corepwm_0_0.G0b\.timebase_inst.period_cnt_int[4]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      Q       period_cnt[4]     0.087       10.129
SF2_MSS_sys_sb_0.corepwm_0_0.G0b\.timebase_inst.period_cnt_int[5]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      Q       period_cnt[5]     0.087       10.144
SF2_MSS_sys_sb_0.corepwm_0_0.G0b\.timebase_inst.period_cnt_int[6]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      Q       period_cnt[6]     0.087       10.158
SF2_MSS_sys_sb_0.corepwm_0_0.G0b\.timebase_inst.period_cnt_int[7]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      Q       period_cnt[7]     0.087       10.173
SF2_MSS_sys_sb_0.corepwm_0_0.G0b\.timebase_inst.period_cnt_int[8]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      Q       period_cnt[8]     0.087       10.188
SF2_MSS_sys_sb_0.corepwm_0_0.G0b\.timebase_inst.period_cnt_int[9]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      Q       period_cnt[9]     0.087       10.202
==========================================================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                                                   Starting                                                          Required           
Instance                                                           Reference                      Type     Pin     Net               Time         Slack 
                                                                   Clock                                                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.period_reg[0]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      EN      prescale_reg7     13.948       10.059
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.period_reg[1]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      EN      prescale_reg7     13.948       10.059
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.period_reg[2]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      EN      prescale_reg7     13.948       10.059
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.period_reg[3]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      EN      prescale_reg7     13.948       10.059
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.period_reg[4]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      EN      prescale_reg7     13.948       10.059
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.period_reg[5]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      EN      prescale_reg7     13.948       10.059
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.period_reg[6]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      EN      prescale_reg7     13.948       10.059
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.period_reg[7]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      EN      prescale_reg7     13.948       10.059
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.period_reg[8]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      EN      prescale_reg7     13.948       10.059
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.period_reg[9]     SF2_MSS_sys_sb_0/CCC_0/GL1     SLE      EN      prescale_reg7     13.948       10.059
========================================================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="C:\Users\calplug\Desktop\Servo-arm2\synthesis\SF2_MSS_sys.srr:srsfC:\Users\calplug\Desktop\Servo-arm2\synthesis\SF2_MSS_sys.srs:fp:140600:148268:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      14.286
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.948

    - Propagation time:                      3.889
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.059

    Number of logic level(s):                17
    Starting point:                          SF2_MSS_sys_sb_0.corepwm_0_0.G0b\.timebase_inst.period_cnt_int[0] / Q
    Ending point:                            SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.period_reg[0] / EN
    The start point is clocked by            SF2_MSS_sys_sb_0/CCC_0/GL1 [rising] on pin CLK
    The end   point is clocked by            SF2_MSS_sys_sb_0/CCC_0/GL0 [rising] on pin CLK

Instance / Net                                                                             Pin      Pin               Arrival     No. of    
Name                                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------
SF2_MSS_sys_sb_0.corepwm_0_0.G0b\.timebase_inst.period_cnt_int[0]                 SLE      Q        Out     0.087     0.087       -         
period_cnt[0]                                                                     Net      -        -       1.085     -           20        
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_0      ARI1     B        In      -         1.172       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_0      ARI1     FCO      Out     0.197     1.369       -         
un1_period_cnt_cry_0                                                              Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_1      ARI1     FCI      In      -         1.369       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_1      ARI1     FCO      Out     0.015     1.383       -         
un1_period_cnt_cry_1                                                              Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_2      ARI1     FCI      In      -         1.383       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_2      ARI1     FCO      Out     0.015     1.398       -         
un1_period_cnt_cry_2                                                              Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_3      ARI1     FCI      In      -         1.398       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_3      ARI1     FCO      Out     0.015     1.413       -         
un1_period_cnt_cry_3                                                              Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_4      ARI1     FCI      In      -         1.413       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_4      ARI1     FCO      Out     0.015     1.427       -         
un1_period_cnt_cry_4                                                              Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_5      ARI1     FCI      In      -         1.427       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_5      ARI1     FCO      Out     0.015     1.442       -         
un1_period_cnt_cry_5                                                              Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_6      ARI1     FCI      In      -         1.442       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_6      ARI1     FCO      Out     0.015     1.456       -         
un1_period_cnt_cry_6                                                              Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_7      ARI1     FCI      In      -         1.456       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_7      ARI1     FCO      Out     0.015     1.471       -         
un1_period_cnt_cry_7                                                              Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_8      ARI1     FCI      In      -         1.471       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_8      ARI1     FCO      Out     0.015     1.486       -         
un1_period_cnt_cry_8                                                              Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_9      ARI1     FCI      In      -         1.486       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_9      ARI1     FCO      Out     0.015     1.500       -         
un1_period_cnt_cry_9                                                              Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_10     ARI1     FCI      In      -         1.500       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_10     ARI1     FCO      Out     0.015     1.515       -         
un1_period_cnt_cry_10                                                             Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_11     ARI1     FCI      In      -         1.515       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_11     ARI1     FCO      Out     0.015     1.529       -         
un1_period_cnt_cry_11                                                             Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_12     ARI1     FCI      In      -         1.529       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_12     ARI1     FCO      Out     0.015     1.544       -         
un1_period_cnt_cry_12                                                             Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_13     ARI1     FCI      In      -         1.544       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_13     ARI1     FCO      Out     0.015     1.559       -         
un1_period_cnt_cry_13                                                             Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_14     ARI1     FCI      In      -         1.559       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_14     ARI1     FCO      Out     0.015     1.573       -         
un1_period_cnt_cry_14                                                             Net      -        -       0.000     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_15     ARI1     FCI      In      -         1.573       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.un1_period_cnt_cry_15     ARI1     FCO      Out     0.015     1.588       -         
un1_period_cnt                                                                    Net      -        -       0.999     -           1         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.prescale_reg7             CFG2     A        In      -         2.587       -         
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.G2\.1\.prescale_reg7             CFG2     Y        Out     0.100     2.687       -         
prescale_reg7                                                                     Net      -        -       1.202     -           32        
SF2_MSS_sys_sb_0.corepwm_0_0.xhdl58\.reg_if_inst.period_reg[0]                    SLE      EN       In      -         3.889       -         
============================================================================================================================================
Total path delay (propagation time + setup) of 4.226 is 0.941(22.3%) logic and 3.285(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\users\calplug\desktop\servo-arm2\designer\sf2_mss_sys\synthesis.fdc:10:0:10:1:@W:MT447:@XP_MSG">synthesis.fdc(10)</a><!@TM:1512419796> | Timing constraint (through [get_nets { SF2_MSS_sys_sb_0.CORERESETP_0.ddr_settled SF2_MSS_sys_sb_0.CORERESETP_0.count_ddr_enable SF2_MSS_sys_sb_0.CORERESETP_0.release_sdif*_core SF2_MSS_sys_sb_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\users\calplug\desktop\servo-arm2\designer\sf2_mss_sys\synthesis.fdc:11:0:11:1:@W:MT447:@XP_MSG">synthesis.fdc(11)</a><!@TM:1512419796> | Timing constraint (from [get_cells { SF2_MSS_sys_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { SF2_MSS_sys_sb_0.CORERESETP_0.sm0_areset_n_rcosc SF2_MSS_sys_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\users\calplug\desktop\servo-arm2\designer\sf2_mss_sys\synthesis.fdc:12:0:12:1:@W:MT447:@XP_MSG">synthesis.fdc(12)</a><!@TM:1512419796> | Timing constraint (from [get_cells { SF2_MSS_sys_sb_0.CORERESETP_0.MSS_HPMS_READY_int SF2_MSS_sys_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { SF2_MSS_sys_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\users\calplug\desktop\servo-arm2\designer\sf2_mss_sys\synthesis.fdc:13:0:13:1:@W:MT447:@XP_MSG">synthesis.fdc(13)</a><!@TM:1512419796> | Timing constraint (through [get_nets { SF2_MSS_sys_sb_0.CORERESETP_0.CONFIG1_DONE SF2_MSS_sys_sb_0.CORERESETP_0.CONFIG2_DONE SF2_MSS_sys_sb_0.CORERESETP_0.SDIF*_PERST_N SF2_MSS_sys_sb_0.CORERESETP_0.SDIF*_PSEL SF2_MSS_sys_sb_0.CORERESETP_0.SDIF*_PWRITE SF2_MSS_sys_sb_0.CORERESETP_0.SDIF*_PRDATA[*] SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_RESET_F2M SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_M3_RESET SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET SF2_MSS_sys_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design </font>

Finished final timing analysis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:07s; Memory used current: 167MB peak: 172MB)


Finished timing report (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:07s; Memory used current: 167MB peak: 172MB)

---------------------------------------
<a name=resourceUsage21></a>Resource Usage Report for SF2_MSS_sys </a>

Mapping to part: m2s025vf256std
Cell usage:
CCC             1 use
CLKINT          3 uses
MSS_025         1 use
OR3             2 uses
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG2           107 uses
CFG3           137 uses
CFG4           260 uses

Carry cells:
ARI1            294 uses - used for arithmetic functions
ARI1            137 uses - used for Wide-Mux implementation
Total ARI1      431 uses


Sequential Cells: 
SLE            545 uses

DSP Blocks:    0 of 34 (0%)

I/O ports: 28
I/O primitives: 27
INBUF          7 uses
OUTBUF         20 uses


Global Clock Buffers: 3 of 8 (37%)


RAM/ROM usage summary
Total Block RAMs (RAM64x18) : 1 of 34 (2%)

Total LUTs:    935

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 36; LUTs = 36;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  545 + 36 + 0 + 0 = 581;
Total number of LUTs after P&R:  935 + 36 + 0 + 0 = 971;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:07s; Memory used current: 34MB peak: 172MB)

Process took 0h:00m:16s realtime, 0h:00m:07s cputime
# Mon Dec 04 12:36:36 2017

###########################################################]

</pre></samp></body></html>
