
*** Running vivado
    with args -log design_1_StreamCopIPCore_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_StreamCopIPCore_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_StreamCopIPCore_0_0.tcl -notrace
Command: synth_design -top design_1_StreamCopIPCore_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16392 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 365.027 ; gain = 100.625
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_StreamCopIPCore_0_0' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ip/design_1_StreamCopIPCore_0_0/synth/design_1_StreamCopIPCore_0_0.vhd:76]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'StreamCopIPCore_v1_0' declared at 'c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0.vhd:5' bound to instance 'U0' of component 'StreamCopIPCore_v1_0' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ip/design_1_StreamCopIPCore_0_0/synth/design_1_StreamCopIPCore_0_0.vhd:132]
INFO: [Synth 8-638] synthesizing module 'StreamCopIPCore_v1_0' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0.vhd:47]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH_OUT bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'StreamCopIPCore_v1_0_S00_AXIS' declared at 'c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:7' bound to instance 'StreamCopIPCore_v1_0_S00_AXIS_inst' of component 'StreamCopIPCore_v1_0_S00_AXIS' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0.vhd:94]
INFO: [Synth 8-638] synthesizing module 'StreamCopIPCore_v1_0_S00_AXIS' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:44]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXIS_OUT_WIDTH bound to: 128 - type: integer 
WARNING: [Synth 8-3819] Generic 'c_s_axis_tdata_width_out' not present in instantiated entity will be ignored [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0.vhd:94]
INFO: [Synth 8-226] default block is never used [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:200]
INFO: [Synth 8-256] done synthesizing module 'StreamCopIPCore_v1_0_S00_AXIS' (1#1) [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:44]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'StreamCopIPCore_v1_0_M00_AXIS' declared at 'c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_M00_AXIS.vhd:5' bound to instance 'StreamCopIPCore_v1_0_M00_AXIS_inst' of component 'StreamCopIPCore_v1_0_M00_AXIS' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0.vhd:113]
INFO: [Synth 8-638] synthesizing module 'StreamCopIPCore_v1_0_M00_AXIS' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_M00_AXIS.vhd:42]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamCopIPCore_v1_0_M00_AXIS' (2#1) [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_M00_AXIS.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'StreamCopIPCore_v1_0' (3#1) [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'design_1_StreamCopIPCore_0_0' (4#1) [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ip/design_1_StreamCopIPCore_0_0/synth/design_1_StreamCopIPCore_0_0.vhd:76]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_M00_AXIS has unconnected port M_AXIS_ACLK
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_M00_AXIS has unconnected port M_AXIS_ARESETN
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port readEnable
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[63]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[62]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[61]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[60]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[59]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[58]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[57]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[56]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[55]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[54]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[53]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[52]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[51]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[50]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[49]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[48]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[47]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[46]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[45]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[44]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[43]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[42]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[41]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[40]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[39]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[38]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[37]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[36]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[35]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[34]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[33]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[32]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[31]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[30]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[29]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[28]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[27]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[26]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[25]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[24]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[23]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[22]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[21]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[20]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[19]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[18]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[17]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[16]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[15]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[14]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[13]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[12]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[11]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[10]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[9]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[8]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[7]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[6]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[5]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[4]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TLAST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 422.895 ; gain = 158.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 422.895 ; gain = 158.492
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 790.680 ; gain = 6.383
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 790.891 ; gain = 526.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 790.891 ; gain = 526.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 790.891 ; gain = 526.488
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:242]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:242]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:188]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:188]
INFO: [Synth 8-5544] ROM "blockCounter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element blockCounter_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:146]
WARNING: [Synth 8-6014] Unused sequential element H1_s_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:188]
WARNING: [Synth 8-327] inferring latch for variable 'ledsOut_reg' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:216]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:01:00 . Memory (MB): peak = 790.891 ; gain = 526.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |StreamCopIPCore_v1_0_S00_AXIS__GB0  |           1|     32640|
|2     |StreamCopIPCore_v1_0_S00_AXIS__GB1  |           1|     32640|
|3     |StreamCopIPCore_v1_0_S00_AXIS__GB2  |           1|     32640|
|4     |StreamCopIPCore_v1_0_S00_AXIS__GB3  |           1|     32640|
|5     |StreamCopIPCore_v1_0_S00_AXIS__GB4  |           1|     32640|
|6     |StreamCopIPCore_v1_0_S00_AXIS__GB5  |           1|     32640|
|7     |StreamCopIPCore_v1_0_S00_AXIS__GB6  |           1|     27040|
|8     |case__15__GD                        |           1|      8160|
|9     |StreamCopIPCore_v1_0_S00_AXIS__GB8  |           1|     25889|
|10    |StreamCopIPCore_v1_0_S00_AXIS__GB9  |           1|     19987|
|11    |StreamCopIPCore_v1_0_S00_AXIS__GB10 |           1|     32640|
|12    |StreamCopIPCore_v1_0_S00_AXIS__GB11 |           1|     32640|
|13    |StreamCopIPCore_v1_0_S00_AXIS__GB12 |           1|     32640|
|14    |StreamCopIPCore_v1_0_S00_AXIS__GB13 |           1|     32640|
|15    |StreamCopIPCore_v1_0_S00_AXIS__GB14 |           1|     32640|
|16    |StreamCopIPCore_v1_0_S00_AXIS__GB15 |           1|     32640|
|17    |StreamCopIPCore_v1_0_S00_AXIS__GB16 |           1|     32640|
|18    |StreamCopIPCore_v1_0_S00_AXIS__GB17 |           1|     32640|
|19    |StreamCopIPCore_v1_0_S00_AXIS__GB18 |           1|     32640|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register M_reg [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:156]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   4 Input     32 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	             2560 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 9     
	                7 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2560 Bit        Muxes := 6     
	   7 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 6     
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 14    
	   8 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register M_reg [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:156]
Hierarchical RTL Component report 
Module StreamCopIPCore_v1_0_S00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   4 Input     32 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	             2560 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 9     
	                7 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2560 Bit        Muxes := 6     
	   7 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 6     
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 14    
	   8 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[15] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[14] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[13] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[12] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[11] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[10] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[9] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[8] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[7] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[6] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[5] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[4] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tlast driven by constant 0
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[63]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[62]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[61]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[60]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[59]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[58]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[57]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[56]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[55]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[54]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[53]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[52]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[51]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[50]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[49]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[48]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[47]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[46]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[45]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[44]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[43]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[42]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[41]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[40]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[39]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[38]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[37]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[36]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[35]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[34]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[33]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[32]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'i_reg[6:0]' into 'i_reg[6:0]' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:140]
INFO: [Synth 8-4471] merging register 'i_reg[6:0]' into 'i_reg[6:0]' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:140]
INFO: [Synth 8-4471] merging register 'i_reg[6:0]' into 'i_reg[6:0]' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:140]
INFO: [Synth 8-4471] merging register 'blockCounter_reg[31:0]' into 'blockCounter_reg[31:0]' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:146]
INFO: [Synth 8-4471] merging register 'i_reg[6:0]' into 'i_reg[6:0]' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element blockCounter_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:146]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element blockCounter_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:146]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element H1_s_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c306/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:188]
WARNING: [Synth 8-3917] design StreamCopIPCore_v1_0_S00_AXIS__GB8 has port P[4] driven by constant 0
WARNING: [Synth 8-3917] design StreamCopIPCore_v1_0_S00_AXIS__GB8 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design StreamCopIPCore_v1_0_S00_AXIS__GB8 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design StreamCopIPCore_v1_0_S00_AXIS__GB8 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design StreamCopIPCore_v1_0_S00_AXIS__GB8 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design StreamCopIPCore_v1_0_S00_AXIS__GB8 has port O24[4] driven by constant 0
WARNING: [Synth 8-3917] design StreamCopIPCore_v1_0_S00_AXIS__GB8 has port O24[3] driven by constant 0
WARNING: [Synth 8-3917] design StreamCopIPCore_v1_0_S00_AXIS__GB8 has port O24[2] driven by constant 0
WARNING: [Synth 8-3917] design StreamCopIPCore_v1_0_S00_AXIS__GB8 has port O24[1] driven by constant 0
WARNING: [Synth 8-3917] design StreamCopIPCore_v1_0_S00_AXIS__GB8 has port O24[0] driven by constant 0
WARNING: [Synth 8-3917] design StreamCopIPCore_v1_0_S00_AXIS__GB8 has port O25[4] driven by constant 0
WARNING: [Synth 8-3917] design StreamCopIPCore_v1_0_S00_AXIS__GB8 has port O25[3] driven by constant 0
WARNING: [Synth 8-3917] design StreamCopIPCore_v1_0_S00_AXIS__GB8 has port O25[2] driven by constant 0
WARNING: [Synth 8-3917] design StreamCopIPCore_v1_0_S00_AXIS__GB8 has port O25[1] driven by constant 0
WARNING: [Synth 8-3917] design StreamCopIPCore_v1_0_S00_AXIS__GB8 has port O25[0] driven by constant 0
WARNING: [Synth 8-3917] design StreamCopIPCore_v1_0_S00_AXIS__GB8 has port O26[4] driven by constant 0
WARNING: [Synth 8-3917] design StreamCopIPCore_v1_0_S00_AXIS__GB8 has port O26[3] driven by constant 0
WARNING: [Synth 8-3917] design StreamCopIPCore_v1_0_S00_AXIS__GB8 has port O26[2] driven by constant 0
WARNING: [Synth 8-3917] design StreamCopIPCore_v1_0_S00_AXIS__GB8 has port O26[1] driven by constant 0
WARNING: [Synth 8-3917] design StreamCopIPCore_v1_0_S00_AXIS__GB8 has port O26[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:45 ; elapsed = 00:05:47 . Memory (MB): peak = 797.508 ; gain = 533.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------+------------+---------------+----------------+
|Module Name                   | RTL Object | Depth x Width | Implemented As | 
+------------------------------+------------+---------------+----------------+
|StreamCopIPCore_v1_0_S00_AXIS | r[0]       | 64x5          | LUT            | 
|StreamCopIPCore_v1_0_S00_AXIS | K[0]       | 64x32         | LUT            | 
+------------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |StreamCopIPCore_v1_0_S00_AXIS__GB0  |           1|      2268|
|2     |StreamCopIPCore_v1_0_S00_AXIS__GB1  |           1|      2268|
|3     |StreamCopIPCore_v1_0_S00_AXIS__GB2  |           1|      2268|
|4     |StreamCopIPCore_v1_0_S00_AXIS__GB3  |           1|      2268|
|5     |StreamCopIPCore_v1_0_S00_AXIS__GB4  |           1|      2268|
|6     |StreamCopIPCore_v1_0_S00_AXIS__GB5  |           1|      2268|
|7     |StreamCopIPCore_v1_0_S00_AXIS__GB6  |           1|      6821|
|8     |case__15__GD                        |           1|       567|
|9     |StreamCopIPCore_v1_0_S00_AXIS__GB8  |           1|     20054|
|10    |StreamCopIPCore_v1_0_S00_AXIS__GB9  |           1|        39|
|11    |StreamCopIPCore_v1_0_S00_AXIS__GB10 |           1|      2268|
|12    |StreamCopIPCore_v1_0_S00_AXIS__GB11 |           1|      2268|
|13    |StreamCopIPCore_v1_0_S00_AXIS__GB12 |           1|      2268|
|14    |StreamCopIPCore_v1_0_S00_AXIS__GB13 |           1|      2268|
|15    |StreamCopIPCore_v1_0_S00_AXIS__GB14 |           1|      2268|
|16    |StreamCopIPCore_v1_0_S00_AXIS__GB15 |           1|      2268|
|17    |StreamCopIPCore_v1_0_S00_AXIS__GB16 |           1|      2268|
|18    |StreamCopIPCore_v1_0_S00_AXIS__GB17 |           1|      2268|
|19    |StreamCopIPCore_v1_0_S00_AXIS__GB18 |           1|      2268|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:55 ; elapsed = 00:05:58 . Memory (MB): peak = 914.152 ; gain = 649.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:56 ; elapsed = 00:05:59 . Memory (MB): peak = 921.195 ; gain = 656.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |StreamCopIPCore_v1_0_S00_AXIS__GB0  |           1|       896|
|2     |StreamCopIPCore_v1_0_S00_AXIS__GB1  |           1|       896|
|3     |StreamCopIPCore_v1_0_S00_AXIS__GB2  |           1|       896|
|4     |StreamCopIPCore_v1_0_S00_AXIS__GB3  |           1|       896|
|5     |StreamCopIPCore_v1_0_S00_AXIS__GB4  |           1|       896|
|6     |StreamCopIPCore_v1_0_S00_AXIS__GB5  |           1|       896|
|7     |StreamCopIPCore_v1_0_S00_AXIS__GB6  |           1|      5792|
|8     |case__15__GD                        |           1|       224|
|9     |StreamCopIPCore_v1_0_S00_AXIS__GB8  |           1|     20054|
|10    |StreamCopIPCore_v1_0_S00_AXIS__GB9  |           1|        39|
|11    |StreamCopIPCore_v1_0_S00_AXIS__GB10 |           1|       896|
|12    |StreamCopIPCore_v1_0_S00_AXIS__GB11 |           1|       896|
|13    |StreamCopIPCore_v1_0_S00_AXIS__GB12 |           1|       896|
|14    |StreamCopIPCore_v1_0_S00_AXIS__GB13 |           1|       896|
|15    |StreamCopIPCore_v1_0_S00_AXIS__GB14 |           1|       896|
|16    |StreamCopIPCore_v1_0_S00_AXIS__GB15 |           1|       896|
|17    |StreamCopIPCore_v1_0_S00_AXIS__GB16 |           1|       896|
|18    |StreamCopIPCore_v1_0_S00_AXIS__GB17 |           1|       896|
|19    |StreamCopIPCore_v1_0_S00_AXIS__GB18 |           1|       896|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:59 ; elapsed = 00:06:14 . Memory (MB): peak = 922.277 ; gain = 657.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |StreamCopIPCore_v1_0_S00_AXIS__GB8 |           1|      6627|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:04 ; elapsed = 00:06:18 . Memory (MB): peak = 922.277 ; gain = 657.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:04 ; elapsed = 00:06:18 . Memory (MB): peak = 922.277 ; gain = 657.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:04 ; elapsed = 00:06:19 . Memory (MB): peak = 922.277 ; gain = 657.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:04 ; elapsed = 00:06:19 . Memory (MB): peak = 922.277 ; gain = 657.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:18 ; elapsed = 00:06:33 . Memory (MB): peak = 922.277 ; gain = 657.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:19 ; elapsed = 00:06:33 . Memory (MB): peak = 922.277 ; gain = 657.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   130|
|2     |LUT1   |     3|
|3     |LUT2   |   128|
|4     |LUT3   |  1683|
|5     |LUT4   |   243|
|6     |LUT5   |   517|
|7     |LUT6   |  5932|
|8     |MUXF7  |  1376|
|9     |FDRE   |  3113|
|10    |LD     |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------+------------------------------+------+
|      |Instance                               |Module                        |Cells |
+------+---------------------------------------+------------------------------+------+
|1     |top                                    |                              | 13141|
|2     |  U0                                   |StreamCopIPCore_v1_0          | 13141|
|3     |    StreamCopIPCore_v1_0_S00_AXIS_inst |StreamCopIPCore_v1_0_S00_AXIS | 13141|
+------+---------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:19 ; elapsed = 00:06:33 . Memory (MB): peak = 922.277 ; gain = 657.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 99 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:04 ; elapsed = 00:06:04 . Memory (MB): peak = 922.277 ; gain = 289.879
Synthesis Optimization Complete : Time (s): cpu = 00:05:19 ; elapsed = 00:06:34 . Memory (MB): peak = 922.277 ; gain = 657.875
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1522 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_StreamCopIPCore_0_0' is not ideal for floorplanning, since the cellview 'StreamCopIPCore_v1_0_S00_AXIS' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 134 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:23 ; elapsed = 00:06:38 . Memory (MB): peak = 922.277 ; gain = 669.348
INFO: [Common 17-1381] The checkpoint 'C:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.runs/design_1_StreamCopIPCore_0_0_synth_1/design_1_StreamCopIPCore_0_0.dcp' has been generated.
