//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-25101460
// Driver 410.72
// Based on LLVM 3.4svn
//

.version 6.3
.target sm_52, texmode_independent
.address_size 64

	// .globl	BFS_1

.entry BFS_1(
	.param .u64 .ptr .global .align 4 BFS_1_param_0,
	.param .u64 .ptr .global .align 4 BFS_1_param_1,
	.param .u64 .ptr .global .align 1 BFS_1_param_2,
	.param .u64 .ptr .global .align 1 BFS_1_param_3,
	.param .u64 .ptr .global .align 1 BFS_1_param_4,
	.param .u64 .ptr .global .align 4 BFS_1_param_5,
	.param .u32 BFS_1_param_6
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<5>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<26>;


	ld.param.u64 	%rd7, [BFS_1_param_0];
	ld.param.u64 	%rd8, [BFS_1_param_1];
	ld.param.u64 	%rd9, [BFS_1_param_2];
	ld.param.u64 	%rd10, [BFS_1_param_3];
	ld.param.u64 	%rd11, [BFS_1_param_4];
	ld.param.u64 	%rd12, [BFS_1_param_5];
	ld.param.u32 	%r13, [BFS_1_param_6];
	mov.b32	%r14, %envreg3;
	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %ntid.x;
	mad.lo.s32 	%r17, %r15, %r16, %r14;
	mov.u32 	%r18, %tid.x;
	add.s32 	%r1, %r17, %r18;
	setp.ge.s32	%p1, %r1, %r13;
	@%p1 bra 	BB0_7;

	cvt.s64.s32	%rd13, %r1;
	add.s64 	%rd1, %rd9, %rd13;
	ld.global.u8 	%rs1, [%rd1];
	setp.eq.s16	%p2, %rs1, 0;
	@%p2 bra 	BB0_7;

	mov.u16 	%rs2, 0;
	st.global.u8 	[%rd1], %rs2;
	mul.wide.s32 	%rd14, %r1, 16;
	add.s64 	%rd15, %rd7, %rd14;
	add.s64 	%rd2, %rd15, 8;
	ld.global.u32 	%r26, [%rd15+8];
	setp.lt.s32	%p3, %r26, 1;
	@%p3 bra 	BB0_7;

	mul.wide.s32 	%rd16, %r1, 4;
	add.s64 	%rd3, %rd12, %rd16;
	ld.global.u32 	%r25, [%rd2+-8];
	mul.wide.s32 	%rd17, %r25, 8;
	add.s64 	%rd18, %rd8, %rd17;
	add.s64 	%rd25, %rd18, 4;
	mov.u32 	%r24, %r25;

BB0_4:
	ld.global.u32 	%r7, [%rd25];
	cvt.s64.s32	%rd19, %r7;
	add.s64 	%rd20, %rd11, %rd19;
	ld.global.u8 	%rs3, [%rd20];
	setp.ne.s16	%p4, %rs3, 0;
	@%p4 bra 	BB0_6;

	ld.global.u32 	%r19, [%rd3];
	add.s32 	%r20, %r19, 1;
	mul.wide.s32 	%rd21, %r7, 4;
	add.s64 	%rd22, %rd12, %rd21;
	st.global.u32 	[%rd22], %r20;
	add.s64 	%rd24, %rd10, %rd19;
	mov.u16 	%rs4, 1;
	st.global.u8 	[%rd24], %rs4;
	ld.global.u32 	%r26, [%rd2];
	ld.global.u32 	%r25, [%rd2+-8];

BB0_6:
	add.s64 	%rd25, %rd25, 8;
	add.s32 	%r21, %r25, %r26;
	add.s32 	%r24, %r24, 1;
	setp.lt.s32	%p5, %r24, %r21;
	@%p5 bra 	BB0_4;

BB0_7:
	ret;
}

	// .globl	BFS_2
.entry BFS_2(
	.param .u64 .ptr .global .align 1 BFS_2_param_0,
	.param .u64 .ptr .global .align 1 BFS_2_param_1,
	.param .u64 .ptr .global .align 1 BFS_2_param_2,
	.param .u64 .ptr .global .align 1 BFS_2_param_3,
	.param .u32 BFS_2_param_4
)
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<4>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd2, [BFS_2_param_0];
	ld.param.u64 	%rd3, [BFS_2_param_1];
	ld.param.u64 	%rd4, [BFS_2_param_2];
	ld.param.u64 	%rd5, [BFS_2_param_3];
	ld.param.u32 	%r2, [BFS_2_param_4];
	mov.b32	%r3, %envreg3;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mad.lo.s32 	%r6, %r4, %r5, %r3;
	mov.u32 	%r7, %tid.x;
	add.s32 	%r1, %r6, %r7;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB1_3;

	cvt.s64.s32	%rd6, %r1;
	add.s64 	%rd1, %rd3, %rd6;
	ld.global.u8 	%rs1, [%rd1];
	setp.eq.s16	%p2, %rs1, 0;
	@%p2 bra 	BB1_3;

	add.s64 	%rd8, %rd2, %rd6;
	mov.u16 	%rs2, 1;
	st.global.u8 	[%rd8], %rs2;
	add.s64 	%rd9, %rd4, %rd6;
	st.global.u8 	[%rd9], %rs2;
	st.global.u8 	[%rd5], %rs2;
	mov.u16 	%rs3, 0;
	st.global.u8 	[%rd1], %rs3;

BB1_3:
	ret;
}

	// .globl	edgelist
.entry edgelist(
	.param .u64 .ptr .global .align 4 edgelist_param_0,
	.param .u64 .ptr .global .align 1 edgelist_param_1,
	.param .u32 edgelist_param_2,
	.param .u64 .ptr .global .align 1 edgelist_param_3,
	.param .u64 .ptr .global .align 4 edgelist_param_4,
	.param .u64 .ptr .global .align 4 edgelist_param_5
)
{
	.reg .pred 	%p<5>;
	.reg .b16 	%rs<4>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<15>;


	ld.param.u64 	%rd3, [edgelist_param_0];
	ld.param.u64 	%rd4, [edgelist_param_1];
	ld.param.u32 	%r3, [edgelist_param_2];
	ld.param.u64 	%rd5, [edgelist_param_3];
	ld.param.u64 	%rd6, [edgelist_param_4];
	ld.param.u64 	%rd7, [edgelist_param_5];
	mov.b32	%r4, %envreg3;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mad.lo.s32 	%r7, %r5, %r6, %r4;
	mov.u32 	%r8, %tid.x;
	add.s32 	%r1, %r7, %r8;
	setp.ge.s32	%p1, %r1, %r3;
	@%p1 bra 	BB2_5;

	mul.wide.s32 	%rd8, %r1, 8;
	add.s64 	%rd9, %rd3, %rd8;
	add.s64 	%rd1, %rd9, 4;
	ld.global.s32 	%rd10, [%rd9+4];
	add.s64 	%rd2, %rd4, %rd10;
	ld.global.u8 	%rs1, [%rd2];
	setp.eq.s16	%p2, %rs1, 1;
	@%p2 bra 	BB2_5;

	ld.global.u32 	%r9, [%rd1+-4];
	mul.wide.s32 	%rd11, %r9, 4;
	add.s64 	%rd12, %rd7, %rd11;
	ld.global.u32 	%r10, [%rd6];
	ld.global.u32 	%r2, [%rd12];
	setp.ne.s32	%p3, %r2, %r10;
	@%p3 bra 	BB2_5;

	add.s32 	%r11, %r2, 1;
	mov.u16 	%rs2, 1;
	st.global.u8 	[%rd2], %rs2;
	ld.global.u32 	%r12, [%rd1];
	mul.wide.s32 	%rd13, %r12, 4;
	add.s64 	%rd14, %rd7, %rd13;
	atom.global.min.s32 	%r13, [%rd14], %r11;
	setp.le.s32	%p4, %r13, %r11;
	@%p4 bra 	BB2_5;

	st.global.u8 	[%rd5], %rs2;

BB2_5:
	ret;
}

	// .globl	reverse_edgelist
.entry reverse_edgelist(
	.param .u64 .ptr .global .align 4 reverse_edgelist_param_0,
	.param .u64 .ptr .global .align 4 reverse_edgelist_param_1,
	.param .u64 .ptr .global .align 1 reverse_edgelist_param_2,
	.param .u64 .ptr .global .align 1 reverse_edgelist_param_3,
	.param .u64 .ptr .global .align 1 reverse_edgelist_param_4,
	.param .u32 reverse_edgelist_param_5,
	.param .u64 .ptr .global .align 1 reverse_edgelist_param_6,
	.param .u64 .ptr .global .align 4 reverse_edgelist_param_7,
	.param .u64 .ptr .global .align 4 reverse_edgelist_param_8
)
{
	.reg .pred 	%p<5>;
	.reg .b16 	%rs<4>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd3, [reverse_edgelist_param_1];
	ld.param.u64 	%rd4, [reverse_edgelist_param_4];
	ld.param.u32 	%r3, [reverse_edgelist_param_5];
	ld.param.u64 	%rd5, [reverse_edgelist_param_6];
	ld.param.u64 	%rd6, [reverse_edgelist_param_7];
	ld.param.u64 	%rd7, [reverse_edgelist_param_8];
	mov.b32	%r4, %envreg3;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mad.lo.s32 	%r7, %r5, %r6, %r4;
	mov.u32 	%r8, %tid.x;
	add.s32 	%r1, %r7, %r8;
	setp.ge.s32	%p1, %r1, %r3;
	@%p1 bra 	BB3_5;

	mul.wide.s32 	%rd8, %r1, 8;
	add.s64 	%rd1, %rd3, %rd8;
	ld.global.s32 	%rd9, [%rd1];
	add.s64 	%rd2, %rd4, %rd9;
	ld.global.u8 	%rs1, [%rd2];
	setp.eq.s16	%p2, %rs1, 1;
	@%p2 bra 	BB3_5;

	ld.global.u32 	%r9, [%rd1+4];
	mul.wide.s32 	%rd10, %r9, 4;
	add.s64 	%rd11, %rd7, %rd10;
	ld.global.u32 	%r10, [%rd6];
	ld.global.u32 	%r2, [%rd11];
	setp.ne.s32	%p3, %r2, %r10;
	@%p3 bra 	BB3_5;

	add.s32 	%r11, %r2, 1;
	mov.u16 	%rs2, 1;
	st.global.u8 	[%rd2], %rs2;
	ld.global.u32 	%r12, [%rd1];
	mul.wide.s32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd7, %rd12;
	atom.global.min.s32 	%r13, [%rd13], %r11;
	setp.le.s32	%p4, %r13, %r11;
	@%p4 bra 	BB3_5;

	st.global.u8 	[%rd5], %rs2;

BB3_5:
	ret;
}

	// .globl	vertex_push
.entry vertex_push(
	.param .u64 .ptr .global .align 4 vertex_push_param_0,
	.param .u64 .ptr .global .align 4 vertex_push_param_1,
	.param .u32 vertex_push_param_2,
	.param .u64 .ptr .global .align 1 vertex_push_param_3,
	.param .u64 .ptr .global .align 4 vertex_push_param_4,
	.param .u64 .ptr .global .align 4 vertex_push_param_5,
	.param .u64 .ptr .global .align 4 vertex_push_param_6,
	.param .u64 .ptr .global .align 1 vertex_push_param_7
)
{
	.reg .pred 	%p<23>;
	.reg .b16 	%rs<22>;
	.reg .b32 	%r<50>;
	.reg .b64 	%rd<50>;


	ld.param.u64 	%rd11, [vertex_push_param_0];
	ld.param.u32 	%r23, [vertex_push_param_2];
	ld.param.u64 	%rd12, [vertex_push_param_3];
	ld.param.u64 	%rd13, [vertex_push_param_4];
	ld.param.u64 	%rd14, [vertex_push_param_5];
	ld.param.u64 	%rd15, [vertex_push_param_6];
	ld.param.u64 	%rd16, [vertex_push_param_7];
	mov.b32	%r24, %envreg3;
	mov.u32 	%r25, %ctaid.x;
	mov.u32 	%r26, %ntid.x;
	mad.lo.s32 	%r27, %r25, %r26, %r24;
	mov.u32 	%r28, %tid.x;
	add.s32 	%r1, %r27, %r28;
	setp.ge.s32	%p1, %r1, %r23;
	@%p1 bra 	BB4_33;

	mul.wide.s32 	%rd17, %r1, 4;
	add.s64 	%rd18, %rd14, %rd17;
	ld.global.u32 	%r29, [%rd13];
	ld.global.u32 	%r2, [%rd18];
	setp.ne.s32	%p2, %r2, %r29;
	@%p2 bra 	BB4_33;

	add.s32 	%r3, %r2, 1;
	mul.wide.s32 	%rd19, %r1, 16;
	add.s64 	%rd20, %rd11, %rd19;
	ld.global.u32 	%r49, [%rd20];
	ld.global.u32 	%r30, [%rd20+8];
	add.s32 	%r5, %r30, %r49;
	setp.lt.s32	%p3, %r30, 1;
	@%p3 bra 	BB4_33;

	add.s32 	%r6, %r49, 1;
	max.s32 	%r31, %r5, %r6;
	sub.s32 	%r7, %r31, %r49;
	and.b32  	%r8, %r7, 3;
	setp.eq.s32	%p4, %r8, 0;
	@%p4 bra 	BB4_18;

	setp.eq.s32	%p5, %r8, 1;
	@%p5 bra 	BB4_14;

	setp.eq.s32	%p6, %r8, 2;
	@%p6 bra 	BB4_6;
	bra.uni 	BB4_7;

BB4_6:
	mov.u32 	%r6, %r49;
	bra.uni 	BB4_10;

BB4_7:
	mul.wide.s32 	%rd21, %r49, 4;
	add.s64 	%rd22, %rd15, %rd21;
	ld.global.u32 	%r9, [%rd22];
	cvt.s64.s32	%rd23, %r9;
	add.s64 	%rd1, %rd16, %rd23;
	ld.global.u8 	%rs1, [%rd1];
	setp.eq.s16	%p7, %rs1, 1;
	@%p7 bra 	BB4_10;

	mov.u16 	%rs2, 1;
	st.global.u8 	[%rd1], %rs2;
	mul.wide.s32 	%rd24, %r9, 4;
	add.s64 	%rd25, %rd14, %rd24;
	add.s32 	%r39, %r2, 1;
	atom.global.min.s32 	%r32, [%rd25], %r39;
	setp.le.s32	%p8, %r32, %r3;
	@%p8 bra 	BB4_10;

	st.global.u8 	[%rd12], %rs2;

BB4_10:
	mul.wide.s32 	%rd26, %r6, 4;
	add.s64 	%rd27, %rd15, %rd26;
	ld.global.u32 	%r11, [%rd27];
	cvt.s64.s32	%rd28, %r11;
	add.s64 	%rd2, %rd16, %rd28;
	ld.global.u8 	%rs4, [%rd2];
	setp.eq.s16	%p9, %rs4, 1;
	@%p9 bra 	BB4_13;

	mov.u16 	%rs5, 1;
	st.global.u8 	[%rd2], %rs5;
	mul.wide.s32 	%rd29, %r11, 4;
	add.s64 	%rd30, %rd14, %rd29;
	add.s32 	%r40, %r2, 1;
	atom.global.min.s32 	%r33, [%rd30], %r40;
	setp.le.s32	%p10, %r33, %r3;
	@%p10 bra 	BB4_13;

	st.global.u8 	[%rd12], %rs5;

BB4_13:
	add.s32 	%r49, %r6, 1;

BB4_14:
	mul.wide.s32 	%rd31, %r49, 4;
	add.s64 	%rd32, %rd15, %rd31;
	ld.global.u32 	%r14, [%rd32];
	cvt.s64.s32	%rd33, %r14;
	add.s64 	%rd3, %rd16, %rd33;
	ld.global.u8 	%rs7, [%rd3];
	setp.eq.s16	%p11, %rs7, 1;
	@%p11 bra 	BB4_17;

	mov.u16 	%rs8, 1;
	st.global.u8 	[%rd3], %rs8;
	mul.wide.s32 	%rd34, %r14, 4;
	add.s64 	%rd35, %rd14, %rd34;
	add.s32 	%r41, %r2, 1;
	atom.global.min.s32 	%r34, [%rd35], %r41;
	setp.le.s32	%p12, %r34, %r3;
	@%p12 bra 	BB4_17;

	st.global.u8 	[%rd12], %rs8;

BB4_17:
	add.s32 	%r49, %r49, 1;

BB4_18:
	setp.lt.u32	%p13, %r7, 4;
	@%p13 bra 	BB4_33;

	mul.wide.s32 	%rd36, %r49, 4;
	add.s64 	%rd49, %rd15, %rd36;

BB4_20:
	ld.global.u32 	%r18, [%rd49];
	cvt.s64.s32	%rd37, %r18;
	add.s64 	%rd6, %rd16, %rd37;
	ld.global.u8 	%rs10, [%rd6];
	setp.eq.s16	%p14, %rs10, 1;
	@%p14 bra 	BB4_23;

	mov.u16 	%rs11, 1;
	st.global.u8 	[%rd6], %rs11;
	mul.wide.s32 	%rd38, %r18, 4;
	add.s64 	%rd39, %rd14, %rd38;
	add.s32 	%r42, %r2, 1;
	atom.global.min.s32 	%r35, [%rd39], %r42;
	setp.le.s32	%p15, %r35, %r3;
	@%p15 bra 	BB4_23;

	st.global.u8 	[%rd12], %rs11;

BB4_23:
	ld.global.u32 	%r19, [%rd49+4];
	cvt.s64.s32	%rd40, %r19;
	add.s64 	%rd7, %rd16, %rd40;
	ld.global.u8 	%rs13, [%rd7];
	setp.eq.s16	%p16, %rs13, 1;
	@%p16 bra 	BB4_26;

	mov.u16 	%rs14, 1;
	st.global.u8 	[%rd7], %rs14;
	mul.wide.s32 	%rd41, %r19, 4;
	add.s64 	%rd42, %rd14, %rd41;
	add.s32 	%r43, %r2, 1;
	atom.global.min.s32 	%r36, [%rd42], %r43;
	setp.le.s32	%p17, %r36, %r3;
	@%p17 bra 	BB4_26;

	st.global.u8 	[%rd12], %rs14;

BB4_26:
	ld.global.u32 	%r20, [%rd49+8];
	cvt.s64.s32	%rd43, %r20;
	add.s64 	%rd8, %rd16, %rd43;
	ld.global.u8 	%rs16, [%rd8];
	setp.eq.s16	%p18, %rs16, 1;
	@%p18 bra 	BB4_29;

	mov.u16 	%rs17, 1;
	st.global.u8 	[%rd8], %rs17;
	mul.wide.s32 	%rd44, %r20, 4;
	add.s64 	%rd45, %rd14, %rd44;
	add.s32 	%r44, %r2, 1;
	atom.global.min.s32 	%r37, [%rd45], %r44;
	setp.le.s32	%p19, %r37, %r3;
	@%p19 bra 	BB4_29;

	st.global.u8 	[%rd12], %rs17;

BB4_29:
	ld.global.u32 	%r21, [%rd49+12];
	cvt.s64.s32	%rd46, %r21;
	add.s64 	%rd9, %rd16, %rd46;
	ld.global.u8 	%rs19, [%rd9];
	setp.eq.s16	%p20, %rs19, 1;
	@%p20 bra 	BB4_32;

	mov.u16 	%rs20, 1;
	st.global.u8 	[%rd9], %rs20;
	mul.wide.s32 	%rd47, %r21, 4;
	add.s64 	%rd48, %rd14, %rd47;
	add.s32 	%r45, %r2, 1;
	atom.global.min.s32 	%r38, [%rd48], %r45;
	setp.le.s32	%p21, %r38, %r3;
	@%p21 bra 	BB4_32;

	st.global.u8 	[%rd12], %rs20;

BB4_32:
	add.s32 	%r49, %r49, 4;
	add.s64 	%rd49, %rd49, 16;
	setp.lt.s32	%p22, %r49, %r5;
	@%p22 bra 	BB4_20;

BB4_33:
	ret;
}

	// .globl	vertex_pull
.entry vertex_pull(
	.param .u64 .ptr .global .align 4 vertex_pull_param_0,
	.param .u64 .ptr .global .align 4 vertex_pull_param_1,
	.param .u32 vertex_pull_param_2,
	.param .u64 .ptr .global .align 1 vertex_pull_param_3,
	.param .u64 .ptr .global .align 4 vertex_pull_param_4,
	.param .u64 .ptr .global .align 4 vertex_pull_param_5,
	.param .u64 .ptr .global .align 4 vertex_pull_param_6,
	.param .u64 .ptr .global .align 1 vertex_pull_param_7
)
{
	.reg .pred 	%p<16>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<67>;
	.reg .b64 	%rd<64>;


	ld.param.u64 	%rd4, [vertex_pull_param_0];
	ld.param.u32 	%r28, [vertex_pull_param_2];
	ld.param.u64 	%rd5, [vertex_pull_param_3];
	ld.param.u64 	%rd6, [vertex_pull_param_4];
	ld.param.u64 	%rd7, [vertex_pull_param_5];
	ld.param.u64 	%rd8, [vertex_pull_param_6];
	ld.param.u64 	%rd9, [vertex_pull_param_7];
	mov.b32	%r29, %envreg3;
	mov.u32 	%r30, %ctaid.x;
	mov.u32 	%r31, %ntid.x;
	mad.lo.s32 	%r32, %r30, %r31, %r29;
	mov.u32 	%r33, %tid.x;
	add.s32 	%r1, %r32, %r33;
	ld.global.u32 	%r2, [%rd6];
	setp.ge.s32	%p1, %r1, %r28;
	@%p1 bra 	BB5_28;

	cvt.s64.s32	%rd10, %r1;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.u8 	%rs1, [%rd11];
	setp.eq.s16	%p2, %rs1, 1;
	@%p2 bra 	BB5_28;

	mul.wide.s32 	%rd12, %r1, 16;
	add.s64 	%rd13, %rd4, %rd12;
	ld.global.u32 	%r63, [%rd13+4];
	ld.global.u32 	%r34, [%rd13+12];
	add.s32 	%r5, %r34, %r63;
	setp.lt.s32	%p3, %r34, 1;
	@%p3 bra 	BB5_28;

	add.s32 	%r6, %r63, 1;
	max.s32 	%r35, %r5, %r6;
	sub.s32 	%r7, %r35, %r63;
	and.b32  	%r8, %r7, 3;
	setp.eq.s32	%p4, %r8, 0;
	@%p4 bra 	BB5_17;

	setp.eq.s32	%p5, %r8, 1;
	@%p5 bra 	BB5_5;
	bra.uni 	BB5_6;

BB5_5:
	mov.u32 	%r57, %r2;
	bra.uni 	BB5_14;

BB5_6:
	setp.eq.s32	%p6, %r8, 2;
	@%p6 bra 	BB5_7;
	bra.uni 	BB5_8;

BB5_7:
	mov.u32 	%r57, %r2;
	mov.u32 	%r6, %r63;
	bra.uni 	BB5_11;

BB5_8:
	mul.wide.s32 	%rd14, %r63, 4;
	add.s64 	%rd15, %rd8, %rd14;
	ld.global.u32 	%r36, [%rd15];
	mul.wide.s32 	%rd16, %r36, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.u32 	%r37, [%rd17];
	setp.ne.s32	%p7, %r37, %r2;
	@%p7 bra 	BB5_9;

	mul.wide.s32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd7, %rd18;
	add.s32 	%r50, %r2, 1;
	st.global.u32 	[%rd19], %r50;
	mov.u16 	%rs2, 1;
	st.global.u8 	[%rd5], %rs2;
	st.global.u8 	[%rd11], %rs2;
	ld.global.u32 	%r57, [%rd6];
	bra.uni 	BB5_11;

BB5_9:
	mov.u32 	%r57, %r2;

BB5_11:
	mul.wide.s32 	%rd22, %r6, 4;
	add.s64 	%rd23, %rd8, %rd22;
	ld.global.u32 	%r38, [%rd23];
	mul.wide.s32 	%rd24, %r38, 4;
	add.s64 	%rd25, %rd7, %rd24;
	ld.global.u32 	%r39, [%rd25];
	setp.ne.s32	%p8, %r39, %r57;
	@%p8 bra 	BB5_13;

	mul.wide.s32 	%rd26, %r1, 4;
	add.s64 	%rd27, %rd7, %rd26;
	add.s32 	%r51, %r2, 1;
	st.global.u32 	[%rd27], %r51;
	mov.u16 	%rs3, 1;
	st.global.u8 	[%rd5], %rs3;
	st.global.u8 	[%rd11], %rs3;
	ld.global.u32 	%r57, [%rd6];

BB5_13:
	add.s32 	%r63, %r6, 1;

BB5_14:
	mul.wide.s32 	%rd30, %r63, 4;
	add.s64 	%rd31, %rd8, %rd30;
	ld.global.u32 	%r40, [%rd31];
	mul.wide.s32 	%rd32, %r40, 4;
	add.s64 	%rd33, %rd7, %rd32;
	ld.global.u32 	%r41, [%rd33];
	setp.ne.s32	%p9, %r41, %r57;
	@%p9 bra 	BB5_16;

	mul.wide.s32 	%rd34, %r1, 4;
	add.s64 	%rd35, %rd7, %rd34;
	add.s32 	%r52, %r2, 1;
	st.global.u32 	[%rd35], %r52;
	mov.u16 	%rs4, 1;
	st.global.u8 	[%rd5], %rs4;
	st.global.u8 	[%rd11], %rs4;

BB5_16:
	add.s32 	%r63, %r63, 1;

BB5_17:
	setp.lt.u32	%p10, %r7, 4;
	@%p10 bra 	BB5_28;

	mul.wide.s32 	%rd38, %r63, 4;
	add.s64 	%rd63, %rd8, %rd38;

BB5_19:
	ld.global.u32 	%r42, [%rd63];
	mul.wide.s32 	%rd39, %r42, 4;
	add.s64 	%rd40, %rd7, %rd39;
	ld.global.u32 	%r65, [%rd6];
	ld.global.u32 	%r43, [%rd40];
	setp.ne.s32	%p11, %r43, %r65;
	@%p11 bra 	BB5_21;

	mul.wide.s32 	%rd41, %r1, 4;
	add.s64 	%rd42, %rd7, %rd41;
	add.s32 	%r53, %r2, 1;
	st.global.u32 	[%rd42], %r53;
	mov.u16 	%rs5, 1;
	st.global.u8 	[%rd5], %rs5;
	st.global.u8 	[%rd11], %rs5;
	ld.global.u32 	%r65, [%rd6];

BB5_21:
	ld.global.u32 	%r44, [%rd63+4];
	mul.wide.s32 	%rd45, %r44, 4;
	add.s64 	%rd46, %rd7, %rd45;
	ld.global.u32 	%r45, [%rd46];
	setp.ne.s32	%p12, %r45, %r65;
	@%p12 bra 	BB5_23;

	mul.wide.s32 	%rd47, %r1, 4;
	add.s64 	%rd48, %rd7, %rd47;
	add.s32 	%r54, %r2, 1;
	st.global.u32 	[%rd48], %r54;
	mov.u16 	%rs6, 1;
	st.global.u8 	[%rd5], %rs6;
	st.global.u8 	[%rd11], %rs6;
	ld.global.u32 	%r65, [%rd6];

BB5_23:
	ld.global.u32 	%r46, [%rd63+8];
	mul.wide.s32 	%rd51, %r46, 4;
	add.s64 	%rd52, %rd7, %rd51;
	ld.global.u32 	%r47, [%rd52];
	setp.ne.s32	%p13, %r47, %r65;
	@%p13 bra 	BB5_25;

	mul.wide.s32 	%rd53, %r1, 4;
	add.s64 	%rd54, %rd7, %rd53;
	add.s32 	%r55, %r2, 1;
	st.global.u32 	[%rd54], %r55;
	mov.u16 	%rs7, 1;
	st.global.u8 	[%rd5], %rs7;
	st.global.u8 	[%rd11], %rs7;
	ld.global.u32 	%r65, [%rd6];

BB5_25:
	ld.global.u32 	%r48, [%rd63+12];
	mul.wide.s32 	%rd57, %r48, 4;
	add.s64 	%rd58, %rd7, %rd57;
	ld.global.u32 	%r49, [%rd58];
	setp.ne.s32	%p14, %r49, %r65;
	@%p14 bra 	BB5_27;

	mul.wide.s32 	%rd59, %r1, 4;
	add.s64 	%rd60, %rd7, %rd59;
	add.s32 	%r56, %r2, 1;
	st.global.u32 	[%rd60], %r56;
	mov.u16 	%rs8, 1;
	st.global.u8 	[%rd5], %rs8;
	st.global.u8 	[%rd11], %rs8;

BB5_27:
	add.s32 	%r63, %r63, 4;
	add.s64 	%rd63, %rd63, 16;
	setp.lt.s32	%p15, %r63, %r5;
	@%p15 bra 	BB5_19;

BB5_28:
	ret;
}

	// .globl	increment_no_of_edges
.entry increment_no_of_edges(
	.param .u64 .ptr .global .align 4 increment_no_of_edges_param_0,
	.param .u32 increment_no_of_edges_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<4>;


	ld.param.u64 	%rd1, [increment_no_of_edges_param_0];
	ld.param.u32 	%r2, [increment_no_of_edges_param_1];
	mov.b32	%r3, %envreg3;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mad.lo.s32 	%r6, %r4, %r5, %r3;
	mov.u32 	%r7, %tid.x;
	add.s32 	%r1, %r6, %r7;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB6_2;

	mul.wide.s32 	%rd2, %r1, 16;
	add.s64 	%rd3, %rd1, %rd2;
	ld.global.u32 	%r8, [%rd3+8];
	add.s32 	%r9, %r8, 1;
	st.global.u32 	[%rd3+8], %r9;

BB6_2:
	ret;
}


