--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml multi_cycle_cpu_display.twx multi_cycle_cpu_display.ncd -o
multi_cycle_cpu_display.twr multi_cycle_cpu_display.pcf -ucf
multi_cycle_cpu.ucf

Design file:              multi_cycle_cpu_display.ncd
Physical constraint file: multi_cycle_cpu_display.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;

 6980 paths analyzed, 971 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.576ns.
--------------------------------------------------------------------------------

Paths for end point lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y62.ADDRA12), 293 paths
--------------------------------------------------------------------------------
Slack (setup path):     88.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_12 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      11.411ns (Levels of Logic = 7)
  Clock Path Skew:      -0.130ns (0.779 - 0.909)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_12 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y63.AQ      Tcko                  0.391   display_value<13>
                                                       display_value_12
    SLICE_X70Y63.A6      net (fanout=1)        0.872   display_value<12>
    SLICE_X70Y63.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char85
                                                       lcd_module/lcd_draw_module/Mmux_draw_char42
    SLICE_X78Y96.B6      net (fanout=1)        2.723   lcd_module/lcd_draw_module/Mmux_draw_char41
    SLICE_X78Y96.B       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char4
                                                       lcd_module/lcd_draw_module/Mmux_draw_char43
    SLICE_X79Y96.C1      net (fanout=3)        0.531   lcd_module/lcd_draw_module/Mmux_draw_char42
    SLICE_X79Y96.C       Tilo                  0.259   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o<7>11
    SLICE_X85Y109.D4     net (fanout=2)        1.364   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o<7>1
    SLICE_X85Y109.D      Tilo                  0.259   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o<7>1
    SLICE_X82Y103.B5     net (fanout=3)        0.820   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
    SLICE_X82Y103.B      Tilo                  0.205   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X82Y103.A5     net (fanout=3)        0.179   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X82Y103.A      Tilo                  0.205   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X83Y103.B1     net (fanout=2)        0.426   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X83Y103.B      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char202
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X3Y62.ADDRA12 net (fanout=2)        2.158   lcd_module/rom_addr<8>
    RAMB16_X3Y62.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.411ns (2.338ns logic, 9.073ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     88.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_13 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      11.264ns (Levels of Logic = 6)
  Clock Path Skew:      -0.130ns (0.779 - 0.909)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_13 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y63.CQ      Tcko                  0.391   display_value<13>
                                                       display_value_13
    SLICE_X70Y63.D3      net (fanout=1)        1.210   display_value<13>
    SLICE_X70Y63.D       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char85
                                                       lcd_module/lcd_draw_module/Mmux_draw_char86
    SLICE_X77Y84.A3      net (fanout=1)        1.806   lcd_module/lcd_draw_module/Mmux_draw_char85
    SLICE_X77Y84.A       Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char81
                                                       lcd_module/lcd_draw_module/Mmux_draw_char87
    SLICE_X85Y109.D2     net (fanout=6)        2.532   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<1>
    SLICE_X85Y109.D      Tilo                  0.259   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o<7>1
    SLICE_X82Y103.B5     net (fanout=3)        0.820   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
    SLICE_X82Y103.B      Tilo                  0.205   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X82Y103.A5     net (fanout=3)        0.179   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X82Y103.A      Tilo                  0.205   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X83Y103.B1     net (fanout=2)        0.426   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X83Y103.B      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char202
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X3Y62.ADDRA12 net (fanout=2)        2.158   lcd_module/rom_addr<8>
    RAMB16_X3Y62.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.264ns (2.133ns logic, 9.131ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     88.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_3 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      11.346ns (Levels of Logic = 7)
  Clock Path Skew:      0.051ns (0.779 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_3 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y60.CQ      Tcko                  0.447   display_value<3>
                                                       display_value_3
    SLICE_X72Y63.A1      net (fanout=1)        0.825   display_value<3>
    SLICE_X72Y63.A       Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char121
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X72Y63.C1      net (fanout=2)        0.462   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X72Y63.CMUX    Tilo                  0.361   lcd_module/lcd_draw_module/Mmux_draw_char121
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_G
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X79Y95.A3      net (fanout=2)        2.477   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X79Y95.A       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X85Y109.D6     net (fanout=6)        1.451   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X85Y109.D      Tilo                  0.259   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o<7>1
    SLICE_X82Y103.B5     net (fanout=3)        0.820   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
    SLICE_X82Y103.B      Tilo                  0.205   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X82Y103.A5     net (fanout=3)        0.179   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X82Y103.A      Tilo                  0.205   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X83Y103.B1     net (fanout=2)        0.426   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X83Y103.B      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char202
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X3Y62.ADDRA12 net (fanout=2)        2.158   lcd_module/rom_addr<8>
    RAMB16_X3Y62.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.346ns (2.548ns logic, 8.798ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y60.ADDRA12), 293 paths
--------------------------------------------------------------------------------
Slack (setup path):     88.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_12 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      11.035ns (Levels of Logic = 7)
  Clock Path Skew:      -0.138ns (0.771 - 0.909)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_12 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y63.AQ      Tcko                  0.391   display_value<13>
                                                       display_value_12
    SLICE_X70Y63.A6      net (fanout=1)        0.872   display_value<12>
    SLICE_X70Y63.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char85
                                                       lcd_module/lcd_draw_module/Mmux_draw_char42
    SLICE_X78Y96.B6      net (fanout=1)        2.723   lcd_module/lcd_draw_module/Mmux_draw_char41
    SLICE_X78Y96.B       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char4
                                                       lcd_module/lcd_draw_module/Mmux_draw_char43
    SLICE_X79Y96.C1      net (fanout=3)        0.531   lcd_module/lcd_draw_module/Mmux_draw_char42
    SLICE_X79Y96.C       Tilo                  0.259   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o<7>11
    SLICE_X85Y109.D4     net (fanout=2)        1.364   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o<7>1
    SLICE_X85Y109.D      Tilo                  0.259   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o<7>1
    SLICE_X82Y103.B5     net (fanout=3)        0.820   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
    SLICE_X82Y103.B      Tilo                  0.205   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X82Y103.A5     net (fanout=3)        0.179   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X82Y103.A      Tilo                  0.205   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X83Y103.B1     net (fanout=2)        0.426   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X83Y103.B      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char202
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X3Y60.ADDRA12 net (fanout=2)        1.782   lcd_module/rom_addr<8>
    RAMB16_X3Y60.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     11.035ns (2.338ns logic, 8.697ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     88.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_13 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.888ns (Levels of Logic = 6)
  Clock Path Skew:      -0.138ns (0.771 - 0.909)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_13 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y63.CQ      Tcko                  0.391   display_value<13>
                                                       display_value_13
    SLICE_X70Y63.D3      net (fanout=1)        1.210   display_value<13>
    SLICE_X70Y63.D       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char85
                                                       lcd_module/lcd_draw_module/Mmux_draw_char86
    SLICE_X77Y84.A3      net (fanout=1)        1.806   lcd_module/lcd_draw_module/Mmux_draw_char85
    SLICE_X77Y84.A       Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char81
                                                       lcd_module/lcd_draw_module/Mmux_draw_char87
    SLICE_X85Y109.D2     net (fanout=6)        2.532   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<1>
    SLICE_X85Y109.D      Tilo                  0.259   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o<7>1
    SLICE_X82Y103.B5     net (fanout=3)        0.820   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
    SLICE_X82Y103.B      Tilo                  0.205   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X82Y103.A5     net (fanout=3)        0.179   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X82Y103.A      Tilo                  0.205   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X83Y103.B1     net (fanout=2)        0.426   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X83Y103.B      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char202
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X3Y60.ADDRA12 net (fanout=2)        1.782   lcd_module/rom_addr<8>
    RAMB16_X3Y60.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.888ns (2.133ns logic, 8.755ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     89.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_3 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.970ns (Levels of Logic = 7)
  Clock Path Skew:      0.043ns (0.771 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_3 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y60.CQ      Tcko                  0.447   display_value<3>
                                                       display_value_3
    SLICE_X72Y63.A1      net (fanout=1)        0.825   display_value<3>
    SLICE_X72Y63.A       Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char121
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X72Y63.C1      net (fanout=2)        0.462   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X72Y63.CMUX    Tilo                  0.361   lcd_module/lcd_draw_module/Mmux_draw_char121
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_G
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X79Y95.A3      net (fanout=2)        2.477   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X79Y95.A       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X85Y109.D6     net (fanout=6)        1.451   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X85Y109.D      Tilo                  0.259   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o<7>1
    SLICE_X82Y103.B5     net (fanout=3)        0.820   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
    SLICE_X82Y103.B      Tilo                  0.205   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X82Y103.A5     net (fanout=3)        0.179   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X82Y103.A      Tilo                  0.205   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X83Y103.B1     net (fanout=2)        0.426   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X83Y103.B      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char202
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X3Y60.ADDRA12 net (fanout=2)        1.782   lcd_module/rom_addr<8>
    RAMB16_X3Y60.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.970ns (2.548ns logic, 8.422ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y62.ADDRA11), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     88.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_12 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.908ns (Levels of Logic = 7)
  Clock Path Skew:      -0.130ns (0.779 - 0.909)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_12 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y63.AQ      Tcko                  0.391   display_value<13>
                                                       display_value_12
    SLICE_X70Y63.A6      net (fanout=1)        0.872   display_value<12>
    SLICE_X70Y63.A       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char85
                                                       lcd_module/lcd_draw_module/Mmux_draw_char42
    SLICE_X78Y96.B6      net (fanout=1)        2.723   lcd_module/lcd_draw_module/Mmux_draw_char41
    SLICE_X78Y96.B       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char4
                                                       lcd_module/lcd_draw_module/Mmux_draw_char43
    SLICE_X79Y96.C1      net (fanout=3)        0.531   lcd_module/lcd_draw_module/Mmux_draw_char42
    SLICE_X79Y96.C       Tilo                  0.259   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o<7>11
    SLICE_X85Y109.D4     net (fanout=2)        1.364   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o<7>1
    SLICE_X85Y109.D      Tilo                  0.259   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o<7>1
    SLICE_X82Y103.B5     net (fanout=3)        0.820   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
    SLICE_X82Y103.B      Tilo                  0.205   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X82Y103.A5     net (fanout=3)        0.179   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X82Y103.A      Tilo                  0.205   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X82Y103.D3     net (fanout=2)        0.283   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X82Y103.D      Tilo                  0.205   lcd_module/rom_addr<7>
                                                       lcd_module/Mmux_rom_addr89
    RAMB16_X3Y62.ADDRA11 net (fanout=2)        1.852   lcd_module/rom_addr<7>
    RAMB16_X3Y62.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.908ns (2.284ns logic, 8.624ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     89.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_13 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.761ns (Levels of Logic = 6)
  Clock Path Skew:      -0.130ns (0.779 - 0.909)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_13 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y63.CQ      Tcko                  0.391   display_value<13>
                                                       display_value_13
    SLICE_X70Y63.D3      net (fanout=1)        1.210   display_value<13>
    SLICE_X70Y63.D       Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_char85
                                                       lcd_module/lcd_draw_module/Mmux_draw_char86
    SLICE_X77Y84.A3      net (fanout=1)        1.806   lcd_module/lcd_draw_module/Mmux_draw_char85
    SLICE_X77Y84.A       Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char81
                                                       lcd_module/lcd_draw_module/Mmux_draw_char87
    SLICE_X85Y109.D2     net (fanout=6)        2.532   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<1>
    SLICE_X85Y109.D      Tilo                  0.259   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o<7>1
    SLICE_X82Y103.B5     net (fanout=3)        0.820   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
    SLICE_X82Y103.B      Tilo                  0.205   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X82Y103.A5     net (fanout=3)        0.179   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X82Y103.A      Tilo                  0.205   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X82Y103.D3     net (fanout=2)        0.283   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X82Y103.D      Tilo                  0.205   lcd_module/rom_addr<7>
                                                       lcd_module/Mmux_rom_addr89
    RAMB16_X3Y62.ADDRA11 net (fanout=2)        1.852   lcd_module/rom_addr<7>
    RAMB16_X3Y62.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.761ns (2.079ns logic, 8.682ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     89.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_3 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.843ns (Levels of Logic = 7)
  Clock Path Skew:      0.051ns (0.779 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_3 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y60.CQ      Tcko                  0.447   display_value<3>
                                                       display_value_3
    SLICE_X72Y63.A1      net (fanout=1)        0.825   display_value<3>
    SLICE_X72Y63.A       Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char121
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X72Y63.C1      net (fanout=2)        0.462   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X72Y63.CMUX    Tilo                  0.361   lcd_module/lcd_draw_module/Mmux_draw_char121
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_G
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X79Y95.A3      net (fanout=2)        2.477   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X79Y95.A       Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X85Y109.D6     net (fanout=6)        1.451   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X85Y109.D      Tilo                  0.259   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o<7>1
    SLICE_X82Y103.B5     net (fanout=3)        0.820   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
    SLICE_X82Y103.B      Tilo                  0.205   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X82Y103.A5     net (fanout=3)        0.179   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X82Y103.A      Tilo                  0.205   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X82Y103.D3     net (fanout=2)        0.283   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X82Y103.D      Tilo                  0.205   lcd_module/rom_addr<7>
                                                       lcd_module/Mmux_rom_addr89
    RAMB16_X3Y62.ADDRA11 net (fanout=2)        1.852   lcd_module/rom_addr<7>
    RAMB16_X3Y62.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.843ns (2.494ns logic, 8.349ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point lcd_module/touch_module/touch_array_7_4 (SLICE_X78Y101.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/touch_array_7_4 (FF)
  Destination:          lcd_module/touch_module/touch_array_7_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/touch_array_7_4 to lcd_module/touch_module/touch_array_7_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y101.AQ     Tcko                  0.200   lcd_module/touch_module/touch_array_7<7>
                                                       lcd_module/touch_module/touch_array_7_4
    SLICE_X78Y101.A6     net (fanout=2)        0.021   lcd_module/touch_module/touch_array_7<4>
    SLICE_X78Y101.CLK    Tah         (-Th)    -0.190   lcd_module/touch_module/touch_array_7<7>
                                                       lcd_module/touch_module/Mmux_touch_array[0][5]_PWR_8_o_mux_171_OUT431
                                                       lcd_module/touch_module/touch_array_7_4
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/touch_module/touch_array_7_20 (SLICE_X82Y99.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/touch_array_7_20 (FF)
  Destination:          lcd_module/touch_module/touch_array_7_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/touch_array_7_20 to lcd_module/touch_module/touch_array_7_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y99.AQ      Tcko                  0.200   lcd_module/touch_module/touch_array_7<24>
                                                       lcd_module/touch_module/touch_array_7_20
    SLICE_X82Y99.A6      net (fanout=2)        0.022   lcd_module/touch_module/touch_array_7<20>
    SLICE_X82Y99.CLK     Tah         (-Th)    -0.190   lcd_module/touch_module/touch_array_7<24>
                                                       lcd_module/touch_module/Mmux_touch_array[0][5]_PWR_8_o_mux_171_OUT132
                                                       lcd_module/touch_module/touch_array_7_20
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/touch_module/touch_array_7_8 (SLICE_X86Y101.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/touch_array_7_8 (FF)
  Destination:          lcd_module/touch_module/touch_array_7_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/touch_array_7_8 to lcd_module/touch_module/touch_array_7_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y101.AQ     Tcko                  0.200   lcd_module/touch_module/touch_array_7<11>
                                                       lcd_module/touch_module/touch_array_7_8
    SLICE_X86Y101.A6     net (fanout=2)        0.023   lcd_module/touch_module/touch_array_7<8>
    SLICE_X86Y101.CLK    Tah         (-Th)    -0.190   lcd_module/touch_module/touch_array_7<11>
                                                       lcd_module/touch_module/Mmux_touch_array[0][5]_PWR_8_o_mux_171_OUT471
                                                       lcd_module/touch_module/touch_array_7_8
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y62.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y60.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.270ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.576|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6980 paths, 0 nets, and 1411 connections

Design statistics:
   Minimum period:  11.576ns{1}   (Maximum frequency:  86.386MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 10 18:05:59 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 395 MB



