Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir
Version: S-2021.06-SP4
Date   : Sat Nov  4 18:03:51 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: sw_reg[1] (rising edge-triggered flip-flop clocked by CLK_SYS)
  Endpoint: DOUT_reg[12]
            (rising edge-triggered flip-flop clocked by CLK_SYS)
  Path Group: CLK_SYS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_SYS (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sw_reg[1]/CK (DFFR_X1)                   0.00       0.00 r
  sw_reg[1]/QN (DFFR_X1)                   0.14       0.14 f
  U167/ZN (AOI22_X2)                       0.23       0.38 r
  U386/ZN (INV_X1)                         0.05       0.43 f
  U109/ZN (OAI221_X2)                      0.08       0.51 r
  U388/ZN (INV_X1)                         0.05       0.56 f
  U551/ZN (OAI221_X1)                      0.05       0.61 r
  U552/ZN (OAI21_X1)                       0.04       0.65 f
  U568/S (HA_X1)                           0.08       0.73 f
  U569/ZN (INV_X1)                         0.03       0.76 r
  U570/ZN (AOI222_X1)                      0.04       0.80 f
  U571/ZN (AOI222_X1)                      0.11       0.91 r
  U576/ZN (OAI21_X1)                       0.04       0.95 f
  U577/ZN (AOI222_X1)                      0.11       1.06 r
  U582/ZN (OAI21_X1)                       0.04       1.10 f
  U583/ZN (AOI222_X1)                      0.10       1.20 r
  U591/ZN (OAI21_X1)                       0.04       1.24 f
  U592/ZN (AOI222_X1)                      0.10       1.34 r
  U601/ZN (OAI21_X1)                       0.03       1.38 f
  U252/ZN (OAI211_X1)                      0.04       1.42 r
  U134/ZN (NAND2_X1)                       0.03       1.45 f
  U258/ZN (OAI21_X1)                       0.04       1.49 r
  U617/ZN (OAI21_X1)                       0.03       1.52 f
  U265/ZN (OAI211_X1)                      0.04       1.57 r
  U153/ZN (NAND2_X1)                       0.03       1.59 f
  U271/ZN (OAI21_X1)                       0.04       1.64 r
  U629/ZN (OAI21_X1)                       0.03       1.67 f
  U664/CO (FA_X1)                          0.09       1.76 f
  U945/S (FA_X1)                           0.13       1.89 r
  U946/ZN (INV_X1)                         0.02       1.91 f
  intadd_5/U5/S (FA_X1)                    0.17       2.09 r
  U255/ZN (XNOR2_X1)                       0.08       2.17 r
  U120/ZN (OAI22_X1)                       0.04       2.21 f
  U816/CO (FA_X1)                          0.10       2.31 f
  U788/CO (FA_X1)                          0.10       2.41 f
  U786/S (FA_X1)                           0.13       2.55 r
  U885/CO (FA_X1)                          0.07       2.61 r
  U890/S (FA_X1)                           0.11       2.72 f
  U230/ZN (OR2_X1)                         0.05       2.78 f
  U124/ZN (AND2_X1)                        0.04       2.82 f
  U160/ZN (OAI21_X1)                       0.04       2.86 r
  U232/ZN (AND2_X1)                        0.04       2.90 r
  U279/ZN (OAI21_X1)                       0.03       2.93 f
  U893/CO (FA_X1)                          0.09       3.02 f
  U1253/CO (FA_X1)                         0.09       3.11 f
  U1251/CO (FA_X1)                         0.09       3.20 f
  U1249/CO (FA_X1)                         0.09       3.29 f
  U1260/S (FA_X1)                          0.13       3.42 r
  U1250/ZN (INV_X1)                        0.02       3.44 f
  intadd_7/U2/CO (FA_X1)                   0.10       3.54 f
  U1270/ZN (XNOR2_X1)                      0.06       3.60 f
  U1271/ZN (XNOR2_X1)                      0.06       3.66 f
  DOUT_reg[12]/D (DFFR_X1)                 0.01       3.66 f
  data arrival time                                   3.66

  clock CLK_SYS (rise edge)                3.80       3.80
  clock network delay (ideal)              0.00       3.80
  clock uncertainty                       -0.07       3.73
  DOUT_reg[12]/CK (DFFR_X1)                0.00       3.73 r
  library setup time                      -0.04       3.69
  data required time                                  3.69
  -----------------------------------------------------------
  data required time                                  3.69
  data arrival time                                  -3.66
  -----------------------------------------------------------
  slack (MET)                                         0.02


1
