(export (version D)
  (design
    (source /home/chris/workspace/scintilla/pcb/kicad/Voltage_Regulator_BU33SD5WG-TR_breakout/Voltage_Regulator_BU33SD5WG-TR_breakout.sch)
    (date "Fri 29 Jul 2016 04:21:29 PM PDT")
    (tool "Eeschema 4.0.2+e4-6225~38~ubuntu16.04.1-stable")
    (sheet (number 1) (name /) (tstamps /)
      (title_block
        (title)
        (company)
        (rev)
        (date)
        (source Voltage_Regulator_BU33SD5WG-TR_breakout.sch)
        (comment (number 1) (value ""))
        (comment (number 2) (value ""))
        (comment (number 3) (value ""))
        (comment (number 4) (value "")))))
  (components
    (comp (ref U1)
      (value BU33SD5WG-TR)
      (footprint scintilla:BU33SD5WG-TR)
      (libsource (lib scintilla) (part BU33SD5WG-TR))
      (sheetpath (names /) (tstamps /))
      (tstamp 579BAF1D))
    (comp (ref P1)
      (value CONN_01X04)
      (footprint Pin_Headers:Pin_Header_Straight_1x04)
      (libsource (lib conn) (part CONN_01X04))
      (sheetpath (names /) (tstamps /))
      (tstamp 579BB01A)))
  (libparts
    (libpart (lib scintilla) (part BU33SD5WG-TR)
      (fields
        (field (name Reference) U)
        (field (name Value) BU33SD5WG-TR))
      (pins
        (pin (num 1) (name VIN) (type input))
        (pin (num 2) (name GND) (type power_in))
        (pin (num 3) (name STBY) (type input))
        (pin (num 4) (name NC) (type NotConnected))
        (pin (num 5) (name VOUT) (type output))))
    (libpart (lib conn) (part CONN_01X04)
      (description "Connector 01x04")
      (footprints
        (fp Pin_Header_Straight_1X04)
        (fp Pin_Header_Angled_1X04)
        (fp Socket_Strip_Straight_1X04)
        (fp Socket_Strip_Angled_1X04))
      (fields
        (field (name Reference) P)
        (field (name Value) CONN_01X04))
      (pins
        (pin (num 1) (name P1) (type passive))
        (pin (num 2) (name P2) (type passive))
        (pin (num 3) (name P3) (type passive))
        (pin (num 4) (name P4) (type passive)))))
  (libraries
    (library (logical scintilla)
      (uri /home/chris/workspace/scintilla/pcb/kicad/scintilla.lib))
    (library (logical conn)
      (uri /usr/share/kicad/library/conn.lib)))
  (nets
    (net (code 1) (name STBY)
      (node (ref U1) (pin 3))
      (node (ref P1) (pin 4)))
    (net (code 2) (name GND)
      (node (ref U1) (pin 2))
      (node (ref P1) (pin 3)))
    (net (code 3) (name VOUT)
      (node (ref P1) (pin 1))
      (node (ref U1) (pin 5)))
    (net (code 4) (name +BATT)
      (node (ref U1) (pin 1))
      (node (ref P1) (pin 2)))
    (net (code 5) (name "Net-(U1-Pad4)")
      (node (ref U1) (pin 4)))))