/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 184 464)
	(text "A_CPU" (rect 5 0 46 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 427 24 444)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "CLK" (rect 0 0 23 19)(font "Intel Clear" (font_size 8)))
		(text "CLK" (rect 21 27 44 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "STEP" (rect 0 0 31 19)(font "Intel Clear" (font_size 8)))
		(text "STEP" (rect 21 43 52 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "RST" (rect 0 0 24 19)(font "Intel Clear" (font_size 8)))
		(text "RST" (rect 21 59 45 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "SWA" (rect 0 0 28 19)(font "Intel Clear" (font_size 8)))
		(text "SWA" (rect 21 75 49 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "SWB" (rect 0 0 28 19)(font "Intel Clear" (font_size 8)))
		(text "SWB" (rect 21 91 49 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "IN[7..0]" (rect 0 0 43 19)(font "Intel Clear" (font_size 8)))
		(text "IN[7..0]" (rect 21 107 64 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 168 32)
		(output)
		(text "BUS[7..0]" (rect 0 0 56 19)(font "Intel Clear" (font_size 8)))
		(text "BUS[7..0]" (rect 91 27 147 46)(font "Intel Clear" (font_size 8)))
		(line (pt 168 32)(pt 152 32)(line_width 3))
	)
	(port
		(pt 168 48)
		(output)
		(text "SW_B" (rect 0 0 35 19)(font "Intel Clear" (font_size 8)))
		(text "SW_B" (rect 112 43 147 62)(font "Intel Clear" (font_size 8)))
		(line (pt 168 48)(pt 152 48))
	)
	(port
		(pt 168 64)
		(output)
		(text "PC[7..0]" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "PC[7..0]" (rect 100 59 147 78)(font "Intel Clear" (font_size 8)))
		(line (pt 168 64)(pt 152 64)(line_width 3))
	)
	(port
		(pt 168 80)
		(output)
		(text "LDPC" (rect 0 0 33 19)(font "Intel Clear" (font_size 8)))
		(text "LDPC" (rect 114 75 147 94)(font "Intel Clear" (font_size 8)))
		(line (pt 168 80)(pt 152 80))
	)
	(port
		(pt 168 96)
		(output)
		(text "AR[7..0]" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "AR[7..0]" (rect 100 91 147 110)(font "Intel Clear" (font_size 8)))
		(line (pt 168 96)(pt 152 96)(line_width 3))
	)
	(port
		(pt 168 112)
		(output)
		(text "LDAR" (rect 0 0 33 19)(font "Intel Clear" (font_size 8)))
		(text "LDAR" (rect 114 107 147 126)(font "Intel Clear" (font_size 8)))
		(line (pt 168 112)(pt 152 112))
	)
	(port
		(pt 168 128)
		(output)
		(text "RAMWE" (rect 0 0 46 19)(font "Intel Clear" (font_size 8)))
		(text "RAMWE" (rect 101 123 147 142)(font "Intel Clear" (font_size 8)))
		(line (pt 168 128)(pt 152 128))
	)
	(port
		(pt 168 144)
		(output)
		(text "ALU[7..0]" (rect 0 0 55 19)(font "Intel Clear" (font_size 8)))
		(text "ALU[7..0]" (rect 92 139 147 158)(font "Intel Clear" (font_size 8)))
		(line (pt 168 144)(pt 152 144)(line_width 3))
	)
	(port
		(pt 168 160)
		(output)
		(text "DR1" (rect 0 0 25 19)(font "Intel Clear" (font_size 8)))
		(text "DR1" (rect 122 155 147 174)(font "Intel Clear" (font_size 8)))
		(line (pt 168 160)(pt 152 160))
	)
	(port
		(pt 168 176)
		(output)
		(text "uA[5..0]" (rect 0 0 46 19)(font "Intel Clear" (font_size 8)))
		(text "uA[5..0]" (rect 101 171 147 190)(font "Intel Clear" (font_size 8)))
		(line (pt 168 176)(pt 152 176)(line_width 3))
	)
	(port
		(pt 168 192)
		(output)
		(text "IR[7..0]" (rect 0 0 42 19)(font "Intel Clear" (font_size 8)))
		(text "IR[7..0]" (rect 105 187 147 206)(font "Intel Clear" (font_size 8)))
		(line (pt 168 192)(pt 152 192)(line_width 3))
	)
	(port
		(pt 168 208)
		(output)
		(text "ALU_B" (rect 0 0 40 19)(font "Intel Clear" (font_size 8)))
		(text "ALU_B" (rect 107 203 147 222)(font "Intel Clear" (font_size 8)))
		(line (pt 168 208)(pt 152 208))
	)
	(port
		(pt 168 224)
		(output)
		(text "RAM_B" (rect 0 0 42 19)(font "Intel Clear" (font_size 8)))
		(text "RAM_B" (rect 105 219 147 238)(font "Intel Clear" (font_size 8)))
		(line (pt 168 224)(pt 152 224))
	)
	(port
		(pt 168 240)
		(output)
		(text "LDDR1" (rect 0 0 42 19)(font "Intel Clear" (font_size 8)))
		(text "LDDR1" (rect 105 235 147 254)(font "Intel Clear" (font_size 8)))
		(line (pt 168 240)(pt 152 240))
	)
	(port
		(pt 168 256)
		(output)
		(text "M[24..1]" (rect 0 0 49 19)(font "Intel Clear" (font_size 8)))
		(text "M[24..1]" (rect 98 251 147 270)(font "Intel Clear" (font_size 8)))
		(line (pt 168 256)(pt 152 256)(line_width 3))
	)
	(port
		(pt 168 272)
		(output)
		(text "LDIR" (rect 0 0 28 19)(font "Intel Clear" (font_size 8)))
		(text "LDIR" (rect 119 267 147 286)(font "Intel Clear" (font_size 8)))
		(line (pt 168 272)(pt 152 272))
	)
	(port
		(pt 168 288)
		(output)
		(text "FC" (rect 0 0 15 19)(font "Intel Clear" (font_size 8)))
		(text "FC" (rect 132 283 147 302)(font "Intel Clear" (font_size 8)))
		(line (pt 168 288)(pt 152 288))
	)
	(port
		(pt 168 304)
		(output)
		(text "T1" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
		(text "T1" (rect 131 299 147 318)(font "Intel Clear" (font_size 8)))
		(line (pt 168 304)(pt 152 304))
	)
	(port
		(pt 168 320)
		(output)
		(text "DOUT[7..0]" (rect 0 0 67 19)(font "Intel Clear" (font_size 8)))
		(text "DOUT[7..0]" (rect 80 315 147 334)(font "Intel Clear" (font_size 8)))
		(line (pt 168 320)(pt 152 320)(line_width 3))
	)
	(port
		(pt 168 336)
		(output)
		(text "DR2" (rect 0 0 25 19)(font "Intel Clear" (font_size 8)))
		(text "DR2" (rect 122 331 147 350)(font "Intel Clear" (font_size 8)))
		(line (pt 168 336)(pt 152 336))
	)
	(port
		(pt 168 352)
		(output)
		(text "R0[7..0]" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "R0[7..0]" (rect 100 347 147 366)(font "Intel Clear" (font_size 8)))
		(line (pt 168 352)(pt 152 352)(line_width 3))
	)
	(port
		(pt 168 368)
		(output)
		(text "OUT_B" (rect 0 0 42 19)(font "Intel Clear" (font_size 8)))
		(text "OUT_B" (rect 105 363 147 382)(font "Intel Clear" (font_size 8)))
		(line (pt 168 368)(pt 152 368))
	)
	(port
		(pt 168 384)
		(output)
		(text "RAM[7..0]" (rect 0 0 57 19)(font "Intel Clear" (font_size 8)))
		(text "RAM[7..0]" (rect 90 379 147 398)(font "Intel Clear" (font_size 8)))
		(line (pt 168 384)(pt 152 384)(line_width 3))
	)
	(port
		(pt 168 400)
		(output)
		(text "LDDR2" (rect 0 0 42 19)(font "Intel Clear" (font_size 8)))
		(text "LDDR2" (rect 105 395 147 414)(font "Intel Clear" (font_size 8)))
		(line (pt 168 400)(pt 152 400))
	)
	(drawing
		(rectangle (rect 16 16 152 432))
	)
)
