
*** Running vivado
    with args -log RV32I.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RV32I.tcl


ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source RV32I.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 474.211 ; gain = 179.680
Command: synth_design -top RV32I -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26552
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1306.762 ; gain = 439.230
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'w_PCAdderSrcMuxSel', assumed default net type 'wire' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:46]
INFO: [Synth 8-6157] synthesizing module 'RV32I' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPU_Core' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/ControlUnit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/ControlUnit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Register' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'Register' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:158]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:238]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:246]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:238]
INFO: [Synth 8-6157] synthesizing module 'adder' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:210]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:210]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:125]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:125]
INFO: [Synth 8-6157] synthesizing module 'alu' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:171]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:171]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:256]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:266]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:256]
INFO: [Synth 8-6157] synthesizing module 'extand' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:219]
INFO: [Synth 8-6155] done synthesizing module 'extand' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:219]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPU_Core' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/CPU_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-3876] $readmem data file 'inst.mem' is read successfully [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:26]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BUS_interconnector' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'decoder' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:36]
INFO: [Synth 8-6157] synthesizing module 'mux' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'BUS_interconnector' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fndController' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:4]
INFO: [Synth 8-6157] synthesizing module 'clkDiv_FND' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:183]
	Parameter MAX_COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv_FND' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:183]
INFO: [Synth 8-6157] synthesizing module 'counter' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:160]
	Parameter MAX_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:160]
INFO: [Synth 8-6157] synthesizing module 'DecoderFND' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:142]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:148]
INFO: [Synth 8-6155] done synthesizing module 'DecoderFND' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:142]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:78]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:78]
INFO: [Synth 8-6157] synthesizing module 'muxFND' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:93]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'muxFND' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:93]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:113]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:119]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:113]
WARNING: [Synth 8-689] width (32) of port connection 'bcd' does not match port width (4) of module 'BCDtoSEG' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:4]
WARNING: [Synth 8-689] width (4) of port connection 'addr' does not match port width (1) of module 'fndController' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:97]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (0#1) [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv:3]
WARNING: [Synth 8-87] always_comb on 'rdata_reg' did not result in combinational logic [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:36]
WARNING: [Synth 8-7137] Register r_tick_reg in module clkDiv_FND has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/fndController.sv:193]
WARNING: [Synth 8-7129] Port addr in module fndController is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[7] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[6] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[5] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[4] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[3] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[2] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[1] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[0] in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[7] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[6] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[5] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[4] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[3] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[2] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[1] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[0] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[6] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[5] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[4] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[3] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[2] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[1] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[0] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[6] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[4] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[3] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[2] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[1] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[0] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOPortA[3] in module RV32I is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOPortA[2] in module RV32I is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOPortA[1] in module RV32I is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOPortA[0] in module RV32I is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOPortB[3] in module RV32I is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOPortB[2] in module RV32I is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOPortB[1] in module RV32I is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOPortB[0] in module RV32I is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1416.344 ; gain = 548.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1416.344 ; gain = 548.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1416.344 ; gain = 548.812
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1416.344 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/constrs_1/imports/VIVADO/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/constrs_1/imports/VIVADO/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/constrs_1/imports/VIVADO/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RV32I_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RV32I_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1442.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

지정된 경로를 찾을 수 없습니다.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1442.266 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1442.266 ; gain = 574.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1442.266 ; gain = 574.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1442.266 ; gain = 574.734
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'rdata_reg' [F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv:36]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1442.266 ; gain = 574.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               2K Bit	(64 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   4 Input   32 Bit        Muxes := 2     
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   6 Input   15 Bit        Muxes := 1     
	   3 Input   15 Bit        Muxes := 1     
	  10 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   4 Input   14 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port machineCode[6] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[5] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[4] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[3] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[2] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[1] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port machineCode[0] in module DataPath is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOPortA[3] in module RV32I is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOPortA[2] in module RV32I is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOPortA[1] in module RV32I is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOPortA[0] in module RV32I is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOPortB[3] in module RV32I is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOPortB[2] in module RV32I is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOPortB[1] in module RV32I is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOPortB[0] in module RV32I is either unconnected or has no load
INFO: [Synth 8-6851] RAM (U_RAM/ram_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 1442.266 ; gain = 574.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|InstructionMemory | rom        | 64x31         | LUT            | 
|RV32I             | p_0_out    | 64x31         | LUT            | 
+------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------+----------------------------+-----------+----------------------+----------------+
|Module Name             | RTL Object                 | Inference | Size (Depth x Width) | Primitives     | 
+------------------------+----------------------------+-----------+----------------------+----------------+
|\U_CPU_Core/U_DataPath  | U_RegisterFile/RegFile_reg | Implied   | 32 x 32              | RAM32M x 12    | 
|RV32I                   | U_RAM/ram_reg              | Implied   | 64 x 32              | RAM64X1S x 32  | 
+------------------------+----------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 1442.266 ; gain = 574.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 1587.531 ; gain = 720.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------------------+----------------------------+-----------+----------------------+----------------+
|Module Name             | RTL Object                 | Inference | Size (Depth x Width) | Primitives     | 
+------------------------+----------------------------+-----------+----------------------+----------------+
|\U_CPU_Core/U_DataPath  | U_RegisterFile/RegFile_reg | Implied   | 32 x 32              | RAM32M x 12    | 
|RV32I                   | U_RAM/ram_reg              | Implied   | 64 x 32              | RAM64X1S x 32  | 
+------------------------+----------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 1587.531 ; gain = 720.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 1587.531 ; gain = 720.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 1587.531 ; gain = 720.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 1587.531 ; gain = 720.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 1587.531 ; gain = 720.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 1587.531 ; gain = 720.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 1587.531 ; gain = 720.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    74|
|3     |LUT1     |     5|
|4     |LUT2     |    68|
|5     |LUT3     |   161|
|6     |LUT4     |   137|
|7     |LUT5     |   287|
|8     |LUT6     |   662|
|9     |RAM32M   |    10|
|10    |RAM32X1D |     4|
|11    |RAM64X1S |    32|
|12    |FDCE     |    65|
|13    |FDRE     |     1|
|14    |LD       |    32|
|15    |IBUF     |     2|
|16    |OBUF     |    12|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 1587.531 ; gain = 720.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 1587.531 ; gain = 694.078
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 1587.531 ; gain = 720.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1590.375 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1594.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 78 instances were transformed.
  LD => LDCE: 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

지정된 경로를 찾을 수 없습니다.
Synth Design complete | Checksum: 2e0430ce
INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:51 . Memory (MB): peak = 1594.020 ; gain = 1119.809
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1594.020 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/VIVADO_CLASS/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI_Project/20240603_RISC-V_GPO_GPI.runs/synth_1/RV32I.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RV32I_utilization_synth.rpt -pb RV32I_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  7 14:47:50 2024...
