==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./lenet_fc6/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 177.141 MB.
INFO: [HLS 200-10] Analyzing design file '../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 5.773 seconds; current allocated memory: 179.098 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_fc6/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_fc6/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_fc6/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_fc6/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_fc6/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_fc6/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_fc6/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_fc6/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_fc6/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_fc6/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_fc6/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_fc6/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_fc6/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_fc6/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_fc6/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 98 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_fc6/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_1' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:18:19) in function 'fc6_hls' partially with a factor of 2 (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:10:0)
INFO: [HLS 214-115] Multiple burst reads of length 120 and bit width 32 in loop 'VITIS_LOOP_24_2'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26) has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26)
INFO: [HLS 214-115] Multiple burst reads of length 120 and bit width 32 in loop 'VITIS_LOOP_24_2'(../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26) has been inferred on bundle 'WEIGHTS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:24:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.28 seconds; current allocated memory: 181.797 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 181.797 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 186.699 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 187.930 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 209.445 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 221.145 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fc6_hls' ...
WARNING: [SYN 201-107] Renaming port name 'fc6_hls/input_r' to 'fc6_hls/input_r_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fc6_hls/weights' to 'fc6_hls/weights_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fc6_hls/bias' to 'fc6_hls/bias_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fc6_hls/output_r' to 'fc6_hls/output_r_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc6_hls_Pipeline_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_2'.
WARNING: [HLS 200-880] The II Violation in module 'fc6_hls_Pipeline_VITIS_LOOP_24_2' (loop 'VITIS_LOOP_24_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln21', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:21) of variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:28 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:21 and 'load' operation 32 bit ('sum_load', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:28) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:21.
WARNING: [HLS 200-880] The II Violation in module 'fc6_hls_Pipeline_VITIS_LOOP_24_2' (loop 'VITIS_LOOP_24_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln21', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:21) of variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:28 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:21 and 'load' operation 32 bit ('sum_load', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:28) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:21.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 9, loop 'VITIS_LOOP_24_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 225.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 227.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc6_hls_Pipeline_VITIS_LOOP_24_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_2'.
WARNING: [HLS 200-880] The II Violation in module 'fc6_hls_Pipeline_VITIS_LOOP_24_21' (loop 'VITIS_LOOP_24_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln21', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:21) of variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:28 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:21 and 'load' operation 32 bit ('sum_load_1', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:28) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:21.
WARNING: [HLS 200-880] The II Violation in module 'fc6_hls_Pipeline_VITIS_LOOP_24_21' (loop 'VITIS_LOOP_24_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln21', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:21) of variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:28 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:21 and 'load' operation 32 bit ('sum_load_1', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:28) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_fc6_hls.cpp:21.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 9, loop 'VITIS_LOOP_24_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 227.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 227.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc6_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 228.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 229.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc6_hls_Pipeline_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fc6_hls_Pipeline_VITIS_LOOP_24_2' pipeline 'VITIS_LOOP_24_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_2/m_axi_WEIGHTS_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_2/m_axi_WEIGHTS_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_2/m_axi_WEIGHTS_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_2/m_axi_WEIGHTS_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_2/m_axi_WEIGHTS_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_2/m_axi_WEIGHTS_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_2/m_axi_WEIGHTS_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_2/m_axi_WEIGHTS_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_2/m_axi_WEIGHTS_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_2/m_axi_WEIGHTS_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_2/m_axi_WEIGHTS_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_2/m_axi_WEIGHTS_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_2/m_axi_INPUT_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_2/m_axi_INPUT_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_2/m_axi_INPUT_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_2/m_axi_INPUT_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_2/m_axi_INPUT_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_2/m_axi_INPUT_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_2/m_axi_INPUT_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_2/m_axi_INPUT_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_2/m_axi_INPUT_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_2/m_axi_INPUT_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_2/m_axi_INPUT_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_2/m_axi_INPUT_r_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc6_hls_Pipeline_VITIS_LOOP_24_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 231.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc6_hls_Pipeline_VITIS_LOOP_24_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fc6_hls_Pipeline_VITIS_LOOP_24_21' pipeline 'VITIS_LOOP_24_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_21/m_axi_WEIGHTS_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_21/m_axi_WEIGHTS_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_21/m_axi_WEIGHTS_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_21/m_axi_WEIGHTS_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_21/m_axi_WEIGHTS_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_21/m_axi_WEIGHTS_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_21/m_axi_WEIGHTS_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_21/m_axi_WEIGHTS_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_21/m_axi_WEIGHTS_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_21/m_axi_WEIGHTS_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_21/m_axi_WEIGHTS_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_21/m_axi_WEIGHTS_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_21/m_axi_INPUT_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_21/m_axi_INPUT_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_21/m_axi_INPUT_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_21/m_axi_INPUT_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_21/m_axi_INPUT_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_21/m_axi_INPUT_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_21/m_axi_INPUT_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_21/m_axi_INPUT_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_21/m_axi_INPUT_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_21/m_axi_INPUT_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_21/m_axi_INPUT_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fc6_hls_Pipeline_VITIS_LOOP_24_21/m_axi_INPUT_r_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc6_hls_Pipeline_VITIS_LOOP_24_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.503 seconds; current allocated memory: 233.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc6_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc6_hls/INPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc6_hls/WEIGHTS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc6_hls/BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc6_hls/OUTPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc6_hls/input_r_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc6_hls/weights_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc6_hls/bias_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc6_hls/output_r_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fc6_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL_BUS.
INFO: [RTGEN 206-100] Bundling port 'input_r_r', 'weights_r', 'bias_r' and 'output_r_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc6_hls'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 238.348 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.987 seconds; current allocated memory: 243.305 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.766 seconds; current allocated memory: 253.863 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fc6_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for fc6_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 20.44 seconds; current allocated memory: 76.844 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0.0
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -version 1.0.0 
INFO: [HLS 200-1510] Running: source ./lenet_fc6/solution1/directives.tcl
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file lenet_fc6/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 20.403 seconds; current allocated memory: 10.500 MB.
