<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="procesador.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="PC_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Procesador.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Procesador.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Procesador.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Procesador.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Procesador.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Procesador.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Procesador.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Procesador1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Procesador1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Procesador1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Procesador1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Procesador1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Procesador1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Procesador1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Procesador1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Procesador1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Procesador_envsettings.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Procesador_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Procesador_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Procesador_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Procesador_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tbProcesador1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tbProcesador1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tbProcesador1_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tbProcesador1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1460672558" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1460672557">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461427256" xil_pn:in_ck="-3611744819020757913" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1461427256">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="Procesador.vhd"/>
      <outfile xil_pn:name="adder.vhd"/>
      <outfile xil_pn:name="instructionMemory.vhd"/>
      <outfile xil_pn:name="nPC.vhd"/>
      <outfile xil_pn:name="registerFile.vhd"/>
      <outfile xil_pn:name="tbProcesador1.vhd"/>
      <outfile xil_pn:name="unidadControl.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1461427266" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4952062208103659975" xil_pn:start_ts="1461427266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461427266" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1454713235402517975" xil_pn:start_ts="1461427266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461427114" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2807230281923530422" xil_pn:start_ts="1461427114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461427266" xil_pn:in_ck="-3611744819020757913" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1461427266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="Procesador.vhd"/>
      <outfile xil_pn:name="adder.vhd"/>
      <outfile xil_pn:name="instructionMemory.vhd"/>
      <outfile xil_pn:name="nPC.vhd"/>
      <outfile xil_pn:name="registerFile.vhd"/>
      <outfile xil_pn:name="tbProcesador1.vhd"/>
      <outfile xil_pn:name="unidadControl.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1461427271" xil_pn:in_ck="-3611744819020757913" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3636284219471059272" xil_pn:start_ts="1461427266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="tbProcesador1_beh.prj"/>
      <outfile xil_pn:name="tbProcesador1_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1461427271" xil_pn:in_ck="4466542915042272264" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5312669583140557381" xil_pn:start_ts="1461427271">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="tbProcesador1_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1460672898" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1460672898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461427118" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8700326160563188274" xil_pn:start_ts="1461427118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461427118" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2807230281923530422" xil_pn:start_ts="1461427118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460672898" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1460672898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461427118" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2307798947748093712" xil_pn:start_ts="1461427118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460672898" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1460672898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461427118" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7613744460817820224" xil_pn:start_ts="1461427118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461427151" xil_pn:in_ck="-260224687230773954" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-6920060587928885645" xil_pn:start_ts="1461427118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Procesador.ngr"/>
      <outfile xil_pn:name="Procesador1.lso"/>
      <outfile xil_pn:name="Procesador1.ngc"/>
      <outfile xil_pn:name="Procesador1.ngr"/>
      <outfile xil_pn:name="Procesador1.prj"/>
      <outfile xil_pn:name="Procesador1.stx"/>
      <outfile xil_pn:name="Procesador1.syr"/>
      <outfile xil_pn:name="Procesador1.xst"/>
      <outfile xil_pn:name="Procesador1_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
