#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Jun 26 11:31:53 2022
# Process ID: 823825
# Current directory: /home/gustavo/proyecto/wavegen/wavegen.runs/impl_1
# Command line: vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /home/gustavo/proyecto/wavegen/wavegen.runs/impl_1/system_wrapper.vdi
# Journal file: /home/gustavo/proyecto/wavegen/wavegen.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gustavo/proyecto/ip_resources'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
Command: link_design -top system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/gustavo/proyecto/wavegen/wavegen.srcs/sources_1/bd/system/ip/system_ila_0_0/system_ila_0_0.dcp' for cell 'system_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/gustavo/proyecto/wavegen/wavegen.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/gustavo/proyecto/wavegen/wavegen.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/gustavo/proyecto/wavegen/wavegen.srcs/sources_1/bd/system/ip/system_wavegen_0_0/system_wavegen_0_0.dcp' for cell 'system_i/wavegen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/gustavo/proyecto/wavegen/wavegen.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 168 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: system_i/ila_0 UUID: 5abab766-aba0-516d-aad8-c91aeedbf1fd 
Parsing XDC File [/home/gustavo/proyecto/wavegen/wavegen.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/gustavo/proyecto/wavegen/wavegen.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/gustavo/proyecto/wavegen/wavegen.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/gustavo/proyecto/wavegen/wavegen.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/gustavo/proyecto/wavegen/wavegen.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/gustavo/proyecto/wavegen/wavegen.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/gustavo/proyecto/wavegen/wavegen.srcs/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/ila_0/inst'
Finished Parsing XDC File [/home/gustavo/proyecto/wavegen/wavegen.srcs/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_i/ila_0/inst'
Parsing XDC File [/home/gustavo/proyecto/wavegen/wavegen.srcs/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/ila_0/inst'
Finished Parsing XDC File [/home/gustavo/proyecto/wavegen/wavegen.srcs/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/ila_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 36 instances

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1658.617 ; gain = 453.633 ; free physical = 3496 ; free virtual = 12935
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.80 . Memory (MB): peak = 1658.617 ; gain = 0.000 ; free physical = 3487 ; free virtual = 12927
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "588fa8f403b360b7".
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2106.230 ; gain = 0.000 ; free physical = 3094 ; free virtual = 12539
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1042e4459

Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2106.230 ; gain = 25.070 ; free physical = 3094 ; free virtual = 12538

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1515eb0d8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2106.230 ; gain = 25.070 ; free physical = 3098 ; free virtual = 12542
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 16671ad85

Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2106.230 ; gain = 25.070 ; free physical = 3098 ; free virtual = 12542
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 24 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 16100b233

Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2106.230 ; gain = 25.070 ; free physical = 3098 ; free virtual = 12542
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 423 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 16100b233

Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2106.230 ; gain = 25.070 ; free physical = 3098 ; free virtual = 12542
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 16100b233

Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2106.230 ; gain = 25.070 ; free physical = 3098 ; free virtual = 12542
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 16100b233

Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2106.230 ; gain = 25.070 ; free physical = 3098 ; free virtual = 12542
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2106.230 ; gain = 0.000 ; free physical = 3098 ; free virtual = 12542
Ending Logic Optimization Task | Checksum: 16100b233

Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2106.230 ; gain = 25.070 ; free physical = 3098 ; free virtual = 12542

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.740 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 64 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 1ec7500e9

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2483.625 ; gain = 0.000 ; free physical = 3063 ; free virtual = 12507
Ending Power Optimization Task | Checksum: 1ec7500e9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2483.625 ; gain = 377.395 ; free physical = 3072 ; free virtual = 12516

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Remap
Phase 1 Remap | Checksum: 15db994f5

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2483.625 ; gain = 0.000 ; free physical = 3076 ; free virtual = 12520
INFO: [Opt 31-389] Phase Remap created 32 cells and removed 96 cells

Phase 2 Post Processing Netlist
Phase 2 Post Processing Netlist | Checksum: 1c9354d84

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2483.625 ; gain = 0.000 ; free physical = 3076 ; free virtual = 12520
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Ending Logic Optimization Task | Checksum: 1c9354d84

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2483.625 ; gain = 0.000 ; free physical = 3076 ; free virtual = 12520
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 2483.625 ; gain = 825.008 ; free physical = 3076 ; free virtual = 12520
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2483.625 ; gain = 0.000 ; free physical = 3069 ; free virtual = 12516
INFO: [Common 17-1381] The checkpoint '/home/gustavo/proyecto/wavegen/wavegen.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gustavo/proyecto/wavegen/wavegen.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2483.625 ; gain = 0.000 ; free physical = 3062 ; free virtual = 12509
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16059f744

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2483.625 ; gain = 0.000 ; free physical = 3062 ; free virtual = 12509
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2483.625 ; gain = 0.000 ; free physical = 3068 ; free virtual = 12514

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 167dadfe4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2483.625 ; gain = 0.000 ; free physical = 3059 ; free virtual = 12505

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17e622368

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2483.625 ; gain = 0.000 ; free physical = 3060 ; free virtual = 12506

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17e622368

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2483.625 ; gain = 0.000 ; free physical = 3060 ; free virtual = 12506
Phase 1 Placer Initialization | Checksum: 17e622368

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2483.625 ; gain = 0.000 ; free physical = 3060 ; free virtual = 12506

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1ae3e062f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2507.664 ; gain = 24.039 ; free physical = 3044 ; free virtual = 12490

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ae3e062f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2507.664 ; gain = 24.039 ; free physical = 3044 ; free virtual = 12490

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20f5e986b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2507.664 ; gain = 24.039 ; free physical = 3044 ; free virtual = 12490

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a2608eae

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2507.664 ; gain = 24.039 ; free physical = 3044 ; free virtual = 12490

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a2608eae

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2507.664 ; gain = 24.039 ; free physical = 3044 ; free virtual = 12491

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 10aa6f23b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2507.664 ; gain = 24.039 ; free physical = 3040 ; free virtual = 12487

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a9173a85

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2507.664 ; gain = 24.039 ; free physical = 3041 ; free virtual = 12488

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a9173a85

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2507.664 ; gain = 24.039 ; free physical = 3041 ; free virtual = 12488
Phase 3 Detail Placement | Checksum: 1a9173a85

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2507.664 ; gain = 24.039 ; free physical = 3041 ; free virtual = 12488

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b507aaa2

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b507aaa2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2507.664 ; gain = 24.039 ; free physical = 3041 ; free virtual = 12488
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.626. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 29b8bb000

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2507.664 ; gain = 24.039 ; free physical = 3041 ; free virtual = 12488
Phase 4.1 Post Commit Optimization | Checksum: 29b8bb000

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2507.664 ; gain = 24.039 ; free physical = 3041 ; free virtual = 12488

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 29b8bb000

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2507.664 ; gain = 24.039 ; free physical = 3041 ; free virtual = 12488

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 29b8bb000

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.664 ; gain = 24.039 ; free physical = 3042 ; free virtual = 12488

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 22bf7c752

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.664 ; gain = 24.039 ; free physical = 3042 ; free virtual = 12488
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22bf7c752

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.664 ; gain = 24.039 ; free physical = 3042 ; free virtual = 12488
Ending Placer Task | Checksum: 13086347a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.664 ; gain = 24.039 ; free physical = 3046 ; free virtual = 12493
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2507.664 ; gain = 24.039 ; free physical = 3046 ; free virtual = 12493
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2507.664 ; gain = 0.000 ; free physical = 3036 ; free virtual = 12490
INFO: [Common 17-1381] The checkpoint '/home/gustavo/proyecto/wavegen/wavegen.runs/impl_1/system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2507.664 ; gain = 0.000 ; free physical = 3034 ; free virtual = 12483
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2507.664 ; gain = 0.000 ; free physical = 3044 ; free virtual = 12494
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2507.664 ; gain = 0.000 ; free physical = 3043 ; free virtual = 12492
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d858566b ConstDB: 0 ShapeSum: 582dde0f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: af7a1e95

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2507.664 ; gain = 0.000 ; free physical = 2971 ; free virtual = 12421
Post Restoration Checksum: NetGraph: 7b98487f NumContArr: 33e1d616 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: af7a1e95

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2507.664 ; gain = 0.000 ; free physical = 2972 ; free virtual = 12422

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: af7a1e95

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2507.664 ; gain = 0.000 ; free physical = 2943 ; free virtual = 12393

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: af7a1e95

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2507.664 ; gain = 0.000 ; free physical = 2943 ; free virtual = 12393
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 207e6f836

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.664 ; gain = 0.000 ; free physical = 2931 ; free virtual = 12381
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.635  | TNS=0.000  | WHS=-0.190 | THS=-97.233|

Phase 2 Router Initialization | Checksum: 1fd2fa221

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.664 ; gain = 0.000 ; free physical = 2931 ; free virtual = 12381

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: a9e64428

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.664 ; gain = 0.000 ; free physical = 2928 ; free virtual = 12378

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 296
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.645  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: a72dd5f9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2507.664 ; gain = 0.000 ; free physical = 2927 ; free virtual = 12377

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.645  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1cee73ade

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2507.664 ; gain = 0.000 ; free physical = 2927 ; free virtual = 12377
Phase 4 Rip-up And Reroute | Checksum: 1cee73ade

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2507.664 ; gain = 0.000 ; free physical = 2927 ; free virtual = 12377

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1cee73ade

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2507.664 ; gain = 0.000 ; free physical = 2927 ; free virtual = 12377

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cee73ade

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2507.664 ; gain = 0.000 ; free physical = 2927 ; free virtual = 12377
Phase 5 Delay and Skew Optimization | Checksum: 1cee73ade

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2507.664 ; gain = 0.000 ; free physical = 2927 ; free virtual = 12377

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10207cce8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2507.664 ; gain = 0.000 ; free physical = 2928 ; free virtual = 12378
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.658  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15f443241

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2507.664 ; gain = 0.000 ; free physical = 2928 ; free virtual = 12378
Phase 6 Post Hold Fix | Checksum: 15f443241

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2507.664 ; gain = 0.000 ; free physical = 2928 ; free virtual = 12378

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.97945 %
  Global Horizontal Routing Utilization  = 2.61949 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d1a7c20c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2507.664 ; gain = 0.000 ; free physical = 2928 ; free virtual = 12378

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d1a7c20c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2507.664 ; gain = 0.000 ; free physical = 2928 ; free virtual = 12378

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ef9d96eb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2507.664 ; gain = 0.000 ; free physical = 2928 ; free virtual = 12378

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.658  | TNS=0.000  | WHS=0.029  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ef9d96eb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2507.664 ; gain = 0.000 ; free physical = 2928 ; free virtual = 12378
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2507.664 ; gain = 0.000 ; free physical = 2960 ; free virtual = 12410

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2507.664 ; gain = 0.000 ; free physical = 2960 ; free virtual = 12410
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2507.664 ; gain = 0.000 ; free physical = 2950 ; free virtual = 12410
INFO: [Common 17-1381] The checkpoint '/home/gustavo/proyecto/wavegen/wavegen.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gustavo/proyecto/wavegen/wavegen.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/gustavo/proyecto/wavegen/wavegen.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Jun 26 11:33:33 2022...
