Analysis & Synthesis report for pro
Sun Jul 11 11:29:22 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for Inferred Entity Instance: functions:f4|lpm_mult:Mult0
 12. Parameter Settings for Inferred Entity Instance: functions:f4|lpm_divide:Div0
 13. lpm_mult Parameter Settings by Entity Instance
 14. Port Connectivity Checks: "displayfunction:f5"
 15. Port Connectivity Checks: "functions:f4"
 16. Port Connectivity Checks: "displayfunction:f3"
 17. Port Connectivity Checks: "displayfunction:f2"
 18. Port Connectivity Checks: "inputfunction:f1"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jul 11 11:29:22 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; pro                                         ;
; Top-level Entity Name              ; pro                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 218                                         ;
;     Total combinational functions  ; 218                                         ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 83                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; pro                ; pro                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; pro.v                            ; yes             ; User Verilog HDL File        ; D:/Programming and Projects/VLSI/pro/pro.v                                 ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc      ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc        ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc        ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc        ;         ;
; db/mult_j8t.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Programming and Projects/VLSI/pro/db/mult_j8t.tdf                       ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; db/lpm_divide_fhm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Programming and Projects/VLSI/pro/db/lpm_divide_fhm.tdf                 ;         ;
; db/sign_div_unsign_7kh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Programming and Projects/VLSI/pro/db/sign_div_unsign_7kh.tdf            ;         ;
; db/alt_u_div_24f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Programming and Projects/VLSI/pro/db/alt_u_div_24f.tdf                  ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Programming and Projects/VLSI/pro/db/add_sub_7pc.tdf                    ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Programming and Projects/VLSI/pro/db/add_sub_8pc.tdf                    ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                         ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Estimated Total logic elements              ; 218                   ;
;                                             ;                       ;
; Total combinational functions               ; 218                   ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 116                   ;
;     -- 3 input functions                    ; 74                    ;
;     -- <=2 input functions                  ; 28                    ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 187                   ;
;     -- arithmetic mode                      ; 31                    ;
;                                             ;                       ;
; Total registers                             ; 0                     ;
;     -- Dedicated logic registers            ; 0                     ;
;     -- I/O registers                        ; 0                     ;
;                                             ;                       ;
; I/O pins                                    ; 83                    ;
;                                             ;                       ;
; Embedded Multiplier 9-bit elements          ; 0                     ;
;                                             ;                       ;
; Maximum fan-out node                        ; inputfunction:f1|b[1] ;
; Maximum fan-out                             ; 35                    ;
; Total fan-out                               ; 872                   ;
; Average fan-out                             ; 2.27                  ;
+---------------------------------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                               ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |pro                                      ; 218 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 83   ; 0            ; |pro                                                                                                              ; pro                 ; work         ;
;    |displayfunction:f2|                   ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|displayfunction:f2                                                                                           ; displayfunction     ; work         ;
;    |displayfunction:f3|                   ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|displayfunction:f3                                                                                           ; displayfunction     ; work         ;
;    |displayfunction:f5|                   ; 51 (51)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|displayfunction:f5                                                                                           ; displayfunction     ; work         ;
;    |functions:f4|                         ; 97 (50)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|functions:f4                                                                                                 ; functions           ; work         ;
;       |lpm_divide:Div0|                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|functions:f4|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_fhm:auto_generated|  ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|functions:f4|lpm_divide:Div0|lpm_divide_fhm:auto_generated                                                   ; lpm_divide_fhm      ; work         ;
;             |sign_div_unsign_7kh:divider| ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|functions:f4|lpm_divide:Div0|lpm_divide_fhm:auto_generated|sign_div_unsign_7kh:divider                       ; sign_div_unsign_7kh ; work         ;
;                |alt_u_div_24f:divider|    ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|functions:f4|lpm_divide:Div0|lpm_divide_fhm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_24f:divider ; alt_u_div_24f       ; work         ;
;       |lpm_mult:Mult0|                    ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|functions:f4|lpm_mult:Mult0                                                                                  ; lpm_mult            ; work         ;
;          |mult_j8t:auto_generated|        ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|functions:f4|lpm_mult:Mult0|mult_j8t:auto_generated                                                          ; mult_j8t            ; work         ;
;    |inputfunction:f1|                     ; 42 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|inputfunction:f1                                                                                             ; inputfunction       ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; inputfunction:f1|a[0]                              ; GND                 ; yes                    ;
; inputfunction:f1|a[1]                              ; GND                 ; yes                    ;
; inputfunction:f1|a[2]                              ; GND                 ; yes                    ;
; inputfunction:f1|a[3]                              ; GND                 ; yes                    ;
; inputfunction:f1|b[0]                              ; GND                 ; yes                    ;
; inputfunction:f1|b[1]                              ; GND                 ; yes                    ;
; inputfunction:f1|b[2]                              ; GND                 ; yes                    ;
; inputfunction:f1|b[3]                              ; GND                 ; yes                    ;
; functions:f4|neg                                   ; functions:f4|neg    ; yes                    ;
; Number of user-specified and inferred latches = 9  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |pro|displayfunction:f5|hex2[0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pro|functions:f4|op1[7]        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |pro|functions:f4|op1[1]        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: functions:f4|lpm_mult:Mult0        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 4            ; Untyped             ;
; LPM_WIDTHP                                     ; 8            ; Untyped             ;
; LPM_WIDTHR                                     ; 8            ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_j8t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: functions:f4|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_fhm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                      ;
+---------------------------------------+-----------------------------+
; Name                                  ; Value                       ;
+---------------------------------------+-----------------------------+
; Number of entity instances            ; 1                           ;
; Entity Instance                       ; functions:f4|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                           ;
;     -- LPM_WIDTHB                     ; 4                           ;
;     -- LPM_WIDTHP                     ; 8                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                          ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
+---------------------------------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "displayfunction:f5"                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; HEX2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "functions:f4"                                                                                                                                                                   ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "displayfunction:f3"                                                                                                                                                                   ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; neg     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; neg[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; HEX2    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "displayfunction:f2"                                                                                                                                                                   ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; neg     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; neg[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; HEX2    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "inputfunction:f1"                                                                                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (8 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 83                          ;
; cycloneiii_lcell_comb ; 220                         ;
;     arith             ; 31                          ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 29                          ;
;     normal            ; 189                         ;
;         0 data inputs ; 7                           ;
;         2 data inputs ; 21                          ;
;         3 data inputs ; 45                          ;
;         4 data inputs ; 116                         ;
;                       ;                             ;
; Max LUT depth         ; 12.30                       ;
; Average LUT depth     ; 8.50                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Jul 11 11:29:13 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pro -c pro
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 4 design units, including 4 entities, in source file pro.v
    Info (12023): Found entity 1: pro File: D:/Programming and Projects/VLSI/pro/pro.v Line: 2
    Info (12023): Found entity 2: inputfunction File: D:/Programming and Projects/VLSI/pro/pro.v Line: 19
    Info (12023): Found entity 3: functions File: D:/Programming and Projects/VLSI/pro/pro.v Line: 74
    Info (12023): Found entity 4: displayfunction File: D:/Programming and Projects/VLSI/pro/pro.v Line: 114
Info (12127): Elaborating entity "pro" for the top level hierarchy
Info (12128): Elaborating entity "inputfunction" for hierarchy "inputfunction:f1" File: D:/Programming and Projects/VLSI/pro/pro.v Line: 11
Warning (10235): Verilog HDL Always Construct warning at pro.v(26): variable "num" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Programming and Projects/VLSI/pro/pro.v Line: 26
Warning (10235): Verilog HDL Always Construct warning at pro.v(28): variable "num" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Programming and Projects/VLSI/pro/pro.v Line: 28
Warning (10235): Verilog HDL Always Construct warning at pro.v(30): variable "num" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Programming and Projects/VLSI/pro/pro.v Line: 30
Warning (10235): Verilog HDL Always Construct warning at pro.v(32): variable "num" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Programming and Projects/VLSI/pro/pro.v Line: 32
Warning (10235): Verilog HDL Always Construct warning at pro.v(34): variable "num" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Programming and Projects/VLSI/pro/pro.v Line: 34
Warning (10235): Verilog HDL Always Construct warning at pro.v(36): variable "num" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Programming and Projects/VLSI/pro/pro.v Line: 36
Warning (10235): Verilog HDL Always Construct warning at pro.v(38): variable "num" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Programming and Projects/VLSI/pro/pro.v Line: 38
Warning (10235): Verilog HDL Always Construct warning at pro.v(40): variable "num" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Programming and Projects/VLSI/pro/pro.v Line: 40
Warning (10235): Verilog HDL Always Construct warning at pro.v(42): variable "num" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Programming and Projects/VLSI/pro/pro.v Line: 42
Warning (10235): Verilog HDL Always Construct warning at pro.v(44): variable "num" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Programming and Projects/VLSI/pro/pro.v Line: 44
Warning (10235): Verilog HDL Always Construct warning at pro.v(47): variable "num" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Programming and Projects/VLSI/pro/pro.v Line: 47
Warning (10235): Verilog HDL Always Construct warning at pro.v(49): variable "num" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Programming and Projects/VLSI/pro/pro.v Line: 49
Warning (10235): Verilog HDL Always Construct warning at pro.v(51): variable "num" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Programming and Projects/VLSI/pro/pro.v Line: 51
Warning (10235): Verilog HDL Always Construct warning at pro.v(53): variable "num" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Programming and Projects/VLSI/pro/pro.v Line: 53
Warning (10235): Verilog HDL Always Construct warning at pro.v(55): variable "num" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Programming and Projects/VLSI/pro/pro.v Line: 55
Warning (10235): Verilog HDL Always Construct warning at pro.v(57): variable "num" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Programming and Projects/VLSI/pro/pro.v Line: 57
Warning (10235): Verilog HDL Always Construct warning at pro.v(59): variable "num" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Programming and Projects/VLSI/pro/pro.v Line: 59
Warning (10235): Verilog HDL Always Construct warning at pro.v(61): variable "num" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Programming and Projects/VLSI/pro/pro.v Line: 61
Warning (10235): Verilog HDL Always Construct warning at pro.v(63): variable "num" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Programming and Projects/VLSI/pro/pro.v Line: 63
Warning (10235): Verilog HDL Always Construct warning at pro.v(65): variable "num" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Programming and Projects/VLSI/pro/pro.v Line: 65
Warning (10240): Verilog HDL Always Construct warning at pro.v(24): inferring latch(es) for variable "a", which holds its previous value in one or more paths through the always construct File: D:/Programming and Projects/VLSI/pro/pro.v Line: 24
Warning (10240): Verilog HDL Always Construct warning at pro.v(24): inferring latch(es) for variable "b", which holds its previous value in one or more paths through the always construct File: D:/Programming and Projects/VLSI/pro/pro.v Line: 24
Info (10041): Inferred latch for "b[0]" at pro.v(65) File: D:/Programming and Projects/VLSI/pro/pro.v Line: 65
Info (10041): Inferred latch for "b[1]" at pro.v(65) File: D:/Programming and Projects/VLSI/pro/pro.v Line: 65
Info (10041): Inferred latch for "b[2]" at pro.v(65) File: D:/Programming and Projects/VLSI/pro/pro.v Line: 65
Info (10041): Inferred latch for "b[3]" at pro.v(65) File: D:/Programming and Projects/VLSI/pro/pro.v Line: 65
Info (10041): Inferred latch for "a[0]" at pro.v(44) File: D:/Programming and Projects/VLSI/pro/pro.v Line: 44
Info (10041): Inferred latch for "a[1]" at pro.v(44) File: D:/Programming and Projects/VLSI/pro/pro.v Line: 44
Info (10041): Inferred latch for "a[2]" at pro.v(44) File: D:/Programming and Projects/VLSI/pro/pro.v Line: 44
Info (10041): Inferred latch for "a[3]" at pro.v(44) File: D:/Programming and Projects/VLSI/pro/pro.v Line: 44
Info (10041): Inferred latch for "a[4]" at pro.v(44) File: D:/Programming and Projects/VLSI/pro/pro.v Line: 44
Info (10041): Inferred latch for "a[5]" at pro.v(44) File: D:/Programming and Projects/VLSI/pro/pro.v Line: 44
Info (10041): Inferred latch for "a[6]" at pro.v(44) File: D:/Programming and Projects/VLSI/pro/pro.v Line: 44
Info (10041): Inferred latch for "a[7]" at pro.v(44) File: D:/Programming and Projects/VLSI/pro/pro.v Line: 44
Info (12128): Elaborating entity "displayfunction" for hierarchy "displayfunction:f2" File: D:/Programming and Projects/VLSI/pro/pro.v Line: 12
Warning (10230): Verilog HDL assignment warning at pro.v(135): truncated value with size 32 to match size of target (4) File: D:/Programming and Projects/VLSI/pro/pro.v Line: 135
Warning (10230): Verilog HDL assignment warning at pro.v(137): truncated value with size 32 to match size of target (4) File: D:/Programming and Projects/VLSI/pro/pro.v Line: 137
Warning (10240): Verilog HDL Always Construct warning at pro.v(143): inferring latch(es) for variable "hex1", which holds its previous value in one or more paths through the always construct File: D:/Programming and Projects/VLSI/pro/pro.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at pro.v(143): inferring latch(es) for variable "hex2", which holds its previous value in one or more paths through the always construct File: D:/Programming and Projects/VLSI/pro/pro.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at pro.v(143): inferring latch(es) for variable "HEX2", which holds its previous value in one or more paths through the always construct File: D:/Programming and Projects/VLSI/pro/pro.v Line: 143
Info (10041): Inferred latch for "HEX2[0]" at pro.v(150) File: D:/Programming and Projects/VLSI/pro/pro.v Line: 150
Info (10041): Inferred latch for "HEX2[1]" at pro.v(150) File: D:/Programming and Projects/VLSI/pro/pro.v Line: 150
Info (10041): Inferred latch for "HEX2[2]" at pro.v(150) File: D:/Programming and Projects/VLSI/pro/pro.v Line: 150
Info (10041): Inferred latch for "HEX2[3]" at pro.v(150) File: D:/Programming and Projects/VLSI/pro/pro.v Line: 150
Info (10041): Inferred latch for "HEX2[4]" at pro.v(150) File: D:/Programming and Projects/VLSI/pro/pro.v Line: 150
Info (10041): Inferred latch for "HEX2[5]" at pro.v(150) File: D:/Programming and Projects/VLSI/pro/pro.v Line: 150
Info (10041): Inferred latch for "HEX2[6]" at pro.v(150) File: D:/Programming and Projects/VLSI/pro/pro.v Line: 150
Info (12128): Elaborating entity "functions" for hierarchy "functions:f4" File: D:/Programming and Projects/VLSI/pro/pro.v Line: 14
Warning (10235): Verilog HDL Always Construct warning at pro.v(82): variable "mode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Programming and Projects/VLSI/pro/pro.v Line: 82
Warning (10235): Verilog HDL Always Construct warning at pro.v(87): variable "mode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Programming and Projects/VLSI/pro/pro.v Line: 87
Warning (10235): Verilog HDL Always Construct warning at pro.v(92): variable "mode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Programming and Projects/VLSI/pro/pro.v Line: 92
Warning (10235): Verilog HDL Always Construct warning at pro.v(105): variable "mode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Programming and Projects/VLSI/pro/pro.v Line: 105
Warning (10240): Verilog HDL Always Construct warning at pro.v(79): inferring latch(es) for variable "neg", which holds its previous value in one or more paths through the always construct File: D:/Programming and Projects/VLSI/pro/pro.v Line: 79
Info (10041): Inferred latch for "neg" at pro.v(105) File: D:/Programming and Projects/VLSI/pro/pro.v Line: 105
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "b[7]" is missing source, defaulting to GND File: D:/Programming and Projects/VLSI/pro/pro.v Line: 9
    Warning (12110): Net "b[6]" is missing source, defaulting to GND File: D:/Programming and Projects/VLSI/pro/pro.v Line: 9
    Warning (12110): Net "b[5]" is missing source, defaulting to GND File: D:/Programming and Projects/VLSI/pro/pro.v Line: 9
    Warning (12110): Net "b[4]" is missing source, defaulting to GND File: D:/Programming and Projects/VLSI/pro/pro.v Line: 9
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "functions:f4|Mult0" File: D:/Programming and Projects/VLSI/pro/pro.v Line: 89
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "functions:f4|Div0" File: D:/Programming and Projects/VLSI/pro/pro.v Line: 107
Info (12130): Elaborated megafunction instantiation "functions:f4|lpm_mult:Mult0" File: D:/Programming and Projects/VLSI/pro/pro.v Line: 89
Info (12133): Instantiated megafunction "functions:f4|lpm_mult:Mult0" with the following parameter: File: D:/Programming and Projects/VLSI/pro/pro.v Line: 89
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "8"
    Info (12134): Parameter "LPM_WIDTHR" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j8t.tdf
    Info (12023): Found entity 1: mult_j8t File: D:/Programming and Projects/VLSI/pro/db/mult_j8t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "functions:f4|lpm_divide:Div0" File: D:/Programming and Projects/VLSI/pro/pro.v Line: 107
Info (12133): Instantiated megafunction "functions:f4|lpm_divide:Div0" with the following parameter: File: D:/Programming and Projects/VLSI/pro/pro.v Line: 107
    Info (12134): Parameter "LPM_WIDTHN" = "4"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fhm.tdf
    Info (12023): Found entity 1: lpm_divide_fhm File: D:/Programming and Projects/VLSI/pro/db/lpm_divide_fhm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7kh File: D:/Programming and Projects/VLSI/pro/db/sign_div_unsign_7kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_24f.tdf
    Info (12023): Found entity 1: alt_u_div_24f File: D:/Programming and Projects/VLSI/pro/db/alt_u_div_24f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/Programming and Projects/VLSI/pro/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/Programming and Projects/VLSI/pro/db/add_sub_8pc.tdf Line: 23
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "functions:f4|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]" File: D:/Programming and Projects/VLSI/pro/db/mult_j8t.tdf Line: 43
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 48 buffer(s)
    Info (13016): Ignored 4 CARRY_SUM buffer(s)
    Info (13019): Ignored 44 SOFT buffer(s)
Warning (13012): Latch functions:f4|neg has unsafe behavior File: D:/Programming and Projects/VLSI/pro/pro.v Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mode[0] File: D:/Programming and Projects/VLSI/pro/pro.v Line: 3
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mode[0] File: D:/Programming and Projects/VLSI/pro/pro.v Line: 3
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "a[4]" is stuck at GND File: D:/Programming and Projects/VLSI/pro/pro.v Line: 9
    Warning (13410): Pin "a[5]" is stuck at GND File: D:/Programming and Projects/VLSI/pro/pro.v Line: 9
    Warning (13410): Pin "a[6]" is stuck at GND File: D:/Programming and Projects/VLSI/pro/pro.v Line: 9
    Warning (13410): Pin "a[7]" is stuck at GND File: D:/Programming and Projects/VLSI/pro/pro.v Line: 9
    Warning (13410): Pin "b[4]" is stuck at GND File: D:/Programming and Projects/VLSI/pro/pro.v Line: 9
    Warning (13410): Pin "b[5]" is stuck at GND File: D:/Programming and Projects/VLSI/pro/pro.v Line: 9
    Warning (13410): Pin "b[6]" is stuck at GND File: D:/Programming and Projects/VLSI/pro/pro.v Line: 9
    Warning (13410): Pin "b[7]" is stuck at GND File: D:/Programming and Projects/VLSI/pro/pro.v Line: 9
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: D:/Programming and Projects/VLSI/pro/pro.v Line: 8
    Warning (13410): Pin "HEX7[6]" is stuck at VCC File: D:/Programming and Projects/VLSI/pro/pro.v Line: 8
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/Programming and Projects/VLSI/pro/output_files/pro.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 301 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 67 output pins
    Info (21061): Implemented 218 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings
    Info: Peak virtual memory: 4792 megabytes
    Info: Processing ended: Sun Jul 11 11:29:22 2021
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Programming and Projects/VLSI/pro/output_files/pro.map.smsg.


