C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab2_Aufgabe2/errorGenerator.vhd {0 {vcom -work work -2002 -explicit -stats=none C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab2_Aufgabe2/errorGenerator.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity checkGenerator
** Error: C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab2_Aufgabe2/errorGenerator.vhd(6): near ")": (vcom-1576) expecting IDENTIFIER.

} {7.0 8.0} {}}
