$date
	Mon Nov  7 12:12:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux21_tb $end
$var wire 1 ! y $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ sel $end
$scope module inst $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ sel $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1"
#20
0!
0"
1#
#30
1!
1"
#40
0!
0"
0#
1$
#50
1"
#60
1!
0"
1#
#70
1"
#80
0!
0"
0#
0$
