
*** Running vivado
    with args -log OV7670_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source OV7670_top.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Sep  1 19:36:53 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source OV7670_top.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 515.863 ; gain = 202.094
Command: read_checkpoint -auto_incremental -incremental {C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/utils_1/imports/synth_1/OV7670_top.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/utils_1/imports/synth_1/OV7670_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top OV7670_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14044
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1398.195 ; gain = 449.070
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'capture_addr_null', assumed default net type 'wire' [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/OV7670_top.v:202]
INFO: [Synth 8-6157] synthesizing module 'OV7670_top' [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/OV7670_top.v:25]
INFO: [Synth 8-6157] synthesizing module 'clock_wiz_25' [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.runs/synth_1/.Xil/Vivado-14088-You-Know-Nothing/realtime/clock_wiz_25_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clock_wiz_25' (0#1) [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.runs/synth_1/.Xil/Vivado-14088-You-Know-Nothing/realtime/clock_wiz_25_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ov7670_init' [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/OV7670_init.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/OV7670_init.v:107]
INFO: [Synth 8-6157] synthesizing module 'I2C_OV7670_RGB565_Config2' [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/I2C_OV7670_RGB565_Config2.v:25]
INFO: [Synth 8-6155] done synthesizing module 'I2C_OV7670_RGB565_Config2' (0#1) [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/I2C_OV7670_RGB565_Config2.v:25]
INFO: [Synth 8-6157] synthesizing module 'I2C_Controller2' [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/I2C_Controller2.v:25]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Controller2' (0#1) [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/I2C_Controller2.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_init' (0#1) [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/OV7670_init.v:24]
WARNING: [Synth 8-7071] port 'I2C_RDATA' of module 'ov7670_init' is unconnected for instance 'u_ov7670_init' [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/OV7670_top.v:86]
WARNING: [Synth 8-7023] instance 'u_ov7670_init' of module 'ov7670_init' has 6 connections declared, but only 5 given [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/OV7670_top.v:86]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.runs/synth_1/.Xil/Vivado-14088-You-Know-Nothing/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.runs/synth_1/.Xil/Vivado-14088-You-Know-Nothing/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga' [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/vga.v:24]
INFO: [Synth 8-6155] done synthesizing module 'vga' (0#1) [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/vga.v:24]
INFO: [Synth 8-6157] synthesizing module 'ov7670_capture' [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/ov7670_capture.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_capture' (0#1) [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/ov7670_capture.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'addr' does not match port width (17) of module 'ov7670_capture' [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/OV7670_top.v:202]
INFO: [Synth 8-6157] synthesizing module 'canny_edge' [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/Top module.v:23]
INFO: [Synth 8-6157] synthesizing module 'line_buffer_514' [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/lb_g1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'line_buffer_514' (0#1) [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/lb_g1.v:22]
INFO: [Synth 8-6157] synthesizing module 'gauss' [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/g1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'gauss' (0#1) [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/g1.v:23]
INFO: [Synth 8-6157] synthesizing module 'line_buffer_512' [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/lb_s1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'line_buffer_512' (0#1) [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/lb_s1.v:23]
INFO: [Synth 8-6157] synthesizing module 'sobel_top' [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/s1.v:23]
INFO: [Synth 8-6157] synthesizing module 'sobel_Gx' [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/s1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'sobel_Gx' (0#1) [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/s1.v:57]
INFO: [Synth 8-6157] synthesizing module 'sobel_Gy' [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/s1.v:120]
INFO: [Synth 8-6155] done synthesizing module 'sobel_Gy' (0#1) [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/s1.v:120]
INFO: [Synth 8-6157] synthesizing module 'angle_calc' [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/s1.v:183]
INFO: [Synth 8-6155] done synthesizing module 'angle_calc' (0#1) [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/s1.v:183]
INFO: [Synth 8-6155] done synthesizing module 'sobel_top' (0#1) [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/s1.v:23]
INFO: [Synth 8-6157] synthesizing module 'thresh_cont' [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/th1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'thresh_cont' (0#1) [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/th1.v:22]
INFO: [Synth 8-6157] synthesizing module 'line_buffer_508' [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/lb_nm1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'line_buffer_508' (0#1) [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/lb_nm1.v:22]
INFO: [Synth 8-6157] synthesizing module 'non_max_hyst' [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/nmh1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'non_max_hyst' (0#1) [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/nmh1.v:22]
INFO: [Synth 8-6157] synthesizing module 'line_buffer_506' [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/lb_el1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'line_buffer_506' (0#1) [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/lb_el1.v:22]
INFO: [Synth 8-6157] synthesizing module 'edge_linking' [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/el1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'edge_linking' (0#1) [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/el1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'canny_edge' (0#1) [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/Top module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_top' (0#1) [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/OV7670_top.v:25]
WARNING: [Synth 8-6014] Unused sequential element pd_reg was removed.  [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/ov7670_capture.v:71]
WARNING: [Synth 8-6014] Unused sequential element tt_reg was removed.  [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/s1.v:145]
WARNING: [Synth 8-6014] Unused sequential element s1_reg[3] was removed.  [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/nmh1.v:61]
WARNING: [Synth 8-3917] design OV7670_top has port pwdn driven by constant 0
WARNING: [Synth 8-3917] design OV7670_top has port reset_pin driven by constant 1
WARNING: [Synth 8-7129] Port rst in module non_max_hyst is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[19] in module sobel_Gx is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[18] in module sobel_Gx is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[17] in module sobel_Gx is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[16] in module sobel_Gx is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[15] in module sobel_Gx is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[14] in module sobel_Gx is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[13] in module sobel_Gx is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[12] in module sobel_Gx is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[11] in module sobel_Gx is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[10] in module sobel_Gx is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[9] in module sobel_Gx is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[8] in module sobel_Gx is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[7] in module sobel_Gx is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[6] in module sobel_Gx is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[5] in module sobel_Gx is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[4] in module sobel_Gx is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[3] in module sobel_Gx is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[2] in module sobel_Gx is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[1] in module sobel_Gx is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[0] in module sobel_Gx is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1723.086 ; gain = 773.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1723.086 ; gain = 773.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1723.086 ; gain = 773.961
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.395 . Memory (MB): peak = 1723.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.gen/sources_1/ip/clock_wiz_25/clock_wiz_25/clock_wiz_25_in_context.xdc] for cell 'plzz'
Finished Parsing XDC File [c:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.gen/sources_1/ip/clock_wiz_25/clock_wiz_25/clock_wiz_25_in_context.xdc] for cell 'plzz'
Parsing XDC File [c:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'M1'
Finished Parsing XDC File [c:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'M1'
Parsing XDC File [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/constrs_1/imports/reff/master.xdc]
Finished Parsing XDC File [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/constrs_1/imports/reff/master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/constrs_1/imports/reff/master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/OV7670_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/OV7670_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1831.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.177 . Memory (MB): peak = 1831.066 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1831.066 ; gain = 881.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1831.066 ; gain = 881.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  {c:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.gen/sources_1/ip/clock_wiz_25/clock_wiz_25/clock_wiz_25_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  {c:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.gen/sources_1/ip/clock_wiz_25/clock_wiz_25/clock_wiz_25_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for plzz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for M1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1831.066 ; gain = 881.941
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mSetup_ST_reg' in module 'ov7670_init'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                  iSTATE |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mSetup_ST_reg' using encoding 'one-hot' in module 'ov7670_init'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1831.066 ; gain = 881.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 17    
	   3 Input   20 Bit       Adders := 5     
	   4 Input   20 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 682   
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 6     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1931  
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 652   
	                2 Bit    Registers := 324   
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input   20 Bit        Muxes := 4     
	   4 Input   20 Bit        Muxes := 2     
	   3 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	  41 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 38    
	  59 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP T_high1, operation Mode is: A*(B:0x7d).
DSP Report: operator T_high1 is absorbed into DSP T_high1.
DSP Report: Generating DSP T_low1, operation Mode is: A*(B:0x41).
DSP Report: operator T_low1 is absorbed into DSP T_low1.
WARNING: [Synth 8-3936] Found unconnected internal register 'u_ov7670_capture/dout_reg' and it is trimmed from '16' to '11' bits. [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/ov7670_capture.v:74]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_ov7670_capture/d_latch_reg' and it is trimmed from '16' to '11' bits. [C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.srcs/sources_1/imports/reff/ov7670_capture.v:66]
WARNING: [Synth 8-3917] design OV7670_top has port pwdn driven by constant 0
WARNING: [Synth 8-3917] design OV7670_top has port reset_pin driven by constant 1
WARNING: [Synth 8-7129] Port rst in module non_max_hyst is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:28 ; elapsed = 00:06:29 . Memory (MB): peak = 1831.066 ; gain = 881.941
---------------------------------------------------------------------------------
 Sort Area is  T_high1_0 : 0 0 : 358 358 : Used 1 time 0
 Sort Area is  T_low1_2 : 0 0 : 358 358 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------------------+---------------------------------------------------+---------------+----------------+
|Module Name               | RTL Object                                        | Depth x Width | Implemented As | 
+--------------------------+---------------------------------------------------+---------------+----------------+
|I2C_OV7670_RGB565_Config2 | LUT_DATA                                          | 256x16        | LUT            | 
|I2C_Controller2           | I2C_BIT                                           | 64x1          | LUT            | 
|OV7670_top                | u_ov7670_init/u_I2C_Controller/I2C_BIT            | 64x1          | LUT            | 
|OV7670_top                | u_ov7670_init/u_I2C_OV7670_RGB565_Config/LUT_DATA | 256x16        | LUT            | 
+--------------------------+---------------------------------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|non_max_hyst | A*(B:0x7d)  | 20     | 7      | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|non_max_hyst | A*(B:0x41)  | 20     | 7      | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:39 ; elapsed = 00:06:41 . Memory (MB): peak = 1831.066 ; gain = 881.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:43 ; elapsed = 00:06:44 . Memory (MB): peak = 1831.066 ; gain = 881.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:46 ; elapsed = 00:06:47 . Memory (MB): peak = 1831.066 ; gain = 881.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:53 ; elapsed = 00:06:54 . Memory (MB): peak = 1831.066 ; gain = 881.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:53 ; elapsed = 00:06:54 . Memory (MB): peak = 1831.066 ; gain = 881.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:53 ; elapsed = 00:06:55 . Memory (MB): peak = 1831.066 ; gain = 881.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:53 ; elapsed = 00:06:55 . Memory (MB): peak = 1831.066 ; gain = 881.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:53 ; elapsed = 00:06:55 . Memory (MB): peak = 1831.066 ; gain = 881.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:53 ; elapsed = 00:06:55 . Memory (MB): peak = 1831.066 ; gain = 881.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|OV7670_top  | edge_det/el_1/s3_reg[0][2]          | 318    | 1     | YES          | NO                 | YES               | 0      | 10      | 
|OV7670_top  | edge_det/lb_gauss/out_data1_reg[5]  | 320    | 6     | YES          | NO                 | YES               | 0      | 60      | 
|OV7670_top  | edge_det/lb_sobel/out_data1_reg[7]  | 320    | 8     | YES          | NO                 | YES               | 0      | 80      | 
|OV7670_top  | edge_det/lb_nmh/out_data1_reg[19]   | 320    | 20    | YES          | NO                 | YES               | 0      | 200     | 
|OV7670_top  | edge_det/lb_nmh/out_data_ang_reg[1] | 321    | 2     | YES          | NO                 | YES               | 0      | 20      | 
|OV7670_top  | edge_det/lb_gauss/Shift2_reg[0][0]  | 320    | 6     | YES          | NO                 | YES               | 0      | 60      | 
|OV7670_top  | edge_det/lb_sobel/out_data4_reg[0]  | 320    | 8     | YES          | NO                 | YES               | 0      | 80      | 
|OV7670_top  | edge_det/lb_sobel/out_data3_reg[0]  | 320    | 8     | YES          | NO                 | YES               | 0      | 80      | 
|OV7670_top  | edge_det/lb_sobel/Shift4_reg[0][0]  | 320    | 8     | YES          | NO                 | YES               | 0      | 80      | 
|OV7670_top  | edge_det/lb_nmh/out_data2_reg[0]    | 320    | 20    | YES          | NO                 | YES               | 0      | 200     | 
|OV7670_top  | edge_det/el_1/s2_reg[1][1]          | 323    | 1     | YES          | NO                 | YES               | 0      | 11      | 
|OV7670_top  | edge_det/lb_el/Shift2_reg[1][2]     | 318    | 1     | YES          | NO                 | YES               | 0      | 10      | 
+------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|non_max_hyst | A'*B        | 20     | 7      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|non_max_hyst | A'*B        | 20     | 7      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clock_wiz_25  |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |clock_wiz   |     1|
|3     |BUFG        |     2|
|4     |CARRY4      |   234|
|5     |DSP48E1     |     2|
|6     |LUT1        |    53|
|7     |LUT2        |   422|
|8     |LUT3        |   239|
|9     |LUT4        |   296|
|10    |LUT5        |   145|
|11    |LUT6        |   386|
|12    |MUXF7       |    25|
|13    |MUXF8       |    11|
|14    |SRLC32E     |   891|
|15    |FDCE        |    36|
|16    |FDPE        |     9|
|17    |FDRE        |  1423|
|18    |IBUF        |    10|
|19    |IOBUF       |     1|
|20    |OBUF        |    22|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:53 ; elapsed = 00:06:55 . Memory (MB): peak = 1831.066 ; gain = 881.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:33 ; elapsed = 00:06:48 . Memory (MB): peak = 1831.066 ; gain = 773.961
Synthesis Optimization Complete : Time (s): cpu = 00:06:54 ; elapsed = 00:06:55 . Memory (MB): peak = 1831.066 ; gain = 881.941
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1831.066 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 273 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1831.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Synth Design complete | Checksum: bb70d1cc
INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:00 ; elapsed = 00:07:03 . Memory (MB): peak = 1831.066 ; gain = 1300.254
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1831.066 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/patel/Desktop/--/sem7/internship/ankur sir/30_8_2024/30_8_2024.runs/synth_1/OV7670_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file OV7670_top_utilization_synth.rpt -pb OV7670_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep  1 19:44:10 2024...
