<stg><name>dense_latency<ap_ufixed,ap_fixed<16,6,4,0,0>,PARAMEST_NN_config12></name>


<trans_list>

<trans id="1619" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1620" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1621" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1622" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2 %data_31_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_31_val

]]></Node>
<StgValue><ssdm name="data_31_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3 %data_30_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_30_val

]]></Node>
<StgValue><ssdm name="data_30_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4 %data_29_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_29_val

]]></Node>
<StgValue><ssdm name="data_29_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:5 %data_28_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_28_val

]]></Node>
<StgValue><ssdm name="data_28_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:6 %data_27_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_27_val

]]></Node>
<StgValue><ssdm name="data_27_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:7 %data_26_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_26_val

]]></Node>
<StgValue><ssdm name="data_26_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:8 %data_25_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_25_val

]]></Node>
<StgValue><ssdm name="data_25_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:9 %data_24_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_24_val

]]></Node>
<StgValue><ssdm name="data_24_val_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:10 %data_23_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_23_val

]]></Node>
<StgValue><ssdm name="data_23_val_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:11 %data_22_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_22_val

]]></Node>
<StgValue><ssdm name="data_22_val_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:12 %data_21_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_21_val

]]></Node>
<StgValue><ssdm name="data_21_val_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:13 %data_20_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_20_val

]]></Node>
<StgValue><ssdm name="data_20_val_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:14 %data_19_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_19_val

]]></Node>
<StgValue><ssdm name="data_19_val_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:15 %data_18_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_18_val

]]></Node>
<StgValue><ssdm name="data_18_val_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:16 %data_17_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_17_val

]]></Node>
<StgValue><ssdm name="data_17_val_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:17 %data_16_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_16_val

]]></Node>
<StgValue><ssdm name="data_16_val_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:18 %data_15_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_15_val

]]></Node>
<StgValue><ssdm name="data_15_val_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:19 %data_14_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_14_val

]]></Node>
<StgValue><ssdm name="data_14_val_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:20 %data_13_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_13_val

]]></Node>
<StgValue><ssdm name="data_13_val_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:21 %data_12_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_12_val

]]></Node>
<StgValue><ssdm name="data_12_val_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:22 %data_10_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_10_val

]]></Node>
<StgValue><ssdm name="data_10_val_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:23 %data_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_9_val

]]></Node>
<StgValue><ssdm name="data_9_val_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:24 %data_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_8_val

]]></Node>
<StgValue><ssdm name="data_8_val_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:25 %data_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_7_val

]]></Node>
<StgValue><ssdm name="data_7_val_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:26 %data_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_6_val

]]></Node>
<StgValue><ssdm name="data_6_val_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:27 %data_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_5_val

]]></Node>
<StgValue><ssdm name="data_5_val_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:28 %data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val

]]></Node>
<StgValue><ssdm name="data_4_val_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:29 %data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val

]]></Node>
<StgValue><ssdm name="data_3_val_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:30 %data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val

]]></Node>
<StgValue><ssdm name="data_2_val_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:31 %data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val

]]></Node>
<StgValue><ssdm name="data_1_val_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:32 %data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val

]]></Node>
<StgValue><ssdm name="data_0_val_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="16">
<![CDATA[
entry:33 %conv_i_i = zext i16 %data_0_val_read

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="30" op_0_bw="16">
<![CDATA[
entry:34 %zext_ln70 = zext i16 %data_0_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="31" op_0_bw="16">
<![CDATA[
entry:35 %zext_ln70_293 = zext i16 %data_0_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_293"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:36 %mul_ln73 = mul i31 %zext_ln70_293, i31 21224

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:37 %trunc_ln = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="10">
<![CDATA[
entry:38 %zext_ln42 = zext i10 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:39 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73, i32 21

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:40 %tmp_5559 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5559"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="20" op_0_bw="31">
<![CDATA[
entry:41 %trunc_ln42 = trunc i31 %mul_ln73

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:42 %icmp_ln42 = icmp_ne  i20 %trunc_ln42, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:43 %or_ln42 = or i1 %tmp, i1 %icmp_ln42

]]></Node>
<StgValue><ssdm name="or_ln42"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:44 %and_ln42 = and i1 %or_ln42, i1 %tmp_5559

]]></Node>
<StgValue><ssdm name="and_ln42"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="1">
<![CDATA[
entry:45 %zext_ln73 = zext i1 %and_ln42

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:46 %mul_ln73_1403 = mul i30 %zext_ln70, i30 1073735591

]]></Node>
<StgValue><ssdm name="mul_ln73_1403"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:47 %trunc_ln42_s = partselect i9 @_ssdm_op_PartSelect.i9.i30.i32.i32, i30 %mul_ln73_1403, i32 21, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln42_s"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="9">
<![CDATA[
entry:48 %sext_ln42 = sext i9 %trunc_ln42_s

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry:49 %tmp_5560 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1403, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5560"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry:50 %tmp_5561 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1403, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5561"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="20" op_0_bw="30">
<![CDATA[
entry:51 %trunc_ln42_2407 = trunc i30 %mul_ln73_1403

]]></Node>
<StgValue><ssdm name="trunc_ln42_2407"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:52 %icmp_ln42_1501 = icmp_ne  i20 %trunc_ln42_2407, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1501"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:53 %or_ln42_1501 = or i1 %tmp_5560, i1 %icmp_ln42_1501

]]></Node>
<StgValue><ssdm name="or_ln42_1501"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:54 %and_ln42_1501 = and i1 %or_ln42_1501, i1 %tmp_5561

]]></Node>
<StgValue><ssdm name="and_ln42_1501"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="1">
<![CDATA[
entry:55 %zext_ln42_1490 = zext i1 %and_ln42_1501

]]></Node>
<StgValue><ssdm name="zext_ln42_1490"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:56 %mult = add i10 %sext_ln42, i10 %zext_ln42_1490

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="10">
<![CDATA[
entry:57 %sext_ln17_650 = sext i10 %mult

]]></Node>
<StgValue><ssdm name="sext_ln17_650"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry:58 %tmp_s = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_0_val_read, i15 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="31">
<![CDATA[
entry:59 %zext_ln73_242 = zext i31 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln73_242"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="16">
<![CDATA[
entry:60 %trunc_ln73 = trunc i16 %data_0_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln73"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="21" op_0_bw="21" op_1_bw="6" op_2_bw="15">
<![CDATA[
entry:61 %trunc_ln4 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i6.i15, i6 %trunc_ln73, i15 0

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="21" op_0_bw="16">
<![CDATA[
entry:62 %zext_ln73_215 = zext i16 %data_0_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_215"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:63 %sub_ln73_75 = sub i32 %conv_i_i, i32 %zext_ln73_242

]]></Node>
<StgValue><ssdm name="sub_ln73_75"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:64 %sub_ln42 = sub i21 %zext_ln73_215, i21 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sub_ln42"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:65 %trunc_ln42_1502 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_75, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1502"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="11">
<![CDATA[
entry:66 %sext_ln42_724 = sext i11 %trunc_ln42_1502

]]></Node>
<StgValue><ssdm name="sext_ln42_724"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:67 %tmp_5562 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_75, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5562"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
entry:68 %tmp_5563 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sub_ln42, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5563"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="20" op_0_bw="32">
<![CDATA[
entry:69 %trunc_ln42_2408 = trunc i32 %sub_ln73_75

]]></Node>
<StgValue><ssdm name="trunc_ln42_2408"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:70 %icmp_ln42_1502 = icmp_ne  i20 %trunc_ln42_2408, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1502"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:71 %or_ln42_1502 = or i1 %tmp_5562, i1 %icmp_ln42_1502

]]></Node>
<StgValue><ssdm name="or_ln42_1502"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:72 %and_ln42_1502 = and i1 %or_ln42_1502, i1 %tmp_5563

]]></Node>
<StgValue><ssdm name="and_ln42_1502"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="1">
<![CDATA[
entry:73 %zext_ln42_1491 = zext i1 %and_ln42_1502

]]></Node>
<StgValue><ssdm name="zext_ln42_1491"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:74 %mult_1387 = add i12 %sext_ln42_724, i12 %zext_ln42_1491

]]></Node>
<StgValue><ssdm name="mult_1387"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="13" op_0_bw="12">
<![CDATA[
entry:75 %sext_ln17 = sext i12 %mult_1387

]]></Node>
<StgValue><ssdm name="sext_ln17"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="31" op_0_bw="16">
<![CDATA[
entry:76 %zext_ln70_294 = zext i16 %data_1_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_294"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:77 %mul_ln73_1404 = mul i31 %zext_ln70_294, i31 25920

]]></Node>
<StgValue><ssdm name="mul_ln73_1404"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="10" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:78 %trunc_ln42_1503 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1404, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1503"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:79 %tmp_5564 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1404, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5564"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:80 %tmp_5565 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1404, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5565"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="20" op_0_bw="31">
<![CDATA[
entry:81 %trunc_ln42_2409 = trunc i31 %mul_ln73_1404

]]></Node>
<StgValue><ssdm name="trunc_ln42_2409"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:82 %icmp_ln42_1503 = icmp_ne  i20 %trunc_ln42_2409, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1503"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:83 %or_ln42_1503 = or i1 %tmp_5564, i1 %icmp_ln42_1503

]]></Node>
<StgValue><ssdm name="or_ln42_1503"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:84 %and_ln42_1503 = and i1 %or_ln42_1503, i1 %tmp_5565

]]></Node>
<StgValue><ssdm name="and_ln42_1503"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="1">
<![CDATA[
entry:85 %zext_ln73_216 = zext i1 %and_ln42_1503

]]></Node>
<StgValue><ssdm name="zext_ln73_216"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:86 %mul_ln73_1405 = mul i31 %zext_ln70_294, i31 2147473194

]]></Node>
<StgValue><ssdm name="mul_ln73_1405"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:87 %trunc_ln42_2405 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1405, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_2405"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="10">
<![CDATA[
entry:88 %sext_ln42_725 = sext i10 %trunc_ln42_2405

]]></Node>
<StgValue><ssdm name="sext_ln42_725"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:89 %tmp_5566 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1405, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5566"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:90 %tmp_5567 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1405, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5567"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="20" op_0_bw="31">
<![CDATA[
entry:91 %trunc_ln42_2410 = trunc i31 %mul_ln73_1405

]]></Node>
<StgValue><ssdm name="trunc_ln42_2410"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:92 %icmp_ln42_1504 = icmp_ne  i20 %trunc_ln42_2410, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1504"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:93 %or_ln42_1504 = or i1 %tmp_5566, i1 %icmp_ln42_1504

]]></Node>
<StgValue><ssdm name="or_ln42_1504"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:94 %and_ln42_1504 = and i1 %or_ln42_1504, i1 %tmp_5567

]]></Node>
<StgValue><ssdm name="and_ln42_1504"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="1">
<![CDATA[
entry:95 %and_ln42_4517_cast = zext i1 %and_ln42_1504

]]></Node>
<StgValue><ssdm name="and_ln42_4517_cast"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="16">
<![CDATA[
entry:96 %conv_i_i_2 = zext i16 %data_2_val_read

]]></Node>
<StgValue><ssdm name="conv_i_i_2"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="31" op_0_bw="16">
<![CDATA[
entry:97 %zext_ln70_295 = zext i16 %data_2_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_295"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="27" op_0_bw="16">
<![CDATA[
entry:98 %zext_ln70_296 = zext i16 %data_2_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_296"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:99 %mul_ln73_1406 = mul i27 %zext_ln70_296, i27 1050

]]></Node>
<StgValue><ssdm name="mul_ln73_1406"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="6" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:100 %trunc_ln42_1505 = partselect i6 @_ssdm_op_PartSelect.i6.i27.i32.i32, i27 %mul_ln73_1406, i32 21, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln42_1505"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="6">
<![CDATA[
entry:101 %zext_ln42_1492 = zext i6 %trunc_ln42_1505

]]></Node>
<StgValue><ssdm name="zext_ln42_1492"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
entry:102 %tmp_5568 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln73_1406, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5568"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
entry:103 %tmp_5569 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln73_1406, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5569"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="20" op_0_bw="27">
<![CDATA[
entry:104 %trunc_ln42_2411 = trunc i27 %mul_ln73_1406

]]></Node>
<StgValue><ssdm name="trunc_ln42_2411"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:105 %icmp_ln42_1505 = icmp_ne  i20 %trunc_ln42_2411, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1505"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:106 %or_ln42_1505 = or i1 %tmp_5568, i1 %icmp_ln42_1505

]]></Node>
<StgValue><ssdm name="or_ln42_1505"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:107 %and_ln42_1505 = and i1 %or_ln42_1505, i1 %tmp_5569

]]></Node>
<StgValue><ssdm name="and_ln42_1505"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="1">
<![CDATA[
entry:108 %zext_ln73_217 = zext i1 %and_ln42_1505

]]></Node>
<StgValue><ssdm name="zext_ln73_217"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry:109 %shl_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_2_val_read, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="31">
<![CDATA[
entry:110 %zext_ln73_218 = zext i31 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln73_218"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:111 %sub_ln73 = sub i32 %zext_ln73_218, i32 %conv_i_i_2

]]></Node>
<StgValue><ssdm name="sub_ln73"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:112 %trunc_ln42_1506 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1506"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="11">
<![CDATA[
entry:113 %zext_ln42_1493 = zext i11 %trunc_ln42_1506

]]></Node>
<StgValue><ssdm name="zext_ln42_1493"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:114 %tmp_5570 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5570"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:115 %tmp_5571 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5571"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="20" op_0_bw="32">
<![CDATA[
entry:116 %trunc_ln42_2412 = trunc i32 %sub_ln73

]]></Node>
<StgValue><ssdm name="trunc_ln42_2412"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:117 %icmp_ln42_1506 = icmp_ne  i20 %trunc_ln42_2412, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1506"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:118 %or_ln42_1506 = or i1 %tmp_5570, i1 %icmp_ln42_1506

]]></Node>
<StgValue><ssdm name="or_ln42_1506"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:119 %and_ln42_1506 = and i1 %or_ln42_1506, i1 %tmp_5571

]]></Node>
<StgValue><ssdm name="and_ln42_1506"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="1">
<![CDATA[
entry:120 %zext_ln42_1494 = zext i1 %and_ln42_1506

]]></Node>
<StgValue><ssdm name="zext_ln42_1494"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:121 %mult_1388 = add i12 %zext_ln42_1493, i12 %zext_ln42_1494

]]></Node>
<StgValue><ssdm name="mult_1388"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="12">
<![CDATA[
entry:122 %zext_ln17 = zext i12 %mult_1388

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:123 %mul_ln73_1407 = mul i31 %zext_ln70_295, i31 2147471042

]]></Node>
<StgValue><ssdm name="mul_ln73_1407"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:124 %trunc_ln42_2406 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1407, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_2406"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="10">
<![CDATA[
entry:125 %sext_ln42_726 = sext i10 %trunc_ln42_2406

]]></Node>
<StgValue><ssdm name="sext_ln42_726"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:126 %tmp_5572 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1407, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5572"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:127 %tmp_5573 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1407, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5573"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="20" op_0_bw="31">
<![CDATA[
entry:128 %trunc_ln42_2413 = trunc i31 %mul_ln73_1407

]]></Node>
<StgValue><ssdm name="trunc_ln42_2413"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:129 %icmp_ln42_1507 = icmp_ne  i20 %trunc_ln42_2413, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1507"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:130 %or_ln42_1507 = or i1 %tmp_5572, i1 %icmp_ln42_1507

]]></Node>
<StgValue><ssdm name="or_ln42_1507"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:131 %and_ln42_1507 = and i1 %or_ln42_1507, i1 %tmp_5573

]]></Node>
<StgValue><ssdm name="and_ln42_1507"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="1">
<![CDATA[
entry:132 %and_ln42_4526_cast = zext i1 %and_ln42_1507

]]></Node>
<StgValue><ssdm name="and_ln42_4526_cast"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="16">
<![CDATA[
entry:133 %conv_i_i_3 = zext i16 %data_3_val_read

]]></Node>
<StgValue><ssdm name="conv_i_i_3"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="29" op_0_bw="16">
<![CDATA[
entry:134 %zext_ln70_297 = zext i16 %data_3_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_297"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:135 %mul_ln73_1408 = mul i29 %zext_ln70_297, i29 4902

]]></Node>
<StgValue><ssdm name="mul_ln73_1408"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:136 %trunc_ln42_1508 = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %mul_ln73_1408, i32 21, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln42_1508"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="8">
<![CDATA[
entry:137 %zext_ln42_1495 = zext i8 %trunc_ln42_1508

]]></Node>
<StgValue><ssdm name="zext_ln42_1495"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry:138 %tmp_5574 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1408, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5574"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry:139 %tmp_5575 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1408, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5575"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="20" op_0_bw="29">
<![CDATA[
entry:140 %trunc_ln42_2414 = trunc i29 %mul_ln73_1408

]]></Node>
<StgValue><ssdm name="trunc_ln42_2414"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:141 %icmp_ln42_1508 = icmp_ne  i20 %trunc_ln42_2414, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1508"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:142 %or_ln42_1508 = or i1 %tmp_5574, i1 %icmp_ln42_1508

]]></Node>
<StgValue><ssdm name="or_ln42_1508"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:143 %and_ln42_1508 = and i1 %or_ln42_1508, i1 %tmp_5575

]]></Node>
<StgValue><ssdm name="and_ln42_1508"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="1">
<![CDATA[
entry:144 %zext_ln73_219 = zext i1 %and_ln42_1508

]]></Node>
<StgValue><ssdm name="zext_ln73_219"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry:145 %shl_ln73_s = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_3_val_read, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln73_s"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="31">
<![CDATA[
entry:146 %zext_ln73_220 = zext i31 %shl_ln73_s

]]></Node>
<StgValue><ssdm name="zext_ln73_220"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:147 %sub_ln73_49 = sub i32 %zext_ln73_220, i32 %conv_i_i_3

]]></Node>
<StgValue><ssdm name="sub_ln73_49"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:148 %trunc_ln42_1509 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_49, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1509"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="11">
<![CDATA[
entry:149 %zext_ln42_1496 = zext i11 %trunc_ln42_1509

]]></Node>
<StgValue><ssdm name="zext_ln42_1496"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:150 %tmp_5576 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_49, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5576"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:151 %tmp_5577 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_49, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5577"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="20" op_0_bw="32">
<![CDATA[
entry:152 %trunc_ln42_2415 = trunc i32 %sub_ln73_49

]]></Node>
<StgValue><ssdm name="trunc_ln42_2415"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:153 %icmp_ln42_1509 = icmp_ne  i20 %trunc_ln42_2415, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1509"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:154 %or_ln42_1509 = or i1 %tmp_5576, i1 %icmp_ln42_1509

]]></Node>
<StgValue><ssdm name="or_ln42_1509"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:155 %and_ln42_1509 = and i1 %or_ln42_1509, i1 %tmp_5577

]]></Node>
<StgValue><ssdm name="and_ln42_1509"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="1">
<![CDATA[
entry:156 %zext_ln42_1497 = zext i1 %and_ln42_1509

]]></Node>
<StgValue><ssdm name="zext_ln42_1497"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:157 %mult_1389 = add i12 %zext_ln42_1496, i12 %zext_ln42_1497

]]></Node>
<StgValue><ssdm name="mult_1389"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="14" op_0_bw="12">
<![CDATA[
entry:158 %zext_ln17_722 = zext i12 %mult_1389

]]></Node>
<StgValue><ssdm name="zext_ln17_722"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:159 %mul_ln73_1409 = mul i32 %conv_i_i_3, i32 4294948206

]]></Node>
<StgValue><ssdm name="mul_ln73_1409"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:160 %trunc_ln42_1510 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %mul_ln73_1409, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1510"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="11">
<![CDATA[
entry:161 %sext_ln42_727 = sext i11 %trunc_ln42_1510

]]></Node>
<StgValue><ssdm name="sext_ln42_727"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:162 %tmp_5578 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1409, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5578"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:163 %tmp_5579 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1409, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5579"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="20" op_0_bw="32">
<![CDATA[
entry:164 %trunc_ln42_2416 = trunc i32 %mul_ln73_1409

]]></Node>
<StgValue><ssdm name="trunc_ln42_2416"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:165 %icmp_ln42_1510 = icmp_ne  i20 %trunc_ln42_2416, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1510"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:166 %or_ln42_1510 = or i1 %tmp_5578, i1 %icmp_ln42_1510

]]></Node>
<StgValue><ssdm name="or_ln42_1510"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:167 %and_ln42_1510 = and i1 %or_ln42_1510, i1 %tmp_5579

]]></Node>
<StgValue><ssdm name="and_ln42_1510"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="2" op_0_bw="1">
<![CDATA[
entry:168 %and_ln42_4535_cast = zext i1 %and_ln42_1510

]]></Node>
<StgValue><ssdm name="and_ln42_4535_cast"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="16">
<![CDATA[
entry:169 %conv_i_i_4 = zext i16 %data_4_val_read

]]></Node>
<StgValue><ssdm name="conv_i_i_4"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="31" op_0_bw="16">
<![CDATA[
entry:170 %zext_ln70_298 = zext i16 %data_4_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_298"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:171 %mul_ln73_1410 = mul i31 %zext_ln70_298, i31 21974

]]></Node>
<StgValue><ssdm name="mul_ln73_1410"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="10" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:172 %trunc_ln42_1511 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1410, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1511"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="10">
<![CDATA[
entry:173 %zext_ln42_1498 = zext i10 %trunc_ln42_1511

]]></Node>
<StgValue><ssdm name="zext_ln42_1498"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:174 %tmp_5580 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1410, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5580"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:175 %tmp_5581 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1410, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5581"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="20" op_0_bw="31">
<![CDATA[
entry:176 %trunc_ln42_2417 = trunc i31 %mul_ln73_1410

]]></Node>
<StgValue><ssdm name="trunc_ln42_2417"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:177 %icmp_ln42_1511 = icmp_ne  i20 %trunc_ln42_2417, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1511"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:178 %or_ln42_1511 = or i1 %tmp_5580, i1 %icmp_ln42_1511

]]></Node>
<StgValue><ssdm name="or_ln42_1511"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:179 %and_ln42_1511 = and i1 %or_ln42_1511, i1 %tmp_5581

]]></Node>
<StgValue><ssdm name="and_ln42_1511"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="2" op_0_bw="1">
<![CDATA[
entry:180 %zext_ln73_221 = zext i1 %and_ln42_1511

]]></Node>
<StgValue><ssdm name="zext_ln73_221"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry:181 %shl_ln73_35 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_4_val_read, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln73_35"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="31">
<![CDATA[
entry:182 %zext_ln73_222 = zext i31 %shl_ln73_35

]]></Node>
<StgValue><ssdm name="zext_ln73_222"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:183 %sub_ln73_50 = sub i32 %zext_ln73_222, i32 %conv_i_i_4

]]></Node>
<StgValue><ssdm name="sub_ln73_50"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:184 %trunc_ln42_1512 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_50, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1512"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="11">
<![CDATA[
entry:185 %zext_ln42_1499 = zext i11 %trunc_ln42_1512

]]></Node>
<StgValue><ssdm name="zext_ln42_1499"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:186 %tmp_5582 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_50, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5582"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:187 %tmp_5583 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_50, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5583"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="20" op_0_bw="32">
<![CDATA[
entry:188 %trunc_ln42_2418 = trunc i32 %sub_ln73_50

]]></Node>
<StgValue><ssdm name="trunc_ln42_2418"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:189 %icmp_ln42_1512 = icmp_ne  i20 %trunc_ln42_2418, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1512"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:190 %or_ln42_1512 = or i1 %tmp_5582, i1 %icmp_ln42_1512

]]></Node>
<StgValue><ssdm name="or_ln42_1512"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:191 %and_ln42_1512 = and i1 %or_ln42_1512, i1 %tmp_5583

]]></Node>
<StgValue><ssdm name="and_ln42_1512"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="1">
<![CDATA[
entry:192 %zext_ln42_1500 = zext i1 %and_ln42_1512

]]></Node>
<StgValue><ssdm name="zext_ln42_1500"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:193 %mult_1390 = add i12 %zext_ln42_1499, i12 %zext_ln42_1500

]]></Node>
<StgValue><ssdm name="mult_1390"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="16">
<![CDATA[
entry:195 %conv_i_i_5 = zext i16 %data_5_val_read

]]></Node>
<StgValue><ssdm name="conv_i_i_5"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="31" op_0_bw="16">
<![CDATA[
entry:196 %zext_ln70_299 = zext i16 %data_5_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_299"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="29" op_0_bw="16">
<![CDATA[
entry:197 %zext_ln70_300 = zext i16 %data_5_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_300"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="30" op_0_bw="16">
<![CDATA[
entry:198 %zext_ln70_301 = zext i16 %data_5_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_301"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:199 %mul_ln73_1411 = mul i30 %zext_ln70_301, i30 11677

]]></Node>
<StgValue><ssdm name="mul_ln73_1411"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="9" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:200 %trunc_ln42_1513 = partselect i9 @_ssdm_op_PartSelect.i9.i30.i32.i32, i30 %mul_ln73_1411, i32 21, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln42_1513"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="9">
<![CDATA[
entry:201 %zext_ln42_1501 = zext i9 %trunc_ln42_1513

]]></Node>
<StgValue><ssdm name="zext_ln42_1501"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry:202 %tmp_5584 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1411, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5584"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry:203 %tmp_5585 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1411, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5585"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="20" op_0_bw="30">
<![CDATA[
entry:204 %trunc_ln42_2419 = trunc i30 %mul_ln73_1411

]]></Node>
<StgValue><ssdm name="trunc_ln42_2419"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:205 %icmp_ln42_1513 = icmp_ne  i20 %trunc_ln42_2419, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1513"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:206 %or_ln42_1513 = or i1 %tmp_5584, i1 %icmp_ln42_1513

]]></Node>
<StgValue><ssdm name="or_ln42_1513"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:207 %and_ln42_1513 = and i1 %or_ln42_1513, i1 %tmp_5585

]]></Node>
<StgValue><ssdm name="and_ln42_1513"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="2" op_0_bw="1">
<![CDATA[
entry:208 %zext_ln73_223 = zext i1 %and_ln42_1513

]]></Node>
<StgValue><ssdm name="zext_ln73_223"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:209 %mul_ln73_1412 = mul i29 %zext_ln70_300, i29 4747

]]></Node>
<StgValue><ssdm name="mul_ln73_1412"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:210 %trunc_ln42_1514 = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %mul_ln73_1412, i32 21, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln42_1514"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="8">
<![CDATA[
entry:211 %zext_ln42_1502 = zext i8 %trunc_ln42_1514

]]></Node>
<StgValue><ssdm name="zext_ln42_1502"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry:212 %tmp_5586 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1412, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5586"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry:213 %tmp_5587 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1412, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5587"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="20" op_0_bw="29">
<![CDATA[
entry:214 %trunc_ln42_2420 = trunc i29 %mul_ln73_1412

]]></Node>
<StgValue><ssdm name="trunc_ln42_2420"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:215 %icmp_ln42_1514 = icmp_ne  i20 %trunc_ln42_2420, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1514"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:216 %or_ln42_1514 = or i1 %tmp_5586, i1 %icmp_ln42_1514

]]></Node>
<StgValue><ssdm name="or_ln42_1514"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:217 %and_ln42_1514 = and i1 %or_ln42_1514, i1 %tmp_5587

]]></Node>
<StgValue><ssdm name="and_ln42_1514"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="2" op_0_bw="1">
<![CDATA[
entry:218 %zext_ln73_224 = zext i1 %and_ln42_1514

]]></Node>
<StgValue><ssdm name="zext_ln73_224"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry:219 %tmp_936 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_5_val_read, i15 0

]]></Node>
<StgValue><ssdm name="tmp_936"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="31">
<![CDATA[
entry:220 %zext_ln73_243 = zext i31 %tmp_936

]]></Node>
<StgValue><ssdm name="zext_ln73_243"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="16">
<![CDATA[
entry:221 %trunc_ln73_77 = trunc i16 %data_5_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln73_77"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="21" op_0_bw="21" op_1_bw="6" op_2_bw="15">
<![CDATA[
entry:222 %trunc_ln73_s = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i6.i15, i6 %trunc_ln73_77, i15 0

]]></Node>
<StgValue><ssdm name="trunc_ln73_s"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="21" op_0_bw="16">
<![CDATA[
entry:223 %zext_ln73_225 = zext i16 %data_5_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_225"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:224 %sub_ln73_76 = sub i32 %conv_i_i_5, i32 %zext_ln73_243

]]></Node>
<StgValue><ssdm name="sub_ln73_76"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:225 %sub_ln42_47 = sub i21 %zext_ln73_225, i21 %trunc_ln73_s

]]></Node>
<StgValue><ssdm name="sub_ln42_47"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:226 %trunc_ln42_1515 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_76, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1515"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="11">
<![CDATA[
entry:227 %sext_ln42_728 = sext i11 %trunc_ln42_1515

]]></Node>
<StgValue><ssdm name="sext_ln42_728"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:228 %tmp_5588 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_76, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5588"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
entry:229 %tmp_5589 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sub_ln42_47, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5589"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="20" op_0_bw="32">
<![CDATA[
entry:230 %trunc_ln42_2421 = trunc i32 %sub_ln73_76

]]></Node>
<StgValue><ssdm name="trunc_ln42_2421"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:231 %icmp_ln42_1515 = icmp_ne  i20 %trunc_ln42_2421, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1515"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:232 %or_ln42_1515 = or i1 %tmp_5588, i1 %icmp_ln42_1515

]]></Node>
<StgValue><ssdm name="or_ln42_1515"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:233 %and_ln42_1515 = and i1 %or_ln42_1515, i1 %tmp_5589

]]></Node>
<StgValue><ssdm name="and_ln42_1515"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="1">
<![CDATA[
entry:234 %zext_ln42_1503 = zext i1 %and_ln42_1515

]]></Node>
<StgValue><ssdm name="zext_ln42_1503"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:235 %mult_1391 = add i12 %sext_ln42_728, i12 %zext_ln42_1503

]]></Node>
<StgValue><ssdm name="mult_1391"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:237 %mul_ln73_1413 = mul i31 %zext_ln70_299, i31 2147469618

]]></Node>
<StgValue><ssdm name="mul_ln73_1413"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="10" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:238 %trunc_ln42_2422 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1413, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_2422"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="10">
<![CDATA[
entry:239 %sext_ln42_729 = sext i10 %trunc_ln42_2422

]]></Node>
<StgValue><ssdm name="sext_ln42_729"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:240 %tmp_5590 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1413, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5590"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:241 %tmp_5591 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1413, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5591"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="20" op_0_bw="31">
<![CDATA[
entry:242 %trunc_ln42_2423 = trunc i31 %mul_ln73_1413

]]></Node>
<StgValue><ssdm name="trunc_ln42_2423"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:243 %icmp_ln42_1516 = icmp_ne  i20 %trunc_ln42_2423, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1516"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:244 %or_ln42_1516 = or i1 %tmp_5590, i1 %icmp_ln42_1516

]]></Node>
<StgValue><ssdm name="or_ln42_1516"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:245 %and_ln42_1516 = and i1 %or_ln42_1516, i1 %tmp_5591

]]></Node>
<StgValue><ssdm name="and_ln42_1516"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="2" op_0_bw="1">
<![CDATA[
entry:246 %and_ln42_4553_cast = zext i1 %and_ln42_1516

]]></Node>
<StgValue><ssdm name="and_ln42_4553_cast"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="31" op_0_bw="16">
<![CDATA[
entry:247 %zext_ln70_302 = zext i16 %data_6_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_302"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="30" op_0_bw="16">
<![CDATA[
entry:248 %zext_ln70_303 = zext i16 %data_6_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_303"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:249 %mul_ln73_1414 = mul i30 %zext_ln70_303, i30 15006

]]></Node>
<StgValue><ssdm name="mul_ln73_1414"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="9" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:250 %trunc_ln42_1517 = partselect i9 @_ssdm_op_PartSelect.i9.i30.i32.i32, i30 %mul_ln73_1414, i32 21, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln42_1517"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="9">
<![CDATA[
entry:251 %zext_ln42_1504 = zext i9 %trunc_ln42_1517

]]></Node>
<StgValue><ssdm name="zext_ln42_1504"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry:252 %tmp_5592 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1414, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5592"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry:253 %tmp_5593 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1414, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5593"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="20" op_0_bw="30">
<![CDATA[
entry:254 %trunc_ln42_2424 = trunc i30 %mul_ln73_1414

]]></Node>
<StgValue><ssdm name="trunc_ln42_2424"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:255 %icmp_ln42_1517 = icmp_ne  i20 %trunc_ln42_2424, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1517"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:256 %or_ln42_1517 = or i1 %tmp_5592, i1 %icmp_ln42_1517

]]></Node>
<StgValue><ssdm name="or_ln42_1517"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:257 %and_ln42_1517 = and i1 %or_ln42_1517, i1 %tmp_5593

]]></Node>
<StgValue><ssdm name="and_ln42_1517"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="2" op_0_bw="1">
<![CDATA[
entry:258 %zext_ln73_226 = zext i1 %and_ln42_1517

]]></Node>
<StgValue><ssdm name="zext_ln73_226"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:259 %mul_ln73_1415 = mul i31 %zext_ln70_302, i31 18361

]]></Node>
<StgValue><ssdm name="mul_ln73_1415"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="10" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:260 %trunc_ln42_1518 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1415, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1518"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:261 %tmp_5594 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1415, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5594"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:262 %tmp_5595 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1415, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5595"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="20" op_0_bw="31">
<![CDATA[
entry:263 %trunc_ln42_2425 = trunc i31 %mul_ln73_1415

]]></Node>
<StgValue><ssdm name="trunc_ln42_2425"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:264 %icmp_ln42_1518 = icmp_ne  i20 %trunc_ln42_2425, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1518"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:265 %or_ln42_1518 = or i1 %tmp_5594, i1 %icmp_ln42_1518

]]></Node>
<StgValue><ssdm name="or_ln42_1518"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:266 %and_ln42_1518 = and i1 %or_ln42_1518, i1 %tmp_5595

]]></Node>
<StgValue><ssdm name="and_ln42_1518"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="1">
<![CDATA[
entry:267 %zext_ln42_1505 = zext i1 %and_ln42_1518

]]></Node>
<StgValue><ssdm name="zext_ln42_1505"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:268 %mult_1392 = add i10 %trunc_ln42_1518, i10 %zext_ln42_1505

]]></Node>
<StgValue><ssdm name="mult_1392"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="10">
<![CDATA[
entry:269 %zext_ln17_721 = zext i10 %mult_1392

]]></Node>
<StgValue><ssdm name="zext_ln17_721"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="16">
<![CDATA[
entry:270 %conv_i_i_7 = zext i16 %data_7_val_read

]]></Node>
<StgValue><ssdm name="conv_i_i_7"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry:271 %tmp_937 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_7_val_read, i15 0

]]></Node>
<StgValue><ssdm name="tmp_937"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="31">
<![CDATA[
entry:272 %zext_ln73_244 = zext i31 %tmp_937

]]></Node>
<StgValue><ssdm name="zext_ln73_244"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="6" op_0_bw="16">
<![CDATA[
entry:273 %trunc_ln73_78 = trunc i16 %data_7_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln73_78"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="21" op_0_bw="21" op_1_bw="6" op_2_bw="15">
<![CDATA[
entry:274 %trunc_ln73_48 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i6.i15, i6 %trunc_ln73_78, i15 0

]]></Node>
<StgValue><ssdm name="trunc_ln73_48"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="21" op_0_bw="16">
<![CDATA[
entry:275 %zext_ln73_227 = zext i16 %data_7_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_227"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:276 %sub_ln73_77 = sub i32 %conv_i_i_7, i32 %zext_ln73_244

]]></Node>
<StgValue><ssdm name="sub_ln73_77"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:277 %sub_ln42_48 = sub i21 %zext_ln73_227, i21 %trunc_ln73_48

]]></Node>
<StgValue><ssdm name="sub_ln42_48"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:278 %trunc_ln42_1519 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_77, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1519"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="12" op_0_bw="11">
<![CDATA[
entry:279 %sext_ln42_730 = sext i11 %trunc_ln42_1519

]]></Node>
<StgValue><ssdm name="sext_ln42_730"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:280 %tmp_5596 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_77, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5596"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
entry:281 %tmp_5597 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sub_ln42_48, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5597"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="20" op_0_bw="32">
<![CDATA[
entry:282 %trunc_ln42_2426 = trunc i32 %sub_ln73_77

]]></Node>
<StgValue><ssdm name="trunc_ln42_2426"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:283 %icmp_ln42_1519 = icmp_ne  i20 %trunc_ln42_2426, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1519"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:284 %or_ln42_1519 = or i1 %tmp_5596, i1 %icmp_ln42_1519

]]></Node>
<StgValue><ssdm name="or_ln42_1519"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:285 %and_ln42_1519 = and i1 %or_ln42_1519, i1 %tmp_5597

]]></Node>
<StgValue><ssdm name="and_ln42_1519"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="1">
<![CDATA[
entry:286 %zext_ln42_1506 = zext i1 %and_ln42_1519

]]></Node>
<StgValue><ssdm name="zext_ln42_1506"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:287 %mult_1393 = add i12 %sext_ln42_730, i12 %zext_ln42_1506

]]></Node>
<StgValue><ssdm name="mult_1393"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="31" op_0_bw="16">
<![CDATA[
entry:291 %zext_ln70_305 = zext i16 %data_8_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_305"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:292 %mul_ln73_1416 = mul i31 %zext_ln70_305, i31 31624

]]></Node>
<StgValue><ssdm name="mul_ln73_1416"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="10" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:293 %trunc_ln42_1520 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1416, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1520"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:294 %tmp_5598 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1416, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5598"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:295 %tmp_5599 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1416, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5599"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="20" op_0_bw="31">
<![CDATA[
entry:296 %trunc_ln42_2427 = trunc i31 %mul_ln73_1416

]]></Node>
<StgValue><ssdm name="trunc_ln42_2427"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:297 %icmp_ln42_1520 = icmp_ne  i20 %trunc_ln42_2427, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1520"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:298 %or_ln42_1520 = or i1 %tmp_5598, i1 %icmp_ln42_1520

]]></Node>
<StgValue><ssdm name="or_ln42_1520"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:299 %and_ln42_1520 = and i1 %or_ln42_1520, i1 %tmp_5599

]]></Node>
<StgValue><ssdm name="and_ln42_1520"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="1">
<![CDATA[
entry:300 %zext_ln42_1507 = zext i1 %and_ln42_1520

]]></Node>
<StgValue><ssdm name="zext_ln42_1507"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:301 %mult_1394 = add i10 %trunc_ln42_1520, i10 %zext_ln42_1507

]]></Node>
<StgValue><ssdm name="mult_1394"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="16">
<![CDATA[
entry:325 %conv_i_i_9 = zext i16 %data_9_val_read

]]></Node>
<StgValue><ssdm name="conv_i_i_9"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry:326 %shl_ln73_36 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_9_val_read, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln73_36"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="31">
<![CDATA[
entry:327 %zext_ln73_228 = zext i31 %shl_ln73_36

]]></Node>
<StgValue><ssdm name="zext_ln73_228"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:328 %sub_ln73_51 = sub i32 %zext_ln73_228, i32 %conv_i_i_9

]]></Node>
<StgValue><ssdm name="sub_ln73_51"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:329 %trunc_ln42_1523 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_51, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1523"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="11">
<![CDATA[
entry:330 %zext_ln42_1510 = zext i11 %trunc_ln42_1523

]]></Node>
<StgValue><ssdm name="zext_ln42_1510"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:331 %tmp_5604 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_51, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5604"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:332 %tmp_5605 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_51, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5605"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="20" op_0_bw="32">
<![CDATA[
entry:333 %trunc_ln42_2430 = trunc i32 %sub_ln73_51

]]></Node>
<StgValue><ssdm name="trunc_ln42_2430"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:334 %icmp_ln42_1523 = icmp_ne  i20 %trunc_ln42_2430, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1523"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:335 %or_ln42_1523 = or i1 %tmp_5604, i1 %icmp_ln42_1523

]]></Node>
<StgValue><ssdm name="or_ln42_1523"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:336 %and_ln42_1523 = and i1 %or_ln42_1523, i1 %tmp_5605

]]></Node>
<StgValue><ssdm name="and_ln42_1523"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="1">
<![CDATA[
entry:337 %zext_ln42_1511 = zext i1 %and_ln42_1523

]]></Node>
<StgValue><ssdm name="zext_ln42_1511"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:338 %mult_1397 = add i12 %zext_ln42_1510, i12 %zext_ln42_1511

]]></Node>
<StgValue><ssdm name="mult_1397"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="16">
<![CDATA[
entry:340 %conv_i_i_10 = zext i16 %data_10_val_read

]]></Node>
<StgValue><ssdm name="conv_i_i_10"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="31" op_0_bw="16">
<![CDATA[
entry:341 %zext_ln70_306 = zext i16 %data_10_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_306"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry:342 %tmp_938 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_10_val_read, i15 0

]]></Node>
<StgValue><ssdm name="tmp_938"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="31">
<![CDATA[
entry:343 %zext_ln73_245 = zext i31 %tmp_938

]]></Node>
<StgValue><ssdm name="zext_ln73_245"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="6" op_0_bw="16">
<![CDATA[
entry:344 %trunc_ln73_79 = trunc i16 %data_10_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln73_79"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="21" op_0_bw="21" op_1_bw="6" op_2_bw="15">
<![CDATA[
entry:345 %trunc_ln73_49 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i6.i15, i6 %trunc_ln73_79, i15 0

]]></Node>
<StgValue><ssdm name="trunc_ln73_49"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="21" op_0_bw="16">
<![CDATA[
entry:346 %zext_ln73_229 = zext i16 %data_10_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_229"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:347 %sub_ln73_78 = sub i32 %conv_i_i_10, i32 %zext_ln73_245

]]></Node>
<StgValue><ssdm name="sub_ln73_78"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:348 %sub_ln42_49 = sub i21 %zext_ln73_229, i21 %trunc_ln73_49

]]></Node>
<StgValue><ssdm name="sub_ln42_49"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:349 %trunc_ln42_1524 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_78, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1524"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="11">
<![CDATA[
entry:350 %sext_ln42_732 = sext i11 %trunc_ln42_1524

]]></Node>
<StgValue><ssdm name="sext_ln42_732"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:351 %tmp_5606 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_78, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5606"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
entry:352 %tmp_5607 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sub_ln42_49, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5607"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="20" op_0_bw="32">
<![CDATA[
entry:353 %trunc_ln42_2431 = trunc i32 %sub_ln73_78

]]></Node>
<StgValue><ssdm name="trunc_ln42_2431"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:354 %icmp_ln42_1524 = icmp_ne  i20 %trunc_ln42_2431, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1524"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:355 %or_ln42_1524 = or i1 %tmp_5606, i1 %icmp_ln42_1524

]]></Node>
<StgValue><ssdm name="or_ln42_1524"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:356 %and_ln42_1524 = and i1 %or_ln42_1524, i1 %tmp_5607

]]></Node>
<StgValue><ssdm name="and_ln42_1524"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="1">
<![CDATA[
entry:357 %zext_ln42_1512 = zext i1 %and_ln42_1524

]]></Node>
<StgValue><ssdm name="zext_ln42_1512"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:358 %mult_1398 = add i12 %sext_ln42_732, i12 %zext_ln42_1512

]]></Node>
<StgValue><ssdm name="mult_1398"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:360 %mul_ln73_1419 = mul i31 %zext_ln70_306, i31 24707

]]></Node>
<StgValue><ssdm name="mul_ln73_1419"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="10" op_0_bw="10" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:361 %trunc_ln42_1525 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1419, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1525"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:362 %tmp_5608 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1419, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5608"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:363 %tmp_5609 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1419, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5609"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="20" op_0_bw="31">
<![CDATA[
entry:364 %trunc_ln42_2432 = trunc i31 %mul_ln73_1419

]]></Node>
<StgValue><ssdm name="trunc_ln42_2432"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:365 %icmp_ln42_1525 = icmp_ne  i20 %trunc_ln42_2432, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1525"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:366 %or_ln42_1525 = or i1 %tmp_5608, i1 %icmp_ln42_1525

]]></Node>
<StgValue><ssdm name="or_ln42_1525"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:367 %and_ln42_1525 = and i1 %or_ln42_1525, i1 %tmp_5609

]]></Node>
<StgValue><ssdm name="and_ln42_1525"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="10" op_0_bw="1">
<![CDATA[
entry:368 %zext_ln42_1513 = zext i1 %and_ln42_1525

]]></Node>
<StgValue><ssdm name="zext_ln42_1513"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:369 %mult_1399 = add i10 %trunc_ln42_1525, i10 %zext_ln42_1513

]]></Node>
<StgValue><ssdm name="mult_1399"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="31" op_0_bw="16">
<![CDATA[
entry:371 %zext_ln70_307 = zext i16 %data_12_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_307"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:372 %mul_ln73_1420 = mul i31 %zext_ln70_307, i31 27907

]]></Node>
<StgValue><ssdm name="mul_ln73_1420"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="10" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:373 %trunc_ln42_1526 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1420, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1526"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:374 %tmp_5610 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1420, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5610"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:375 %tmp_5611 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1420, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5611"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="20" op_0_bw="31">
<![CDATA[
entry:376 %trunc_ln42_2433 = trunc i31 %mul_ln73_1420

]]></Node>
<StgValue><ssdm name="trunc_ln42_2433"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:377 %icmp_ln42_1526 = icmp_ne  i20 %trunc_ln42_2433, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1526"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:378 %or_ln42_1526 = or i1 %tmp_5610, i1 %icmp_ln42_1526

]]></Node>
<StgValue><ssdm name="or_ln42_1526"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:379 %and_ln42_1526 = and i1 %or_ln42_1526, i1 %tmp_5611

]]></Node>
<StgValue><ssdm name="and_ln42_1526"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="10" op_0_bw="1">
<![CDATA[
entry:380 %zext_ln42_1514 = zext i1 %and_ln42_1526

]]></Node>
<StgValue><ssdm name="zext_ln42_1514"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:381 %mult_1400 = add i10 %trunc_ln42_1526, i10 %zext_ln42_1514

]]></Node>
<StgValue><ssdm name="mult_1400"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="16">
<![CDATA[
entry:383 %conv_i_i_13 = zext i16 %data_13_val_read

]]></Node>
<StgValue><ssdm name="conv_i_i_13"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="27" op_0_bw="16">
<![CDATA[
entry:384 %zext_ln70_308 = zext i16 %data_13_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_308"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry:385 %shl_ln73_37 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_13_val_read, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln73_37"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="31">
<![CDATA[
entry:386 %zext_ln73_230 = zext i31 %shl_ln73_37

]]></Node>
<StgValue><ssdm name="zext_ln73_230"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:387 %sub_ln73_52 = sub i32 %zext_ln73_230, i32 %conv_i_i_13

]]></Node>
<StgValue><ssdm name="sub_ln73_52"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:388 %trunc_ln42_1527 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_52, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1527"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="11">
<![CDATA[
entry:389 %zext_ln42_1515 = zext i11 %trunc_ln42_1527

]]></Node>
<StgValue><ssdm name="zext_ln42_1515"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:390 %tmp_5612 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_52, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5612"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:391 %tmp_5613 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_52, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5613"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="20" op_0_bw="32">
<![CDATA[
entry:392 %trunc_ln42_2434 = trunc i32 %sub_ln73_52

]]></Node>
<StgValue><ssdm name="trunc_ln42_2434"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:393 %icmp_ln42_1527 = icmp_ne  i20 %trunc_ln42_2434, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1527"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:394 %or_ln42_1527 = or i1 %tmp_5612, i1 %icmp_ln42_1527

]]></Node>
<StgValue><ssdm name="or_ln42_1527"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:395 %and_ln42_1527 = and i1 %or_ln42_1527, i1 %tmp_5613

]]></Node>
<StgValue><ssdm name="and_ln42_1527"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="1">
<![CDATA[
entry:396 %zext_ln42_1516 = zext i1 %and_ln42_1527

]]></Node>
<StgValue><ssdm name="zext_ln42_1516"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:397 %mult_1401 = add i12 %zext_ln42_1515, i12 %zext_ln42_1516

]]></Node>
<StgValue><ssdm name="mult_1401"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:399 %mul_ln73_1421 = mul i27 %zext_ln70_308, i27 1258

]]></Node>
<StgValue><ssdm name="mul_ln73_1421"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="6" op_0_bw="6" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:400 %trunc_ln42_1528 = partselect i6 @_ssdm_op_PartSelect.i6.i27.i32.i32, i27 %mul_ln73_1421, i32 21, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln42_1528"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
entry:401 %tmp_5614 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln73_1421, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5614"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
entry:402 %tmp_5615 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %mul_ln73_1421, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5615"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="20" op_0_bw="27">
<![CDATA[
entry:403 %trunc_ln42_2435 = trunc i27 %mul_ln73_1421

]]></Node>
<StgValue><ssdm name="trunc_ln42_2435"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:404 %icmp_ln42_1528 = icmp_ne  i20 %trunc_ln42_2435, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1528"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:405 %or_ln42_1528 = or i1 %tmp_5614, i1 %icmp_ln42_1528

]]></Node>
<StgValue><ssdm name="or_ln42_1528"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:406 %and_ln42_1528 = and i1 %or_ln42_1528, i1 %tmp_5615

]]></Node>
<StgValue><ssdm name="and_ln42_1528"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="6" op_0_bw="1">
<![CDATA[
entry:407 %zext_ln42_1517 = zext i1 %and_ln42_1528

]]></Node>
<StgValue><ssdm name="zext_ln42_1517"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:408 %mult_1402 = add i6 %trunc_ln42_1528, i6 %zext_ln42_1517

]]></Node>
<StgValue><ssdm name="mult_1402"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="16">
<![CDATA[
entry:410 %conv_i_i_14 = zext i16 %data_14_val_read

]]></Node>
<StgValue><ssdm name="conv_i_i_14"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="31" op_0_bw="16">
<![CDATA[
entry:411 %zext_ln70_309 = zext i16 %data_14_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_309"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:412 %mul_ln73_1422 = mul i31 %zext_ln70_309, i31 2147473710

]]></Node>
<StgValue><ssdm name="mul_ln73_1422"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="10" op_0_bw="10" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:413 %trunc_ln42_2436 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1422, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_2436"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="11" op_0_bw="10">
<![CDATA[
entry:414 %sext_ln42_733 = sext i10 %trunc_ln42_2436

]]></Node>
<StgValue><ssdm name="sext_ln42_733"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:415 %tmp_5616 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1422, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5616"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:416 %tmp_5617 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1422, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5617"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="20" op_0_bw="31">
<![CDATA[
entry:417 %trunc_ln42_2437 = trunc i31 %mul_ln73_1422

]]></Node>
<StgValue><ssdm name="trunc_ln42_2437"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:418 %icmp_ln42_1529 = icmp_ne  i20 %trunc_ln42_2437, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1529"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:419 %or_ln42_1529 = or i1 %tmp_5616, i1 %icmp_ln42_1529

]]></Node>
<StgValue><ssdm name="or_ln42_1529"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:420 %and_ln42_1529 = and i1 %or_ln42_1529, i1 %tmp_5617

]]></Node>
<StgValue><ssdm name="and_ln42_1529"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="11" op_0_bw="1">
<![CDATA[
entry:421 %zext_ln42_1518 = zext i1 %and_ln42_1529

]]></Node>
<StgValue><ssdm name="zext_ln42_1518"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:422 %mult_1403 = add i11 %sext_ln42_733, i11 %zext_ln42_1518

]]></Node>
<StgValue><ssdm name="mult_1403"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry:424 %tmp_939 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_14_val_read, i15 0

]]></Node>
<StgValue><ssdm name="tmp_939"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="31">
<![CDATA[
entry:425 %zext_ln73_246 = zext i31 %tmp_939

]]></Node>
<StgValue><ssdm name="zext_ln73_246"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="6" op_0_bw="16">
<![CDATA[
entry:426 %trunc_ln73_80 = trunc i16 %data_14_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln73_80"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="21" op_0_bw="21" op_1_bw="6" op_2_bw="15">
<![CDATA[
entry:427 %trunc_ln73_50 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i6.i15, i6 %trunc_ln73_80, i15 0

]]></Node>
<StgValue><ssdm name="trunc_ln73_50"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="21" op_0_bw="16">
<![CDATA[
entry:428 %zext_ln73_231 = zext i16 %data_14_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_231"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:429 %sub_ln73_79 = sub i32 %conv_i_i_14, i32 %zext_ln73_246

]]></Node>
<StgValue><ssdm name="sub_ln73_79"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:430 %sub_ln42_50 = sub i21 %zext_ln73_231, i21 %trunc_ln73_50

]]></Node>
<StgValue><ssdm name="sub_ln42_50"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:431 %trunc_ln42_1530 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_79, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1530"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="11">
<![CDATA[
entry:432 %sext_ln42_734 = sext i11 %trunc_ln42_1530

]]></Node>
<StgValue><ssdm name="sext_ln42_734"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:433 %tmp_5618 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_79, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5618"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
entry:434 %tmp_5619 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sub_ln42_50, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5619"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="20" op_0_bw="32">
<![CDATA[
entry:435 %trunc_ln42_2438 = trunc i32 %sub_ln73_79

]]></Node>
<StgValue><ssdm name="trunc_ln42_2438"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:436 %icmp_ln42_1530 = icmp_ne  i20 %trunc_ln42_2438, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1530"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:437 %or_ln42_1530 = or i1 %tmp_5618, i1 %icmp_ln42_1530

]]></Node>
<StgValue><ssdm name="or_ln42_1530"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:438 %and_ln42_1530 = and i1 %or_ln42_1530, i1 %tmp_5619

]]></Node>
<StgValue><ssdm name="and_ln42_1530"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="1">
<![CDATA[
entry:439 %zext_ln42_1519 = zext i1 %and_ln42_1530

]]></Node>
<StgValue><ssdm name="zext_ln42_1519"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:440 %mult_1404 = add i12 %sext_ln42_734, i12 %zext_ln42_1519

]]></Node>
<StgValue><ssdm name="mult_1404"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="16">
<![CDATA[
entry:442 %conv_i_i_15 = zext i16 %data_15_val_read

]]></Node>
<StgValue><ssdm name="conv_i_i_15"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry:443 %shl_ln73_38 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_15_val_read, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln73_38"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="31">
<![CDATA[
entry:444 %zext_ln73_232 = zext i31 %shl_ln73_38

]]></Node>
<StgValue><ssdm name="zext_ln73_232"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:445 %sub_ln73_53 = sub i32 %zext_ln73_232, i32 %conv_i_i_15

]]></Node>
<StgValue><ssdm name="sub_ln73_53"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:446 %trunc_ln42_1531 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_53, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1531"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="11">
<![CDATA[
entry:447 %zext_ln42_1520 = zext i11 %trunc_ln42_1531

]]></Node>
<StgValue><ssdm name="zext_ln42_1520"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:448 %tmp_5620 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_53, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5620"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:449 %tmp_5621 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_53, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5621"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="20" op_0_bw="32">
<![CDATA[
entry:450 %trunc_ln42_2439 = trunc i32 %sub_ln73_53

]]></Node>
<StgValue><ssdm name="trunc_ln42_2439"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:451 %icmp_ln42_1531 = icmp_ne  i20 %trunc_ln42_2439, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1531"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:452 %or_ln42_1531 = or i1 %tmp_5620, i1 %icmp_ln42_1531

]]></Node>
<StgValue><ssdm name="or_ln42_1531"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:453 %and_ln42_1531 = and i1 %or_ln42_1531, i1 %tmp_5621

]]></Node>
<StgValue><ssdm name="and_ln42_1531"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="12" op_0_bw="1">
<![CDATA[
entry:454 %zext_ln42_1521 = zext i1 %and_ln42_1531

]]></Node>
<StgValue><ssdm name="zext_ln42_1521"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:455 %mult_1405 = add i12 %zext_ln42_1520, i12 %zext_ln42_1521

]]></Node>
<StgValue><ssdm name="mult_1405"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="16">
<![CDATA[
entry:457 %conv_i_i_16 = zext i16 %data_16_val_read

]]></Node>
<StgValue><ssdm name="conv_i_i_16"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry:458 %tmp_940 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_16_val_read, i15 0

]]></Node>
<StgValue><ssdm name="tmp_940"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="31">
<![CDATA[
entry:459 %zext_ln73_247 = zext i31 %tmp_940

]]></Node>
<StgValue><ssdm name="zext_ln73_247"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="6" op_0_bw="16">
<![CDATA[
entry:460 %trunc_ln73_81 = trunc i16 %data_16_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln73_81"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="21" op_0_bw="21" op_1_bw="6" op_2_bw="15">
<![CDATA[
entry:461 %trunc_ln73_51 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i6.i15, i6 %trunc_ln73_81, i15 0

]]></Node>
<StgValue><ssdm name="trunc_ln73_51"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="21" op_0_bw="16">
<![CDATA[
entry:462 %zext_ln73_233 = zext i16 %data_16_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_233"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:463 %sub_ln73_80 = sub i32 %conv_i_i_16, i32 %zext_ln73_247

]]></Node>
<StgValue><ssdm name="sub_ln73_80"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:464 %sub_ln42_51 = sub i21 %zext_ln73_233, i21 %trunc_ln73_51

]]></Node>
<StgValue><ssdm name="sub_ln42_51"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:465 %trunc_ln42_1532 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_80, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1532"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="12" op_0_bw="11">
<![CDATA[
entry:466 %sext_ln42_735 = sext i11 %trunc_ln42_1532

]]></Node>
<StgValue><ssdm name="sext_ln42_735"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:467 %tmp_5622 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_80, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5622"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
entry:468 %tmp_5623 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sub_ln42_51, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5623"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="20" op_0_bw="32">
<![CDATA[
entry:469 %trunc_ln42_2440 = trunc i32 %sub_ln73_80

]]></Node>
<StgValue><ssdm name="trunc_ln42_2440"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:470 %icmp_ln42_1532 = icmp_ne  i20 %trunc_ln42_2440, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1532"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:471 %or_ln42_1532 = or i1 %tmp_5622, i1 %icmp_ln42_1532

]]></Node>
<StgValue><ssdm name="or_ln42_1532"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:472 %and_ln42_1532 = and i1 %or_ln42_1532, i1 %tmp_5623

]]></Node>
<StgValue><ssdm name="and_ln42_1532"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="12" op_0_bw="1">
<![CDATA[
entry:473 %zext_ln42_1522 = zext i1 %and_ln42_1532

]]></Node>
<StgValue><ssdm name="zext_ln42_1522"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:474 %mult_1406 = add i12 %sext_ln42_735, i12 %zext_ln42_1522

]]></Node>
<StgValue><ssdm name="mult_1406"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="6" op_0_bw="16">
<![CDATA[
entry:516 %trunc_ln73_82 = trunc i16 %data_18_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln73_82"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="16">
<![CDATA[
entry:544 %conv_i_i_19 = zext i16 %data_19_val_read

]]></Node>
<StgValue><ssdm name="conv_i_i_19"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry:545 %tmp_942 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_19_val_read, i15 0

]]></Node>
<StgValue><ssdm name="tmp_942"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="31">
<![CDATA[
entry:546 %zext_ln73_249 = zext i31 %tmp_942

]]></Node>
<StgValue><ssdm name="zext_ln73_249"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="6" op_0_bw="16">
<![CDATA[
entry:547 %trunc_ln73_83 = trunc i16 %data_19_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln73_83"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="21" op_0_bw="21" op_1_bw="6" op_2_bw="15">
<![CDATA[
entry:548 %trunc_ln73_53 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i6.i15, i6 %trunc_ln73_83, i15 0

]]></Node>
<StgValue><ssdm name="trunc_ln73_53"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="21" op_0_bw="16">
<![CDATA[
entry:549 %zext_ln73_235 = zext i16 %data_19_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_235"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:550 %sub_ln73_82 = sub i32 %conv_i_i_19, i32 %zext_ln73_249

]]></Node>
<StgValue><ssdm name="sub_ln73_82"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:551 %sub_ln42_53 = sub i21 %zext_ln73_235, i21 %trunc_ln73_53

]]></Node>
<StgValue><ssdm name="sub_ln42_53"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:552 %trunc_ln42_1538 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_82, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1538"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="12" op_0_bw="11">
<![CDATA[
entry:553 %sext_ln42_739 = sext i11 %trunc_ln42_1538

]]></Node>
<StgValue><ssdm name="sext_ln42_739"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:554 %tmp_5634 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_82, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5634"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
entry:555 %tmp_5635 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sub_ln42_53, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5635"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="20" op_0_bw="32">
<![CDATA[
entry:556 %trunc_ln42_2446 = trunc i32 %sub_ln73_82

]]></Node>
<StgValue><ssdm name="trunc_ln42_2446"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:557 %icmp_ln42_1538 = icmp_ne  i20 %trunc_ln42_2446, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1538"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:558 %or_ln42_1538 = or i1 %tmp_5634, i1 %icmp_ln42_1538

]]></Node>
<StgValue><ssdm name="or_ln42_1538"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:559 %and_ln42_1538 = and i1 %or_ln42_1538, i1 %tmp_5635

]]></Node>
<StgValue><ssdm name="and_ln42_1538"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="12" op_0_bw="1">
<![CDATA[
entry:560 %zext_ln42_1528 = zext i1 %and_ln42_1538

]]></Node>
<StgValue><ssdm name="zext_ln42_1528"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:561 %mult_1412 = add i12 %sext_ln42_739, i12 %zext_ln42_1528

]]></Node>
<StgValue><ssdm name="mult_1412"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="16">
<![CDATA[
entry:563 %conv_i_i_20 = zext i16 %data_20_val_read

]]></Node>
<StgValue><ssdm name="conv_i_i_20"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="31" op_0_bw="16">
<![CDATA[
entry:564 %zext_ln70_312 = zext i16 %data_20_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_312"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry:565 %tmp_943 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_20_val_read, i15 0

]]></Node>
<StgValue><ssdm name="tmp_943"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="31">
<![CDATA[
entry:566 %zext_ln73_250 = zext i31 %tmp_943

]]></Node>
<StgValue><ssdm name="zext_ln73_250"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="6" op_0_bw="16">
<![CDATA[
entry:567 %trunc_ln73_84 = trunc i16 %data_20_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln73_84"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="21" op_0_bw="21" op_1_bw="6" op_2_bw="15">
<![CDATA[
entry:568 %trunc_ln73_54 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i6.i15, i6 %trunc_ln73_84, i15 0

]]></Node>
<StgValue><ssdm name="trunc_ln73_54"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="21" op_0_bw="16">
<![CDATA[
entry:569 %zext_ln73_236 = zext i16 %data_20_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_236"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:570 %sub_ln73_83 = sub i32 %conv_i_i_20, i32 %zext_ln73_250

]]></Node>
<StgValue><ssdm name="sub_ln73_83"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:571 %sub_ln42_54 = sub i21 %zext_ln73_236, i21 %trunc_ln73_54

]]></Node>
<StgValue><ssdm name="sub_ln42_54"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:572 %trunc_ln42_1539 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_83, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1539"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="12" op_0_bw="11">
<![CDATA[
entry:573 %sext_ln42_740 = sext i11 %trunc_ln42_1539

]]></Node>
<StgValue><ssdm name="sext_ln42_740"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:574 %tmp_5636 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_83, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5636"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
entry:575 %tmp_5637 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sub_ln42_54, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5637"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="20" op_0_bw="32">
<![CDATA[
entry:576 %trunc_ln42_2447 = trunc i32 %sub_ln73_83

]]></Node>
<StgValue><ssdm name="trunc_ln42_2447"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:577 %icmp_ln42_1539 = icmp_ne  i20 %trunc_ln42_2447, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1539"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:578 %or_ln42_1539 = or i1 %tmp_5636, i1 %icmp_ln42_1539

]]></Node>
<StgValue><ssdm name="or_ln42_1539"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:579 %and_ln42_1539 = and i1 %or_ln42_1539, i1 %tmp_5637

]]></Node>
<StgValue><ssdm name="and_ln42_1539"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="12" op_0_bw="1">
<![CDATA[
entry:580 %zext_ln42_1529 = zext i1 %and_ln42_1539

]]></Node>
<StgValue><ssdm name="zext_ln42_1529"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:581 %mult_1413 = add i12 %sext_ln42_740, i12 %zext_ln42_1529

]]></Node>
<StgValue><ssdm name="mult_1413"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:583 %mul_ln73_1427 = mul i31 %zext_ln70_312, i31 2147473748

]]></Node>
<StgValue><ssdm name="mul_ln73_1427"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="10" op_0_bw="10" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:584 %trunc_ln42_2448 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1427, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_2448"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="11" op_0_bw="10">
<![CDATA[
entry:585 %sext_ln42_741 = sext i10 %trunc_ln42_2448

]]></Node>
<StgValue><ssdm name="sext_ln42_741"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:586 %tmp_5638 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1427, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5638"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:587 %tmp_5639 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1427, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5639"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="20" op_0_bw="31">
<![CDATA[
entry:588 %trunc_ln42_2449 = trunc i31 %mul_ln73_1427

]]></Node>
<StgValue><ssdm name="trunc_ln42_2449"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:589 %icmp_ln42_1540 = icmp_ne  i20 %trunc_ln42_2449, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1540"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:590 %or_ln42_1540 = or i1 %tmp_5638, i1 %icmp_ln42_1540

]]></Node>
<StgValue><ssdm name="or_ln42_1540"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:591 %and_ln42_1540 = and i1 %or_ln42_1540, i1 %tmp_5639

]]></Node>
<StgValue><ssdm name="and_ln42_1540"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="11" op_0_bw="1">
<![CDATA[
entry:592 %zext_ln42_1530 = zext i1 %and_ln42_1540

]]></Node>
<StgValue><ssdm name="zext_ln42_1530"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:593 %mult_1414 = add i11 %sext_ln42_741, i11 %zext_ln42_1530

]]></Node>
<StgValue><ssdm name="mult_1414"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="6" op_0_bw="16">
<![CDATA[
entry:721 %trunc_ln73_85 = trunc i16 %data_25_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln73_85"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="16">
<![CDATA[
entry:749 %conv_i_i_26 = zext i16 %data_26_val_read

]]></Node>
<StgValue><ssdm name="conv_i_i_26"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="28" op_0_bw="16">
<![CDATA[
entry:750 %zext_ln70_321 = zext i16 %data_26_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_321"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry:751 %tmp_945 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_26_val_read, i15 0

]]></Node>
<StgValue><ssdm name="tmp_945"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="31">
<![CDATA[
entry:752 %zext_ln73_252 = zext i31 %tmp_945

]]></Node>
<StgValue><ssdm name="zext_ln73_252"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="6" op_0_bw="16">
<![CDATA[
entry:753 %trunc_ln73_86 = trunc i16 %data_26_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln73_86"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="21" op_0_bw="21" op_1_bw="6" op_2_bw="15">
<![CDATA[
entry:754 %trunc_ln73_56 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i6.i15, i6 %trunc_ln73_86, i15 0

]]></Node>
<StgValue><ssdm name="trunc_ln73_56"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="21" op_0_bw="16">
<![CDATA[
entry:755 %zext_ln73_238 = zext i16 %data_26_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_238"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:756 %sub_ln73_85 = sub i32 %conv_i_i_26, i32 %zext_ln73_252

]]></Node>
<StgValue><ssdm name="sub_ln73_85"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:757 %sub_ln42_56 = sub i21 %zext_ln73_238, i21 %trunc_ln73_56

]]></Node>
<StgValue><ssdm name="sub_ln42_56"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:758 %trunc_ln42_1553 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_85, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1553"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="12" op_0_bw="11">
<![CDATA[
entry:759 %sext_ln42_748 = sext i11 %trunc_ln42_1553

]]></Node>
<StgValue><ssdm name="sext_ln42_748"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:760 %tmp_5664 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_85, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5664"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
entry:761 %tmp_5665 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sub_ln42_56, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5665"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="20" op_0_bw="32">
<![CDATA[
entry:762 %trunc_ln42_2466 = trunc i32 %sub_ln73_85

]]></Node>
<StgValue><ssdm name="trunc_ln42_2466"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:763 %icmp_ln42_1553 = icmp_ne  i20 %trunc_ln42_2466, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1553"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:764 %or_ln42_1553 = or i1 %tmp_5664, i1 %icmp_ln42_1553

]]></Node>
<StgValue><ssdm name="or_ln42_1553"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:765 %and_ln42_1553 = and i1 %or_ln42_1553, i1 %tmp_5665

]]></Node>
<StgValue><ssdm name="and_ln42_1553"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="12" op_0_bw="1">
<![CDATA[
entry:766 %zext_ln42_1543 = zext i1 %and_ln42_1553

]]></Node>
<StgValue><ssdm name="zext_ln42_1543"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:767 %mult_1427 = add i12 %sext_ln42_748, i12 %zext_ln42_1543

]]></Node>
<StgValue><ssdm name="mult_1427"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:769 %mul_ln73_1439 = mul i28 %zext_ln70_321, i28 268433491

]]></Node>
<StgValue><ssdm name="mul_ln73_1439"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="7" op_0_bw="7" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:770 %trunc_ln42_2467 = partselect i7 @_ssdm_op_PartSelect.i7.i28.i32.i32, i28 %mul_ln73_1439, i32 21, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_2467"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="7">
<![CDATA[
entry:771 %sext_ln42_749 = sext i7 %trunc_ln42_2467

]]></Node>
<StgValue><ssdm name="sext_ln42_749"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry:772 %tmp_5666 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln73_1439, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5666"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
entry:773 %tmp_5667 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln73_1439, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5667"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="20" op_0_bw="28">
<![CDATA[
entry:774 %trunc_ln42_2468 = trunc i28 %mul_ln73_1439

]]></Node>
<StgValue><ssdm name="trunc_ln42_2468"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:775 %icmp_ln42_1554 = icmp_ne  i20 %trunc_ln42_2468, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1554"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:776 %or_ln42_1554 = or i1 %tmp_5666, i1 %icmp_ln42_1554

]]></Node>
<StgValue><ssdm name="or_ln42_1554"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:777 %and_ln42_1554 = and i1 %or_ln42_1554, i1 %tmp_5667

]]></Node>
<StgValue><ssdm name="and_ln42_1554"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="1">
<![CDATA[
entry:778 %zext_ln42_1544 = zext i1 %and_ln42_1554

]]></Node>
<StgValue><ssdm name="zext_ln42_1544"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:779 %mult_1428 = add i8 %sext_ln42_749, i8 %zext_ln42_1544

]]></Node>
<StgValue><ssdm name="mult_1428"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="16">
<![CDATA[
entry:781 %conv_i_i_27 = zext i16 %data_27_val_read

]]></Node>
<StgValue><ssdm name="conv_i_i_27"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry:782 %tmp_946 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_27_val_read, i15 0

]]></Node>
<StgValue><ssdm name="tmp_946"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="31">
<![CDATA[
entry:783 %zext_ln73_253 = zext i31 %tmp_946

]]></Node>
<StgValue><ssdm name="zext_ln73_253"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="6" op_0_bw="16">
<![CDATA[
entry:784 %trunc_ln73_87 = trunc i16 %data_27_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln73_87"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="21" op_0_bw="21" op_1_bw="6" op_2_bw="15">
<![CDATA[
entry:785 %trunc_ln73_57 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i6.i15, i6 %trunc_ln73_87, i15 0

]]></Node>
<StgValue><ssdm name="trunc_ln73_57"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="21" op_0_bw="16">
<![CDATA[
entry:786 %zext_ln73_239 = zext i16 %data_27_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_239"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:787 %sub_ln73_86 = sub i32 %conv_i_i_27, i32 %zext_ln73_253

]]></Node>
<StgValue><ssdm name="sub_ln73_86"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:788 %sub_ln42_57 = sub i21 %zext_ln73_239, i21 %trunc_ln73_57

]]></Node>
<StgValue><ssdm name="sub_ln42_57"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:789 %trunc_ln42_1555 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_86, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1555"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="12" op_0_bw="11">
<![CDATA[
entry:790 %sext_ln42_750 = sext i11 %trunc_ln42_1555

]]></Node>
<StgValue><ssdm name="sext_ln42_750"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:791 %tmp_5668 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_86, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5668"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
entry:792 %tmp_5669 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sub_ln42_57, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5669"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="20" op_0_bw="32">
<![CDATA[
entry:793 %trunc_ln42_2469 = trunc i32 %sub_ln73_86

]]></Node>
<StgValue><ssdm name="trunc_ln42_2469"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:794 %icmp_ln42_1555 = icmp_ne  i20 %trunc_ln42_2469, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1555"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:795 %or_ln42_1555 = or i1 %tmp_5668, i1 %icmp_ln42_1555

]]></Node>
<StgValue><ssdm name="or_ln42_1555"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:796 %and_ln42_1555 = and i1 %or_ln42_1555, i1 %tmp_5669

]]></Node>
<StgValue><ssdm name="and_ln42_1555"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="12" op_0_bw="1">
<![CDATA[
entry:797 %zext_ln42_1545 = zext i1 %and_ln42_1555

]]></Node>
<StgValue><ssdm name="zext_ln42_1545"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:798 %mult_1429 = add i12 %sext_ln42_750, i12 %zext_ln42_1545

]]></Node>
<StgValue><ssdm name="mult_1429"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="6" op_0_bw="16">
<![CDATA[
entry:815 %trunc_ln73_88 = trunc i16 %data_28_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln73_88"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="16">
<![CDATA[
entry:831 %conv_i_i_29 = zext i16 %data_29_val_read

]]></Node>
<StgValue><ssdm name="conv_i_i_29"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:832 %mul_ln73_1441 = mul i32 %conv_i_i_29, i32 4294940822

]]></Node>
<StgValue><ssdm name="mul_ln73_1441"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:833 %trunc_ln42_1558 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %mul_ln73_1441, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1558"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="12" op_0_bw="11">
<![CDATA[
entry:834 %sext_ln42_753 = sext i11 %trunc_ln42_1558

]]></Node>
<StgValue><ssdm name="sext_ln42_753"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:835 %tmp_5674 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1441, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5674"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:836 %tmp_5675 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1441, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5675"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="20" op_0_bw="32">
<![CDATA[
entry:837 %trunc_ln42_2472 = trunc i32 %mul_ln73_1441

]]></Node>
<StgValue><ssdm name="trunc_ln42_2472"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:838 %icmp_ln42_1558 = icmp_ne  i20 %trunc_ln42_2472, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1558"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:839 %or_ln42_1558 = or i1 %tmp_5674, i1 %icmp_ln42_1558

]]></Node>
<StgValue><ssdm name="or_ln42_1558"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:840 %and_ln42_1558 = and i1 %or_ln42_1558, i1 %tmp_5675

]]></Node>
<StgValue><ssdm name="and_ln42_1558"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="12" op_0_bw="1">
<![CDATA[
entry:841 %zext_ln42_1548 = zext i1 %and_ln42_1558

]]></Node>
<StgValue><ssdm name="zext_ln42_1548"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:842 %mult_1432 = add i12 %sext_ln42_753, i12 %zext_ln42_1548

]]></Node>
<StgValue><ssdm name="mult_1432"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:909 %add_ln58_1541 = add i13 %zext_ln17, i13 %sext_ln17

]]></Node>
<StgValue><ssdm name="add_ln58_1541"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="14" op_0_bw="13">
<![CDATA[
entry:910 %sext_ln58 = sext i13 %add_ln58_1541

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:911 %add_ln58_1544 = add i14 %sext_ln58, i14 %zext_ln17_722

]]></Node>
<StgValue><ssdm name="add_ln58_1544"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:929 %add_ln58 = add i10 %zext_ln42_1502, i10 %trunc_ln42_1503

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:930 %add_ln58_2247 = add i2 %zext_ln73_224, i2 %zext_ln73_216

]]></Node>
<StgValue><ssdm name="add_ln58_2247"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="10" op_0_bw="2">
<![CDATA[
entry:931 %zext_ln58_693 = zext i2 %add_ln58_2247

]]></Node>
<StgValue><ssdm name="zext_ln58_693"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:932 %add_ln58_2248 = add i10 %zext_ln58_693, i10 %add_ln58

]]></Node>
<StgValue><ssdm name="add_ln58_2248"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:950 %add_ln58_2250 = add i11 %sext_ln42_725, i11 %sext_ln42_726

]]></Node>
<StgValue><ssdm name="add_ln58_2250"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="13" op_0_bw="11">
<![CDATA[
entry:951 %sext_ln58_1996 = sext i11 %add_ln58_2250

]]></Node>
<StgValue><ssdm name="sext_ln58_1996"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:952 %add_ln58_2251 = add i12 %sext_ln42_727, i12 %sext_ln42_729

]]></Node>
<StgValue><ssdm name="add_ln58_2251"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="13" op_0_bw="12">
<![CDATA[
entry:953 %sext_ln58_1997 = sext i12 %add_ln58_2251

]]></Node>
<StgValue><ssdm name="sext_ln58_1997"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:954 %add_ln58_2252 = add i13 %sext_ln58_1997, i13 %sext_ln58_1996

]]></Node>
<StgValue><ssdm name="add_ln58_2252"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:955 %add_ln58_2253 = add i2 %and_ln42_4517_cast, i2 %and_ln42_4535_cast

]]></Node>
<StgValue><ssdm name="add_ln58_2253"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="3" op_0_bw="2">
<![CDATA[
entry:956 %zext_ln58_695 = zext i2 %add_ln58_2253

]]></Node>
<StgValue><ssdm name="zext_ln58_695"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:957 %add_ln58_2254 = add i2 %and_ln42_4526_cast, i2 %and_ln42_4553_cast

]]></Node>
<StgValue><ssdm name="add_ln58_2254"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="3" op_0_bw="2">
<![CDATA[
entry:958 %zext_ln58_696 = zext i2 %add_ln58_2254

]]></Node>
<StgValue><ssdm name="zext_ln58_696"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:959 %add_ln58_2255 = add i3 %zext_ln58_696, i3 %zext_ln58_695

]]></Node>
<StgValue><ssdm name="add_ln58_2255"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="13" op_0_bw="3">
<![CDATA[
entry:960 %zext_ln58_697 = zext i3 %add_ln58_2255

]]></Node>
<StgValue><ssdm name="zext_ln58_697"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:961 %add_ln58_2256 = add i13 %zext_ln58_697, i13 %add_ln58_2252

]]></Node>
<StgValue><ssdm name="add_ln58_2256"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:962 %add_ln58_2257 = add i11 %zext_ln42, i11 %zext_ln42_1498

]]></Node>
<StgValue><ssdm name="add_ln58_2257"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:963 %add_ln58_2258 = add i11 %add_ln58_2257, i11 %zext_ln42_1495

]]></Node>
<StgValue><ssdm name="add_ln58_2258"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="12" op_0_bw="11">
<![CDATA[
entry:964 %zext_ln58_698 = zext i11 %add_ln58_2258

]]></Node>
<StgValue><ssdm name="zext_ln58_698"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:965 %add_ln58_2259 = add i10 %zext_ln42_1501, i10 %zext_ln42_1504

]]></Node>
<StgValue><ssdm name="add_ln58_2259"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:966 %add_ln58_2260 = add i10 %add_ln58_2259, i10 %zext_ln42_1492

]]></Node>
<StgValue><ssdm name="add_ln58_2260"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="12" op_0_bw="10">
<![CDATA[
entry:967 %zext_ln58_699 = zext i10 %add_ln58_2260

]]></Node>
<StgValue><ssdm name="zext_ln58_699"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:968 %add_ln58_2261 = add i12 %zext_ln58_699, i12 %zext_ln58_698

]]></Node>
<StgValue><ssdm name="add_ln58_2261"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:969 %add_ln58_2262 = add i2 %zext_ln73_223, i2 %zext_ln73_219

]]></Node>
<StgValue><ssdm name="add_ln58_2262"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:970 %add_ln58_2263 = add i2 %add_ln58_2262, i2 %zext_ln73_221

]]></Node>
<StgValue><ssdm name="add_ln58_2263"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="3" op_0_bw="2">
<![CDATA[
entry:971 %zext_ln58_700 = zext i2 %add_ln58_2263

]]></Node>
<StgValue><ssdm name="zext_ln58_700"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:972 %add_ln58_2264 = add i2 %zext_ln73_217, i2 %zext_ln73_226

]]></Node>
<StgValue><ssdm name="add_ln58_2264"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:973 %add_ln58_2265 = add i2 %add_ln58_2264, i2 %zext_ln73

]]></Node>
<StgValue><ssdm name="add_ln58_2265"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="3" op_0_bw="2">
<![CDATA[
entry:974 %zext_ln58_701 = zext i2 %add_ln58_2265

]]></Node>
<StgValue><ssdm name="zext_ln58_701"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:975 %add_ln58_2266 = add i3 %zext_ln58_701, i3 %zext_ln58_700

]]></Node>
<StgValue><ssdm name="add_ln58_2266"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="12" op_0_bw="3">
<![CDATA[
entry:976 %zext_ln58_702 = zext i3 %add_ln58_2266

]]></Node>
<StgValue><ssdm name="zext_ln58_702"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:977 %add_ln58_2267 = add i12 %zext_ln58_702, i12 %add_ln58_2261

]]></Node>
<StgValue><ssdm name="add_ln58_2267"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:979 %add_ln58_1553 = add i12 %zext_ln17_721, i12 %sext_ln17_650

]]></Node>
<StgValue><ssdm name="add_ln58_1553"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="589" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="12">
<![CDATA[
entry:194 %zext_ln17_720 = zext i12 %mult_1390

]]></Node>
<StgValue><ssdm name="zext_ln17_720"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="12">
<![CDATA[
entry:236 %sext_ln17_624 = sext i12 %mult_1391

]]></Node>
<StgValue><ssdm name="sext_ln17_624"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="13" op_0_bw="12">
<![CDATA[
entry:288 %sext_ln17_625 = sext i12 %mult_1393

]]></Node>
<StgValue><ssdm name="sext_ln17_625"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="16">
<![CDATA[
entry:289 %conv_i_i_8 = zext i16 %data_8_val_read

]]></Node>
<StgValue><ssdm name="conv_i_i_8"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="30" op_0_bw="16">
<![CDATA[
entry:290 %zext_ln70_304 = zext i16 %data_8_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_304"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="13" op_0_bw="10">
<![CDATA[
entry:302 %zext_ln17_725 = zext i10 %mult_1394

]]></Node>
<StgValue><ssdm name="zext_ln17_725"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:303 %mul_ln73_1417 = mul i32 %conv_i_i_8, i32 4294936421

]]></Node>
<StgValue><ssdm name="mul_ln73_1417"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:304 %trunc_ln42_1521 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %mul_ln73_1417, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1521"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="11">
<![CDATA[
entry:305 %sext_ln42_731 = sext i11 %trunc_ln42_1521

]]></Node>
<StgValue><ssdm name="sext_ln42_731"/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:306 %tmp_5600 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1417, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5600"/></StgValue>
</operation>

<operation id="599" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:307 %tmp_5601 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1417, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5601"/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="20" op_0_bw="32">
<![CDATA[
entry:308 %trunc_ln42_2428 = trunc i32 %mul_ln73_1417

]]></Node>
<StgValue><ssdm name="trunc_ln42_2428"/></StgValue>
</operation>

<operation id="601" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:309 %icmp_ln42_1521 = icmp_ne  i20 %trunc_ln42_2428, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1521"/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:310 %or_ln42_1521 = or i1 %tmp_5600, i1 %icmp_ln42_1521

]]></Node>
<StgValue><ssdm name="or_ln42_1521"/></StgValue>
</operation>

<operation id="603" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:311 %and_ln42_1521 = and i1 %or_ln42_1521, i1 %tmp_5601

]]></Node>
<StgValue><ssdm name="and_ln42_1521"/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="1">
<![CDATA[
entry:312 %zext_ln42_1508 = zext i1 %and_ln42_1521

]]></Node>
<StgValue><ssdm name="zext_ln42_1508"/></StgValue>
</operation>

<operation id="605" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:313 %mult_1395 = add i12 %sext_ln42_731, i12 %zext_ln42_1508

]]></Node>
<StgValue><ssdm name="mult_1395"/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:314 %mul_ln73_1418 = mul i30 %zext_ln70_304, i30 10066

]]></Node>
<StgValue><ssdm name="mul_ln73_1418"/></StgValue>
</operation>

<operation id="607" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="9" op_0_bw="9" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:315 %trunc_ln42_1522 = partselect i9 @_ssdm_op_PartSelect.i9.i30.i32.i32, i30 %mul_ln73_1418, i32 21, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln42_1522"/></StgValue>
</operation>

<operation id="608" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry:316 %tmp_5602 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1418, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5602"/></StgValue>
</operation>

<operation id="609" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry:317 %tmp_5603 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1418, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5603"/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="20" op_0_bw="30">
<![CDATA[
entry:318 %trunc_ln42_2429 = trunc i30 %mul_ln73_1418

]]></Node>
<StgValue><ssdm name="trunc_ln42_2429"/></StgValue>
</operation>

<operation id="611" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:319 %icmp_ln42_1522 = icmp_ne  i20 %trunc_ln42_2429, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1522"/></StgValue>
</operation>

<operation id="612" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:320 %or_ln42_1522 = or i1 %tmp_5602, i1 %icmp_ln42_1522

]]></Node>
<StgValue><ssdm name="or_ln42_1522"/></StgValue>
</operation>

<operation id="613" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:321 %and_ln42_1522 = and i1 %or_ln42_1522, i1 %tmp_5603

]]></Node>
<StgValue><ssdm name="and_ln42_1522"/></StgValue>
</operation>

<operation id="614" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="1">
<![CDATA[
entry:322 %zext_ln42_1509 = zext i1 %and_ln42_1522

]]></Node>
<StgValue><ssdm name="zext_ln42_1509"/></StgValue>
</operation>

<operation id="615" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:323 %mult_1396 = add i9 %trunc_ln42_1522, i9 %zext_ln42_1509

]]></Node>
<StgValue><ssdm name="mult_1396"/></StgValue>
</operation>

<operation id="616" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="9">
<![CDATA[
entry:324 %zext_ln17_723 = zext i9 %mult_1396

]]></Node>
<StgValue><ssdm name="zext_ln17_723"/></StgValue>
</operation>

<operation id="617" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="12">
<![CDATA[
entry:339 %zext_ln17_724 = zext i12 %mult_1397

]]></Node>
<StgValue><ssdm name="zext_ln17_724"/></StgValue>
</operation>

<operation id="618" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="13" op_0_bw="10">
<![CDATA[
entry:370 %zext_ln17_726 = zext i10 %mult_1399

]]></Node>
<StgValue><ssdm name="zext_ln17_726"/></StgValue>
</operation>

<operation id="619" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="14" op_0_bw="10">
<![CDATA[
entry:382 %zext_ln17_728 = zext i10 %mult_1400

]]></Node>
<StgValue><ssdm name="zext_ln17_728"/></StgValue>
</operation>

<operation id="620" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="13" op_0_bw="6">
<![CDATA[
entry:409 %zext_ln17_741 = zext i6 %mult_1402

]]></Node>
<StgValue><ssdm name="zext_ln17_741"/></StgValue>
</operation>

<operation id="621" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="11">
<![CDATA[
entry:423 %sext_ln17_627 = sext i11 %mult_1403

]]></Node>
<StgValue><ssdm name="sext_ln17_627"/></StgValue>
</operation>

<operation id="622" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="12">
<![CDATA[
entry:441 %sext_ln17_628 = sext i12 %mult_1404

]]></Node>
<StgValue><ssdm name="sext_ln17_628"/></StgValue>
</operation>

<operation id="623" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="12">
<![CDATA[
entry:475 %sext_ln17_629 = sext i12 %mult_1406

]]></Node>
<StgValue><ssdm name="sext_ln17_629"/></StgValue>
</operation>

<operation id="624" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="16">
<![CDATA[
entry:476 %conv_i_i_17 = zext i16 %data_17_val_read

]]></Node>
<StgValue><ssdm name="conv_i_i_17"/></StgValue>
</operation>

<operation id="625" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="31" op_0_bw="16">
<![CDATA[
entry:477 %zext_ln70_310 = zext i16 %data_17_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_310"/></StgValue>
</operation>

<operation id="626" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="30" op_0_bw="16">
<![CDATA[
entry:478 %zext_ln70_311 = zext i16 %data_17_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_311"/></StgValue>
</operation>

<operation id="627" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:479 %mul_ln73_1423 = mul i30 %zext_ln70_311, i30 8381

]]></Node>
<StgValue><ssdm name="mul_ln73_1423"/></StgValue>
</operation>

<operation id="628" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="9" op_0_bw="9" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:480 %trunc_ln42_1533 = partselect i9 @_ssdm_op_PartSelect.i9.i30.i32.i32, i30 %mul_ln73_1423, i32 21, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln42_1533"/></StgValue>
</operation>

<operation id="629" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry:481 %tmp_5624 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1423, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5624"/></StgValue>
</operation>

<operation id="630" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry:482 %tmp_5625 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1423, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5625"/></StgValue>
</operation>

<operation id="631" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="20" op_0_bw="30">
<![CDATA[
entry:483 %trunc_ln42_2441 = trunc i30 %mul_ln73_1423

]]></Node>
<StgValue><ssdm name="trunc_ln42_2441"/></StgValue>
</operation>

<operation id="632" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:484 %icmp_ln42_1533 = icmp_ne  i20 %trunc_ln42_2441, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1533"/></StgValue>
</operation>

<operation id="633" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:485 %or_ln42_1533 = or i1 %tmp_5624, i1 %icmp_ln42_1533

]]></Node>
<StgValue><ssdm name="or_ln42_1533"/></StgValue>
</operation>

<operation id="634" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:486 %and_ln42_1533 = and i1 %or_ln42_1533, i1 %tmp_5625

]]></Node>
<StgValue><ssdm name="and_ln42_1533"/></StgValue>
</operation>

<operation id="635" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="9" op_0_bw="1">
<![CDATA[
entry:487 %zext_ln42_1523 = zext i1 %and_ln42_1533

]]></Node>
<StgValue><ssdm name="zext_ln42_1523"/></StgValue>
</operation>

<operation id="636" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:488 %mult_1407 = add i9 %trunc_ln42_1533, i9 %zext_ln42_1523

]]></Node>
<StgValue><ssdm name="mult_1407"/></StgValue>
</operation>

<operation id="637" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="9">
<![CDATA[
entry:489 %zext_ln17_730 = zext i9 %mult_1407

]]></Node>
<StgValue><ssdm name="zext_ln17_730"/></StgValue>
</operation>

<operation id="638" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:490 %mul_ln73_1424 = mul i31 %zext_ln70_310, i31 20548

]]></Node>
<StgValue><ssdm name="mul_ln73_1424"/></StgValue>
</operation>

<operation id="639" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="10" op_0_bw="10" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:491 %trunc_ln42_1534 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1424, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1534"/></StgValue>
</operation>

<operation id="640" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:492 %tmp_5626 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1424, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5626"/></StgValue>
</operation>

<operation id="641" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:493 %tmp_5627 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1424, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5627"/></StgValue>
</operation>

<operation id="642" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="20" op_0_bw="31">
<![CDATA[
entry:494 %trunc_ln42_2442 = trunc i31 %mul_ln73_1424

]]></Node>
<StgValue><ssdm name="trunc_ln42_2442"/></StgValue>
</operation>

<operation id="643" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:495 %icmp_ln42_1534 = icmp_ne  i20 %trunc_ln42_2442, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1534"/></StgValue>
</operation>

<operation id="644" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:496 %or_ln42_1534 = or i1 %tmp_5626, i1 %icmp_ln42_1534

]]></Node>
<StgValue><ssdm name="or_ln42_1534"/></StgValue>
</operation>

<operation id="645" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:497 %and_ln42_1534 = and i1 %or_ln42_1534, i1 %tmp_5627

]]></Node>
<StgValue><ssdm name="and_ln42_1534"/></StgValue>
</operation>

<operation id="646" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="10" op_0_bw="1">
<![CDATA[
entry:498 %zext_ln42_1524 = zext i1 %and_ln42_1534

]]></Node>
<StgValue><ssdm name="zext_ln42_1524"/></StgValue>
</operation>

<operation id="647" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:499 %mult_1408 = add i10 %trunc_ln42_1534, i10 %zext_ln42_1524

]]></Node>
<StgValue><ssdm name="mult_1408"/></StgValue>
</operation>

<operation id="648" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="10">
<![CDATA[
entry:500 %zext_ln17_731 = zext i10 %mult_1408

]]></Node>
<StgValue><ssdm name="zext_ln17_731"/></StgValue>
</operation>

<operation id="649" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:501 %mul_ln73_1425 = mul i32 %conv_i_i_17, i32 4294946915

]]></Node>
<StgValue><ssdm name="mul_ln73_1425"/></StgValue>
</operation>

<operation id="650" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:502 %trunc_ln42_1535 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %mul_ln73_1425, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1535"/></StgValue>
</operation>

<operation id="651" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="12" op_0_bw="11">
<![CDATA[
entry:503 %sext_ln42_736 = sext i11 %trunc_ln42_1535

]]></Node>
<StgValue><ssdm name="sext_ln42_736"/></StgValue>
</operation>

<operation id="652" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:504 %tmp_5628 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1425, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5628"/></StgValue>
</operation>

<operation id="653" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:505 %tmp_5629 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1425, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5629"/></StgValue>
</operation>

<operation id="654" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="20" op_0_bw="32">
<![CDATA[
entry:506 %trunc_ln42_2443 = trunc i32 %mul_ln73_1425

]]></Node>
<StgValue><ssdm name="trunc_ln42_2443"/></StgValue>
</operation>

<operation id="655" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:507 %icmp_ln42_1535 = icmp_ne  i20 %trunc_ln42_2443, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1535"/></StgValue>
</operation>

<operation id="656" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:508 %or_ln42_1535 = or i1 %tmp_5628, i1 %icmp_ln42_1535

]]></Node>
<StgValue><ssdm name="or_ln42_1535"/></StgValue>
</operation>

<operation id="657" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:509 %and_ln42_1535 = and i1 %or_ln42_1535, i1 %tmp_5629

]]></Node>
<StgValue><ssdm name="and_ln42_1535"/></StgValue>
</operation>

<operation id="658" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="12" op_0_bw="1">
<![CDATA[
entry:510 %zext_ln42_1525 = zext i1 %and_ln42_1535

]]></Node>
<StgValue><ssdm name="zext_ln42_1525"/></StgValue>
</operation>

<operation id="659" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:511 %mult_1409 = add i12 %sext_ln42_736, i12 %zext_ln42_1525

]]></Node>
<StgValue><ssdm name="mult_1409"/></StgValue>
</operation>

<operation id="660" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="13" op_0_bw="12">
<![CDATA[
entry:512 %sext_ln17_651 = sext i12 %mult_1409

]]></Node>
<StgValue><ssdm name="sext_ln17_651"/></StgValue>
</operation>

<operation id="661" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="16">
<![CDATA[
entry:513 %conv_i_i_18 = zext i16 %data_18_val_read

]]></Node>
<StgValue><ssdm name="conv_i_i_18"/></StgValue>
</operation>

<operation id="662" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry:514 %tmp_941 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_18_val_read, i15 0

]]></Node>
<StgValue><ssdm name="tmp_941"/></StgValue>
</operation>

<operation id="663" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="31">
<![CDATA[
entry:515 %zext_ln73_248 = zext i31 %tmp_941

]]></Node>
<StgValue><ssdm name="zext_ln73_248"/></StgValue>
</operation>

<operation id="664" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="21" op_0_bw="21" op_1_bw="6" op_2_bw="15">
<![CDATA[
entry:517 %trunc_ln73_52 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i6.i15, i6 %trunc_ln73_82, i15 0

]]></Node>
<StgValue><ssdm name="trunc_ln73_52"/></StgValue>
</operation>

<operation id="665" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="21" op_0_bw="16">
<![CDATA[
entry:518 %zext_ln73_234 = zext i16 %data_18_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_234"/></StgValue>
</operation>

<operation id="666" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:519 %sub_ln73_81 = sub i32 %conv_i_i_18, i32 %zext_ln73_248

]]></Node>
<StgValue><ssdm name="sub_ln73_81"/></StgValue>
</operation>

<operation id="667" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:520 %sub_ln42_52 = sub i21 %zext_ln73_234, i21 %trunc_ln73_52

]]></Node>
<StgValue><ssdm name="sub_ln42_52"/></StgValue>
</operation>

<operation id="668" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:521 %trunc_ln42_1536 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_81, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1536"/></StgValue>
</operation>

<operation id="669" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="11">
<![CDATA[
entry:522 %sext_ln42_737 = sext i11 %trunc_ln42_1536

]]></Node>
<StgValue><ssdm name="sext_ln42_737"/></StgValue>
</operation>

<operation id="670" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:523 %tmp_5630 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_81, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5630"/></StgValue>
</operation>

<operation id="671" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
entry:524 %tmp_5631 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sub_ln42_52, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5631"/></StgValue>
</operation>

<operation id="672" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="20" op_0_bw="32">
<![CDATA[
entry:525 %trunc_ln42_2444 = trunc i32 %sub_ln73_81

]]></Node>
<StgValue><ssdm name="trunc_ln42_2444"/></StgValue>
</operation>

<operation id="673" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:526 %icmp_ln42_1536 = icmp_ne  i20 %trunc_ln42_2444, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1536"/></StgValue>
</operation>

<operation id="674" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:527 %or_ln42_1536 = or i1 %tmp_5630, i1 %icmp_ln42_1536

]]></Node>
<StgValue><ssdm name="or_ln42_1536"/></StgValue>
</operation>

<operation id="675" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:528 %and_ln42_1536 = and i1 %or_ln42_1536, i1 %tmp_5631

]]></Node>
<StgValue><ssdm name="and_ln42_1536"/></StgValue>
</operation>

<operation id="676" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="12" op_0_bw="1">
<![CDATA[
entry:529 %zext_ln42_1526 = zext i1 %and_ln42_1536

]]></Node>
<StgValue><ssdm name="zext_ln42_1526"/></StgValue>
</operation>

<operation id="677" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:530 %mult_1410 = add i12 %sext_ln42_737, i12 %zext_ln42_1526

]]></Node>
<StgValue><ssdm name="mult_1410"/></StgValue>
</operation>

<operation id="678" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:532 %mul_ln73_1426 = mul i32 %conv_i_i_18, i32 4294949461

]]></Node>
<StgValue><ssdm name="mul_ln73_1426"/></StgValue>
</operation>

<operation id="679" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:533 %trunc_ln42_1537 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %mul_ln73_1426, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1537"/></StgValue>
</operation>

<operation id="680" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="12" op_0_bw="11">
<![CDATA[
entry:534 %sext_ln42_738 = sext i11 %trunc_ln42_1537

]]></Node>
<StgValue><ssdm name="sext_ln42_738"/></StgValue>
</operation>

<operation id="681" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:535 %tmp_5632 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1426, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5632"/></StgValue>
</operation>

<operation id="682" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:536 %tmp_5633 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1426, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5633"/></StgValue>
</operation>

<operation id="683" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="20" op_0_bw="32">
<![CDATA[
entry:537 %trunc_ln42_2445 = trunc i32 %mul_ln73_1426

]]></Node>
<StgValue><ssdm name="trunc_ln42_2445"/></StgValue>
</operation>

<operation id="684" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:538 %icmp_ln42_1537 = icmp_ne  i20 %trunc_ln42_2445, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1537"/></StgValue>
</operation>

<operation id="685" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:539 %or_ln42_1537 = or i1 %tmp_5632, i1 %icmp_ln42_1537

]]></Node>
<StgValue><ssdm name="or_ln42_1537"/></StgValue>
</operation>

<operation id="686" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:540 %and_ln42_1537 = and i1 %or_ln42_1537, i1 %tmp_5633

]]></Node>
<StgValue><ssdm name="and_ln42_1537"/></StgValue>
</operation>

<operation id="687" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="12" op_0_bw="1">
<![CDATA[
entry:541 %zext_ln42_1527 = zext i1 %and_ln42_1537

]]></Node>
<StgValue><ssdm name="zext_ln42_1527"/></StgValue>
</operation>

<operation id="688" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:542 %mult_1411 = add i12 %sext_ln42_738, i12 %zext_ln42_1527

]]></Node>
<StgValue><ssdm name="mult_1411"/></StgValue>
</operation>

<operation id="689" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="11">
<![CDATA[
entry:594 %sext_ln17_635 = sext i11 %mult_1414

]]></Node>
<StgValue><ssdm name="sext_ln17_635"/></StgValue>
</operation>

<operation id="690" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="31" op_0_bw="16">
<![CDATA[
entry:595 %zext_ln70_313 = zext i16 %data_21_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_313"/></StgValue>
</operation>

<operation id="691" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="30" op_0_bw="16">
<![CDATA[
entry:596 %zext_ln70_314 = zext i16 %data_21_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_314"/></StgValue>
</operation>

<operation id="692" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:597 %mul_ln73_1428 = mul i30 %zext_ln70_314, i30 13641

]]></Node>
<StgValue><ssdm name="mul_ln73_1428"/></StgValue>
</operation>

<operation id="693" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="9" op_0_bw="9" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:598 %trunc_ln42_1541 = partselect i9 @_ssdm_op_PartSelect.i9.i30.i32.i32, i30 %mul_ln73_1428, i32 21, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln42_1541"/></StgValue>
</operation>

<operation id="694" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry:599 %tmp_5640 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1428, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5640"/></StgValue>
</operation>

<operation id="695" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry:600 %tmp_5641 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1428, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5641"/></StgValue>
</operation>

<operation id="696" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="20" op_0_bw="30">
<![CDATA[
entry:601 %trunc_ln42_2450 = trunc i30 %mul_ln73_1428

]]></Node>
<StgValue><ssdm name="trunc_ln42_2450"/></StgValue>
</operation>

<operation id="697" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:602 %icmp_ln42_1541 = icmp_ne  i20 %trunc_ln42_2450, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1541"/></StgValue>
</operation>

<operation id="698" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:603 %or_ln42_1541 = or i1 %tmp_5640, i1 %icmp_ln42_1541

]]></Node>
<StgValue><ssdm name="or_ln42_1541"/></StgValue>
</operation>

<operation id="699" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:604 %and_ln42_1541 = and i1 %or_ln42_1541, i1 %tmp_5641

]]></Node>
<StgValue><ssdm name="and_ln42_1541"/></StgValue>
</operation>

<operation id="700" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="9" op_0_bw="1">
<![CDATA[
entry:605 %zext_ln42_1531 = zext i1 %and_ln42_1541

]]></Node>
<StgValue><ssdm name="zext_ln42_1531"/></StgValue>
</operation>

<operation id="701" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:606 %mult_1415 = add i9 %trunc_ln42_1541, i9 %zext_ln42_1531

]]></Node>
<StgValue><ssdm name="mult_1415"/></StgValue>
</operation>

<operation id="702" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:608 %mul_ln73_1429 = mul i31 %zext_ln70_313, i31 2147470317

]]></Node>
<StgValue><ssdm name="mul_ln73_1429"/></StgValue>
</operation>

<operation id="703" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="10" op_0_bw="10" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:609 %trunc_ln42_2451 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1429, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_2451"/></StgValue>
</operation>

<operation id="704" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="11" op_0_bw="10">
<![CDATA[
entry:610 %sext_ln42_742 = sext i10 %trunc_ln42_2451

]]></Node>
<StgValue><ssdm name="sext_ln42_742"/></StgValue>
</operation>

<operation id="705" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:611 %tmp_5642 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1429, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5642"/></StgValue>
</operation>

<operation id="706" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:612 %tmp_5643 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1429, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5643"/></StgValue>
</operation>

<operation id="707" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="20" op_0_bw="31">
<![CDATA[
entry:613 %trunc_ln42_2452 = trunc i31 %mul_ln73_1429

]]></Node>
<StgValue><ssdm name="trunc_ln42_2452"/></StgValue>
</operation>

<operation id="708" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:614 %icmp_ln42_1542 = icmp_ne  i20 %trunc_ln42_2452, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1542"/></StgValue>
</operation>

<operation id="709" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:615 %or_ln42_1542 = or i1 %tmp_5642, i1 %icmp_ln42_1542

]]></Node>
<StgValue><ssdm name="or_ln42_1542"/></StgValue>
</operation>

<operation id="710" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:616 %and_ln42_1542 = and i1 %or_ln42_1542, i1 %tmp_5643

]]></Node>
<StgValue><ssdm name="and_ln42_1542"/></StgValue>
</operation>

<operation id="711" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="11" op_0_bw="1">
<![CDATA[
entry:617 %zext_ln42_1532 = zext i1 %and_ln42_1542

]]></Node>
<StgValue><ssdm name="zext_ln42_1532"/></StgValue>
</operation>

<operation id="712" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:618 %mult_1416 = add i11 %sext_ln42_742, i11 %zext_ln42_1532

]]></Node>
<StgValue><ssdm name="mult_1416"/></StgValue>
</operation>

<operation id="713" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="11">
<![CDATA[
entry:619 %sext_ln17_636 = sext i11 %mult_1416

]]></Node>
<StgValue><ssdm name="sext_ln17_636"/></StgValue>
</operation>

<operation id="714" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="16">
<![CDATA[
entry:620 %conv_i_i_22 = zext i16 %data_22_val_read

]]></Node>
<StgValue><ssdm name="conv_i_i_22"/></StgValue>
</operation>

<operation id="715" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="29" op_0_bw="16">
<![CDATA[
entry:621 %zext_ln70_315 = zext i16 %data_22_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_315"/></StgValue>
</operation>

<operation id="716" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:622 %mul_ln73_1430 = mul i32 %conv_i_i_22, i32 4294935351

]]></Node>
<StgValue><ssdm name="mul_ln73_1430"/></StgValue>
</operation>

<operation id="717" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:623 %trunc_ln42_1543 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %mul_ln73_1430, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1543"/></StgValue>
</operation>

<operation id="718" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="11">
<![CDATA[
entry:624 %sext_ln42_743 = sext i11 %trunc_ln42_1543

]]></Node>
<StgValue><ssdm name="sext_ln42_743"/></StgValue>
</operation>

<operation id="719" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:625 %tmp_5644 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1430, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5644"/></StgValue>
</operation>

<operation id="720" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:626 %tmp_5645 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1430, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5645"/></StgValue>
</operation>

<operation id="721" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="20" op_0_bw="32">
<![CDATA[
entry:627 %trunc_ln42_2453 = trunc i32 %mul_ln73_1430

]]></Node>
<StgValue><ssdm name="trunc_ln42_2453"/></StgValue>
</operation>

<operation id="722" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:628 %icmp_ln42_1543 = icmp_ne  i20 %trunc_ln42_2453, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1543"/></StgValue>
</operation>

<operation id="723" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:629 %or_ln42_1543 = or i1 %tmp_5644, i1 %icmp_ln42_1543

]]></Node>
<StgValue><ssdm name="or_ln42_1543"/></StgValue>
</operation>

<operation id="724" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:630 %and_ln42_1543 = and i1 %or_ln42_1543, i1 %tmp_5645

]]></Node>
<StgValue><ssdm name="and_ln42_1543"/></StgValue>
</operation>

<operation id="725" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="12" op_0_bw="1">
<![CDATA[
entry:631 %zext_ln42_1533 = zext i1 %and_ln42_1543

]]></Node>
<StgValue><ssdm name="zext_ln42_1533"/></StgValue>
</operation>

<operation id="726" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:632 %mult_1417 = add i12 %sext_ln42_743, i12 %zext_ln42_1533

]]></Node>
<StgValue><ssdm name="mult_1417"/></StgValue>
</operation>

<operation id="727" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:634 %mul_ln73_1431 = mul i29 %zext_ln70_315, i29 5918

]]></Node>
<StgValue><ssdm name="mul_ln73_1431"/></StgValue>
</operation>

<operation id="728" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="8" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:635 %trunc_ln42_1544 = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %mul_ln73_1431, i32 21, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln42_1544"/></StgValue>
</operation>

<operation id="729" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry:636 %tmp_5646 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1431, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5646"/></StgValue>
</operation>

<operation id="730" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry:637 %tmp_5647 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1431, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5647"/></StgValue>
</operation>

<operation id="731" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="20" op_0_bw="29">
<![CDATA[
entry:638 %trunc_ln42_2454 = trunc i29 %mul_ln73_1431

]]></Node>
<StgValue><ssdm name="trunc_ln42_2454"/></StgValue>
</operation>

<operation id="732" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:639 %icmp_ln42_1544 = icmp_ne  i20 %trunc_ln42_2454, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1544"/></StgValue>
</operation>

<operation id="733" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:640 %or_ln42_1544 = or i1 %tmp_5646, i1 %icmp_ln42_1544

]]></Node>
<StgValue><ssdm name="or_ln42_1544"/></StgValue>
</operation>

<operation id="734" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:641 %and_ln42_1544 = and i1 %or_ln42_1544, i1 %tmp_5647

]]></Node>
<StgValue><ssdm name="and_ln42_1544"/></StgValue>
</operation>

<operation id="735" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="1">
<![CDATA[
entry:642 %zext_ln42_1534 = zext i1 %and_ln42_1544

]]></Node>
<StgValue><ssdm name="zext_ln42_1534"/></StgValue>
</operation>

<operation id="736" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:643 %mult_1418 = add i8 %trunc_ln42_1544, i8 %zext_ln42_1534

]]></Node>
<StgValue><ssdm name="mult_1418"/></StgValue>
</operation>

<operation id="737" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="31" op_0_bw="16">
<![CDATA[
entry:645 %zext_ln70_316 = zext i16 %data_23_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_316"/></StgValue>
</operation>

<operation id="738" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:646 %mul_ln73_1432 = mul i31 %zext_ln70_316, i31 2147468216

]]></Node>
<StgValue><ssdm name="mul_ln73_1432"/></StgValue>
</operation>

<operation id="739" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="10" op_0_bw="10" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:647 %trunc_ln42_2455 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1432, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_2455"/></StgValue>
</operation>

<operation id="740" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="11" op_0_bw="10">
<![CDATA[
entry:648 %sext_ln42_744 = sext i10 %trunc_ln42_2455

]]></Node>
<StgValue><ssdm name="sext_ln42_744"/></StgValue>
</operation>

<operation id="741" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:649 %tmp_5648 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1432, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5648"/></StgValue>
</operation>

<operation id="742" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:650 %tmp_5649 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1432, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5649"/></StgValue>
</operation>

<operation id="743" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="20" op_0_bw="31">
<![CDATA[
entry:651 %trunc_ln42_2456 = trunc i31 %mul_ln73_1432

]]></Node>
<StgValue><ssdm name="trunc_ln42_2456"/></StgValue>
</operation>

<operation id="744" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:652 %icmp_ln42_1545 = icmp_ne  i20 %trunc_ln42_2456, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1545"/></StgValue>
</operation>

<operation id="745" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:653 %or_ln42_1545 = or i1 %tmp_5648, i1 %icmp_ln42_1545

]]></Node>
<StgValue><ssdm name="or_ln42_1545"/></StgValue>
</operation>

<operation id="746" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:654 %and_ln42_1545 = and i1 %or_ln42_1545, i1 %tmp_5649

]]></Node>
<StgValue><ssdm name="and_ln42_1545"/></StgValue>
</operation>

<operation id="747" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="11" op_0_bw="1">
<![CDATA[
entry:655 %zext_ln42_1535 = zext i1 %and_ln42_1545

]]></Node>
<StgValue><ssdm name="zext_ln42_1535"/></StgValue>
</operation>

<operation id="748" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:656 %mult_1419 = add i11 %sext_ln42_744, i11 %zext_ln42_1535

]]></Node>
<StgValue><ssdm name="mult_1419"/></StgValue>
</operation>

<operation id="749" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:658 %mul_ln73_1433 = mul i31 %zext_ln70_316, i31 17199

]]></Node>
<StgValue><ssdm name="mul_ln73_1433"/></StgValue>
</operation>

<operation id="750" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="10" op_0_bw="10" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:659 %trunc_ln42_1546 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1433, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1546"/></StgValue>
</operation>

<operation id="751" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:660 %tmp_5650 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1433, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5650"/></StgValue>
</operation>

<operation id="752" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:661 %tmp_5651 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1433, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5651"/></StgValue>
</operation>

<operation id="753" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="20" op_0_bw="31">
<![CDATA[
entry:662 %trunc_ln42_2457 = trunc i31 %mul_ln73_1433

]]></Node>
<StgValue><ssdm name="trunc_ln42_2457"/></StgValue>
</operation>

<operation id="754" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:663 %icmp_ln42_1546 = icmp_ne  i20 %trunc_ln42_2457, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1546"/></StgValue>
</operation>

<operation id="755" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:664 %or_ln42_1546 = or i1 %tmp_5650, i1 %icmp_ln42_1546

]]></Node>
<StgValue><ssdm name="or_ln42_1546"/></StgValue>
</operation>

<operation id="756" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:665 %and_ln42_1546 = and i1 %or_ln42_1546, i1 %tmp_5651

]]></Node>
<StgValue><ssdm name="and_ln42_1546"/></StgValue>
</operation>

<operation id="757" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="10" op_0_bw="1">
<![CDATA[
entry:666 %zext_ln42_1536 = zext i1 %and_ln42_1546

]]></Node>
<StgValue><ssdm name="zext_ln42_1536"/></StgValue>
</operation>

<operation id="758" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:667 %mult_1420 = add i10 %trunc_ln42_1546, i10 %zext_ln42_1536

]]></Node>
<StgValue><ssdm name="mult_1420"/></StgValue>
</operation>

<operation id="759" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="16" op_0_bw="14">
<![CDATA[
entry:912 %sext_ln58_1992 = sext i14 %add_ln58_1544

]]></Node>
<StgValue><ssdm name="sext_ln58_1992"/></StgValue>
</operation>

<operation id="760" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="17" op_0_bw="14">
<![CDATA[
entry:913 %sext_ln58_1993 = sext i14 %add_ln58_1544

]]></Node>
<StgValue><ssdm name="sext_ln58_1993"/></StgValue>
</operation>

<operation id="761" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="17" op_0_bw="12">
<![CDATA[
entry:914 %zext_ln58 = zext i12 %mult_1390

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="762" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:915 %add_ln58_1547 = add i17 %sext_ln58_1993, i17 %zext_ln58

]]></Node>
<StgValue><ssdm name="add_ln58_1547"/></StgValue>
</operation>

<operation id="763" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:916 %tmp_5686 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1547, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5686"/></StgValue>
</operation>

<operation id="764" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:917 %add_ln58_2246 = add i16 %sext_ln58_1992, i16 %zext_ln17_720

]]></Node>
<StgValue><ssdm name="add_ln58_2246"/></StgValue>
</operation>

<operation id="765" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:918 %tmp_5687 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2246, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5687"/></StgValue>
</operation>

<operation id="766" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:919 %xor_ln58 = xor i1 %tmp_5686, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58"/></StgValue>
</operation>

<operation id="767" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:920 %and_ln58 = and i1 %tmp_5687, i1 %xor_ln58

]]></Node>
<StgValue><ssdm name="and_ln58"/></StgValue>
</operation>

<operation id="768" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:921 %xor_ln58_5007 = xor i1 %tmp_5687, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5007"/></StgValue>
</operation>

<operation id="769" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:922 %and_ln58_2503 = and i1 %tmp_5686, i1 %xor_ln58_5007

]]></Node>
<StgValue><ssdm name="and_ln58_2503"/></StgValue>
</operation>

<operation id="770" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:923 %xor_ln58_5008 = xor i1 %tmp_5686, i1 %tmp_5687

]]></Node>
<StgValue><ssdm name="xor_ln58_5008"/></StgValue>
</operation>

<operation id="771" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:924 %xor_ln58_5009 = xor i1 %xor_ln58_5008, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5009"/></StgValue>
</operation>

<operation id="772" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:925 %or_ln58 = or i1 %and_ln58, i1 %xor_ln58_5009

]]></Node>
<StgValue><ssdm name="or_ln58"/></StgValue>
</operation>

<operation id="773" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:926 %select_ln58 = select i1 %xor_ln58_5008, i16 32767, i16 %add_ln58_2246

]]></Node>
<StgValue><ssdm name="select_ln58"/></StgValue>
</operation>

<operation id="774" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:927 %select_ln58_3755 = select i1 %and_ln58_2503, i16 32768, i16 %add_ln58_2246

]]></Node>
<StgValue><ssdm name="select_ln58_3755"/></StgValue>
</operation>

<operation id="775" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:928 %select_ln58_3756 = select i1 %or_ln58, i16 %select_ln58, i16 %select_ln58_3755

]]></Node>
<StgValue><ssdm name="select_ln58_3756"/></StgValue>
</operation>

<operation id="776" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="12" op_0_bw="10">
<![CDATA[
entry:933 %zext_ln58_694 = zext i10 %add_ln58_2248

]]></Node>
<StgValue><ssdm name="zext_ln58_694"/></StgValue>
</operation>

<operation id="777" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="17" op_0_bw="16">
<![CDATA[
entry:934 %sext_ln58_1994 = sext i16 %select_ln58_3756

]]></Node>
<StgValue><ssdm name="sext_ln58_1994"/></StgValue>
</operation>

<operation id="778" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="17" op_0_bw="12">
<![CDATA[
entry:935 %sext_ln58_1995 = sext i12 %mult_1391

]]></Node>
<StgValue><ssdm name="sext_ln58_1995"/></StgValue>
</operation>

<operation id="779" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:936 %add_ln58_1550 = add i17 %sext_ln58_1994, i17 %sext_ln58_1995

]]></Node>
<StgValue><ssdm name="add_ln58_1550"/></StgValue>
</operation>

<operation id="780" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:937 %tmp_5688 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1550, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5688"/></StgValue>
</operation>

<operation id="781" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:938 %add_ln58_2249 = add i16 %select_ln58_3756, i16 %sext_ln17_624

]]></Node>
<StgValue><ssdm name="add_ln58_2249"/></StgValue>
</operation>

<operation id="782" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:939 %tmp_5689 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2249, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5689"/></StgValue>
</operation>

<operation id="783" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:940 %xor_ln58_5010 = xor i1 %tmp_5688, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5010"/></StgValue>
</operation>

<operation id="784" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:941 %and_ln58_2504 = and i1 %tmp_5689, i1 %xor_ln58_5010

]]></Node>
<StgValue><ssdm name="and_ln58_2504"/></StgValue>
</operation>

<operation id="785" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:942 %xor_ln58_5011 = xor i1 %tmp_5689, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5011"/></StgValue>
</operation>

<operation id="786" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:943 %and_ln58_2505 = and i1 %tmp_5688, i1 %xor_ln58_5011

]]></Node>
<StgValue><ssdm name="and_ln58_2505"/></StgValue>
</operation>

<operation id="787" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:944 %xor_ln58_5012 = xor i1 %tmp_5688, i1 %tmp_5689

]]></Node>
<StgValue><ssdm name="xor_ln58_5012"/></StgValue>
</operation>

<operation id="788" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:945 %xor_ln58_5013 = xor i1 %xor_ln58_5012, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5013"/></StgValue>
</operation>

<operation id="789" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:946 %or_ln58_1251 = or i1 %and_ln58_2504, i1 %xor_ln58_5013

]]></Node>
<StgValue><ssdm name="or_ln58_1251"/></StgValue>
</operation>

<operation id="790" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:947 %select_ln58_3757 = select i1 %xor_ln58_5012, i16 32767, i16 %add_ln58_2249

]]></Node>
<StgValue><ssdm name="select_ln58_3757"/></StgValue>
</operation>

<operation id="791" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:948 %select_ln58_3758 = select i1 %and_ln58_2505, i16 32768, i16 %add_ln58_2249

]]></Node>
<StgValue><ssdm name="select_ln58_3758"/></StgValue>
</operation>

<operation id="792" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:949 %select_ln58_3759 = select i1 %or_ln58_1251, i16 %select_ln58_3757, i16 %select_ln58_3758

]]></Node>
<StgValue><ssdm name="select_ln58_3759"/></StgValue>
</operation>

<operation id="793" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="13" op_0_bw="12">
<![CDATA[
entry:978 %zext_ln58_703 = zext i12 %add_ln58_2267

]]></Node>
<StgValue><ssdm name="zext_ln58_703"/></StgValue>
</operation>

<operation id="794" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="13" op_0_bw="12">
<![CDATA[
entry:980 %sext_ln58_1998 = sext i12 %add_ln58_1553

]]></Node>
<StgValue><ssdm name="sext_ln58_1998"/></StgValue>
</operation>

<operation id="795" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:981 %add_ln58_1554 = add i13 %zext_ln58_703, i13 %sext_ln17_625

]]></Node>
<StgValue><ssdm name="add_ln58_1554"/></StgValue>
</operation>

<operation id="796" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="14" op_0_bw="13">
<![CDATA[
entry:982 %sext_ln58_1999 = sext i13 %add_ln58_1554

]]></Node>
<StgValue><ssdm name="sext_ln58_1999"/></StgValue>
</operation>

<operation id="797" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:983 %add_ln58_1555 = add i13 %sext_ln58_1998, i13 %zext_ln17_725

]]></Node>
<StgValue><ssdm name="add_ln58_1555"/></StgValue>
</operation>

<operation id="798" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="13">
<![CDATA[
entry:984 %sext_ln58_2000 = sext i13 %add_ln58_1555

]]></Node>
<StgValue><ssdm name="sext_ln58_2000"/></StgValue>
</operation>

<operation id="799" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:985 %add_ln58_1556 = add i12 %zext_ln58_694, i12 %mult_1395

]]></Node>
<StgValue><ssdm name="add_ln58_1556"/></StgValue>
</operation>

<operation id="800" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="13" op_0_bw="12">
<![CDATA[
entry:986 %sext_ln58_2001 = sext i12 %add_ln58_1556

]]></Node>
<StgValue><ssdm name="sext_ln58_2001"/></StgValue>
</operation>

<operation id="801" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="17" op_0_bw="16">
<![CDATA[
entry:987 %sext_ln58_2002 = sext i16 %select_ln58_3759

]]></Node>
<StgValue><ssdm name="sext_ln58_2002"/></StgValue>
</operation>

<operation id="802" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="17" op_0_bw="9">
<![CDATA[
entry:988 %zext_ln58_704 = zext i9 %mult_1396

]]></Node>
<StgValue><ssdm name="zext_ln58_704"/></StgValue>
</operation>

<operation id="803" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:989 %add_ln58_1557 = add i17 %sext_ln58_2002, i17 %zext_ln58_704

]]></Node>
<StgValue><ssdm name="add_ln58_1557"/></StgValue>
</operation>

<operation id="804" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:990 %tmp_5690 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1557, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5690"/></StgValue>
</operation>

<operation id="805" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:991 %add_ln58_2268 = add i16 %select_ln58_3759, i16 %zext_ln17_723

]]></Node>
<StgValue><ssdm name="add_ln58_2268"/></StgValue>
</operation>

<operation id="806" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:992 %tmp_5691 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2268, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5691"/></StgValue>
</operation>

<operation id="807" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="17" op_0_bw="13">
<![CDATA[
entry:1003 %sext_ln58_2003 = sext i13 %add_ln58_1555

]]></Node>
<StgValue><ssdm name="sext_ln58_2003"/></StgValue>
</operation>

<operation id="808" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="17" op_0_bw="12">
<![CDATA[
entry:1004 %zext_ln58_705 = zext i12 %mult_1397

]]></Node>
<StgValue><ssdm name="zext_ln58_705"/></StgValue>
</operation>

<operation id="809" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1005 %add_ln58_1558 = add i17 %sext_ln58_2003, i17 %zext_ln58_705

]]></Node>
<StgValue><ssdm name="add_ln58_1558"/></StgValue>
</operation>

<operation id="810" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1006 %tmp_5692 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1558, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5692"/></StgValue>
</operation>

<operation id="811" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1007 %add_ln58_2269 = add i16 %sext_ln58_2000, i16 %zext_ln17_724

]]></Node>
<StgValue><ssdm name="add_ln58_2269"/></StgValue>
</operation>

<operation id="812" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1008 %tmp_5693 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2269, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5693"/></StgValue>
</operation>

<operation id="813" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1009 %xor_ln58_5018 = xor i1 %tmp_5692, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5018"/></StgValue>
</operation>

<operation id="814" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1010 %and_ln58_2508 = and i1 %tmp_5693, i1 %xor_ln58_5018

]]></Node>
<StgValue><ssdm name="and_ln58_2508"/></StgValue>
</operation>

<operation id="815" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1011 %xor_ln58_5019 = xor i1 %tmp_5693, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5019"/></StgValue>
</operation>

<operation id="816" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1012 %and_ln58_2509 = and i1 %tmp_5692, i1 %xor_ln58_5019

]]></Node>
<StgValue><ssdm name="and_ln58_2509"/></StgValue>
</operation>

<operation id="817" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1013 %xor_ln58_5020 = xor i1 %tmp_5692, i1 %tmp_5693

]]></Node>
<StgValue><ssdm name="xor_ln58_5020"/></StgValue>
</operation>

<operation id="818" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1014 %xor_ln58_5021 = xor i1 %xor_ln58_5020, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5021"/></StgValue>
</operation>

<operation id="819" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1015 %or_ln58_1253 = or i1 %and_ln58_2508, i1 %xor_ln58_5021

]]></Node>
<StgValue><ssdm name="or_ln58_1253"/></StgValue>
</operation>

<operation id="820" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1016 %select_ln58_3763 = select i1 %xor_ln58_5020, i16 32767, i16 %add_ln58_2269

]]></Node>
<StgValue><ssdm name="select_ln58_3763"/></StgValue>
</operation>

<operation id="821" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1017 %select_ln58_3764 = select i1 %and_ln58_2509, i16 32768, i16 %add_ln58_2269

]]></Node>
<StgValue><ssdm name="select_ln58_3764"/></StgValue>
</operation>

<operation id="822" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1018 %select_ln58_3765 = select i1 %or_ln58_1253, i16 %select_ln58_3763, i16 %select_ln58_3764

]]></Node>
<StgValue><ssdm name="select_ln58_3765"/></StgValue>
</operation>

<operation id="823" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1035 %add_ln58_1560 = add i13 %add_ln58_2256, i13 %zext_ln17_726

]]></Node>
<StgValue><ssdm name="add_ln58_1560"/></StgValue>
</operation>

<operation id="824" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1036 %add_ln58_1561 = add i14 %sext_ln58_1999, i14 %zext_ln17_728

]]></Node>
<StgValue><ssdm name="add_ln58_1561"/></StgValue>
</operation>

<operation id="825" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="14">
<![CDATA[
entry:1037 %sext_ln58_2006 = sext i14 %add_ln58_1561

]]></Node>
<StgValue><ssdm name="sext_ln58_2006"/></StgValue>
</operation>

<operation id="826" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1054 %add_ln58_1563 = add i13 %add_ln58_1560, i13 %zext_ln17_741

]]></Node>
<StgValue><ssdm name="add_ln58_1563"/></StgValue>
</operation>

<operation id="827" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="13">
<![CDATA[
entry:1055 %sext_ln58_2008 = sext i13 %add_ln58_1563

]]></Node>
<StgValue><ssdm name="sext_ln58_2008"/></StgValue>
</operation>

<operation id="828" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="17" op_0_bw="16">
<![CDATA[
entry:1056 %sext_ln58_2009 = sext i16 %select_ln58_3765

]]></Node>
<StgValue><ssdm name="sext_ln58_2009"/></StgValue>
</operation>

<operation id="829" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="17" op_0_bw="11">
<![CDATA[
entry:1057 %sext_ln58_2010 = sext i11 %mult_1403

]]></Node>
<StgValue><ssdm name="sext_ln58_2010"/></StgValue>
</operation>

<operation id="830" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1058 %add_ln58_1564 = add i17 %sext_ln58_2009, i17 %sext_ln58_2010

]]></Node>
<StgValue><ssdm name="add_ln58_1564"/></StgValue>
</operation>

<operation id="831" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1059 %tmp_5698 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1564, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5698"/></StgValue>
</operation>

<operation id="832" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1060 %add_ln58_2272 = add i16 %select_ln58_3765, i16 %sext_ln17_627

]]></Node>
<StgValue><ssdm name="add_ln58_2272"/></StgValue>
</operation>

<operation id="833" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1061 %tmp_5699 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2272, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5699"/></StgValue>
</operation>

<operation id="834" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1062 %xor_ln58_5030 = xor i1 %tmp_5698, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5030"/></StgValue>
</operation>

<operation id="835" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1063 %and_ln58_2514 = and i1 %tmp_5699, i1 %xor_ln58_5030

]]></Node>
<StgValue><ssdm name="and_ln58_2514"/></StgValue>
</operation>

<operation id="836" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1064 %xor_ln58_5031 = xor i1 %tmp_5699, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5031"/></StgValue>
</operation>

<operation id="837" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1065 %and_ln58_2515 = and i1 %tmp_5698, i1 %xor_ln58_5031

]]></Node>
<StgValue><ssdm name="and_ln58_2515"/></StgValue>
</operation>

<operation id="838" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1066 %xor_ln58_5032 = xor i1 %tmp_5698, i1 %tmp_5699

]]></Node>
<StgValue><ssdm name="xor_ln58_5032"/></StgValue>
</operation>

<operation id="839" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1067 %xor_ln58_5033 = xor i1 %xor_ln58_5032, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5033"/></StgValue>
</operation>

<operation id="840" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1068 %or_ln58_1256 = or i1 %and_ln58_2514, i1 %xor_ln58_5033

]]></Node>
<StgValue><ssdm name="or_ln58_1256"/></StgValue>
</operation>

<operation id="841" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1069 %select_ln58_3772 = select i1 %xor_ln58_5032, i16 32767, i16 %add_ln58_2272

]]></Node>
<StgValue><ssdm name="select_ln58_3772"/></StgValue>
</operation>

<operation id="842" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1070 %select_ln58_3773 = select i1 %and_ln58_2515, i16 32768, i16 %add_ln58_2272

]]></Node>
<StgValue><ssdm name="select_ln58_3773"/></StgValue>
</operation>

<operation id="843" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1071 %select_ln58_3774 = select i1 %or_ln58_1256, i16 %select_ln58_3772, i16 %select_ln58_3773

]]></Node>
<StgValue><ssdm name="select_ln58_3774"/></StgValue>
</operation>

<operation id="844" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="17" op_0_bw="13">
<![CDATA[
entry:1072 %sext_ln58_2011 = sext i13 %add_ln58_1563

]]></Node>
<StgValue><ssdm name="sext_ln58_2011"/></StgValue>
</operation>

<operation id="845" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="17" op_0_bw="12">
<![CDATA[
entry:1073 %sext_ln58_2012 = sext i12 %mult_1404

]]></Node>
<StgValue><ssdm name="sext_ln58_2012"/></StgValue>
</operation>

<operation id="846" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1074 %add_ln58_1565 = add i17 %sext_ln58_2011, i17 %sext_ln58_2012

]]></Node>
<StgValue><ssdm name="add_ln58_1565"/></StgValue>
</operation>

<operation id="847" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1075 %tmp_5700 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1565, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5700"/></StgValue>
</operation>

<operation id="848" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1076 %add_ln58_2273 = add i16 %sext_ln58_2008, i16 %sext_ln17_628

]]></Node>
<StgValue><ssdm name="add_ln58_2273"/></StgValue>
</operation>

<operation id="849" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1077 %tmp_5701 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2273, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5701"/></StgValue>
</operation>

<operation id="850" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1078 %xor_ln58_5034 = xor i1 %tmp_5700, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5034"/></StgValue>
</operation>

<operation id="851" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1079 %and_ln58_2516 = and i1 %tmp_5701, i1 %xor_ln58_5034

]]></Node>
<StgValue><ssdm name="and_ln58_2516"/></StgValue>
</operation>

<operation id="852" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1080 %xor_ln58_5035 = xor i1 %tmp_5701, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5035"/></StgValue>
</operation>

<operation id="853" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1081 %and_ln58_2517 = and i1 %tmp_5700, i1 %xor_ln58_5035

]]></Node>
<StgValue><ssdm name="and_ln58_2517"/></StgValue>
</operation>

<operation id="854" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1082 %xor_ln58_5036 = xor i1 %tmp_5700, i1 %tmp_5701

]]></Node>
<StgValue><ssdm name="xor_ln58_5036"/></StgValue>
</operation>

<operation id="855" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1083 %xor_ln58_5037 = xor i1 %xor_ln58_5036, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5037"/></StgValue>
</operation>

<operation id="856" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1084 %or_ln58_1257 = or i1 %and_ln58_2516, i1 %xor_ln58_5037

]]></Node>
<StgValue><ssdm name="or_ln58_1257"/></StgValue>
</operation>

<operation id="857" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1085 %select_ln58_3775 = select i1 %xor_ln58_5036, i16 32767, i16 %add_ln58_2273

]]></Node>
<StgValue><ssdm name="select_ln58_3775"/></StgValue>
</operation>

<operation id="858" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1086 %select_ln58_3776 = select i1 %and_ln58_2517, i16 32768, i16 %add_ln58_2273

]]></Node>
<StgValue><ssdm name="select_ln58_3776"/></StgValue>
</operation>

<operation id="859" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1087 %select_ln58_3777 = select i1 %or_ln58_1257, i16 %select_ln58_3775, i16 %select_ln58_3776

]]></Node>
<StgValue><ssdm name="select_ln58_3777"/></StgValue>
</operation>

<operation id="860" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="17" op_0_bw="14">
<![CDATA[
entry:1104 %sext_ln58_2014 = sext i14 %add_ln58_1561

]]></Node>
<StgValue><ssdm name="sext_ln58_2014"/></StgValue>
</operation>

<operation id="861" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="17" op_0_bw="12">
<![CDATA[
entry:1105 %sext_ln58_2015 = sext i12 %mult_1406

]]></Node>
<StgValue><ssdm name="sext_ln58_2015"/></StgValue>
</operation>

<operation id="862" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1106 %add_ln58_1567 = add i17 %sext_ln58_2014, i17 %sext_ln58_2015

]]></Node>
<StgValue><ssdm name="add_ln58_1567"/></StgValue>
</operation>

<operation id="863" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1107 %tmp_5704 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1567, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5704"/></StgValue>
</operation>

<operation id="864" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1108 %add_ln58_2275 = add i16 %sext_ln58_2006, i16 %sext_ln17_629

]]></Node>
<StgValue><ssdm name="add_ln58_2275"/></StgValue>
</operation>

<operation id="865" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1109 %tmp_5705 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2275, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5705"/></StgValue>
</operation>

<operation id="866" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1110 %xor_ln58_5042 = xor i1 %tmp_5704, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5042"/></StgValue>
</operation>

<operation id="867" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1111 %and_ln58_2520 = and i1 %tmp_5705, i1 %xor_ln58_5042

]]></Node>
<StgValue><ssdm name="and_ln58_2520"/></StgValue>
</operation>

<operation id="868" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1112 %xor_ln58_5043 = xor i1 %tmp_5705, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5043"/></StgValue>
</operation>

<operation id="869" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1113 %and_ln58_2521 = and i1 %tmp_5704, i1 %xor_ln58_5043

]]></Node>
<StgValue><ssdm name="and_ln58_2521"/></StgValue>
</operation>

<operation id="870" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1114 %xor_ln58_5044 = xor i1 %tmp_5704, i1 %tmp_5705

]]></Node>
<StgValue><ssdm name="xor_ln58_5044"/></StgValue>
</operation>

<operation id="871" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1115 %xor_ln58_5045 = xor i1 %xor_ln58_5044, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5045"/></StgValue>
</operation>

<operation id="872" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1116 %or_ln58_1259 = or i1 %and_ln58_2520, i1 %xor_ln58_5045

]]></Node>
<StgValue><ssdm name="or_ln58_1259"/></StgValue>
</operation>

<operation id="873" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1117 %select_ln58_3781 = select i1 %xor_ln58_5044, i16 32767, i16 %add_ln58_2275

]]></Node>
<StgValue><ssdm name="select_ln58_3781"/></StgValue>
</operation>

<operation id="874" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1118 %select_ln58_3782 = select i1 %and_ln58_2521, i16 32768, i16 %add_ln58_2275

]]></Node>
<StgValue><ssdm name="select_ln58_3782"/></StgValue>
</operation>

<operation id="875" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1119 %select_ln58_3783 = select i1 %or_ln58_1259, i16 %select_ln58_3781, i16 %select_ln58_3782

]]></Node>
<StgValue><ssdm name="select_ln58_3783"/></StgValue>
</operation>

<operation id="876" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="17" op_0_bw="16">
<![CDATA[
entry:1120 %sext_ln58_2016 = sext i16 %select_ln58_3783

]]></Node>
<StgValue><ssdm name="sext_ln58_2016"/></StgValue>
</operation>

<operation id="877" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="17" op_0_bw="9">
<![CDATA[
entry:1121 %zext_ln58_708 = zext i9 %mult_1407

]]></Node>
<StgValue><ssdm name="zext_ln58_708"/></StgValue>
</operation>

<operation id="878" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1122 %add_ln58_1568 = add i17 %sext_ln58_2016, i17 %zext_ln58_708

]]></Node>
<StgValue><ssdm name="add_ln58_1568"/></StgValue>
</operation>

<operation id="879" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1123 %tmp_5706 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1568, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5706"/></StgValue>
</operation>

<operation id="880" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1124 %add_ln58_2276 = add i16 %select_ln58_3783, i16 %zext_ln17_730

]]></Node>
<StgValue><ssdm name="add_ln58_2276"/></StgValue>
</operation>

<operation id="881" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1125 %tmp_5707 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2276, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5707"/></StgValue>
</operation>

<operation id="882" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="17" op_0_bw="16">
<![CDATA[
entry:1136 %sext_ln58_2017 = sext i16 %select_ln58_3774

]]></Node>
<StgValue><ssdm name="sext_ln58_2017"/></StgValue>
</operation>

<operation id="883" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="17" op_0_bw="10">
<![CDATA[
entry:1137 %zext_ln58_709 = zext i10 %mult_1408

]]></Node>
<StgValue><ssdm name="zext_ln58_709"/></StgValue>
</operation>

<operation id="884" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1138 %add_ln58_1569 = add i17 %sext_ln58_2017, i17 %zext_ln58_709

]]></Node>
<StgValue><ssdm name="add_ln58_1569"/></StgValue>
</operation>

<operation id="885" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1139 %tmp_5708 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1569, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5708"/></StgValue>
</operation>

<operation id="886" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1140 %add_ln58_2277 = add i16 %select_ln58_3774, i16 %zext_ln17_731

]]></Node>
<StgValue><ssdm name="add_ln58_2277"/></StgValue>
</operation>

<operation id="887" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1141 %tmp_5709 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2277, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5709"/></StgValue>
</operation>

<operation id="888" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1152 %add_ln58_1570 = add i13 %sext_ln17_651, i13 %sext_ln58_2001

]]></Node>
<StgValue><ssdm name="add_ln58_1570"/></StgValue>
</operation>

<operation id="889" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="17" op_0_bw="16">
<![CDATA[
entry:1218 %sext_ln58_2027 = sext i16 %select_ln58_3777

]]></Node>
<StgValue><ssdm name="sext_ln58_2027"/></StgValue>
</operation>

<operation id="890" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="17" op_0_bw="11">
<![CDATA[
entry:1219 %sext_ln58_2028 = sext i11 %mult_1414

]]></Node>
<StgValue><ssdm name="sext_ln58_2028"/></StgValue>
</operation>

<operation id="891" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1220 %add_ln58_1575 = add i17 %sext_ln58_2027, i17 %sext_ln58_2028

]]></Node>
<StgValue><ssdm name="add_ln58_1575"/></StgValue>
</operation>

<operation id="892" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1221 %tmp_5718 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1575, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5718"/></StgValue>
</operation>

<operation id="893" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1222 %add_ln58_2282 = add i16 %select_ln58_3777, i16 %sext_ln17_635

]]></Node>
<StgValue><ssdm name="add_ln58_2282"/></StgValue>
</operation>

<operation id="894" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1223 %tmp_5719 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2282, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5719"/></StgValue>
</operation>

<operation id="895" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1224 %xor_ln58_5070 = xor i1 %tmp_5718, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5070"/></StgValue>
</operation>

<operation id="896" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1225 %and_ln58_2534 = and i1 %tmp_5719, i1 %xor_ln58_5070

]]></Node>
<StgValue><ssdm name="and_ln58_2534"/></StgValue>
</operation>

<operation id="897" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1226 %xor_ln58_5071 = xor i1 %tmp_5719, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5071"/></StgValue>
</operation>

<operation id="898" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1227 %and_ln58_2535 = and i1 %tmp_5718, i1 %xor_ln58_5071

]]></Node>
<StgValue><ssdm name="and_ln58_2535"/></StgValue>
</operation>

<operation id="899" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1228 %xor_ln58_5072 = xor i1 %tmp_5718, i1 %tmp_5719

]]></Node>
<StgValue><ssdm name="xor_ln58_5072"/></StgValue>
</operation>

<operation id="900" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1229 %xor_ln58_5073 = xor i1 %xor_ln58_5072, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5073"/></StgValue>
</operation>

<operation id="901" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1230 %or_ln58_1266 = or i1 %and_ln58_2534, i1 %xor_ln58_5073

]]></Node>
<StgValue><ssdm name="or_ln58_1266"/></StgValue>
</operation>

<operation id="902" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1231 %select_ln58_3802 = select i1 %xor_ln58_5072, i16 32767, i16 %add_ln58_2282

]]></Node>
<StgValue><ssdm name="select_ln58_3802"/></StgValue>
</operation>

<operation id="903" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1232 %select_ln58_3803 = select i1 %and_ln58_2535, i16 32768, i16 %add_ln58_2282

]]></Node>
<StgValue><ssdm name="select_ln58_3803"/></StgValue>
</operation>

<operation id="904" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1233 %select_ln58_3804 = select i1 %or_ln58_1266, i16 %select_ln58_3802, i16 %select_ln58_3803

]]></Node>
<StgValue><ssdm name="select_ln58_3804"/></StgValue>
</operation>

<operation id="905" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="17" op_0_bw="16">
<![CDATA[
entry:1250 %sext_ln58_2030 = sext i16 %select_ln58_3804

]]></Node>
<StgValue><ssdm name="sext_ln58_2030"/></StgValue>
</operation>

<operation id="906" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="17" op_0_bw="11">
<![CDATA[
entry:1251 %sext_ln58_2031 = sext i11 %mult_1416

]]></Node>
<StgValue><ssdm name="sext_ln58_2031"/></StgValue>
</operation>

<operation id="907" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1252 %add_ln58_1577 = add i17 %sext_ln58_2030, i17 %sext_ln58_2031

]]></Node>
<StgValue><ssdm name="add_ln58_1577"/></StgValue>
</operation>

<operation id="908" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1253 %tmp_5722 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1577, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5722"/></StgValue>
</operation>

<operation id="909" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1254 %add_ln58_2284 = add i16 %select_ln58_3804, i16 %sext_ln17_636

]]></Node>
<StgValue><ssdm name="add_ln58_2284"/></StgValue>
</operation>

<operation id="910" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1255 %tmp_5723 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2284, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5723"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="911" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="12">
<![CDATA[
entry:359 %sext_ln17_626 = sext i12 %mult_1398

]]></Node>
<StgValue><ssdm name="sext_ln17_626"/></StgValue>
</operation>

<operation id="912" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="12">
<![CDATA[
entry:398 %zext_ln17_727 = zext i12 %mult_1401

]]></Node>
<StgValue><ssdm name="zext_ln17_727"/></StgValue>
</operation>

<operation id="913" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="12">
<![CDATA[
entry:456 %zext_ln17_729 = zext i12 %mult_1405

]]></Node>
<StgValue><ssdm name="zext_ln17_729"/></StgValue>
</operation>

<operation id="914" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="12">
<![CDATA[
entry:531 %sext_ln17_631 = sext i12 %mult_1410

]]></Node>
<StgValue><ssdm name="sext_ln17_631"/></StgValue>
</operation>

<operation id="915" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="12">
<![CDATA[
entry:543 %sext_ln17_632 = sext i12 %mult_1411

]]></Node>
<StgValue><ssdm name="sext_ln17_632"/></StgValue>
</operation>

<operation id="916" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="12">
<![CDATA[
entry:562 %sext_ln17_633 = sext i12 %mult_1412

]]></Node>
<StgValue><ssdm name="sext_ln17_633"/></StgValue>
</operation>

<operation id="917" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="12">
<![CDATA[
entry:633 %sext_ln17_637 = sext i12 %mult_1417

]]></Node>
<StgValue><ssdm name="sext_ln17_637"/></StgValue>
</operation>

<operation id="918" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="8">
<![CDATA[
entry:644 %zext_ln17_733 = zext i8 %mult_1418

]]></Node>
<StgValue><ssdm name="zext_ln17_733"/></StgValue>
</operation>

<operation id="919" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="11">
<![CDATA[
entry:657 %sext_ln17_638 = sext i11 %mult_1419

]]></Node>
<StgValue><ssdm name="sext_ln17_638"/></StgValue>
</operation>

<operation id="920" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="10">
<![CDATA[
entry:668 %zext_ln17_734 = zext i10 %mult_1420

]]></Node>
<StgValue><ssdm name="zext_ln17_734"/></StgValue>
</operation>

<operation id="921" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="31" op_0_bw="16">
<![CDATA[
entry:669 %zext_ln70_317 = zext i16 %data_24_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_317"/></StgValue>
</operation>

<operation id="922" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="30" op_0_bw="16">
<![CDATA[
entry:670 %zext_ln70_318 = zext i16 %data_24_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_318"/></StgValue>
</operation>

<operation id="923" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:671 %mul_ln73_1434 = mul i30 %zext_ln70_318, i30 8804

]]></Node>
<StgValue><ssdm name="mul_ln73_1434"/></StgValue>
</operation>

<operation id="924" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="9" op_0_bw="9" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:672 %trunc_ln42_1547 = partselect i9 @_ssdm_op_PartSelect.i9.i30.i32.i32, i30 %mul_ln73_1434, i32 21, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln42_1547"/></StgValue>
</operation>

<operation id="925" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry:673 %tmp_5652 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1434, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5652"/></StgValue>
</operation>

<operation id="926" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry:674 %tmp_5653 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1434, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5653"/></StgValue>
</operation>

<operation id="927" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="20" op_0_bw="30">
<![CDATA[
entry:675 %trunc_ln42_2458 = trunc i30 %mul_ln73_1434

]]></Node>
<StgValue><ssdm name="trunc_ln42_2458"/></StgValue>
</operation>

<operation id="928" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:676 %icmp_ln42_1547 = icmp_ne  i20 %trunc_ln42_2458, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1547"/></StgValue>
</operation>

<operation id="929" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:677 %or_ln42_1547 = or i1 %tmp_5652, i1 %icmp_ln42_1547

]]></Node>
<StgValue><ssdm name="or_ln42_1547"/></StgValue>
</operation>

<operation id="930" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:678 %and_ln42_1547 = and i1 %or_ln42_1547, i1 %tmp_5653

]]></Node>
<StgValue><ssdm name="and_ln42_1547"/></StgValue>
</operation>

<operation id="931" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="9" op_0_bw="1">
<![CDATA[
entry:679 %zext_ln42_1537 = zext i1 %and_ln42_1547

]]></Node>
<StgValue><ssdm name="zext_ln42_1537"/></StgValue>
</operation>

<operation id="932" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:680 %mult_1421 = add i9 %trunc_ln42_1547, i9 %zext_ln42_1537

]]></Node>
<StgValue><ssdm name="mult_1421"/></StgValue>
</operation>

<operation id="933" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="16" op_0_bw="9">
<![CDATA[
entry:681 %zext_ln17_735 = zext i9 %mult_1421

]]></Node>
<StgValue><ssdm name="zext_ln17_735"/></StgValue>
</operation>

<operation id="934" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:682 %mul_ln73_1435 = mul i31 %zext_ln70_317, i31 25263

]]></Node>
<StgValue><ssdm name="mul_ln73_1435"/></StgValue>
</operation>

<operation id="935" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="10" op_0_bw="10" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:683 %trunc_ln42_1548 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1435, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1548"/></StgValue>
</operation>

<operation id="936" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:684 %tmp_5654 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1435, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5654"/></StgValue>
</operation>

<operation id="937" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:685 %tmp_5655 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1435, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5655"/></StgValue>
</operation>

<operation id="938" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="20" op_0_bw="31">
<![CDATA[
entry:686 %trunc_ln42_2459 = trunc i31 %mul_ln73_1435

]]></Node>
<StgValue><ssdm name="trunc_ln42_2459"/></StgValue>
</operation>

<operation id="939" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:687 %icmp_ln42_1548 = icmp_ne  i20 %trunc_ln42_2459, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1548"/></StgValue>
</operation>

<operation id="940" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:688 %or_ln42_1548 = or i1 %tmp_5654, i1 %icmp_ln42_1548

]]></Node>
<StgValue><ssdm name="or_ln42_1548"/></StgValue>
</operation>

<operation id="941" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:689 %and_ln42_1548 = and i1 %or_ln42_1548, i1 %tmp_5655

]]></Node>
<StgValue><ssdm name="and_ln42_1548"/></StgValue>
</operation>

<operation id="942" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="10" op_0_bw="1">
<![CDATA[
entry:690 %zext_ln42_1538 = zext i1 %and_ln42_1548

]]></Node>
<StgValue><ssdm name="zext_ln42_1538"/></StgValue>
</operation>

<operation id="943" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:691 %mult_1422 = add i10 %trunc_ln42_1548, i10 %zext_ln42_1538

]]></Node>
<StgValue><ssdm name="mult_1422"/></StgValue>
</operation>

<operation id="944" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="10">
<![CDATA[
entry:692 %zext_ln17_736 = zext i10 %mult_1422

]]></Node>
<StgValue><ssdm name="zext_ln17_736"/></StgValue>
</operation>

<operation id="945" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:693 %mul_ln73_1436 = mul i31 %zext_ln70_317, i31 2147474827

]]></Node>
<StgValue><ssdm name="mul_ln73_1436"/></StgValue>
</operation>

<operation id="946" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="10" op_0_bw="10" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:694 %trunc_ln42_2460 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1436, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_2460"/></StgValue>
</operation>

<operation id="947" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="11" op_0_bw="10">
<![CDATA[
entry:695 %sext_ln42_745 = sext i10 %trunc_ln42_2460

]]></Node>
<StgValue><ssdm name="sext_ln42_745"/></StgValue>
</operation>

<operation id="948" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:696 %tmp_5656 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1436, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5656"/></StgValue>
</operation>

<operation id="949" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:697 %tmp_5657 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1436, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5657"/></StgValue>
</operation>

<operation id="950" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="20" op_0_bw="31">
<![CDATA[
entry:698 %trunc_ln42_2461 = trunc i31 %mul_ln73_1436

]]></Node>
<StgValue><ssdm name="trunc_ln42_2461"/></StgValue>
</operation>

<operation id="951" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:699 %icmp_ln42_1549 = icmp_ne  i20 %trunc_ln42_2461, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1549"/></StgValue>
</operation>

<operation id="952" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:700 %or_ln42_1549 = or i1 %tmp_5656, i1 %icmp_ln42_1549

]]></Node>
<StgValue><ssdm name="or_ln42_1549"/></StgValue>
</operation>

<operation id="953" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:701 %and_ln42_1549 = and i1 %or_ln42_1549, i1 %tmp_5657

]]></Node>
<StgValue><ssdm name="and_ln42_1549"/></StgValue>
</operation>

<operation id="954" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="11" op_0_bw="1">
<![CDATA[
entry:702 %zext_ln42_1539 = zext i1 %and_ln42_1549

]]></Node>
<StgValue><ssdm name="zext_ln42_1539"/></StgValue>
</operation>

<operation id="955" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:703 %mult_1423 = add i11 %sext_ln42_745, i11 %zext_ln42_1539

]]></Node>
<StgValue><ssdm name="mult_1423"/></StgValue>
</operation>

<operation id="956" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="11">
<![CDATA[
entry:704 %sext_ln17_639 = sext i11 %mult_1423

]]></Node>
<StgValue><ssdm name="sext_ln17_639"/></StgValue>
</operation>

<operation id="957" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="16">
<![CDATA[
entry:705 %conv_i_i_25 = zext i16 %data_25_val_read

]]></Node>
<StgValue><ssdm name="conv_i_i_25"/></StgValue>
</operation>

<operation id="958" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="30" op_0_bw="16">
<![CDATA[
entry:706 %zext_ln70_319 = zext i16 %data_25_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_319"/></StgValue>
</operation>

<operation id="959" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="31" op_0_bw="16">
<![CDATA[
entry:707 %zext_ln70_320 = zext i16 %data_25_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_320"/></StgValue>
</operation>

<operation id="960" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:708 %mul_ln73_1437 = mul i31 %zext_ln70_320, i31 23507

]]></Node>
<StgValue><ssdm name="mul_ln73_1437"/></StgValue>
</operation>

<operation id="961" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="10" op_0_bw="10" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:709 %trunc_ln42_1550 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1437, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1550"/></StgValue>
</operation>

<operation id="962" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:710 %tmp_5658 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1437, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5658"/></StgValue>
</operation>

<operation id="963" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:711 %tmp_5659 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1437, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5659"/></StgValue>
</operation>

<operation id="964" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="20" op_0_bw="31">
<![CDATA[
entry:712 %trunc_ln42_2462 = trunc i31 %mul_ln73_1437

]]></Node>
<StgValue><ssdm name="trunc_ln42_2462"/></StgValue>
</operation>

<operation id="965" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:713 %icmp_ln42_1550 = icmp_ne  i20 %trunc_ln42_2462, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1550"/></StgValue>
</operation>

<operation id="966" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:714 %or_ln42_1550 = or i1 %tmp_5658, i1 %icmp_ln42_1550

]]></Node>
<StgValue><ssdm name="or_ln42_1550"/></StgValue>
</operation>

<operation id="967" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:715 %and_ln42_1550 = and i1 %or_ln42_1550, i1 %tmp_5659

]]></Node>
<StgValue><ssdm name="and_ln42_1550"/></StgValue>
</operation>

<operation id="968" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="10" op_0_bw="1">
<![CDATA[
entry:716 %zext_ln42_1540 = zext i1 %and_ln42_1550

]]></Node>
<StgValue><ssdm name="zext_ln42_1540"/></StgValue>
</operation>

<operation id="969" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:717 %mult_1424 = add i10 %trunc_ln42_1550, i10 %zext_ln42_1540

]]></Node>
<StgValue><ssdm name="mult_1424"/></StgValue>
</operation>

<operation id="970" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry:719 %tmp_944 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_25_val_read, i15 0

]]></Node>
<StgValue><ssdm name="tmp_944"/></StgValue>
</operation>

<operation id="971" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="31">
<![CDATA[
entry:720 %zext_ln73_251 = zext i31 %tmp_944

]]></Node>
<StgValue><ssdm name="zext_ln73_251"/></StgValue>
</operation>

<operation id="972" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="21" op_0_bw="21" op_1_bw="6" op_2_bw="15">
<![CDATA[
entry:722 %trunc_ln73_55 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i6.i15, i6 %trunc_ln73_85, i15 0

]]></Node>
<StgValue><ssdm name="trunc_ln73_55"/></StgValue>
</operation>

<operation id="973" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="21" op_0_bw="16">
<![CDATA[
entry:723 %zext_ln73_237 = zext i16 %data_25_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_237"/></StgValue>
</operation>

<operation id="974" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:724 %sub_ln73_84 = sub i32 %conv_i_i_25, i32 %zext_ln73_251

]]></Node>
<StgValue><ssdm name="sub_ln73_84"/></StgValue>
</operation>

<operation id="975" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:725 %sub_ln42_55 = sub i21 %zext_ln73_237, i21 %trunc_ln73_55

]]></Node>
<StgValue><ssdm name="sub_ln42_55"/></StgValue>
</operation>

<operation id="976" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:726 %trunc_ln42_1551 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_84, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1551"/></StgValue>
</operation>

<operation id="977" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="12" op_0_bw="11">
<![CDATA[
entry:727 %sext_ln42_746 = sext i11 %trunc_ln42_1551

]]></Node>
<StgValue><ssdm name="sext_ln42_746"/></StgValue>
</operation>

<operation id="978" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:728 %tmp_5660 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_84, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5660"/></StgValue>
</operation>

<operation id="979" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
entry:729 %tmp_5661 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sub_ln42_55, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5661"/></StgValue>
</operation>

<operation id="980" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="20" op_0_bw="32">
<![CDATA[
entry:730 %trunc_ln42_2463 = trunc i32 %sub_ln73_84

]]></Node>
<StgValue><ssdm name="trunc_ln42_2463"/></StgValue>
</operation>

<operation id="981" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:731 %icmp_ln42_1551 = icmp_ne  i20 %trunc_ln42_2463, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1551"/></StgValue>
</operation>

<operation id="982" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:732 %or_ln42_1551 = or i1 %tmp_5660, i1 %icmp_ln42_1551

]]></Node>
<StgValue><ssdm name="or_ln42_1551"/></StgValue>
</operation>

<operation id="983" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:733 %and_ln42_1551 = and i1 %or_ln42_1551, i1 %tmp_5661

]]></Node>
<StgValue><ssdm name="and_ln42_1551"/></StgValue>
</operation>

<operation id="984" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="12" op_0_bw="1">
<![CDATA[
entry:734 %zext_ln42_1541 = zext i1 %and_ln42_1551

]]></Node>
<StgValue><ssdm name="zext_ln42_1541"/></StgValue>
</operation>

<operation id="985" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:735 %mult_1425 = add i12 %sext_ln42_746, i12 %zext_ln42_1541

]]></Node>
<StgValue><ssdm name="mult_1425"/></StgValue>
</operation>

<operation id="986" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:737 %mul_ln73_1438 = mul i30 %zext_ln70_319, i30 1073734671

]]></Node>
<StgValue><ssdm name="mul_ln73_1438"/></StgValue>
</operation>

<operation id="987" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="9" op_0_bw="9" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:738 %trunc_ln42_2464 = partselect i9 @_ssdm_op_PartSelect.i9.i30.i32.i32, i30 %mul_ln73_1438, i32 21, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln42_2464"/></StgValue>
</operation>

<operation id="988" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="10" op_0_bw="9">
<![CDATA[
entry:739 %sext_ln42_747 = sext i9 %trunc_ln42_2464

]]></Node>
<StgValue><ssdm name="sext_ln42_747"/></StgValue>
</operation>

<operation id="989" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry:740 %tmp_5662 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1438, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5662"/></StgValue>
</operation>

<operation id="990" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry:741 %tmp_5663 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1438, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5663"/></StgValue>
</operation>

<operation id="991" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="20" op_0_bw="30">
<![CDATA[
entry:742 %trunc_ln42_2465 = trunc i30 %mul_ln73_1438

]]></Node>
<StgValue><ssdm name="trunc_ln42_2465"/></StgValue>
</operation>

<operation id="992" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:743 %icmp_ln42_1552 = icmp_ne  i20 %trunc_ln42_2465, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1552"/></StgValue>
</operation>

<operation id="993" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:744 %or_ln42_1552 = or i1 %tmp_5662, i1 %icmp_ln42_1552

]]></Node>
<StgValue><ssdm name="or_ln42_1552"/></StgValue>
</operation>

<operation id="994" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:745 %and_ln42_1552 = and i1 %or_ln42_1552, i1 %tmp_5663

]]></Node>
<StgValue><ssdm name="and_ln42_1552"/></StgValue>
</operation>

<operation id="995" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="10" op_0_bw="1">
<![CDATA[
entry:746 %zext_ln42_1542 = zext i1 %and_ln42_1552

]]></Node>
<StgValue><ssdm name="zext_ln42_1542"/></StgValue>
</operation>

<operation id="996" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:747 %mult_1426 = add i10 %sext_ln42_747, i10 %zext_ln42_1542

]]></Node>
<StgValue><ssdm name="mult_1426"/></StgValue>
</operation>

<operation id="997" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="12">
<![CDATA[
entry:843 %sext_ln17_647 = sext i12 %mult_1432

]]></Node>
<StgValue><ssdm name="sext_ln17_647"/></StgValue>
</operation>

<operation id="998" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:993 %xor_ln58_5014 = xor i1 %tmp_5690, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5014"/></StgValue>
</operation>

<operation id="999" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:994 %and_ln58_2506 = and i1 %tmp_5691, i1 %xor_ln58_5014

]]></Node>
<StgValue><ssdm name="and_ln58_2506"/></StgValue>
</operation>

<operation id="1000" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:995 %xor_ln58_5015 = xor i1 %tmp_5691, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5015"/></StgValue>
</operation>

<operation id="1001" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:996 %and_ln58_2507 = and i1 %tmp_5690, i1 %xor_ln58_5015

]]></Node>
<StgValue><ssdm name="and_ln58_2507"/></StgValue>
</operation>

<operation id="1002" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:997 %xor_ln58_5016 = xor i1 %tmp_5690, i1 %tmp_5691

]]></Node>
<StgValue><ssdm name="xor_ln58_5016"/></StgValue>
</operation>

<operation id="1003" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:998 %xor_ln58_5017 = xor i1 %xor_ln58_5016, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5017"/></StgValue>
</operation>

<operation id="1004" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:999 %or_ln58_1252 = or i1 %and_ln58_2506, i1 %xor_ln58_5017

]]></Node>
<StgValue><ssdm name="or_ln58_1252"/></StgValue>
</operation>

<operation id="1005" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1000 %select_ln58_3760 = select i1 %xor_ln58_5016, i16 32767, i16 %add_ln58_2268

]]></Node>
<StgValue><ssdm name="select_ln58_3760"/></StgValue>
</operation>

<operation id="1006" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1001 %select_ln58_3761 = select i1 %and_ln58_2507, i16 32768, i16 %add_ln58_2268

]]></Node>
<StgValue><ssdm name="select_ln58_3761"/></StgValue>
</operation>

<operation id="1007" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1002 %select_ln58_3762 = select i1 %or_ln58_1252, i16 %select_ln58_3760, i16 %select_ln58_3761

]]></Node>
<StgValue><ssdm name="select_ln58_3762"/></StgValue>
</operation>

<operation id="1008" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="17" op_0_bw="16">
<![CDATA[
entry:1019 %sext_ln58_2004 = sext i16 %select_ln58_3762

]]></Node>
<StgValue><ssdm name="sext_ln58_2004"/></StgValue>
</operation>

<operation id="1009" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="17" op_0_bw="12">
<![CDATA[
entry:1020 %sext_ln58_2005 = sext i12 %mult_1398

]]></Node>
<StgValue><ssdm name="sext_ln58_2005"/></StgValue>
</operation>

<operation id="1010" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1021 %add_ln58_1559 = add i17 %sext_ln58_2004, i17 %sext_ln58_2005

]]></Node>
<StgValue><ssdm name="add_ln58_1559"/></StgValue>
</operation>

<operation id="1011" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1022 %tmp_5694 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1559, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5694"/></StgValue>
</operation>

<operation id="1012" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1023 %add_ln58_2270 = add i16 %select_ln58_3762, i16 %sext_ln17_626

]]></Node>
<StgValue><ssdm name="add_ln58_2270"/></StgValue>
</operation>

<operation id="1013" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1024 %tmp_5695 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2270, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5695"/></StgValue>
</operation>

<operation id="1014" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1025 %xor_ln58_5022 = xor i1 %tmp_5694, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5022"/></StgValue>
</operation>

<operation id="1015" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1026 %and_ln58_2510 = and i1 %tmp_5695, i1 %xor_ln58_5022

]]></Node>
<StgValue><ssdm name="and_ln58_2510"/></StgValue>
</operation>

<operation id="1016" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1027 %xor_ln58_5023 = xor i1 %tmp_5695, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5023"/></StgValue>
</operation>

<operation id="1017" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1028 %and_ln58_2511 = and i1 %tmp_5694, i1 %xor_ln58_5023

]]></Node>
<StgValue><ssdm name="and_ln58_2511"/></StgValue>
</operation>

<operation id="1018" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1029 %xor_ln58_5024 = xor i1 %tmp_5694, i1 %tmp_5695

]]></Node>
<StgValue><ssdm name="xor_ln58_5024"/></StgValue>
</operation>

<operation id="1019" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1030 %xor_ln58_5025 = xor i1 %xor_ln58_5024, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5025"/></StgValue>
</operation>

<operation id="1020" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1031 %or_ln58_1254 = or i1 %and_ln58_2510, i1 %xor_ln58_5025

]]></Node>
<StgValue><ssdm name="or_ln58_1254"/></StgValue>
</operation>

<operation id="1021" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1032 %select_ln58_3766 = select i1 %xor_ln58_5024, i16 32767, i16 %add_ln58_2270

]]></Node>
<StgValue><ssdm name="select_ln58_3766"/></StgValue>
</operation>

<operation id="1022" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1033 %select_ln58_3767 = select i1 %and_ln58_2511, i16 32768, i16 %add_ln58_2270

]]></Node>
<StgValue><ssdm name="select_ln58_3767"/></StgValue>
</operation>

<operation id="1023" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1034 %select_ln58_3768 = select i1 %or_ln58_1254, i16 %select_ln58_3766, i16 %select_ln58_3767

]]></Node>
<StgValue><ssdm name="select_ln58_3768"/></StgValue>
</operation>

<operation id="1024" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="17" op_0_bw="16">
<![CDATA[
entry:1038 %sext_ln58_2007 = sext i16 %select_ln58_3768

]]></Node>
<StgValue><ssdm name="sext_ln58_2007"/></StgValue>
</operation>

<operation id="1025" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="17" op_0_bw="12">
<![CDATA[
entry:1039 %zext_ln58_706 = zext i12 %mult_1401

]]></Node>
<StgValue><ssdm name="zext_ln58_706"/></StgValue>
</operation>

<operation id="1026" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1040 %add_ln58_1562 = add i17 %sext_ln58_2007, i17 %zext_ln58_706

]]></Node>
<StgValue><ssdm name="add_ln58_1562"/></StgValue>
</operation>

<operation id="1027" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1041 %tmp_5696 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1562, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5696"/></StgValue>
</operation>

<operation id="1028" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1042 %add_ln58_2271 = add i16 %select_ln58_3768, i16 %zext_ln17_727

]]></Node>
<StgValue><ssdm name="add_ln58_2271"/></StgValue>
</operation>

<operation id="1029" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1043 %tmp_5697 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2271, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5697"/></StgValue>
</operation>

<operation id="1030" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1044 %xor_ln58_5026 = xor i1 %tmp_5696, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5026"/></StgValue>
</operation>

<operation id="1031" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1045 %and_ln58_2512 = and i1 %tmp_5697, i1 %xor_ln58_5026

]]></Node>
<StgValue><ssdm name="and_ln58_2512"/></StgValue>
</operation>

<operation id="1032" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1046 %xor_ln58_5027 = xor i1 %tmp_5697, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5027"/></StgValue>
</operation>

<operation id="1033" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1047 %and_ln58_2513 = and i1 %tmp_5696, i1 %xor_ln58_5027

]]></Node>
<StgValue><ssdm name="and_ln58_2513"/></StgValue>
</operation>

<operation id="1034" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1048 %xor_ln58_5028 = xor i1 %tmp_5696, i1 %tmp_5697

]]></Node>
<StgValue><ssdm name="xor_ln58_5028"/></StgValue>
</operation>

<operation id="1035" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1049 %xor_ln58_5029 = xor i1 %xor_ln58_5028, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5029"/></StgValue>
</operation>

<operation id="1036" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1050 %or_ln58_1255 = or i1 %and_ln58_2512, i1 %xor_ln58_5029

]]></Node>
<StgValue><ssdm name="or_ln58_1255"/></StgValue>
</operation>

<operation id="1037" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1051 %select_ln58_3769 = select i1 %xor_ln58_5028, i16 32767, i16 %add_ln58_2271

]]></Node>
<StgValue><ssdm name="select_ln58_3769"/></StgValue>
</operation>

<operation id="1038" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1052 %select_ln58_3770 = select i1 %and_ln58_2513, i16 32768, i16 %add_ln58_2271

]]></Node>
<StgValue><ssdm name="select_ln58_3770"/></StgValue>
</operation>

<operation id="1039" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1053 %select_ln58_3771 = select i1 %or_ln58_1255, i16 %select_ln58_3769, i16 %select_ln58_3770

]]></Node>
<StgValue><ssdm name="select_ln58_3771"/></StgValue>
</operation>

<operation id="1040" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="17" op_0_bw="16">
<![CDATA[
entry:1088 %sext_ln58_2013 = sext i16 %select_ln58_3771

]]></Node>
<StgValue><ssdm name="sext_ln58_2013"/></StgValue>
</operation>

<operation id="1041" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="17" op_0_bw="12">
<![CDATA[
entry:1089 %zext_ln58_707 = zext i12 %mult_1405

]]></Node>
<StgValue><ssdm name="zext_ln58_707"/></StgValue>
</operation>

<operation id="1042" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1090 %add_ln58_1566 = add i17 %sext_ln58_2013, i17 %zext_ln58_707

]]></Node>
<StgValue><ssdm name="add_ln58_1566"/></StgValue>
</operation>

<operation id="1043" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1091 %tmp_5702 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1566, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5702"/></StgValue>
</operation>

<operation id="1044" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1092 %add_ln58_2274 = add i16 %select_ln58_3771, i16 %zext_ln17_729

]]></Node>
<StgValue><ssdm name="add_ln58_2274"/></StgValue>
</operation>

<operation id="1045" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1093 %tmp_5703 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2274, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5703"/></StgValue>
</operation>

<operation id="1046" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1094 %xor_ln58_5038 = xor i1 %tmp_5702, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5038"/></StgValue>
</operation>

<operation id="1047" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1095 %and_ln58_2518 = and i1 %tmp_5703, i1 %xor_ln58_5038

]]></Node>
<StgValue><ssdm name="and_ln58_2518"/></StgValue>
</operation>

<operation id="1048" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1096 %xor_ln58_5039 = xor i1 %tmp_5703, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5039"/></StgValue>
</operation>

<operation id="1049" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1097 %and_ln58_2519 = and i1 %tmp_5702, i1 %xor_ln58_5039

]]></Node>
<StgValue><ssdm name="and_ln58_2519"/></StgValue>
</operation>

<operation id="1050" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1098 %xor_ln58_5040 = xor i1 %tmp_5702, i1 %tmp_5703

]]></Node>
<StgValue><ssdm name="xor_ln58_5040"/></StgValue>
</operation>

<operation id="1051" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1099 %xor_ln58_5041 = xor i1 %xor_ln58_5040, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5041"/></StgValue>
</operation>

<operation id="1052" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1100 %or_ln58_1258 = or i1 %and_ln58_2518, i1 %xor_ln58_5041

]]></Node>
<StgValue><ssdm name="or_ln58_1258"/></StgValue>
</operation>

<operation id="1053" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1101 %select_ln58_3778 = select i1 %xor_ln58_5040, i16 32767, i16 %add_ln58_2274

]]></Node>
<StgValue><ssdm name="select_ln58_3778"/></StgValue>
</operation>

<operation id="1054" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1102 %select_ln58_3779 = select i1 %and_ln58_2519, i16 32768, i16 %add_ln58_2274

]]></Node>
<StgValue><ssdm name="select_ln58_3779"/></StgValue>
</operation>

<operation id="1055" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1103 %select_ln58_3780 = select i1 %or_ln58_1258, i16 %select_ln58_3778, i16 %select_ln58_3779

]]></Node>
<StgValue><ssdm name="select_ln58_3780"/></StgValue>
</operation>

<operation id="1056" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1126 %xor_ln58_5046 = xor i1 %tmp_5706, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5046"/></StgValue>
</operation>

<operation id="1057" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1127 %and_ln58_2522 = and i1 %tmp_5707, i1 %xor_ln58_5046

]]></Node>
<StgValue><ssdm name="and_ln58_2522"/></StgValue>
</operation>

<operation id="1058" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1128 %xor_ln58_5047 = xor i1 %tmp_5707, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5047"/></StgValue>
</operation>

<operation id="1059" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1129 %and_ln58_2523 = and i1 %tmp_5706, i1 %xor_ln58_5047

]]></Node>
<StgValue><ssdm name="and_ln58_2523"/></StgValue>
</operation>

<operation id="1060" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1130 %xor_ln58_5048 = xor i1 %tmp_5706, i1 %tmp_5707

]]></Node>
<StgValue><ssdm name="xor_ln58_5048"/></StgValue>
</operation>

<operation id="1061" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1131 %xor_ln58_5049 = xor i1 %xor_ln58_5048, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5049"/></StgValue>
</operation>

<operation id="1062" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1132 %or_ln58_1260 = or i1 %and_ln58_2522, i1 %xor_ln58_5049

]]></Node>
<StgValue><ssdm name="or_ln58_1260"/></StgValue>
</operation>

<operation id="1063" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1133 %select_ln58_3784 = select i1 %xor_ln58_5048, i16 32767, i16 %add_ln58_2276

]]></Node>
<StgValue><ssdm name="select_ln58_3784"/></StgValue>
</operation>

<operation id="1064" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1134 %select_ln58_3785 = select i1 %and_ln58_2523, i16 32768, i16 %add_ln58_2276

]]></Node>
<StgValue><ssdm name="select_ln58_3785"/></StgValue>
</operation>

<operation id="1065" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1135 %select_ln58_3786 = select i1 %or_ln58_1260, i16 %select_ln58_3784, i16 %select_ln58_3785

]]></Node>
<StgValue><ssdm name="select_ln58_3786"/></StgValue>
</operation>

<operation id="1066" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1142 %xor_ln58_5050 = xor i1 %tmp_5708, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5050"/></StgValue>
</operation>

<operation id="1067" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1143 %and_ln58_2524 = and i1 %tmp_5709, i1 %xor_ln58_5050

]]></Node>
<StgValue><ssdm name="and_ln58_2524"/></StgValue>
</operation>

<operation id="1068" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1144 %xor_ln58_5051 = xor i1 %tmp_5709, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5051"/></StgValue>
</operation>

<operation id="1069" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1145 %and_ln58_2525 = and i1 %tmp_5708, i1 %xor_ln58_5051

]]></Node>
<StgValue><ssdm name="and_ln58_2525"/></StgValue>
</operation>

<operation id="1070" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1146 %xor_ln58_5052 = xor i1 %tmp_5708, i1 %tmp_5709

]]></Node>
<StgValue><ssdm name="xor_ln58_5052"/></StgValue>
</operation>

<operation id="1071" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1147 %xor_ln58_5053 = xor i1 %xor_ln58_5052, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5053"/></StgValue>
</operation>

<operation id="1072" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1148 %or_ln58_1261 = or i1 %and_ln58_2524, i1 %xor_ln58_5053

]]></Node>
<StgValue><ssdm name="or_ln58_1261"/></StgValue>
</operation>

<operation id="1073" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1149 %select_ln58_3787 = select i1 %xor_ln58_5052, i16 32767, i16 %add_ln58_2277

]]></Node>
<StgValue><ssdm name="select_ln58_3787"/></StgValue>
</operation>

<operation id="1074" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1150 %select_ln58_3788 = select i1 %and_ln58_2525, i16 32768, i16 %add_ln58_2277

]]></Node>
<StgValue><ssdm name="select_ln58_3788"/></StgValue>
</operation>

<operation id="1075" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1151 %select_ln58_3789 = select i1 %or_ln58_1261, i16 %select_ln58_3787, i16 %select_ln58_3788

]]></Node>
<StgValue><ssdm name="select_ln58_3789"/></StgValue>
</operation>

<operation id="1076" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="13">
<![CDATA[
entry:1153 %sext_ln58_2018 = sext i13 %add_ln58_1570

]]></Node>
<StgValue><ssdm name="sext_ln58_2018"/></StgValue>
</operation>

<operation id="1077" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="17" op_0_bw="16">
<![CDATA[
entry:1154 %sext_ln58_2019 = sext i16 %select_ln58_3789

]]></Node>
<StgValue><ssdm name="sext_ln58_2019"/></StgValue>
</operation>

<operation id="1078" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="17" op_0_bw="12">
<![CDATA[
entry:1155 %sext_ln58_2020 = sext i12 %mult_1410

]]></Node>
<StgValue><ssdm name="sext_ln58_2020"/></StgValue>
</operation>

<operation id="1079" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1156 %add_ln58_1571 = add i17 %sext_ln58_2019, i17 %sext_ln58_2020

]]></Node>
<StgValue><ssdm name="add_ln58_1571"/></StgValue>
</operation>

<operation id="1080" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1157 %tmp_5710 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1571, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5710"/></StgValue>
</operation>

<operation id="1081" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1158 %add_ln58_2278 = add i16 %select_ln58_3789, i16 %sext_ln17_631

]]></Node>
<StgValue><ssdm name="add_ln58_2278"/></StgValue>
</operation>

<operation id="1082" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1159 %tmp_5711 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2278, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5711"/></StgValue>
</operation>

<operation id="1083" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1160 %xor_ln58_5054 = xor i1 %tmp_5710, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5054"/></StgValue>
</operation>

<operation id="1084" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1161 %and_ln58_2526 = and i1 %tmp_5711, i1 %xor_ln58_5054

]]></Node>
<StgValue><ssdm name="and_ln58_2526"/></StgValue>
</operation>

<operation id="1085" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1162 %xor_ln58_5055 = xor i1 %tmp_5711, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5055"/></StgValue>
</operation>

<operation id="1086" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1163 %and_ln58_2527 = and i1 %tmp_5710, i1 %xor_ln58_5055

]]></Node>
<StgValue><ssdm name="and_ln58_2527"/></StgValue>
</operation>

<operation id="1087" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1164 %xor_ln58_5056 = xor i1 %tmp_5710, i1 %tmp_5711

]]></Node>
<StgValue><ssdm name="xor_ln58_5056"/></StgValue>
</operation>

<operation id="1088" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1165 %xor_ln58_5057 = xor i1 %xor_ln58_5056, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5057"/></StgValue>
</operation>

<operation id="1089" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1166 %or_ln58_1262 = or i1 %and_ln58_2526, i1 %xor_ln58_5057

]]></Node>
<StgValue><ssdm name="or_ln58_1262"/></StgValue>
</operation>

<operation id="1090" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1167 %select_ln58_3790 = select i1 %xor_ln58_5056, i16 32767, i16 %add_ln58_2278

]]></Node>
<StgValue><ssdm name="select_ln58_3790"/></StgValue>
</operation>

<operation id="1091" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1168 %select_ln58_3791 = select i1 %and_ln58_2527, i16 32768, i16 %add_ln58_2278

]]></Node>
<StgValue><ssdm name="select_ln58_3791"/></StgValue>
</operation>

<operation id="1092" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1169 %select_ln58_3792 = select i1 %or_ln58_1262, i16 %select_ln58_3790, i16 %select_ln58_3791

]]></Node>
<StgValue><ssdm name="select_ln58_3792"/></StgValue>
</operation>

<operation id="1093" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="17" op_0_bw="13">
<![CDATA[
entry:1170 %sext_ln58_2021 = sext i13 %add_ln58_1570

]]></Node>
<StgValue><ssdm name="sext_ln58_2021"/></StgValue>
</operation>

<operation id="1094" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="17" op_0_bw="12">
<![CDATA[
entry:1171 %sext_ln58_2022 = sext i12 %mult_1411

]]></Node>
<StgValue><ssdm name="sext_ln58_2022"/></StgValue>
</operation>

<operation id="1095" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1172 %add_ln58_1572 = add i17 %sext_ln58_2021, i17 %sext_ln58_2022

]]></Node>
<StgValue><ssdm name="add_ln58_1572"/></StgValue>
</operation>

<operation id="1096" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1173 %tmp_5712 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1572, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5712"/></StgValue>
</operation>

<operation id="1097" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1174 %add_ln58_2279 = add i16 %sext_ln58_2018, i16 %sext_ln17_632

]]></Node>
<StgValue><ssdm name="add_ln58_2279"/></StgValue>
</operation>

<operation id="1098" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1175 %tmp_5713 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2279, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5713"/></StgValue>
</operation>

<operation id="1099" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1176 %xor_ln58_5058 = xor i1 %tmp_5712, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5058"/></StgValue>
</operation>

<operation id="1100" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1177 %and_ln58_2528 = and i1 %tmp_5713, i1 %xor_ln58_5058

]]></Node>
<StgValue><ssdm name="and_ln58_2528"/></StgValue>
</operation>

<operation id="1101" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1178 %xor_ln58_5059 = xor i1 %tmp_5713, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5059"/></StgValue>
</operation>

<operation id="1102" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1179 %and_ln58_2529 = and i1 %tmp_5712, i1 %xor_ln58_5059

]]></Node>
<StgValue><ssdm name="and_ln58_2529"/></StgValue>
</operation>

<operation id="1103" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1180 %xor_ln58_5060 = xor i1 %tmp_5712, i1 %tmp_5713

]]></Node>
<StgValue><ssdm name="xor_ln58_5060"/></StgValue>
</operation>

<operation id="1104" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1181 %xor_ln58_5061 = xor i1 %xor_ln58_5060, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5061"/></StgValue>
</operation>

<operation id="1105" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1182 %or_ln58_1263 = or i1 %and_ln58_2528, i1 %xor_ln58_5061

]]></Node>
<StgValue><ssdm name="or_ln58_1263"/></StgValue>
</operation>

<operation id="1106" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1183 %select_ln58_3793 = select i1 %xor_ln58_5060, i16 32767, i16 %add_ln58_2279

]]></Node>
<StgValue><ssdm name="select_ln58_3793"/></StgValue>
</operation>

<operation id="1107" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1184 %select_ln58_3794 = select i1 %and_ln58_2529, i16 32768, i16 %add_ln58_2279

]]></Node>
<StgValue><ssdm name="select_ln58_3794"/></StgValue>
</operation>

<operation id="1108" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1185 %select_ln58_3795 = select i1 %or_ln58_1263, i16 %select_ln58_3793, i16 %select_ln58_3794

]]></Node>
<StgValue><ssdm name="select_ln58_3795"/></StgValue>
</operation>

<operation id="1109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="17" op_0_bw="16">
<![CDATA[
entry:1186 %sext_ln58_2023 = sext i16 %select_ln58_3786

]]></Node>
<StgValue><ssdm name="sext_ln58_2023"/></StgValue>
</operation>

<operation id="1110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="17" op_0_bw="12">
<![CDATA[
entry:1187 %sext_ln58_2024 = sext i12 %mult_1412

]]></Node>
<StgValue><ssdm name="sext_ln58_2024"/></StgValue>
</operation>

<operation id="1111" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1188 %add_ln58_1573 = add i17 %sext_ln58_2023, i17 %sext_ln58_2024

]]></Node>
<StgValue><ssdm name="add_ln58_1573"/></StgValue>
</operation>

<operation id="1112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1189 %tmp_5714 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1573, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5714"/></StgValue>
</operation>

<operation id="1113" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1190 %add_ln58_2280 = add i16 %select_ln58_3786, i16 %sext_ln17_633

]]></Node>
<StgValue><ssdm name="add_ln58_2280"/></StgValue>
</operation>

<operation id="1114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1191 %tmp_5715 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2280, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5715"/></StgValue>
</operation>

<operation id="1115" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1192 %xor_ln58_5062 = xor i1 %tmp_5714, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5062"/></StgValue>
</operation>

<operation id="1116" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1193 %and_ln58_2530 = and i1 %tmp_5715, i1 %xor_ln58_5062

]]></Node>
<StgValue><ssdm name="and_ln58_2530"/></StgValue>
</operation>

<operation id="1117" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1194 %xor_ln58_5063 = xor i1 %tmp_5715, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5063"/></StgValue>
</operation>

<operation id="1118" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1195 %and_ln58_2531 = and i1 %tmp_5714, i1 %xor_ln58_5063

]]></Node>
<StgValue><ssdm name="and_ln58_2531"/></StgValue>
</operation>

<operation id="1119" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1196 %xor_ln58_5064 = xor i1 %tmp_5714, i1 %tmp_5715

]]></Node>
<StgValue><ssdm name="xor_ln58_5064"/></StgValue>
</operation>

<operation id="1120" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1197 %xor_ln58_5065 = xor i1 %xor_ln58_5064, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5065"/></StgValue>
</operation>

<operation id="1121" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1198 %or_ln58_1264 = or i1 %and_ln58_2530, i1 %xor_ln58_5065

]]></Node>
<StgValue><ssdm name="or_ln58_1264"/></StgValue>
</operation>

<operation id="1122" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1199 %select_ln58_3796 = select i1 %xor_ln58_5064, i16 32767, i16 %add_ln58_2280

]]></Node>
<StgValue><ssdm name="select_ln58_3796"/></StgValue>
</operation>

<operation id="1123" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1200 %select_ln58_3797 = select i1 %and_ln58_2531, i16 32768, i16 %add_ln58_2280

]]></Node>
<StgValue><ssdm name="select_ln58_3797"/></StgValue>
</operation>

<operation id="1124" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1201 %select_ln58_3798 = select i1 %or_ln58_1264, i16 %select_ln58_3796, i16 %select_ln58_3797

]]></Node>
<StgValue><ssdm name="select_ln58_3798"/></StgValue>
</operation>

<operation id="1125" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1256 %xor_ln58_5078 = xor i1 %tmp_5722, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5078"/></StgValue>
</operation>

<operation id="1126" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1257 %and_ln58_2538 = and i1 %tmp_5723, i1 %xor_ln58_5078

]]></Node>
<StgValue><ssdm name="and_ln58_2538"/></StgValue>
</operation>

<operation id="1127" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1258 %xor_ln58_5079 = xor i1 %tmp_5723, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5079"/></StgValue>
</operation>

<operation id="1128" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1259 %and_ln58_2539 = and i1 %tmp_5722, i1 %xor_ln58_5079

]]></Node>
<StgValue><ssdm name="and_ln58_2539"/></StgValue>
</operation>

<operation id="1129" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1260 %xor_ln58_5080 = xor i1 %tmp_5722, i1 %tmp_5723

]]></Node>
<StgValue><ssdm name="xor_ln58_5080"/></StgValue>
</operation>

<operation id="1130" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1261 %xor_ln58_5081 = xor i1 %xor_ln58_5080, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5081"/></StgValue>
</operation>

<operation id="1131" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1262 %or_ln58_1268 = or i1 %and_ln58_2538, i1 %xor_ln58_5081

]]></Node>
<StgValue><ssdm name="or_ln58_1268"/></StgValue>
</operation>

<operation id="1132" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1263 %select_ln58_3808 = select i1 %xor_ln58_5080, i16 32767, i16 %add_ln58_2284

]]></Node>
<StgValue><ssdm name="select_ln58_3808"/></StgValue>
</operation>

<operation id="1133" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1264 %select_ln58_3809 = select i1 %and_ln58_2539, i16 32768, i16 %add_ln58_2284

]]></Node>
<StgValue><ssdm name="select_ln58_3809"/></StgValue>
</operation>

<operation id="1134" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1265 %select_ln58_3810 = select i1 %or_ln58_1268, i16 %select_ln58_3808, i16 %select_ln58_3809

]]></Node>
<StgValue><ssdm name="select_ln58_3810"/></StgValue>
</operation>

<operation id="1135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="17" op_0_bw="16">
<![CDATA[
entry:1266 %sext_ln58_2032 = sext i16 %select_ln58_3798

]]></Node>
<StgValue><ssdm name="sext_ln58_2032"/></StgValue>
</operation>

<operation id="1136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="17" op_0_bw="12">
<![CDATA[
entry:1267 %sext_ln58_2033 = sext i12 %mult_1417

]]></Node>
<StgValue><ssdm name="sext_ln58_2033"/></StgValue>
</operation>

<operation id="1137" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1268 %add_ln58_1578 = add i17 %sext_ln58_2032, i17 %sext_ln58_2033

]]></Node>
<StgValue><ssdm name="add_ln58_1578"/></StgValue>
</operation>

<operation id="1138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1269 %tmp_5724 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1578, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5724"/></StgValue>
</operation>

<operation id="1139" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1270 %add_ln58_2285 = add i16 %select_ln58_3798, i16 %sext_ln17_637

]]></Node>
<StgValue><ssdm name="add_ln58_2285"/></StgValue>
</operation>

<operation id="1140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1271 %tmp_5725 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2285, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5725"/></StgValue>
</operation>

<operation id="1141" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1272 %xor_ln58_5082 = xor i1 %tmp_5724, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5082"/></StgValue>
</operation>

<operation id="1142" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1273 %and_ln58_2540 = and i1 %tmp_5725, i1 %xor_ln58_5082

]]></Node>
<StgValue><ssdm name="and_ln58_2540"/></StgValue>
</operation>

<operation id="1143" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1274 %xor_ln58_5083 = xor i1 %tmp_5725, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5083"/></StgValue>
</operation>

<operation id="1144" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1275 %and_ln58_2541 = and i1 %tmp_5724, i1 %xor_ln58_5083

]]></Node>
<StgValue><ssdm name="and_ln58_2541"/></StgValue>
</operation>

<operation id="1145" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1276 %xor_ln58_5084 = xor i1 %tmp_5724, i1 %tmp_5725

]]></Node>
<StgValue><ssdm name="xor_ln58_5084"/></StgValue>
</operation>

<operation id="1146" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1277 %xor_ln58_5085 = xor i1 %xor_ln58_5084, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5085"/></StgValue>
</operation>

<operation id="1147" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1278 %or_ln58_1269 = or i1 %and_ln58_2540, i1 %xor_ln58_5085

]]></Node>
<StgValue><ssdm name="or_ln58_1269"/></StgValue>
</operation>

<operation id="1148" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1279 %select_ln58_3811 = select i1 %xor_ln58_5084, i16 32767, i16 %add_ln58_2285

]]></Node>
<StgValue><ssdm name="select_ln58_3811"/></StgValue>
</operation>

<operation id="1149" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1280 %select_ln58_3812 = select i1 %and_ln58_2541, i16 32768, i16 %add_ln58_2285

]]></Node>
<StgValue><ssdm name="select_ln58_3812"/></StgValue>
</operation>

<operation id="1150" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1281 %select_ln58_3813 = select i1 %or_ln58_1269, i16 %select_ln58_3811, i16 %select_ln58_3812

]]></Node>
<StgValue><ssdm name="select_ln58_3813"/></StgValue>
</operation>

<operation id="1151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="17" op_0_bw="16">
<![CDATA[
entry:1282 %sext_ln58_2034 = sext i16 %select_ln58_3810

]]></Node>
<StgValue><ssdm name="sext_ln58_2034"/></StgValue>
</operation>

<operation id="1152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="17" op_0_bw="8">
<![CDATA[
entry:1283 %zext_ln58_711 = zext i8 %mult_1418

]]></Node>
<StgValue><ssdm name="zext_ln58_711"/></StgValue>
</operation>

<operation id="1153" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1284 %add_ln58_1579 = add i17 %sext_ln58_2034, i17 %zext_ln58_711

]]></Node>
<StgValue><ssdm name="add_ln58_1579"/></StgValue>
</operation>

<operation id="1154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1285 %tmp_5726 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1579, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5726"/></StgValue>
</operation>

<operation id="1155" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1286 %add_ln58_2286 = add i16 %select_ln58_3810, i16 %zext_ln17_733

]]></Node>
<StgValue><ssdm name="add_ln58_2286"/></StgValue>
</operation>

<operation id="1156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1287 %tmp_5727 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2286, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5727"/></StgValue>
</operation>

<operation id="1157" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1288 %xor_ln58_5086 = xor i1 %tmp_5726, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5086"/></StgValue>
</operation>

<operation id="1158" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1289 %and_ln58_2542 = and i1 %tmp_5727, i1 %xor_ln58_5086

]]></Node>
<StgValue><ssdm name="and_ln58_2542"/></StgValue>
</operation>

<operation id="1159" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1290 %xor_ln58_5087 = xor i1 %tmp_5727, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5087"/></StgValue>
</operation>

<operation id="1160" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1291 %and_ln58_2543 = and i1 %tmp_5726, i1 %xor_ln58_5087

]]></Node>
<StgValue><ssdm name="and_ln58_2543"/></StgValue>
</operation>

<operation id="1161" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1292 %xor_ln58_5088 = xor i1 %tmp_5726, i1 %tmp_5727

]]></Node>
<StgValue><ssdm name="xor_ln58_5088"/></StgValue>
</operation>

<operation id="1162" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1293 %xor_ln58_5089 = xor i1 %xor_ln58_5088, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5089"/></StgValue>
</operation>

<operation id="1163" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1294 %or_ln58_1270 = or i1 %and_ln58_2542, i1 %xor_ln58_5089

]]></Node>
<StgValue><ssdm name="or_ln58_1270"/></StgValue>
</operation>

<operation id="1164" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1295 %select_ln58_3814 = select i1 %xor_ln58_5088, i16 32767, i16 %add_ln58_2286

]]></Node>
<StgValue><ssdm name="select_ln58_3814"/></StgValue>
</operation>

<operation id="1165" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1296 %select_ln58_3815 = select i1 %and_ln58_2543, i16 32768, i16 %add_ln58_2286

]]></Node>
<StgValue><ssdm name="select_ln58_3815"/></StgValue>
</operation>

<operation id="1166" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1297 %select_ln58_3816 = select i1 %or_ln58_1270, i16 %select_ln58_3814, i16 %select_ln58_3815

]]></Node>
<StgValue><ssdm name="select_ln58_3816"/></StgValue>
</operation>

<operation id="1167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="17" op_0_bw="16">
<![CDATA[
entry:1298 %sext_ln58_2035 = sext i16 %select_ln58_3792

]]></Node>
<StgValue><ssdm name="sext_ln58_2035"/></StgValue>
</operation>

<operation id="1168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="17" op_0_bw="11">
<![CDATA[
entry:1299 %sext_ln58_2036 = sext i11 %mult_1419

]]></Node>
<StgValue><ssdm name="sext_ln58_2036"/></StgValue>
</operation>

<operation id="1169" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1300 %add_ln58_1580 = add i17 %sext_ln58_2035, i17 %sext_ln58_2036

]]></Node>
<StgValue><ssdm name="add_ln58_1580"/></StgValue>
</operation>

<operation id="1170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1301 %tmp_5728 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1580, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5728"/></StgValue>
</operation>

<operation id="1171" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1302 %add_ln58_2287 = add i16 %select_ln58_3792, i16 %sext_ln17_638

]]></Node>
<StgValue><ssdm name="add_ln58_2287"/></StgValue>
</operation>

<operation id="1172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1303 %tmp_5729 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2287, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5729"/></StgValue>
</operation>

<operation id="1173" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1304 %xor_ln58_5090 = xor i1 %tmp_5728, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5090"/></StgValue>
</operation>

<operation id="1174" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1305 %and_ln58_2544 = and i1 %tmp_5729, i1 %xor_ln58_5090

]]></Node>
<StgValue><ssdm name="and_ln58_2544"/></StgValue>
</operation>

<operation id="1175" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1306 %xor_ln58_5091 = xor i1 %tmp_5729, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5091"/></StgValue>
</operation>

<operation id="1176" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1307 %and_ln58_2545 = and i1 %tmp_5728, i1 %xor_ln58_5091

]]></Node>
<StgValue><ssdm name="and_ln58_2545"/></StgValue>
</operation>

<operation id="1177" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1308 %xor_ln58_5092 = xor i1 %tmp_5728, i1 %tmp_5729

]]></Node>
<StgValue><ssdm name="xor_ln58_5092"/></StgValue>
</operation>

<operation id="1178" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1309 %xor_ln58_5093 = xor i1 %xor_ln58_5092, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5093"/></StgValue>
</operation>

<operation id="1179" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1310 %or_ln58_1271 = or i1 %and_ln58_2544, i1 %xor_ln58_5093

]]></Node>
<StgValue><ssdm name="or_ln58_1271"/></StgValue>
</operation>

<operation id="1180" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1311 %select_ln58_3817 = select i1 %xor_ln58_5092, i16 32767, i16 %add_ln58_2287

]]></Node>
<StgValue><ssdm name="select_ln58_3817"/></StgValue>
</operation>

<operation id="1181" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1312 %select_ln58_3818 = select i1 %and_ln58_2545, i16 32768, i16 %add_ln58_2287

]]></Node>
<StgValue><ssdm name="select_ln58_3818"/></StgValue>
</operation>

<operation id="1182" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1313 %select_ln58_3819 = select i1 %or_ln58_1271, i16 %select_ln58_3817, i16 %select_ln58_3818

]]></Node>
<StgValue><ssdm name="select_ln58_3819"/></StgValue>
</operation>

<operation id="1183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="17" op_0_bw="16">
<![CDATA[
entry:1314 %sext_ln58_2037 = sext i16 %select_ln58_3816

]]></Node>
<StgValue><ssdm name="sext_ln58_2037"/></StgValue>
</operation>

<operation id="1184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="17" op_0_bw="10">
<![CDATA[
entry:1315 %zext_ln58_712 = zext i10 %mult_1420

]]></Node>
<StgValue><ssdm name="zext_ln58_712"/></StgValue>
</operation>

<operation id="1185" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1316 %add_ln58_1581 = add i17 %sext_ln58_2037, i17 %zext_ln58_712

]]></Node>
<StgValue><ssdm name="add_ln58_1581"/></StgValue>
</operation>

<operation id="1186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1317 %tmp_5730 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1581, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5730"/></StgValue>
</operation>

<operation id="1187" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1318 %add_ln58_2288 = add i16 %select_ln58_3816, i16 %zext_ln17_734

]]></Node>
<StgValue><ssdm name="add_ln58_2288"/></StgValue>
</operation>

<operation id="1188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1319 %tmp_5731 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2288, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5731"/></StgValue>
</operation>

<operation id="1189" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1320 %xor_ln58_5094 = xor i1 %tmp_5730, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5094"/></StgValue>
</operation>

<operation id="1190" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1321 %and_ln58_2546 = and i1 %tmp_5731, i1 %xor_ln58_5094

]]></Node>
<StgValue><ssdm name="and_ln58_2546"/></StgValue>
</operation>

<operation id="1191" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1322 %xor_ln58_5095 = xor i1 %tmp_5731, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5095"/></StgValue>
</operation>

<operation id="1192" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1323 %and_ln58_2547 = and i1 %tmp_5730, i1 %xor_ln58_5095

]]></Node>
<StgValue><ssdm name="and_ln58_2547"/></StgValue>
</operation>

<operation id="1193" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1324 %xor_ln58_5096 = xor i1 %tmp_5730, i1 %tmp_5731

]]></Node>
<StgValue><ssdm name="xor_ln58_5096"/></StgValue>
</operation>

<operation id="1194" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1325 %xor_ln58_5097 = xor i1 %xor_ln58_5096, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5097"/></StgValue>
</operation>

<operation id="1195" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1326 %or_ln58_1272 = or i1 %and_ln58_2546, i1 %xor_ln58_5097

]]></Node>
<StgValue><ssdm name="or_ln58_1272"/></StgValue>
</operation>

<operation id="1196" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1327 %select_ln58_3820 = select i1 %xor_ln58_5096, i16 32767, i16 %add_ln58_2288

]]></Node>
<StgValue><ssdm name="select_ln58_3820"/></StgValue>
</operation>

<operation id="1197" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1328 %select_ln58_3821 = select i1 %and_ln58_2547, i16 32768, i16 %add_ln58_2288

]]></Node>
<StgValue><ssdm name="select_ln58_3821"/></StgValue>
</operation>

<operation id="1198" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1329 %select_ln58_3822 = select i1 %or_ln58_1272, i16 %select_ln58_3820, i16 %select_ln58_3821

]]></Node>
<StgValue><ssdm name="select_ln58_3822"/></StgValue>
</operation>

<operation id="1199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="17" op_0_bw="16">
<![CDATA[
entry:1330 %sext_ln58_2038 = sext i16 %select_ln58_3813

]]></Node>
<StgValue><ssdm name="sext_ln58_2038"/></StgValue>
</operation>

<operation id="1200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="17" op_0_bw="9">
<![CDATA[
entry:1331 %zext_ln58_713 = zext i9 %mult_1421

]]></Node>
<StgValue><ssdm name="zext_ln58_713"/></StgValue>
</operation>

<operation id="1201" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1332 %add_ln58_1582 = add i17 %sext_ln58_2038, i17 %zext_ln58_713

]]></Node>
<StgValue><ssdm name="add_ln58_1582"/></StgValue>
</operation>

<operation id="1202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1333 %tmp_5732 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1582, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5732"/></StgValue>
</operation>

<operation id="1203" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1334 %add_ln58_2289 = add i16 %select_ln58_3813, i16 %zext_ln17_735

]]></Node>
<StgValue><ssdm name="add_ln58_2289"/></StgValue>
</operation>

<operation id="1204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1335 %tmp_5733 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2289, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5733"/></StgValue>
</operation>

<operation id="1205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="17" op_0_bw="16">
<![CDATA[
entry:1346 %sext_ln58_2039 = sext i16 %select_ln58_3795

]]></Node>
<StgValue><ssdm name="sext_ln58_2039"/></StgValue>
</operation>

<operation id="1206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="17" op_0_bw="10">
<![CDATA[
entry:1347 %zext_ln58_714 = zext i10 %mult_1422

]]></Node>
<StgValue><ssdm name="zext_ln58_714"/></StgValue>
</operation>

<operation id="1207" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1348 %add_ln58_1583 = add i17 %sext_ln58_2039, i17 %zext_ln58_714

]]></Node>
<StgValue><ssdm name="add_ln58_1583"/></StgValue>
</operation>

<operation id="1208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1349 %tmp_5734 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1583, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5734"/></StgValue>
</operation>

<operation id="1209" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1350 %add_ln58_2290 = add i16 %select_ln58_3795, i16 %zext_ln17_736

]]></Node>
<StgValue><ssdm name="add_ln58_2290"/></StgValue>
</operation>

<operation id="1210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1351 %tmp_5735 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2290, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5735"/></StgValue>
</operation>

<operation id="1211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="17" op_0_bw="16">
<![CDATA[
entry:1362 %sext_ln58_2040 = sext i16 %select_ln58_3822

]]></Node>
<StgValue><ssdm name="sext_ln58_2040"/></StgValue>
</operation>

<operation id="1212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="17" op_0_bw="11">
<![CDATA[
entry:1363 %sext_ln58_2041 = sext i11 %mult_1423

]]></Node>
<StgValue><ssdm name="sext_ln58_2041"/></StgValue>
</operation>

<operation id="1213" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1364 %add_ln58_1584 = add i17 %sext_ln58_2040, i17 %sext_ln58_2041

]]></Node>
<StgValue><ssdm name="add_ln58_1584"/></StgValue>
</operation>

<operation id="1214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1365 %tmp_5736 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1584, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5736"/></StgValue>
</operation>

<operation id="1215" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1366 %add_ln58_2291 = add i16 %select_ln58_3822, i16 %sext_ln17_639

]]></Node>
<StgValue><ssdm name="add_ln58_2291"/></StgValue>
</operation>

<operation id="1216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1367 %tmp_5737 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2291, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5737"/></StgValue>
</operation>

<operation id="1217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="17" op_0_bw="16">
<![CDATA[
entry:1506 %sext_ln58_2057 = sext i16 %select_ln58_3819

]]></Node>
<StgValue><ssdm name="sext_ln58_2057"/></StgValue>
</operation>

<operation id="1218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="17" op_0_bw="12">
<![CDATA[
entry:1507 %sext_ln58_2058 = sext i12 %mult_1432

]]></Node>
<StgValue><ssdm name="sext_ln58_2058"/></StgValue>
</operation>

<operation id="1219" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1508 %add_ln58_1593 = add i17 %sext_ln58_2057, i17 %sext_ln58_2058

]]></Node>
<StgValue><ssdm name="add_ln58_1593"/></StgValue>
</operation>

<operation id="1220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1509 %tmp_5754 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1593, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5754"/></StgValue>
</operation>

<operation id="1221" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1510 %add_ln58_2300 = add i16 %select_ln58_3819, i16 %sext_ln17_647

]]></Node>
<StgValue><ssdm name="add_ln58_2300"/></StgValue>
</operation>

<operation id="1222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1511 %tmp_5755 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2300, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5755"/></StgValue>
</operation>

<operation id="1223" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1512 %xor_ln58_5142 = xor i1 %tmp_5754, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5142"/></StgValue>
</operation>

<operation id="1224" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1513 %and_ln58_2570 = and i1 %tmp_5755, i1 %xor_ln58_5142

]]></Node>
<StgValue><ssdm name="and_ln58_2570"/></StgValue>
</operation>

<operation id="1225" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1514 %xor_ln58_5143 = xor i1 %tmp_5755, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5143"/></StgValue>
</operation>

<operation id="1226" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1515 %and_ln58_2571 = and i1 %tmp_5754, i1 %xor_ln58_5143

]]></Node>
<StgValue><ssdm name="and_ln58_2571"/></StgValue>
</operation>

<operation id="1227" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1516 %xor_ln58_5144 = xor i1 %tmp_5754, i1 %tmp_5755

]]></Node>
<StgValue><ssdm name="xor_ln58_5144"/></StgValue>
</operation>

<operation id="1228" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1517 %xor_ln58_5145 = xor i1 %xor_ln58_5144, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5145"/></StgValue>
</operation>

<operation id="1229" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1518 %or_ln58_1284 = or i1 %and_ln58_2570, i1 %xor_ln58_5145

]]></Node>
<StgValue><ssdm name="or_ln58_1284"/></StgValue>
</operation>

<operation id="1230" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1519 %select_ln58_3856 = select i1 %xor_ln58_5144, i16 32767, i16 %add_ln58_2300

]]></Node>
<StgValue><ssdm name="select_ln58_3856"/></StgValue>
</operation>

<operation id="1231" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1520 %select_ln58_3857 = select i1 %and_ln58_2571, i16 32768, i16 %add_ln58_2300

]]></Node>
<StgValue><ssdm name="select_ln58_3857"/></StgValue>
</operation>

<operation id="1232" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1521 %select_ln58_3858 = select i1 %or_ln58_1284, i16 %select_ln58_3856, i16 %select_ln58_3857

]]></Node>
<StgValue><ssdm name="select_ln58_3858"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="1233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="12">
<![CDATA[
entry:582 %sext_ln17_634 = sext i12 %mult_1413

]]></Node>
<StgValue><ssdm name="sext_ln17_634"/></StgValue>
</operation>

<operation id="1234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="9">
<![CDATA[
entry:607 %zext_ln17_732 = zext i9 %mult_1415

]]></Node>
<StgValue><ssdm name="zext_ln17_732"/></StgValue>
</operation>

<operation id="1235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="10">
<![CDATA[
entry:718 %zext_ln17_737 = zext i10 %mult_1424

]]></Node>
<StgValue><ssdm name="zext_ln17_737"/></StgValue>
</operation>

<operation id="1236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="12">
<![CDATA[
entry:736 %sext_ln17_640 = sext i12 %mult_1425

]]></Node>
<StgValue><ssdm name="sext_ln17_640"/></StgValue>
</operation>

<operation id="1237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="10">
<![CDATA[
entry:748 %sext_ln17_641 = sext i10 %mult_1426

]]></Node>
<StgValue><ssdm name="sext_ln17_641"/></StgValue>
</operation>

<operation id="1238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="12">
<![CDATA[
entry:768 %sext_ln17_642 = sext i12 %mult_1427

]]></Node>
<StgValue><ssdm name="sext_ln17_642"/></StgValue>
</operation>

<operation id="1239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="8">
<![CDATA[
entry:780 %sext_ln17_643 = sext i8 %mult_1428

]]></Node>
<StgValue><ssdm name="sext_ln17_643"/></StgValue>
</operation>

<operation id="1240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="16">
<![CDATA[
entry:800 %conv_i_i_28 = zext i16 %data_28_val_read

]]></Node>
<StgValue><ssdm name="conv_i_i_28"/></StgValue>
</operation>

<operation id="1241" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:801 %mul_ln73_1440 = mul i32 %conv_i_i_28, i32 4294948723

]]></Node>
<StgValue><ssdm name="mul_ln73_1440"/></StgValue>
</operation>

<operation id="1242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:802 %trunc_ln42_1556 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %mul_ln73_1440, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1556"/></StgValue>
</operation>

<operation id="1243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="12" op_0_bw="11">
<![CDATA[
entry:803 %sext_ln42_751 = sext i11 %trunc_ln42_1556

]]></Node>
<StgValue><ssdm name="sext_ln42_751"/></StgValue>
</operation>

<operation id="1244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:804 %tmp_5670 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1440, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5670"/></StgValue>
</operation>

<operation id="1245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:805 %tmp_5671 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1440, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5671"/></StgValue>
</operation>

<operation id="1246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="20" op_0_bw="32">
<![CDATA[
entry:806 %trunc_ln42_2470 = trunc i32 %mul_ln73_1440

]]></Node>
<StgValue><ssdm name="trunc_ln42_2470"/></StgValue>
</operation>

<operation id="1247" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:807 %icmp_ln42_1556 = icmp_ne  i20 %trunc_ln42_2470, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1556"/></StgValue>
</operation>

<operation id="1248" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:808 %or_ln42_1556 = or i1 %tmp_5670, i1 %icmp_ln42_1556

]]></Node>
<StgValue><ssdm name="or_ln42_1556"/></StgValue>
</operation>

<operation id="1249" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:809 %and_ln42_1556 = and i1 %or_ln42_1556, i1 %tmp_5671

]]></Node>
<StgValue><ssdm name="and_ln42_1556"/></StgValue>
</operation>

<operation id="1250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="12" op_0_bw="1">
<![CDATA[
entry:810 %zext_ln42_1546 = zext i1 %and_ln42_1556

]]></Node>
<StgValue><ssdm name="zext_ln42_1546"/></StgValue>
</operation>

<operation id="1251" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:811 %mult_1430 = add i12 %sext_ln42_751, i12 %zext_ln42_1546

]]></Node>
<StgValue><ssdm name="mult_1430"/></StgValue>
</operation>

<operation id="1252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="12">
<![CDATA[
entry:812 %sext_ln17_645 = sext i12 %mult_1430

]]></Node>
<StgValue><ssdm name="sext_ln17_645"/></StgValue>
</operation>

<operation id="1253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry:813 %tmp_947 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_28_val_read, i15 0

]]></Node>
<StgValue><ssdm name="tmp_947"/></StgValue>
</operation>

<operation id="1254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="31">
<![CDATA[
entry:814 %zext_ln73_254 = zext i31 %tmp_947

]]></Node>
<StgValue><ssdm name="zext_ln73_254"/></StgValue>
</operation>

<operation id="1255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="21" op_0_bw="21" op_1_bw="6" op_2_bw="15">
<![CDATA[
entry:816 %trunc_ln73_58 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i6.i15, i6 %trunc_ln73_88, i15 0

]]></Node>
<StgValue><ssdm name="trunc_ln73_58"/></StgValue>
</operation>

<operation id="1256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="21" op_0_bw="16">
<![CDATA[
entry:817 %zext_ln73_240 = zext i16 %data_28_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_240"/></StgValue>
</operation>

<operation id="1257" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:818 %sub_ln73_87 = sub i32 %conv_i_i_28, i32 %zext_ln73_254

]]></Node>
<StgValue><ssdm name="sub_ln73_87"/></StgValue>
</operation>

<operation id="1258" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:819 %sub_ln42_58 = sub i21 %zext_ln73_240, i21 %trunc_ln73_58

]]></Node>
<StgValue><ssdm name="sub_ln42_58"/></StgValue>
</operation>

<operation id="1259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:820 %trunc_ln42_1557 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_87, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1557"/></StgValue>
</operation>

<operation id="1260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="12" op_0_bw="11">
<![CDATA[
entry:821 %sext_ln42_752 = sext i11 %trunc_ln42_1557

]]></Node>
<StgValue><ssdm name="sext_ln42_752"/></StgValue>
</operation>

<operation id="1261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:822 %tmp_5672 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_87, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5672"/></StgValue>
</operation>

<operation id="1262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
entry:823 %tmp_5673 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sub_ln42_58, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5673"/></StgValue>
</operation>

<operation id="1263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="20" op_0_bw="32">
<![CDATA[
entry:824 %trunc_ln42_2471 = trunc i32 %sub_ln73_87

]]></Node>
<StgValue><ssdm name="trunc_ln42_2471"/></StgValue>
</operation>

<operation id="1264" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:825 %icmp_ln42_1557 = icmp_ne  i20 %trunc_ln42_2471, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1557"/></StgValue>
</operation>

<operation id="1265" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:826 %or_ln42_1557 = or i1 %tmp_5672, i1 %icmp_ln42_1557

]]></Node>
<StgValue><ssdm name="or_ln42_1557"/></StgValue>
</operation>

<operation id="1266" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:827 %and_ln42_1557 = and i1 %or_ln42_1557, i1 %tmp_5673

]]></Node>
<StgValue><ssdm name="and_ln42_1557"/></StgValue>
</operation>

<operation id="1267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="12" op_0_bw="1">
<![CDATA[
entry:828 %zext_ln42_1547 = zext i1 %and_ln42_1557

]]></Node>
<StgValue><ssdm name="zext_ln42_1547"/></StgValue>
</operation>

<operation id="1268" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:829 %mult_1431 = add i12 %sext_ln42_752, i12 %zext_ln42_1547

]]></Node>
<StgValue><ssdm name="mult_1431"/></StgValue>
</operation>

<operation id="1269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="16">
<![CDATA[
entry:844 %conv_i_i_30 = zext i16 %data_30_val_read

]]></Node>
<StgValue><ssdm name="conv_i_i_30"/></StgValue>
</operation>

<operation id="1270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="31" op_0_bw="16">
<![CDATA[
entry:845 %zext_ln70_322 = zext i16 %data_30_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_322"/></StgValue>
</operation>

<operation id="1271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="29" op_0_bw="16">
<![CDATA[
entry:846 %zext_ln70_323 = zext i16 %data_30_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_323"/></StgValue>
</operation>

<operation id="1272" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:847 %mul_ln73_1442 = mul i29 %zext_ln70_323, i29 536868671

]]></Node>
<StgValue><ssdm name="mul_ln73_1442"/></StgValue>
</operation>

<operation id="1273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="8" op_0_bw="8" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:848 %trunc_ln42_2473 = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %mul_ln73_1442, i32 21, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln42_2473"/></StgValue>
</operation>

<operation id="1274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="9" op_0_bw="8">
<![CDATA[
entry:849 %sext_ln42_754 = sext i8 %trunc_ln42_2473

]]></Node>
<StgValue><ssdm name="sext_ln42_754"/></StgValue>
</operation>

<operation id="1275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry:850 %tmp_5676 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1442, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5676"/></StgValue>
</operation>

<operation id="1276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
entry:851 %tmp_5677 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1442, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5677"/></StgValue>
</operation>

<operation id="1277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="20" op_0_bw="29">
<![CDATA[
entry:852 %trunc_ln42_2474 = trunc i29 %mul_ln73_1442

]]></Node>
<StgValue><ssdm name="trunc_ln42_2474"/></StgValue>
</operation>

<operation id="1278" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:853 %icmp_ln42_1559 = icmp_ne  i20 %trunc_ln42_2474, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1559"/></StgValue>
</operation>

<operation id="1279" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:854 %or_ln42_1559 = or i1 %tmp_5676, i1 %icmp_ln42_1559

]]></Node>
<StgValue><ssdm name="or_ln42_1559"/></StgValue>
</operation>

<operation id="1280" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:855 %and_ln42_1559 = and i1 %or_ln42_1559, i1 %tmp_5677

]]></Node>
<StgValue><ssdm name="and_ln42_1559"/></StgValue>
</operation>

<operation id="1281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="9" op_0_bw="1">
<![CDATA[
entry:856 %zext_ln42_1549 = zext i1 %and_ln42_1559

]]></Node>
<StgValue><ssdm name="zext_ln42_1549"/></StgValue>
</operation>

<operation id="1282" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:857 %mult_1433 = add i9 %sext_ln42_754, i9 %zext_ln42_1549

]]></Node>
<StgValue><ssdm name="mult_1433"/></StgValue>
</operation>

<operation id="1283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
entry:859 %shl_ln73_39 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %data_30_val_read, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln73_39"/></StgValue>
</operation>

<operation id="1284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="31">
<![CDATA[
entry:860 %zext_ln73_241 = zext i31 %shl_ln73_39

]]></Node>
<StgValue><ssdm name="zext_ln73_241"/></StgValue>
</operation>

<operation id="1285" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:861 %sub_ln73_54 = sub i32 %zext_ln73_241, i32 %conv_i_i_30

]]></Node>
<StgValue><ssdm name="sub_ln73_54"/></StgValue>
</operation>

<operation id="1286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:862 %trunc_ln42_1560 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %sub_ln73_54, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1560"/></StgValue>
</operation>

<operation id="1287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="12" op_0_bw="11">
<![CDATA[
entry:863 %zext_ln42_1550 = zext i11 %trunc_ln42_1560

]]></Node>
<StgValue><ssdm name="zext_ln42_1550"/></StgValue>
</operation>

<operation id="1288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:864 %tmp_5678 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_54, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5678"/></StgValue>
</operation>

<operation id="1289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:865 %tmp_5679 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_54, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5679"/></StgValue>
</operation>

<operation id="1290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="20" op_0_bw="32">
<![CDATA[
entry:866 %trunc_ln42_2475 = trunc i32 %sub_ln73_54

]]></Node>
<StgValue><ssdm name="trunc_ln42_2475"/></StgValue>
</operation>

<operation id="1291" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:867 %icmp_ln42_1560 = icmp_ne  i20 %trunc_ln42_2475, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1560"/></StgValue>
</operation>

<operation id="1292" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:868 %or_ln42_1560 = or i1 %tmp_5678, i1 %icmp_ln42_1560

]]></Node>
<StgValue><ssdm name="or_ln42_1560"/></StgValue>
</operation>

<operation id="1293" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:869 %and_ln42_1560 = and i1 %or_ln42_1560, i1 %tmp_5679

]]></Node>
<StgValue><ssdm name="and_ln42_1560"/></StgValue>
</operation>

<operation id="1294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="12" op_0_bw="1">
<![CDATA[
entry:870 %zext_ln42_1551 = zext i1 %and_ln42_1560

]]></Node>
<StgValue><ssdm name="zext_ln42_1551"/></StgValue>
</operation>

<operation id="1295" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:871 %mult_1434 = add i12 %zext_ln42_1550, i12 %zext_ln42_1551

]]></Node>
<StgValue><ssdm name="mult_1434"/></StgValue>
</operation>

<operation id="1296" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:873 %mul_ln73_1443 = mul i31 %zext_ln70_322, i31 20609

]]></Node>
<StgValue><ssdm name="mul_ln73_1443"/></StgValue>
</operation>

<operation id="1297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="10" op_0_bw="10" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:874 %trunc_ln42_1561 = partselect i10 @_ssdm_op_PartSelect.i10.i31.i32.i32, i31 %mul_ln73_1443, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln42_1561"/></StgValue>
</operation>

<operation id="1298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:875 %tmp_5680 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1443, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5680"/></StgValue>
</operation>

<operation id="1299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry:876 %tmp_5681 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1443, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5681"/></StgValue>
</operation>

<operation id="1300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="20" op_0_bw="31">
<![CDATA[
entry:877 %trunc_ln42_2476 = trunc i31 %mul_ln73_1443

]]></Node>
<StgValue><ssdm name="trunc_ln42_2476"/></StgValue>
</operation>

<operation id="1301" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:878 %icmp_ln42_1561 = icmp_ne  i20 %trunc_ln42_2476, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1561"/></StgValue>
</operation>

<operation id="1302" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:879 %or_ln42_1561 = or i1 %tmp_5680, i1 %icmp_ln42_1561

]]></Node>
<StgValue><ssdm name="or_ln42_1561"/></StgValue>
</operation>

<operation id="1303" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:880 %and_ln42_1561 = and i1 %or_ln42_1561, i1 %tmp_5681

]]></Node>
<StgValue><ssdm name="and_ln42_1561"/></StgValue>
</operation>

<operation id="1304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="10" op_0_bw="1">
<![CDATA[
entry:881 %zext_ln42_1552 = zext i1 %and_ln42_1561

]]></Node>
<StgValue><ssdm name="zext_ln42_1552"/></StgValue>
</operation>

<operation id="1305" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:882 %mult_1435 = add i10 %trunc_ln42_1561, i10 %zext_ln42_1552

]]></Node>
<StgValue><ssdm name="mult_1435"/></StgValue>
</operation>

<operation id="1306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="10">
<![CDATA[
entry:883 %zext_ln17_739 = zext i10 %mult_1435

]]></Node>
<StgValue><ssdm name="zext_ln17_739"/></StgValue>
</operation>

<operation id="1307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="16">
<![CDATA[
entry:884 %conv_i_i_31 = zext i16 %data_31_val_read

]]></Node>
<StgValue><ssdm name="conv_i_i_31"/></StgValue>
</operation>

<operation id="1308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="30" op_0_bw="16">
<![CDATA[
entry:885 %zext_ln70_324 = zext i16 %data_31_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_324"/></StgValue>
</operation>

<operation id="1309" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:886 %mul_ln73_1444 = mul i32 %conv_i_i_31, i32 4294936130

]]></Node>
<StgValue><ssdm name="mul_ln73_1444"/></StgValue>
</operation>

<operation id="1310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:887 %trunc_ln42_1562 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %mul_ln73_1444, i32 21, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln42_1562"/></StgValue>
</operation>

<operation id="1311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="12" op_0_bw="11">
<![CDATA[
entry:888 %sext_ln42_755 = sext i11 %trunc_ln42_1562

]]></Node>
<StgValue><ssdm name="sext_ln42_755"/></StgValue>
</operation>

<operation id="1312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:889 %tmp_5682 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1444, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5682"/></StgValue>
</operation>

<operation id="1313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:890 %tmp_5683 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1444, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5683"/></StgValue>
</operation>

<operation id="1314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="20" op_0_bw="32">
<![CDATA[
entry:891 %trunc_ln42_2477 = trunc i32 %mul_ln73_1444

]]></Node>
<StgValue><ssdm name="trunc_ln42_2477"/></StgValue>
</operation>

<operation id="1315" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:892 %icmp_ln42_1562 = icmp_ne  i20 %trunc_ln42_2477, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1562"/></StgValue>
</operation>

<operation id="1316" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:893 %or_ln42_1562 = or i1 %tmp_5682, i1 %icmp_ln42_1562

]]></Node>
<StgValue><ssdm name="or_ln42_1562"/></StgValue>
</operation>

<operation id="1317" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:894 %and_ln42_1562 = and i1 %or_ln42_1562, i1 %tmp_5683

]]></Node>
<StgValue><ssdm name="and_ln42_1562"/></StgValue>
</operation>

<operation id="1318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="12" op_0_bw="1">
<![CDATA[
entry:895 %zext_ln42_1553 = zext i1 %and_ln42_1562

]]></Node>
<StgValue><ssdm name="zext_ln42_1553"/></StgValue>
</operation>

<operation id="1319" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:896 %mult_1436 = add i12 %sext_ln42_755, i12 %zext_ln42_1553

]]></Node>
<StgValue><ssdm name="mult_1436"/></StgValue>
</operation>

<operation id="1320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="12">
<![CDATA[
entry:897 %sext_ln17_649 = sext i12 %mult_1436

]]></Node>
<StgValue><ssdm name="sext_ln17_649"/></StgValue>
</operation>

<operation id="1321" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:898 %mul_ln73_1445 = mul i30 %zext_ln70_324, i30 14452

]]></Node>
<StgValue><ssdm name="mul_ln73_1445"/></StgValue>
</operation>

<operation id="1322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="9" op_0_bw="9" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:899 %trunc_ln42_1563 = partselect i9 @_ssdm_op_PartSelect.i9.i30.i32.i32, i30 %mul_ln73_1445, i32 21, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln42_1563"/></StgValue>
</operation>

<operation id="1323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry:900 %tmp_5684 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1445, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5684"/></StgValue>
</operation>

<operation id="1324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
entry:901 %tmp_5685 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1445, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5685"/></StgValue>
</operation>

<operation id="1325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="20" op_0_bw="30">
<![CDATA[
entry:902 %trunc_ln42_2478 = trunc i30 %mul_ln73_1445

]]></Node>
<StgValue><ssdm name="trunc_ln42_2478"/></StgValue>
</operation>

<operation id="1326" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:903 %icmp_ln42_1563 = icmp_ne  i20 %trunc_ln42_2478, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_1563"/></StgValue>
</operation>

<operation id="1327" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:904 %or_ln42_1563 = or i1 %tmp_5684, i1 %icmp_ln42_1563

]]></Node>
<StgValue><ssdm name="or_ln42_1563"/></StgValue>
</operation>

<operation id="1328" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:905 %and_ln42_1563 = and i1 %or_ln42_1563, i1 %tmp_5685

]]></Node>
<StgValue><ssdm name="and_ln42_1563"/></StgValue>
</operation>

<operation id="1329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="9" op_0_bw="1">
<![CDATA[
entry:906 %zext_ln42_1554 = zext i1 %and_ln42_1563

]]></Node>
<StgValue><ssdm name="zext_ln42_1554"/></StgValue>
</operation>

<operation id="1330" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:907 %mult_1437 = add i9 %trunc_ln42_1563, i9 %zext_ln42_1554

]]></Node>
<StgValue><ssdm name="mult_1437"/></StgValue>
</operation>

<operation id="1331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="17" op_0_bw="16">
<![CDATA[
entry:1202 %sext_ln58_2025 = sext i16 %select_ln58_3780

]]></Node>
<StgValue><ssdm name="sext_ln58_2025"/></StgValue>
</operation>

<operation id="1332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="17" op_0_bw="12">
<![CDATA[
entry:1203 %sext_ln58_2026 = sext i12 %mult_1413

]]></Node>
<StgValue><ssdm name="sext_ln58_2026"/></StgValue>
</operation>

<operation id="1333" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1204 %add_ln58_1574 = add i17 %sext_ln58_2025, i17 %sext_ln58_2026

]]></Node>
<StgValue><ssdm name="add_ln58_1574"/></StgValue>
</operation>

<operation id="1334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1205 %tmp_5716 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1574, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5716"/></StgValue>
</operation>

<operation id="1335" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1206 %add_ln58_2281 = add i16 %select_ln58_3780, i16 %sext_ln17_634

]]></Node>
<StgValue><ssdm name="add_ln58_2281"/></StgValue>
</operation>

<operation id="1336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1207 %tmp_5717 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2281, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5717"/></StgValue>
</operation>

<operation id="1337" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1208 %xor_ln58_5066 = xor i1 %tmp_5716, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5066"/></StgValue>
</operation>

<operation id="1338" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1209 %and_ln58_2532 = and i1 %tmp_5717, i1 %xor_ln58_5066

]]></Node>
<StgValue><ssdm name="and_ln58_2532"/></StgValue>
</operation>

<operation id="1339" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1210 %xor_ln58_5067 = xor i1 %tmp_5717, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5067"/></StgValue>
</operation>

<operation id="1340" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1211 %and_ln58_2533 = and i1 %tmp_5716, i1 %xor_ln58_5067

]]></Node>
<StgValue><ssdm name="and_ln58_2533"/></StgValue>
</operation>

<operation id="1341" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1212 %xor_ln58_5068 = xor i1 %tmp_5716, i1 %tmp_5717

]]></Node>
<StgValue><ssdm name="xor_ln58_5068"/></StgValue>
</operation>

<operation id="1342" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1213 %xor_ln58_5069 = xor i1 %xor_ln58_5068, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5069"/></StgValue>
</operation>

<operation id="1343" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1214 %or_ln58_1265 = or i1 %and_ln58_2532, i1 %xor_ln58_5069

]]></Node>
<StgValue><ssdm name="or_ln58_1265"/></StgValue>
</operation>

<operation id="1344" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1215 %select_ln58_3799 = select i1 %xor_ln58_5068, i16 32767, i16 %add_ln58_2281

]]></Node>
<StgValue><ssdm name="select_ln58_3799"/></StgValue>
</operation>

<operation id="1345" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1216 %select_ln58_3800 = select i1 %and_ln58_2533, i16 32768, i16 %add_ln58_2281

]]></Node>
<StgValue><ssdm name="select_ln58_3800"/></StgValue>
</operation>

<operation id="1346" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1217 %select_ln58_3801 = select i1 %or_ln58_1265, i16 %select_ln58_3799, i16 %select_ln58_3800

]]></Node>
<StgValue><ssdm name="select_ln58_3801"/></StgValue>
</operation>

<operation id="1347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="17" op_0_bw="16">
<![CDATA[
entry:1234 %sext_ln58_2029 = sext i16 %select_ln58_3801

]]></Node>
<StgValue><ssdm name="sext_ln58_2029"/></StgValue>
</operation>

<operation id="1348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="17" op_0_bw="9">
<![CDATA[
entry:1235 %zext_ln58_710 = zext i9 %mult_1415

]]></Node>
<StgValue><ssdm name="zext_ln58_710"/></StgValue>
</operation>

<operation id="1349" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1236 %add_ln58_1576 = add i17 %sext_ln58_2029, i17 %zext_ln58_710

]]></Node>
<StgValue><ssdm name="add_ln58_1576"/></StgValue>
</operation>

<operation id="1350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1237 %tmp_5720 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1576, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5720"/></StgValue>
</operation>

<operation id="1351" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1238 %add_ln58_2283 = add i16 %select_ln58_3801, i16 %zext_ln17_732

]]></Node>
<StgValue><ssdm name="add_ln58_2283"/></StgValue>
</operation>

<operation id="1352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1239 %tmp_5721 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2283, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5721"/></StgValue>
</operation>

<operation id="1353" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1240 %xor_ln58_5074 = xor i1 %tmp_5720, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5074"/></StgValue>
</operation>

<operation id="1354" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1241 %and_ln58_2536 = and i1 %tmp_5721, i1 %xor_ln58_5074

]]></Node>
<StgValue><ssdm name="and_ln58_2536"/></StgValue>
</operation>

<operation id="1355" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1242 %xor_ln58_5075 = xor i1 %tmp_5721, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5075"/></StgValue>
</operation>

<operation id="1356" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1243 %and_ln58_2537 = and i1 %tmp_5720, i1 %xor_ln58_5075

]]></Node>
<StgValue><ssdm name="and_ln58_2537"/></StgValue>
</operation>

<operation id="1357" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1244 %xor_ln58_5076 = xor i1 %tmp_5720, i1 %tmp_5721

]]></Node>
<StgValue><ssdm name="xor_ln58_5076"/></StgValue>
</operation>

<operation id="1358" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1245 %xor_ln58_5077 = xor i1 %xor_ln58_5076, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5077"/></StgValue>
</operation>

<operation id="1359" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1246 %or_ln58_1267 = or i1 %and_ln58_2536, i1 %xor_ln58_5077

]]></Node>
<StgValue><ssdm name="or_ln58_1267"/></StgValue>
</operation>

<operation id="1360" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1247 %select_ln58_3805 = select i1 %xor_ln58_5076, i16 32767, i16 %add_ln58_2283

]]></Node>
<StgValue><ssdm name="select_ln58_3805"/></StgValue>
</operation>

<operation id="1361" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1248 %select_ln58_3806 = select i1 %and_ln58_2537, i16 32768, i16 %add_ln58_2283

]]></Node>
<StgValue><ssdm name="select_ln58_3806"/></StgValue>
</operation>

<operation id="1362" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1249 %select_ln58_3807 = select i1 %or_ln58_1267, i16 %select_ln58_3805, i16 %select_ln58_3806

]]></Node>
<StgValue><ssdm name="select_ln58_3807"/></StgValue>
</operation>

<operation id="1363" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1336 %xor_ln58_5098 = xor i1 %tmp_5732, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5098"/></StgValue>
</operation>

<operation id="1364" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1337 %and_ln58_2548 = and i1 %tmp_5733, i1 %xor_ln58_5098

]]></Node>
<StgValue><ssdm name="and_ln58_2548"/></StgValue>
</operation>

<operation id="1365" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1338 %xor_ln58_5099 = xor i1 %tmp_5733, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5099"/></StgValue>
</operation>

<operation id="1366" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1339 %and_ln58_2549 = and i1 %tmp_5732, i1 %xor_ln58_5099

]]></Node>
<StgValue><ssdm name="and_ln58_2549"/></StgValue>
</operation>

<operation id="1367" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1340 %xor_ln58_5100 = xor i1 %tmp_5732, i1 %tmp_5733

]]></Node>
<StgValue><ssdm name="xor_ln58_5100"/></StgValue>
</operation>

<operation id="1368" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1341 %xor_ln58_5101 = xor i1 %xor_ln58_5100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5101"/></StgValue>
</operation>

<operation id="1369" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1342 %or_ln58_1273 = or i1 %and_ln58_2548, i1 %xor_ln58_5101

]]></Node>
<StgValue><ssdm name="or_ln58_1273"/></StgValue>
</operation>

<operation id="1370" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1343 %select_ln58_3823 = select i1 %xor_ln58_5100, i16 32767, i16 %add_ln58_2289

]]></Node>
<StgValue><ssdm name="select_ln58_3823"/></StgValue>
</operation>

<operation id="1371" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1344 %select_ln58_3824 = select i1 %and_ln58_2549, i16 32768, i16 %add_ln58_2289

]]></Node>
<StgValue><ssdm name="select_ln58_3824"/></StgValue>
</operation>

<operation id="1372" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1345 %select_ln58_3825 = select i1 %or_ln58_1273, i16 %select_ln58_3823, i16 %select_ln58_3824

]]></Node>
<StgValue><ssdm name="select_ln58_3825"/></StgValue>
</operation>

<operation id="1373" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1352 %xor_ln58_5102 = xor i1 %tmp_5734, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5102"/></StgValue>
</operation>

<operation id="1374" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1353 %and_ln58_2550 = and i1 %tmp_5735, i1 %xor_ln58_5102

]]></Node>
<StgValue><ssdm name="and_ln58_2550"/></StgValue>
</operation>

<operation id="1375" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1354 %xor_ln58_5103 = xor i1 %tmp_5735, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5103"/></StgValue>
</operation>

<operation id="1376" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1355 %and_ln58_2551 = and i1 %tmp_5734, i1 %xor_ln58_5103

]]></Node>
<StgValue><ssdm name="and_ln58_2551"/></StgValue>
</operation>

<operation id="1377" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1356 %xor_ln58_5104 = xor i1 %tmp_5734, i1 %tmp_5735

]]></Node>
<StgValue><ssdm name="xor_ln58_5104"/></StgValue>
</operation>

<operation id="1378" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1357 %xor_ln58_5105 = xor i1 %xor_ln58_5104, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5105"/></StgValue>
</operation>

<operation id="1379" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1358 %or_ln58_1274 = or i1 %and_ln58_2550, i1 %xor_ln58_5105

]]></Node>
<StgValue><ssdm name="or_ln58_1274"/></StgValue>
</operation>

<operation id="1380" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1359 %select_ln58_3826 = select i1 %xor_ln58_5104, i16 32767, i16 %add_ln58_2290

]]></Node>
<StgValue><ssdm name="select_ln58_3826"/></StgValue>
</operation>

<operation id="1381" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1360 %select_ln58_3827 = select i1 %and_ln58_2551, i16 32768, i16 %add_ln58_2290

]]></Node>
<StgValue><ssdm name="select_ln58_3827"/></StgValue>
</operation>

<operation id="1382" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1361 %select_ln58_3828 = select i1 %or_ln58_1274, i16 %select_ln58_3826, i16 %select_ln58_3827

]]></Node>
<StgValue><ssdm name="select_ln58_3828"/></StgValue>
</operation>

<operation id="1383" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1368 %xor_ln58_5106 = xor i1 %tmp_5736, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5106"/></StgValue>
</operation>

<operation id="1384" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1369 %and_ln58_2552 = and i1 %tmp_5737, i1 %xor_ln58_5106

]]></Node>
<StgValue><ssdm name="and_ln58_2552"/></StgValue>
</operation>

<operation id="1385" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1370 %xor_ln58_5107 = xor i1 %tmp_5737, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5107"/></StgValue>
</operation>

<operation id="1386" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1371 %and_ln58_2553 = and i1 %tmp_5736, i1 %xor_ln58_5107

]]></Node>
<StgValue><ssdm name="and_ln58_2553"/></StgValue>
</operation>

<operation id="1387" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1372 %xor_ln58_5108 = xor i1 %tmp_5736, i1 %tmp_5737

]]></Node>
<StgValue><ssdm name="xor_ln58_5108"/></StgValue>
</operation>

<operation id="1388" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1373 %xor_ln58_5109 = xor i1 %xor_ln58_5108, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5109"/></StgValue>
</operation>

<operation id="1389" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1374 %or_ln58_1275 = or i1 %and_ln58_2552, i1 %xor_ln58_5109

]]></Node>
<StgValue><ssdm name="or_ln58_1275"/></StgValue>
</operation>

<operation id="1390" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1375 %select_ln58_3829 = select i1 %xor_ln58_5108, i16 32767, i16 %add_ln58_2291

]]></Node>
<StgValue><ssdm name="select_ln58_3829"/></StgValue>
</operation>

<operation id="1391" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1376 %select_ln58_3830 = select i1 %and_ln58_2553, i16 32768, i16 %add_ln58_2291

]]></Node>
<StgValue><ssdm name="select_ln58_3830"/></StgValue>
</operation>

<operation id="1392" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1377 %select_ln58_3831 = select i1 %or_ln58_1275, i16 %select_ln58_3829, i16 %select_ln58_3830

]]></Node>
<StgValue><ssdm name="select_ln58_3831"/></StgValue>
</operation>

<operation id="1393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="17" op_0_bw="16">
<![CDATA[
entry:1378 %sext_ln58_2042 = sext i16 %select_ln58_3825

]]></Node>
<StgValue><ssdm name="sext_ln58_2042"/></StgValue>
</operation>

<operation id="1394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="17" op_0_bw="10">
<![CDATA[
entry:1379 %zext_ln58_715 = zext i10 %mult_1424

]]></Node>
<StgValue><ssdm name="zext_ln58_715"/></StgValue>
</operation>

<operation id="1395" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1380 %add_ln58_1585 = add i17 %sext_ln58_2042, i17 %zext_ln58_715

]]></Node>
<StgValue><ssdm name="add_ln58_1585"/></StgValue>
</operation>

<operation id="1396" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1381 %tmp_5738 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1585, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5738"/></StgValue>
</operation>

<operation id="1397" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1382 %add_ln58_2292 = add i16 %select_ln58_3825, i16 %zext_ln17_737

]]></Node>
<StgValue><ssdm name="add_ln58_2292"/></StgValue>
</operation>

<operation id="1398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1383 %tmp_5739 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2292, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5739"/></StgValue>
</operation>

<operation id="1399" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1384 %xor_ln58_5110 = xor i1 %tmp_5738, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5110"/></StgValue>
</operation>

<operation id="1400" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1385 %and_ln58_2554 = and i1 %tmp_5739, i1 %xor_ln58_5110

]]></Node>
<StgValue><ssdm name="and_ln58_2554"/></StgValue>
</operation>

<operation id="1401" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1386 %xor_ln58_5111 = xor i1 %tmp_5739, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5111"/></StgValue>
</operation>

<operation id="1402" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1387 %and_ln58_2555 = and i1 %tmp_5738, i1 %xor_ln58_5111

]]></Node>
<StgValue><ssdm name="and_ln58_2555"/></StgValue>
</operation>

<operation id="1403" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1388 %xor_ln58_5112 = xor i1 %tmp_5738, i1 %tmp_5739

]]></Node>
<StgValue><ssdm name="xor_ln58_5112"/></StgValue>
</operation>

<operation id="1404" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1389 %xor_ln58_5113 = xor i1 %xor_ln58_5112, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5113"/></StgValue>
</operation>

<operation id="1405" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1390 %or_ln58_1276 = or i1 %and_ln58_2554, i1 %xor_ln58_5113

]]></Node>
<StgValue><ssdm name="or_ln58_1276"/></StgValue>
</operation>

<operation id="1406" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1391 %select_ln58_3832 = select i1 %xor_ln58_5112, i16 32767, i16 %add_ln58_2292

]]></Node>
<StgValue><ssdm name="select_ln58_3832"/></StgValue>
</operation>

<operation id="1407" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1392 %select_ln58_3833 = select i1 %and_ln58_2555, i16 32768, i16 %add_ln58_2292

]]></Node>
<StgValue><ssdm name="select_ln58_3833"/></StgValue>
</operation>

<operation id="1408" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1393 %select_ln58_3834 = select i1 %or_ln58_1276, i16 %select_ln58_3832, i16 %select_ln58_3833

]]></Node>
<StgValue><ssdm name="select_ln58_3834"/></StgValue>
</operation>

<operation id="1409" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="17" op_0_bw="16">
<![CDATA[
entry:1394 %sext_ln58_2043 = sext i16 %select_ln58_3807

]]></Node>
<StgValue><ssdm name="sext_ln58_2043"/></StgValue>
</operation>

<operation id="1410" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="17" op_0_bw="12">
<![CDATA[
entry:1395 %sext_ln58_2044 = sext i12 %mult_1425

]]></Node>
<StgValue><ssdm name="sext_ln58_2044"/></StgValue>
</operation>

<operation id="1411" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1396 %add_ln58_1586 = add i17 %sext_ln58_2043, i17 %sext_ln58_2044

]]></Node>
<StgValue><ssdm name="add_ln58_1586"/></StgValue>
</operation>

<operation id="1412" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1397 %tmp_5740 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1586, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5740"/></StgValue>
</operation>

<operation id="1413" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1398 %add_ln58_2293 = add i16 %select_ln58_3807, i16 %sext_ln17_640

]]></Node>
<StgValue><ssdm name="add_ln58_2293"/></StgValue>
</operation>

<operation id="1414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1399 %tmp_5741 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2293, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5741"/></StgValue>
</operation>

<operation id="1415" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1400 %xor_ln58_5114 = xor i1 %tmp_5740, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5114"/></StgValue>
</operation>

<operation id="1416" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1401 %and_ln58_2556 = and i1 %tmp_5741, i1 %xor_ln58_5114

]]></Node>
<StgValue><ssdm name="and_ln58_2556"/></StgValue>
</operation>

<operation id="1417" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1402 %xor_ln58_5115 = xor i1 %tmp_5741, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5115"/></StgValue>
</operation>

<operation id="1418" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1403 %and_ln58_2557 = and i1 %tmp_5740, i1 %xor_ln58_5115

]]></Node>
<StgValue><ssdm name="and_ln58_2557"/></StgValue>
</operation>

<operation id="1419" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1404 %xor_ln58_5116 = xor i1 %tmp_5740, i1 %tmp_5741

]]></Node>
<StgValue><ssdm name="xor_ln58_5116"/></StgValue>
</operation>

<operation id="1420" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1405 %xor_ln58_5117 = xor i1 %xor_ln58_5116, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5117"/></StgValue>
</operation>

<operation id="1421" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1406 %or_ln58_1277 = or i1 %and_ln58_2556, i1 %xor_ln58_5117

]]></Node>
<StgValue><ssdm name="or_ln58_1277"/></StgValue>
</operation>

<operation id="1422" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1407 %select_ln58_3835 = select i1 %xor_ln58_5116, i16 32767, i16 %add_ln58_2293

]]></Node>
<StgValue><ssdm name="select_ln58_3835"/></StgValue>
</operation>

<operation id="1423" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1408 %select_ln58_3836 = select i1 %and_ln58_2557, i16 32768, i16 %add_ln58_2293

]]></Node>
<StgValue><ssdm name="select_ln58_3836"/></StgValue>
</operation>

<operation id="1424" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1409 %select_ln58_3837 = select i1 %or_ln58_1277, i16 %select_ln58_3835, i16 %select_ln58_3836

]]></Node>
<StgValue><ssdm name="select_ln58_3837"/></StgValue>
</operation>

<operation id="1425" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="17" op_0_bw="16">
<![CDATA[
entry:1410 %sext_ln58_2045 = sext i16 %select_ln58_3831

]]></Node>
<StgValue><ssdm name="sext_ln58_2045"/></StgValue>
</operation>

<operation id="1426" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="17" op_0_bw="10">
<![CDATA[
entry:1411 %sext_ln58_2046 = sext i10 %mult_1426

]]></Node>
<StgValue><ssdm name="sext_ln58_2046"/></StgValue>
</operation>

<operation id="1427" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1412 %add_ln58_1587 = add i17 %sext_ln58_2045, i17 %sext_ln58_2046

]]></Node>
<StgValue><ssdm name="add_ln58_1587"/></StgValue>
</operation>

<operation id="1428" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1413 %tmp_5742 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1587, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5742"/></StgValue>
</operation>

<operation id="1429" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1414 %add_ln58_2294 = add i16 %select_ln58_3831, i16 %sext_ln17_641

]]></Node>
<StgValue><ssdm name="add_ln58_2294"/></StgValue>
</operation>

<operation id="1430" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1415 %tmp_5743 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2294, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5743"/></StgValue>
</operation>

<operation id="1431" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1416 %xor_ln58_5118 = xor i1 %tmp_5742, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5118"/></StgValue>
</operation>

<operation id="1432" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1417 %and_ln58_2558 = and i1 %tmp_5743, i1 %xor_ln58_5118

]]></Node>
<StgValue><ssdm name="and_ln58_2558"/></StgValue>
</operation>

<operation id="1433" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1418 %xor_ln58_5119 = xor i1 %tmp_5743, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5119"/></StgValue>
</operation>

<operation id="1434" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1419 %and_ln58_2559 = and i1 %tmp_5742, i1 %xor_ln58_5119

]]></Node>
<StgValue><ssdm name="and_ln58_2559"/></StgValue>
</operation>

<operation id="1435" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1420 %xor_ln58_5120 = xor i1 %tmp_5742, i1 %tmp_5743

]]></Node>
<StgValue><ssdm name="xor_ln58_5120"/></StgValue>
</operation>

<operation id="1436" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1421 %xor_ln58_5121 = xor i1 %xor_ln58_5120, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5121"/></StgValue>
</operation>

<operation id="1437" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1422 %or_ln58_1278 = or i1 %and_ln58_2558, i1 %xor_ln58_5121

]]></Node>
<StgValue><ssdm name="or_ln58_1278"/></StgValue>
</operation>

<operation id="1438" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1423 %select_ln58_3838 = select i1 %xor_ln58_5120, i16 32767, i16 %add_ln58_2294

]]></Node>
<StgValue><ssdm name="select_ln58_3838"/></StgValue>
</operation>

<operation id="1439" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1424 %select_ln58_3839 = select i1 %and_ln58_2559, i16 32768, i16 %add_ln58_2294

]]></Node>
<StgValue><ssdm name="select_ln58_3839"/></StgValue>
</operation>

<operation id="1440" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1425 %select_ln58_3840 = select i1 %or_ln58_1278, i16 %select_ln58_3838, i16 %select_ln58_3839

]]></Node>
<StgValue><ssdm name="select_ln58_3840"/></StgValue>
</operation>

<operation id="1441" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="17" op_0_bw="16">
<![CDATA[
entry:1426 %sext_ln58_2047 = sext i16 %select_ln58_3834

]]></Node>
<StgValue><ssdm name="sext_ln58_2047"/></StgValue>
</operation>

<operation id="1442" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="17" op_0_bw="12">
<![CDATA[
entry:1427 %sext_ln58_2048 = sext i12 %mult_1427

]]></Node>
<StgValue><ssdm name="sext_ln58_2048"/></StgValue>
</operation>

<operation id="1443" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1428 %add_ln58_1588 = add i17 %sext_ln58_2047, i17 %sext_ln58_2048

]]></Node>
<StgValue><ssdm name="add_ln58_1588"/></StgValue>
</operation>

<operation id="1444" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1429 %tmp_5744 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1588, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5744"/></StgValue>
</operation>

<operation id="1445" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1430 %add_ln58_2295 = add i16 %select_ln58_3834, i16 %sext_ln17_642

]]></Node>
<StgValue><ssdm name="add_ln58_2295"/></StgValue>
</operation>

<operation id="1446" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1431 %tmp_5745 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2295, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5745"/></StgValue>
</operation>

<operation id="1447" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1432 %xor_ln58_5122 = xor i1 %tmp_5744, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5122"/></StgValue>
</operation>

<operation id="1448" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1433 %and_ln58_2560 = and i1 %tmp_5745, i1 %xor_ln58_5122

]]></Node>
<StgValue><ssdm name="and_ln58_2560"/></StgValue>
</operation>

<operation id="1449" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1434 %xor_ln58_5123 = xor i1 %tmp_5745, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5123"/></StgValue>
</operation>

<operation id="1450" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1435 %and_ln58_2561 = and i1 %tmp_5744, i1 %xor_ln58_5123

]]></Node>
<StgValue><ssdm name="and_ln58_2561"/></StgValue>
</operation>

<operation id="1451" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1436 %xor_ln58_5124 = xor i1 %tmp_5744, i1 %tmp_5745

]]></Node>
<StgValue><ssdm name="xor_ln58_5124"/></StgValue>
</operation>

<operation id="1452" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1437 %xor_ln58_5125 = xor i1 %xor_ln58_5124, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5125"/></StgValue>
</operation>

<operation id="1453" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1438 %or_ln58_1279 = or i1 %and_ln58_2560, i1 %xor_ln58_5125

]]></Node>
<StgValue><ssdm name="or_ln58_1279"/></StgValue>
</operation>

<operation id="1454" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1439 %select_ln58_3841 = select i1 %xor_ln58_5124, i16 32767, i16 %add_ln58_2295

]]></Node>
<StgValue><ssdm name="select_ln58_3841"/></StgValue>
</operation>

<operation id="1455" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1440 %select_ln58_3842 = select i1 %and_ln58_2561, i16 32768, i16 %add_ln58_2295

]]></Node>
<StgValue><ssdm name="select_ln58_3842"/></StgValue>
</operation>

<operation id="1456" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1441 %select_ln58_3843 = select i1 %or_ln58_1279, i16 %select_ln58_3841, i16 %select_ln58_3842

]]></Node>
<StgValue><ssdm name="select_ln58_3843"/></StgValue>
</operation>

<operation id="1457" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="17" op_0_bw="16">
<![CDATA[
entry:1442 %sext_ln58_2049 = sext i16 %select_ln58_3828

]]></Node>
<StgValue><ssdm name="sext_ln58_2049"/></StgValue>
</operation>

<operation id="1458" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="17" op_0_bw="8">
<![CDATA[
entry:1443 %sext_ln58_2050 = sext i8 %mult_1428

]]></Node>
<StgValue><ssdm name="sext_ln58_2050"/></StgValue>
</operation>

<operation id="1459" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1444 %add_ln58_1589 = add i17 %sext_ln58_2049, i17 %sext_ln58_2050

]]></Node>
<StgValue><ssdm name="add_ln58_1589"/></StgValue>
</operation>

<operation id="1460" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1445 %tmp_5746 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1589, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5746"/></StgValue>
</operation>

<operation id="1461" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1446 %add_ln58_2296 = add i16 %select_ln58_3828, i16 %sext_ln17_643

]]></Node>
<StgValue><ssdm name="add_ln58_2296"/></StgValue>
</operation>

<operation id="1462" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1447 %tmp_5747 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2296, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5747"/></StgValue>
</operation>

<operation id="1463" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1448 %xor_ln58_5126 = xor i1 %tmp_5746, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5126"/></StgValue>
</operation>

<operation id="1464" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1449 %and_ln58_2562 = and i1 %tmp_5747, i1 %xor_ln58_5126

]]></Node>
<StgValue><ssdm name="and_ln58_2562"/></StgValue>
</operation>

<operation id="1465" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1450 %xor_ln58_5127 = xor i1 %tmp_5747, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5127"/></StgValue>
</operation>

<operation id="1466" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1451 %and_ln58_2563 = and i1 %tmp_5746, i1 %xor_ln58_5127

]]></Node>
<StgValue><ssdm name="and_ln58_2563"/></StgValue>
</operation>

<operation id="1467" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1452 %xor_ln58_5128 = xor i1 %tmp_5746, i1 %tmp_5747

]]></Node>
<StgValue><ssdm name="xor_ln58_5128"/></StgValue>
</operation>

<operation id="1468" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1453 %xor_ln58_5129 = xor i1 %xor_ln58_5128, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5129"/></StgValue>
</operation>

<operation id="1469" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1454 %or_ln58_1280 = or i1 %and_ln58_2562, i1 %xor_ln58_5129

]]></Node>
<StgValue><ssdm name="or_ln58_1280"/></StgValue>
</operation>

<operation id="1470" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1455 %select_ln58_3844 = select i1 %xor_ln58_5128, i16 32767, i16 %add_ln58_2296

]]></Node>
<StgValue><ssdm name="select_ln58_3844"/></StgValue>
</operation>

<operation id="1471" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1456 %select_ln58_3845 = select i1 %and_ln58_2563, i16 32768, i16 %add_ln58_2296

]]></Node>
<StgValue><ssdm name="select_ln58_3845"/></StgValue>
</operation>

<operation id="1472" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1457 %select_ln58_3846 = select i1 %or_ln58_1280, i16 %select_ln58_3844, i16 %select_ln58_3845

]]></Node>
<StgValue><ssdm name="select_ln58_3846"/></StgValue>
</operation>

<operation id="1473" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="17" op_0_bw="16">
<![CDATA[
entry:1474 %sext_ln58_2053 = sext i16 %select_ln58_3843

]]></Node>
<StgValue><ssdm name="sext_ln58_2053"/></StgValue>
</operation>

<operation id="1474" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="17" op_0_bw="12">
<![CDATA[
entry:1475 %sext_ln58_2054 = sext i12 %mult_1430

]]></Node>
<StgValue><ssdm name="sext_ln58_2054"/></StgValue>
</operation>

<operation id="1475" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1476 %add_ln58_1591 = add i17 %sext_ln58_2053, i17 %sext_ln58_2054

]]></Node>
<StgValue><ssdm name="add_ln58_1591"/></StgValue>
</operation>

<operation id="1476" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1477 %tmp_5750 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1591, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5750"/></StgValue>
</operation>

<operation id="1477" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1478 %add_ln58_2298 = add i16 %select_ln58_3843, i16 %sext_ln17_645

]]></Node>
<StgValue><ssdm name="add_ln58_2298"/></StgValue>
</operation>

<operation id="1478" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1479 %tmp_5751 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2298, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5751"/></StgValue>
</operation>

<operation id="1479" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="17" op_0_bw="16">
<![CDATA[
entry:1554 %sext_ln58_2062 = sext i16 %select_ln58_3840

]]></Node>
<StgValue><ssdm name="sext_ln58_2062"/></StgValue>
</operation>

<operation id="1480" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="17" op_0_bw="10">
<![CDATA[
entry:1555 %zext_ln58_717 = zext i10 %mult_1435

]]></Node>
<StgValue><ssdm name="zext_ln58_717"/></StgValue>
</operation>

<operation id="1481" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1556 %add_ln58_1596 = add i17 %sext_ln58_2062, i17 %zext_ln58_717

]]></Node>
<StgValue><ssdm name="add_ln58_1596"/></StgValue>
</operation>

<operation id="1482" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1557 %tmp_5760 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1596, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5760"/></StgValue>
</operation>

<operation id="1483" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1558 %add_ln58_2303 = add i16 %select_ln58_3840, i16 %zext_ln17_739

]]></Node>
<StgValue><ssdm name="add_ln58_2303"/></StgValue>
</operation>

<operation id="1484" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1559 %tmp_5761 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2303, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5761"/></StgValue>
</operation>

<operation id="1485" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="17" op_0_bw="16">
<![CDATA[
entry:1570 %sext_ln58_2063 = sext i16 %select_ln58_3858

]]></Node>
<StgValue><ssdm name="sext_ln58_2063"/></StgValue>
</operation>

<operation id="1486" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="17" op_0_bw="12">
<![CDATA[
entry:1571 %sext_ln58_2064 = sext i12 %mult_1436

]]></Node>
<StgValue><ssdm name="sext_ln58_2064"/></StgValue>
</operation>

<operation id="1487" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1572 %add_ln58_1597 = add i17 %sext_ln58_2063, i17 %sext_ln58_2064

]]></Node>
<StgValue><ssdm name="add_ln58_1597"/></StgValue>
</operation>

<operation id="1488" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1573 %tmp_5762 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1597, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5762"/></StgValue>
</operation>

<operation id="1489" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1574 %add_ln58_2304 = add i16 %select_ln58_3858, i16 %sext_ln17_649

]]></Node>
<StgValue><ssdm name="add_ln58_2304"/></StgValue>
</operation>

<operation id="1490" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1575 %tmp_5763 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2304, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5763"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1491" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="1492" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:1 %specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 64, void @empty_1, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="1493" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="12">
<![CDATA[
entry:799 %sext_ln17_644 = sext i12 %mult_1429

]]></Node>
<StgValue><ssdm name="sext_ln17_644"/></StgValue>
</operation>

<operation id="1494" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="12">
<![CDATA[
entry:830 %sext_ln17_646 = sext i12 %mult_1431

]]></Node>
<StgValue><ssdm name="sext_ln17_646"/></StgValue>
</operation>

<operation id="1495" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="9">
<![CDATA[
entry:858 %sext_ln17_648 = sext i9 %mult_1433

]]></Node>
<StgValue><ssdm name="sext_ln17_648"/></StgValue>
</operation>

<operation id="1496" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="12">
<![CDATA[
entry:872 %zext_ln17_738 = zext i12 %mult_1434

]]></Node>
<StgValue><ssdm name="zext_ln17_738"/></StgValue>
</operation>

<operation id="1497" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="9">
<![CDATA[
entry:908 %zext_ln17_740 = zext i9 %mult_1437

]]></Node>
<StgValue><ssdm name="zext_ln17_740"/></StgValue>
</operation>

<operation id="1498" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="17" op_0_bw="16">
<![CDATA[
entry:1458 %sext_ln58_2051 = sext i16 %select_ln58_3837

]]></Node>
<StgValue><ssdm name="sext_ln58_2051"/></StgValue>
</operation>

<operation id="1499" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="17" op_0_bw="12">
<![CDATA[
entry:1459 %sext_ln58_2052 = sext i12 %mult_1429

]]></Node>
<StgValue><ssdm name="sext_ln58_2052"/></StgValue>
</operation>

<operation id="1500" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1460 %add_ln58_1590 = add i17 %sext_ln58_2051, i17 %sext_ln58_2052

]]></Node>
<StgValue><ssdm name="add_ln58_1590"/></StgValue>
</operation>

<operation id="1501" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1461 %tmp_5748 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1590, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5748"/></StgValue>
</operation>

<operation id="1502" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1462 %add_ln58_2297 = add i16 %select_ln58_3837, i16 %sext_ln17_644

]]></Node>
<StgValue><ssdm name="add_ln58_2297"/></StgValue>
</operation>

<operation id="1503" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1463 %tmp_5749 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2297, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5749"/></StgValue>
</operation>

<operation id="1504" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1464 %xor_ln58_5130 = xor i1 %tmp_5748, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5130"/></StgValue>
</operation>

<operation id="1505" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1465 %and_ln58_2564 = and i1 %tmp_5749, i1 %xor_ln58_5130

]]></Node>
<StgValue><ssdm name="and_ln58_2564"/></StgValue>
</operation>

<operation id="1506" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1466 %xor_ln58_5131 = xor i1 %tmp_5749, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5131"/></StgValue>
</operation>

<operation id="1507" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1467 %and_ln58_2565 = and i1 %tmp_5748, i1 %xor_ln58_5131

]]></Node>
<StgValue><ssdm name="and_ln58_2565"/></StgValue>
</operation>

<operation id="1508" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1468 %xor_ln58_5132 = xor i1 %tmp_5748, i1 %tmp_5749

]]></Node>
<StgValue><ssdm name="xor_ln58_5132"/></StgValue>
</operation>

<operation id="1509" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1469 %xor_ln58_5133 = xor i1 %xor_ln58_5132, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5133"/></StgValue>
</operation>

<operation id="1510" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1470 %or_ln58_1281 = or i1 %and_ln58_2564, i1 %xor_ln58_5133

]]></Node>
<StgValue><ssdm name="or_ln58_1281"/></StgValue>
</operation>

<operation id="1511" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1471 %select_ln58_3847 = select i1 %xor_ln58_5132, i16 32767, i16 %add_ln58_2297

]]></Node>
<StgValue><ssdm name="select_ln58_3847"/></StgValue>
</operation>

<operation id="1512" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1472 %select_ln58_3848 = select i1 %and_ln58_2565, i16 32768, i16 %add_ln58_2297

]]></Node>
<StgValue><ssdm name="select_ln58_3848"/></StgValue>
</operation>

<operation id="1513" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1473 %select_ln58_3849 = select i1 %or_ln58_1281, i16 %select_ln58_3847, i16 %select_ln58_3848

]]></Node>
<StgValue><ssdm name="select_ln58_3849"/></StgValue>
</operation>

<operation id="1514" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1480 %xor_ln58_5134 = xor i1 %tmp_5750, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5134"/></StgValue>
</operation>

<operation id="1515" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1481 %and_ln58_2566 = and i1 %tmp_5751, i1 %xor_ln58_5134

]]></Node>
<StgValue><ssdm name="and_ln58_2566"/></StgValue>
</operation>

<operation id="1516" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1482 %xor_ln58_5135 = xor i1 %tmp_5751, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5135"/></StgValue>
</operation>

<operation id="1517" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1483 %and_ln58_2567 = and i1 %tmp_5750, i1 %xor_ln58_5135

]]></Node>
<StgValue><ssdm name="and_ln58_2567"/></StgValue>
</operation>

<operation id="1518" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1484 %xor_ln58_5136 = xor i1 %tmp_5750, i1 %tmp_5751

]]></Node>
<StgValue><ssdm name="xor_ln58_5136"/></StgValue>
</operation>

<operation id="1519" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1485 %xor_ln58_5137 = xor i1 %xor_ln58_5136, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5137"/></StgValue>
</operation>

<operation id="1520" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1486 %or_ln58_1282 = or i1 %and_ln58_2566, i1 %xor_ln58_5137

]]></Node>
<StgValue><ssdm name="or_ln58_1282"/></StgValue>
</operation>

<operation id="1521" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1487 %select_ln58_3850 = select i1 %xor_ln58_5136, i16 32767, i16 %add_ln58_2298

]]></Node>
<StgValue><ssdm name="select_ln58_3850"/></StgValue>
</operation>

<operation id="1522" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1488 %select_ln58_3851 = select i1 %and_ln58_2567, i16 32768, i16 %add_ln58_2298

]]></Node>
<StgValue><ssdm name="select_ln58_3851"/></StgValue>
</operation>

<operation id="1523" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1489 %select_ln58_3852 = select i1 %or_ln58_1282, i16 %select_ln58_3850, i16 %select_ln58_3851

]]></Node>
<StgValue><ssdm name="select_ln58_3852"/></StgValue>
</operation>

<operation id="1524" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="17" op_0_bw="16">
<![CDATA[
entry:1490 %sext_ln58_2055 = sext i16 %select_ln58_3849

]]></Node>
<StgValue><ssdm name="sext_ln58_2055"/></StgValue>
</operation>

<operation id="1525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="17" op_0_bw="12">
<![CDATA[
entry:1491 %sext_ln58_2056 = sext i12 %mult_1431

]]></Node>
<StgValue><ssdm name="sext_ln58_2056"/></StgValue>
</operation>

<operation id="1526" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1492 %add_ln58_1592 = add i17 %sext_ln58_2055, i17 %sext_ln58_2056

]]></Node>
<StgValue><ssdm name="add_ln58_1592"/></StgValue>
</operation>

<operation id="1527" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1493 %tmp_5752 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1592, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5752"/></StgValue>
</operation>

<operation id="1528" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1494 %add_ln58_2299 = add i16 %select_ln58_3849, i16 %sext_ln17_646

]]></Node>
<StgValue><ssdm name="add_ln58_2299"/></StgValue>
</operation>

<operation id="1529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1495 %tmp_5753 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2299, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5753"/></StgValue>
</operation>

<operation id="1530" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1496 %xor_ln58_5138 = xor i1 %tmp_5752, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5138"/></StgValue>
</operation>

<operation id="1531" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1497 %and_ln58_2568 = and i1 %tmp_5753, i1 %xor_ln58_5138

]]></Node>
<StgValue><ssdm name="and_ln58_2568"/></StgValue>
</operation>

<operation id="1532" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1498 %xor_ln58_5139 = xor i1 %tmp_5753, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5139"/></StgValue>
</operation>

<operation id="1533" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1499 %and_ln58_2569 = and i1 %tmp_5752, i1 %xor_ln58_5139

]]></Node>
<StgValue><ssdm name="and_ln58_2569"/></StgValue>
</operation>

<operation id="1534" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1500 %xor_ln58_5140 = xor i1 %tmp_5752, i1 %tmp_5753

]]></Node>
<StgValue><ssdm name="xor_ln58_5140"/></StgValue>
</operation>

<operation id="1535" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1501 %xor_ln58_5141 = xor i1 %xor_ln58_5140, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5141"/></StgValue>
</operation>

<operation id="1536" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1502 %or_ln58_1283 = or i1 %and_ln58_2568, i1 %xor_ln58_5141

]]></Node>
<StgValue><ssdm name="or_ln58_1283"/></StgValue>
</operation>

<operation id="1537" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1503 %select_ln58_3853 = select i1 %xor_ln58_5140, i16 32767, i16 %add_ln58_2299

]]></Node>
<StgValue><ssdm name="select_ln58_3853"/></StgValue>
</operation>

<operation id="1538" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1504 %select_ln58_3854 = select i1 %and_ln58_2569, i16 32768, i16 %add_ln58_2299

]]></Node>
<StgValue><ssdm name="select_ln58_3854"/></StgValue>
</operation>

<operation id="1539" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1505 %select_ln58_3855 = select i1 %or_ln58_1283, i16 %select_ln58_3853, i16 %select_ln58_3854

]]></Node>
<StgValue><ssdm name="select_ln58_3855"/></StgValue>
</operation>

<operation id="1540" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="17" op_0_bw="16">
<![CDATA[
entry:1522 %sext_ln58_2059 = sext i16 %select_ln58_3852

]]></Node>
<StgValue><ssdm name="sext_ln58_2059"/></StgValue>
</operation>

<operation id="1541" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="17" op_0_bw="9">
<![CDATA[
entry:1523 %sext_ln58_2060 = sext i9 %mult_1433

]]></Node>
<StgValue><ssdm name="sext_ln58_2060"/></StgValue>
</operation>

<operation id="1542" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1524 %add_ln58_1594 = add i17 %sext_ln58_2059, i17 %sext_ln58_2060

]]></Node>
<StgValue><ssdm name="add_ln58_1594"/></StgValue>
</operation>

<operation id="1543" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1525 %tmp_5756 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1594, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5756"/></StgValue>
</operation>

<operation id="1544" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1526 %add_ln58_2301 = add i16 %select_ln58_3852, i16 %sext_ln17_648

]]></Node>
<StgValue><ssdm name="add_ln58_2301"/></StgValue>
</operation>

<operation id="1545" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1527 %tmp_5757 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2301, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5757"/></StgValue>
</operation>

<operation id="1546" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1528 %xor_ln58_5146 = xor i1 %tmp_5756, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5146"/></StgValue>
</operation>

<operation id="1547" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1529 %and_ln58_2572 = and i1 %tmp_5757, i1 %xor_ln58_5146

]]></Node>
<StgValue><ssdm name="and_ln58_2572"/></StgValue>
</operation>

<operation id="1548" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1530 %xor_ln58_5147 = xor i1 %tmp_5757, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5147"/></StgValue>
</operation>

<operation id="1549" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1531 %and_ln58_2573 = and i1 %tmp_5756, i1 %xor_ln58_5147

]]></Node>
<StgValue><ssdm name="and_ln58_2573"/></StgValue>
</operation>

<operation id="1550" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1532 %xor_ln58_5148 = xor i1 %tmp_5756, i1 %tmp_5757

]]></Node>
<StgValue><ssdm name="xor_ln58_5148"/></StgValue>
</operation>

<operation id="1551" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1533 %xor_ln58_5149 = xor i1 %xor_ln58_5148, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5149"/></StgValue>
</operation>

<operation id="1552" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1534 %or_ln58_1285 = or i1 %and_ln58_2572, i1 %xor_ln58_5149

]]></Node>
<StgValue><ssdm name="or_ln58_1285"/></StgValue>
</operation>

<operation id="1553" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1535 %select_ln58_3859 = select i1 %xor_ln58_5148, i16 32767, i16 %add_ln58_2301

]]></Node>
<StgValue><ssdm name="select_ln58_3859"/></StgValue>
</operation>

<operation id="1554" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1536 %select_ln58_3860 = select i1 %and_ln58_2573, i16 32768, i16 %add_ln58_2301

]]></Node>
<StgValue><ssdm name="select_ln58_3860"/></StgValue>
</operation>

<operation id="1555" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1537 %select_ln58_3861 = select i1 %or_ln58_1285, i16 %select_ln58_3859, i16 %select_ln58_3860

]]></Node>
<StgValue><ssdm name="select_ln58_3861"/></StgValue>
</operation>

<operation id="1556" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="17" op_0_bw="16">
<![CDATA[
entry:1538 %sext_ln58_2061 = sext i16 %select_ln58_3855

]]></Node>
<StgValue><ssdm name="sext_ln58_2061"/></StgValue>
</operation>

<operation id="1557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="17" op_0_bw="12">
<![CDATA[
entry:1539 %zext_ln58_716 = zext i12 %mult_1434

]]></Node>
<StgValue><ssdm name="zext_ln58_716"/></StgValue>
</operation>

<operation id="1558" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1540 %add_ln58_1595 = add i17 %sext_ln58_2061, i17 %zext_ln58_716

]]></Node>
<StgValue><ssdm name="add_ln58_1595"/></StgValue>
</operation>

<operation id="1559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1541 %tmp_5758 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1595, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5758"/></StgValue>
</operation>

<operation id="1560" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1542 %add_ln58_2302 = add i16 %select_ln58_3855, i16 %zext_ln17_738

]]></Node>
<StgValue><ssdm name="add_ln58_2302"/></StgValue>
</operation>

<operation id="1561" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1543 %tmp_5759 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2302, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5759"/></StgValue>
</operation>

<operation id="1562" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1544 %xor_ln58_5150 = xor i1 %tmp_5758, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5150"/></StgValue>
</operation>

<operation id="1563" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1545 %and_ln58_2574 = and i1 %tmp_5759, i1 %xor_ln58_5150

]]></Node>
<StgValue><ssdm name="and_ln58_2574"/></StgValue>
</operation>

<operation id="1564" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1546 %xor_ln58_5151 = xor i1 %tmp_5759, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5151"/></StgValue>
</operation>

<operation id="1565" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1547 %and_ln58_2575 = and i1 %tmp_5758, i1 %xor_ln58_5151

]]></Node>
<StgValue><ssdm name="and_ln58_2575"/></StgValue>
</operation>

<operation id="1566" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1548 %xor_ln58_5152 = xor i1 %tmp_5758, i1 %tmp_5759

]]></Node>
<StgValue><ssdm name="xor_ln58_5152"/></StgValue>
</operation>

<operation id="1567" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1549 %xor_ln58_5153 = xor i1 %xor_ln58_5152, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5153"/></StgValue>
</operation>

<operation id="1568" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1550 %or_ln58_1286 = or i1 %and_ln58_2574, i1 %xor_ln58_5153

]]></Node>
<StgValue><ssdm name="or_ln58_1286"/></StgValue>
</operation>

<operation id="1569" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1551 %select_ln58_3862 = select i1 %xor_ln58_5152, i16 32767, i16 %add_ln58_2302

]]></Node>
<StgValue><ssdm name="select_ln58_3862"/></StgValue>
</operation>

<operation id="1570" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1552 %select_ln58_3863 = select i1 %and_ln58_2575, i16 32768, i16 %add_ln58_2302

]]></Node>
<StgValue><ssdm name="select_ln58_3863"/></StgValue>
</operation>

<operation id="1571" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1553 %select_ln58_3864 = select i1 %or_ln58_1286, i16 %select_ln58_3862, i16 %select_ln58_3863

]]></Node>
<StgValue><ssdm name="select_ln58_3864"/></StgValue>
</operation>

<operation id="1572" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1560 %xor_ln58_5154 = xor i1 %tmp_5760, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5154"/></StgValue>
</operation>

<operation id="1573" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1561 %and_ln58_2576 = and i1 %tmp_5761, i1 %xor_ln58_5154

]]></Node>
<StgValue><ssdm name="and_ln58_2576"/></StgValue>
</operation>

<operation id="1574" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1562 %xor_ln58_5155 = xor i1 %tmp_5761, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5155"/></StgValue>
</operation>

<operation id="1575" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1563 %and_ln58_2577 = and i1 %tmp_5760, i1 %xor_ln58_5155

]]></Node>
<StgValue><ssdm name="and_ln58_2577"/></StgValue>
</operation>

<operation id="1576" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1564 %xor_ln58_5156 = xor i1 %tmp_5760, i1 %tmp_5761

]]></Node>
<StgValue><ssdm name="xor_ln58_5156"/></StgValue>
</operation>

<operation id="1577" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1565 %xor_ln58_5157 = xor i1 %xor_ln58_5156, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5157"/></StgValue>
</operation>

<operation id="1578" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1566 %or_ln58_1287 = or i1 %and_ln58_2576, i1 %xor_ln58_5157

]]></Node>
<StgValue><ssdm name="or_ln58_1287"/></StgValue>
</operation>

<operation id="1579" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1567 %select_ln58_3865 = select i1 %xor_ln58_5156, i16 32767, i16 %add_ln58_2303

]]></Node>
<StgValue><ssdm name="select_ln58_3865"/></StgValue>
</operation>

<operation id="1580" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1568 %select_ln58_3866 = select i1 %and_ln58_2577, i16 32768, i16 %add_ln58_2303

]]></Node>
<StgValue><ssdm name="select_ln58_3866"/></StgValue>
</operation>

<operation id="1581" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1569 %select_ln58_3867 = select i1 %or_ln58_1287, i16 %select_ln58_3865, i16 %select_ln58_3866

]]></Node>
<StgValue><ssdm name="select_ln58_3867"/></StgValue>
</operation>

<operation id="1582" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1576 %xor_ln58_5158 = xor i1 %tmp_5762, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5158"/></StgValue>
</operation>

<operation id="1583" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1577 %and_ln58_2578 = and i1 %tmp_5763, i1 %xor_ln58_5158

]]></Node>
<StgValue><ssdm name="and_ln58_2578"/></StgValue>
</operation>

<operation id="1584" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1578 %xor_ln58_5159 = xor i1 %tmp_5763, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5159"/></StgValue>
</operation>

<operation id="1585" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1579 %and_ln58_2579 = and i1 %tmp_5762, i1 %xor_ln58_5159

]]></Node>
<StgValue><ssdm name="and_ln58_2579"/></StgValue>
</operation>

<operation id="1586" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1580 %xor_ln58_5160 = xor i1 %tmp_5762, i1 %tmp_5763

]]></Node>
<StgValue><ssdm name="xor_ln58_5160"/></StgValue>
</operation>

<operation id="1587" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1581 %xor_ln58_5161 = xor i1 %xor_ln58_5160, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5161"/></StgValue>
</operation>

<operation id="1588" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1582 %or_ln58_1288 = or i1 %and_ln58_2578, i1 %xor_ln58_5161

]]></Node>
<StgValue><ssdm name="or_ln58_1288"/></StgValue>
</operation>

<operation id="1589" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1583 %select_ln58_3868 = select i1 %xor_ln58_5160, i16 32767, i16 %add_ln58_2304

]]></Node>
<StgValue><ssdm name="select_ln58_3868"/></StgValue>
</operation>

<operation id="1590" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1584 %select_ln58_3869 = select i1 %and_ln58_2579, i16 32768, i16 %add_ln58_2304

]]></Node>
<StgValue><ssdm name="select_ln58_3869"/></StgValue>
</operation>

<operation id="1591" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1585 %select_ln58_3870 = select i1 %or_ln58_1288, i16 %select_ln58_3868, i16 %select_ln58_3869

]]></Node>
<StgValue><ssdm name="select_ln58_3870"/></StgValue>
</operation>

<operation id="1592" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="17" op_0_bw="16">
<![CDATA[
entry:1586 %sext_ln58_2065 = sext i16 %select_ln58_3867

]]></Node>
<StgValue><ssdm name="sext_ln58_2065"/></StgValue>
</operation>

<operation id="1593" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="17" op_0_bw="9">
<![CDATA[
entry:1587 %zext_ln58_718 = zext i9 %mult_1437

]]></Node>
<StgValue><ssdm name="zext_ln58_718"/></StgValue>
</operation>

<operation id="1594" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:1588 %add_ln58_1598 = add i17 %sext_ln58_2065, i17 %zext_ln58_718

]]></Node>
<StgValue><ssdm name="add_ln58_1598"/></StgValue>
</operation>

<operation id="1595" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:1589 %tmp_5764 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1598, i32 16

]]></Node>
<StgValue><ssdm name="tmp_5764"/></StgValue>
</operation>

<operation id="1596" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1590 %add_ln58_2305 = add i16 %select_ln58_3867, i16 %zext_ln17_740

]]></Node>
<StgValue><ssdm name="add_ln58_2305"/></StgValue>
</operation>

<operation id="1597" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:1591 %tmp_5765 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2305, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5765"/></StgValue>
</operation>

<operation id="1598" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1592 %xor_ln58_5162 = xor i1 %tmp_5764, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5162"/></StgValue>
</operation>

<operation id="1599" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1593 %and_ln58_2580 = and i1 %tmp_5765, i1 %xor_ln58_5162

]]></Node>
<StgValue><ssdm name="and_ln58_2580"/></StgValue>
</operation>

<operation id="1600" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1594 %xor_ln58_5163 = xor i1 %tmp_5765, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5163"/></StgValue>
</operation>

<operation id="1601" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1595 %and_ln58_2581 = and i1 %tmp_5764, i1 %xor_ln58_5163

]]></Node>
<StgValue><ssdm name="and_ln58_2581"/></StgValue>
</operation>

<operation id="1602" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1596 %xor_ln58_5164 = xor i1 %tmp_5764, i1 %tmp_5765

]]></Node>
<StgValue><ssdm name="xor_ln58_5164"/></StgValue>
</operation>

<operation id="1603" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1597 %xor_ln58_5165 = xor i1 %xor_ln58_5164, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5165"/></StgValue>
</operation>

<operation id="1604" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1598 %or_ln58_1289 = or i1 %and_ln58_2580, i1 %xor_ln58_5165

]]></Node>
<StgValue><ssdm name="or_ln58_1289"/></StgValue>
</operation>

<operation id="1605" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1599 %select_ln58_3871 = select i1 %xor_ln58_5164, i16 32767, i16 %add_ln58_2305

]]></Node>
<StgValue><ssdm name="select_ln58_3871"/></StgValue>
</operation>

<operation id="1606" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1600 %select_ln58_3872 = select i1 %and_ln58_2581, i16 32768, i16 %add_ln58_2305

]]></Node>
<StgValue><ssdm name="select_ln58_3872"/></StgValue>
</operation>

<operation id="1607" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:1601 %select_ln58_3873 = select i1 %or_ln58_1289, i16 %select_ln58_3871, i16 %select_ln58_3872

]]></Node>
<StgValue><ssdm name="select_ln58_3873"/></StgValue>
</operation>

<operation id="1608" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
entry:1602 %mrv = insertvalue i80 <undef>, i16 %select_ln58_3861

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="1609" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
entry:1603 %mrv_1 = insertvalue i80 %mrv, i16 %select_ln58_3870

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="1610" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
entry:1604 %mrv_2 = insertvalue i80 %mrv_1, i16 %select_ln58_3846

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="1611" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
entry:1605 %mrv_3 = insertvalue i80 %mrv_2, i16 %select_ln58_3864

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="1612" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
entry:1606 %mrv_4 = insertvalue i80 %mrv_3, i16 %select_ln58_3873

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="1613" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="0" op_0_bw="80">
<![CDATA[
entry:1607 %ret_ln68 = ret i80 %mrv_4

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
