Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Mon Nov  3 23:51:20 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -max_paths 10 -file ./report/FIR_HLS_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_115_reg/DSP_C_DATA_INST/C[39]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 2.474ns (73.763%)  route 0.880ns (26.237%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.077     0.077    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[22])
                                                      0.302     0.379 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/A2_DATA[22]
                         net (fo=1, unplaced)         0.000     0.379    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA.A2_DATA<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[22]_A2A1[22])
                                                      0.114     0.493 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/A2A1[22]
                         net (fo=1, unplaced)         0.000     0.493    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA.A2A1<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[22]_U[23])
                                                      0.700     1.193 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     1.193    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.067     1.260 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     1.260    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.727     1.987 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     1.987    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.146     2.133 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=16, unplaced)        0.337     2.470    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/mul_ln42_1_fu_1158_p2[23]
                         LUT1 (Prop_LUT1_I0_O)        0.095     2.565 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL12H_filter_FIR_115_reg_i_16/O
                         net (fo=1, unplaced)         0.276     2.841    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL12H_filter_FIR_115_reg_i_16_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_O[7])
                                                      0.323     3.164 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL12H_filter_FIR_115_reg_i_12/O[7]
                         net (fo=17, unplaced)        0.267     3.431    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_115_reg/C[39]
                         DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_115_reg/DSP_C_DATA_INST/C[39]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_115_reg/CLK
                         DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_115_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
                         DSP_C_DATA (Setup_DSP_C_DATA_CLK_C[39])
                                                     -0.413     9.607    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_115_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -3.431    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.178ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_115_reg/DSP_C_DATA_INST/C[37]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 2.474ns (73.675%)  route 0.884ns (26.325%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.077     0.077    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[22])
                                                      0.302     0.379 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/A2_DATA[22]
                         net (fo=1, unplaced)         0.000     0.379    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA.A2_DATA<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[22]_A2A1[22])
                                                      0.114     0.493 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/A2A1[22]
                         net (fo=1, unplaced)         0.000     0.493    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA.A2A1<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[22]_U[23])
                                                      0.700     1.193 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     1.193    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.067     1.260 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     1.260    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.727     1.987 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     1.987    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.146     2.133 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=16, unplaced)        0.337     2.470    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/mul_ln42_1_fu_1158_p2[23]
                         LUT1 (Prop_LUT1_I0_O)        0.095     2.565 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL12H_filter_FIR_115_reg_i_16/O
                         net (fo=1, unplaced)         0.276     2.841    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL12H_filter_FIR_115_reg_i_16_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_O[7])
                                                      0.323     3.164 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL12H_filter_FIR_115_reg_i_12/O[7]
                         net (fo=17, unplaced)        0.271     3.435    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_115_reg/C[37]
                         DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_115_reg/DSP_C_DATA_INST/C[37]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_115_reg/CLK
                         DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_115_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
                         DSP_C_DATA (Setup_DSP_C_DATA_CLK_C[37])
                                                     -0.407     9.613    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_115_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.613    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  6.178    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_115_reg/DSP_C_DATA_INST/C[31]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 2.474ns (73.609%)  route 0.887ns (26.391%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.077     0.077    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[22])
                                                      0.302     0.379 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/A2_DATA[22]
                         net (fo=1, unplaced)         0.000     0.379    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA.A2_DATA<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[22]_A2A1[22])
                                                      0.114     0.493 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/A2A1[22]
                         net (fo=1, unplaced)         0.000     0.493    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA.A2A1<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[22]_U[23])
                                                      0.700     1.193 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     1.193    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.067     1.260 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     1.260    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.727     1.987 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     1.987    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.146     2.133 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=16, unplaced)        0.337     2.470    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/mul_ln42_1_fu_1158_p2[23]
                         LUT1 (Prop_LUT1_I0_O)        0.095     2.565 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL12H_filter_FIR_115_reg_i_16/O
                         net (fo=1, unplaced)         0.276     2.841    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL12H_filter_FIR_115_reg_i_16_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_O[7])
                                                      0.323     3.164 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL12H_filter_FIR_115_reg_i_12/O[7]
                         net (fo=17, unplaced)        0.274     3.438    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_115_reg/C[31]
                         DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_115_reg/DSP_C_DATA_INST/C[31]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_115_reg/CLK
                         DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_115_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
                         DSP_C_DATA (Setup_DSP_C_DATA_CLK_C[31])
                                                     -0.396     9.624    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_115_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.624    
                         arrival time                          -3.438    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U23/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_107_reg/DSP_C_DATA_INST/C[39]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 2.474ns (74.116%)  route 0.864ns (25.884%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.077     0.077    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U23/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U23/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[22])
                                                      0.302     0.379 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U23/tmp_product/DSP_A_B_DATA_INST/A2_DATA[22]
                         net (fo=1, unplaced)         0.000     0.379    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U23/tmp_product/DSP_A_B_DATA.A2_DATA<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[22]_A2A1[22])
                                                      0.114     0.493 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U23/tmp_product/DSP_PREADD_DATA_INST/A2A1[22]
                         net (fo=1, unplaced)         0.000     0.493    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U23/tmp_product/DSP_PREADD_DATA.A2A1<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[22]_U[23])
                                                      0.700     1.193 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U23/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     1.193    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U23/tmp_product/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.067     1.260 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U23/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     1.260    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U23/tmp_product/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.727     1.987 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U23/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     1.987    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U23/tmp_product/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.146     2.133 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U23/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=8, unplaced)         0.321     2.454    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U23/mul_ln42_21_fu_2984_p2[23]
                         LUT1 (Prop_LUT1_I0_O)        0.095     2.549 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U23/p_ZL12H_filter_FIR_107_reg_i_23/O
                         net (fo=1, unplaced)         0.276     2.825    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U23/p_ZL12H_filter_FIR_107_reg_i_23_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_O[7])
                                                      0.323     3.148 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U23/p_ZL12H_filter_FIR_107_reg_i_19/O[7]
                         net (fo=17, unplaced)        0.267     3.415    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_107_reg/C[39]
                         DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_107_reg/DSP_C_DATA_INST/C[39]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_107_reg/CLK
                         DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_107_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
                         DSP_C_DATA (Setup_DSP_C_DATA_CLK_C[39])
                                                     -0.413     9.607    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_107_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -3.415    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_170_reg/DSP_C_DATA_INST/C[39]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 2.474ns (74.116%)  route 0.864ns (25.884%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.077     0.077    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[22])
                                                      0.302     0.379 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/DSP_A_B_DATA_INST/A2_DATA[22]
                         net (fo=1, unplaced)         0.000     0.379    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/DSP_A_B_DATA.A2_DATA<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[22]_A2A1[22])
                                                      0.114     0.493 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/A2A1[22]
                         net (fo=1, unplaced)         0.000     0.493    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/DSP_PREADD_DATA.A2A1<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[22]_U[23])
                                                      0.700     1.193 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     1.193    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.067     1.260 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     1.260    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.727     1.987 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     1.987    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.146     2.133 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=8, unplaced)         0.321     2.454    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/mul_ln42_16_fu_2664_p2[23]
                         LUT1 (Prop_LUT1_I0_O)        0.095     2.549 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/p_ZL12H_filter_FIR_170_reg_i_5/O
                         net (fo=1, unplaced)         0.276     2.825    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/p_ZL12H_filter_FIR_170_reg_i_5_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_O[7])
                                                      0.323     3.148 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/p_ZL12H_filter_FIR_170_reg_i_1/O[7]
                         net (fo=17, unplaced)        0.267     3.415    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_170_reg/C[39]
                         DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_170_reg/DSP_C_DATA_INST/C[39]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_170_reg/CLK
                         DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_170_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
                         DSP_C_DATA (Setup_DSP_C_DATA_CLK_C[39])
                                                     -0.413     9.607    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_170_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -3.415    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_217_reg/DSP_C_DATA_INST/C[39]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 2.474ns (74.116%)  route 0.864ns (25.884%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.077     0.077    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[22])
                                                      0.302     0.379 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/DSP_A_B_DATA_INST/A2_DATA[22]
                         net (fo=1, unplaced)         0.000     0.379    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/DSP_A_B_DATA.A2_DATA<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[22]_A2A1[22])
                                                      0.114     0.493 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/A2A1[22]
                         net (fo=1, unplaced)         0.000     0.493    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/DSP_PREADD_DATA.A2A1<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[22]_U[23])
                                                      0.700     1.193 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     1.193    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.067     1.260 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     1.260    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.727     1.987 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     1.987    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.146     2.133 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=8, unplaced)         0.321     2.454    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/mul_ln42_16_fu_2664_p2[23]
                         LUT1 (Prop_LUT1_I0_O)        0.095     2.549 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/p_ZL12H_filter_FIR_217_reg_i_5/O
                         net (fo=1, unplaced)         0.276     2.825    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/p_ZL12H_filter_FIR_217_reg_i_5_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_O[7])
                                                      0.323     3.148 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18/p_ZL12H_filter_FIR_217_reg_i_1/O[7]
                         net (fo=17, unplaced)        0.267     3.415    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_217_reg/C[39]
                         DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_217_reg/DSP_C_DATA_INST/C[39]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_217_reg/CLK
                         DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_217_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
                         DSP_C_DATA (Setup_DSP_C_DATA_CLK_C[39])
                                                     -0.413     9.607    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_217_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -3.415    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_304_reg/DSP_C_DATA_INST/C[39]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 2.474ns (74.116%)  route 0.864ns (25.884%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.077     0.077    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[22])
                                                      0.302     0.379 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_A_B_DATA_INST/A2_DATA[22]
                         net (fo=1, unplaced)         0.000     0.379    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_A_B_DATA.A2_DATA<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[22]_A2A1[22])
                                                      0.114     0.493 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_PREADD_DATA_INST/A2A1[22]
                         net (fo=1, unplaced)         0.000     0.493    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_PREADD_DATA.A2A1<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[22]_U[23])
                                                      0.700     1.193 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     1.193    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.067     1.260 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     1.260    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.727     1.987 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     1.987    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.146     2.133 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=8, unplaced)         0.321     2.454    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/mul_ln42_fu_1128_p2[23]
                         LUT1 (Prop_LUT1_I0_O)        0.095     2.549 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/p_ZL12H_filter_FIR_304_reg_i_16/O
                         net (fo=1, unplaced)         0.276     2.825    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/p_ZL12H_filter_FIR_304_reg_i_16_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_O[7])
                                                      0.323     3.148 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/p_ZL12H_filter_FIR_304_reg_i_12/O[7]
                         net (fo=17, unplaced)        0.267     3.415    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_304_reg/C[39]
                         DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_304_reg/DSP_C_DATA_INST/C[39]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_304_reg/CLK
                         DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_304_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
                         DSP_C_DATA (Setup_DSP_C_DATA_CLK_C[39])
                                                     -0.413     9.607    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_304_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -3.415    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U5/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_337_reg/DSP_C_DATA_INST/C[39]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 2.474ns (74.116%)  route 0.864ns (25.884%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.077     0.077    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U5/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U5/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[22])
                                                      0.302     0.379 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U5/tmp_product/DSP_A_B_DATA_INST/A2_DATA[22]
                         net (fo=1, unplaced)         0.000     0.379    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U5/tmp_product/DSP_A_B_DATA.A2_DATA<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[22]_A2A1[22])
                                                      0.114     0.493 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U5/tmp_product/DSP_PREADD_DATA_INST/A2A1[22]
                         net (fo=1, unplaced)         0.000     0.493    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U5/tmp_product/DSP_PREADD_DATA.A2A1<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[22]_U[23])
                                                      0.700     1.193 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U5/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     1.193    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U5/tmp_product/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.067     1.260 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U5/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     1.260    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U5/tmp_product/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.727     1.987 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U5/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     1.987    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U5/tmp_product/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.146     2.133 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U5/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=8, unplaced)         0.321     2.454    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U5/mul_ln42_3_fu_1272_p2[23]
                         LUT1 (Prop_LUT1_I0_O)        0.095     2.549 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U5/p_ZL12H_filter_FIR_337_reg_i_5/O
                         net (fo=1, unplaced)         0.276     2.825    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U5/p_ZL12H_filter_FIR_337_reg_i_5_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_O[7])
                                                      0.323     3.148 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U5/p_ZL12H_filter_FIR_337_reg_i_1/O[7]
                         net (fo=17, unplaced)        0.267     3.415    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_337_reg/C[39]
                         DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_337_reg/DSP_C_DATA_INST/C[39]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_337_reg/CLK
                         DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_337_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
                         DSP_C_DATA (Setup_DSP_C_DATA_CLK_C[39])
                                                     -0.413     9.607    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_337_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -3.415    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_83_reg/DSP_C_DATA_INST/C[39]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 2.474ns (74.116%)  route 0.864ns (25.884%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.077     0.077    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[22])
                                                      0.302     0.379 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_A_B_DATA_INST/A2_DATA[22]
                         net (fo=1, unplaced)         0.000     0.379    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_A_B_DATA.A2_DATA<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[22]_A2A1[22])
                                                      0.114     0.493 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_PREADD_DATA_INST/A2A1[22]
                         net (fo=1, unplaced)         0.000     0.493    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_PREADD_DATA.A2A1<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[22]_U[23])
                                                      0.700     1.193 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     1.193    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.067     1.260 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     1.260    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.727     1.987 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     1.987    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.146     2.133 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=8, unplaced)         0.321     2.454    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/mul_ln42_fu_1128_p2[23]
                         LUT1 (Prop_LUT1_I0_O)        0.095     2.549 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/p_ZL12H_filter_FIR_83_reg_i_5/O
                         net (fo=1, unplaced)         0.276     2.825    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/p_ZL12H_filter_FIR_83_reg_i_5_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_O[7])
                                                      0.323     3.148 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2/p_ZL12H_filter_FIR_83_reg_i_1/O[7]
                         net (fo=17, unplaced)        0.267     3.415    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_83_reg/C[39]
                         DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_83_reg/DSP_C_DATA_INST/C[39]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_83_reg/CLK
                         DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_83_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
                         DSP_C_DATA (Setup_DSP_C_DATA_CLK_C[39])
                                                     -0.413     9.607    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_83_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -3.415    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_99_reg/DSP_C_DATA_INST/C[39]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 2.474ns (74.116%)  route 0.864ns (25.884%))
  Logic Levels:           7  (CARRY8=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.077     0.077    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U22/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U22/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[22])
                                                      0.302     0.379 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U22/tmp_product/DSP_A_B_DATA_INST/A2_DATA[22]
                         net (fo=1, unplaced)         0.000     0.379    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U22/tmp_product/DSP_A_B_DATA.A2_DATA<22>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[22]_A2A1[22])
                                                      0.114     0.493 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U22/tmp_product/DSP_PREADD_DATA_INST/A2A1[22]
                         net (fo=1, unplaced)         0.000     0.493    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U22/tmp_product/DSP_PREADD_DATA.A2A1<22>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[22]_U[23])
                                                      0.700     1.193 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U22/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, unplaced)         0.000     1.193    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U22/tmp_product/DSP_MULTIPLIER.U<23>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[23]_U_DATA[23])
                                                      0.067     1.260 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U22/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, unplaced)         0.000     1.260    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U22/tmp_product/DSP_M_DATA.U_DATA<23>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[23]_ALU_OUT[23])
                                                      0.727     1.987 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U22/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, unplaced)         0.000     1.987    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U22/tmp_product/DSP_ALU.ALU_OUT<23>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[23]_P[23])
                                                      0.146     2.133 f  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U22/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=8, unplaced)         0.321     2.454    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U22/mul_ln42_20_fu_2816_p2[23]
                         LUT1 (Prop_LUT1_I0_O)        0.095     2.549 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U22/p_ZL12H_filter_FIR_99_reg_i_8/O
                         net (fo=1, unplaced)         0.276     2.825    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U22/p_ZL12H_filter_FIR_99_reg_i_8_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_O[7])
                                                      0.323     3.148 r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U22/p_ZL12H_filter_FIR_99_reg_i_4/O[7]
                         net (fo=17, unplaced)        0.267     3.415    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_99_reg/C[39]
                         DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_99_reg/DSP_C_DATA_INST/C[39]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_99_reg/CLK
                         DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_99_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
                         DSP_C_DATA (Setup_DSP_C_DATA_CLK_C[39])
                                                     -0.413     9.607    bd_0_i/hls_inst/inst/p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_99_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -3.415    
  -------------------------------------------------------------------
                         slack                                  6.192    




