Floatint point vector instructions latency and throughput


Instructions with two operands, without VEX


Latency: movaps r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4893       5221      10227      10145      10127       1659       4942 
      4766       5088      10227      10166      10127       1672       4913 
      4752       5077      10227      10173      10127       1670       4924 
      4716       5045      10227      10142      10127       1658       4957 
      4726       5046      10227      10146      10127       1661       4958 
      4724       5045      10227      10146      10127       1661       4958 
      4728       5045      10227      10146      10127       1661       4958 
      4730       5046      10227      10146      10127       1661       4958 
      4734       5046      10227      10146      10127       1661       4958 
      4736       5045      10227      10146      10127       1661       4958 


Throughput: movaps r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2628       2796      10227      10127       1966       2016          0 
      2434       2587      10227      10127       1917       1988          0 
      2434       2588      10227      10127       1966       2019          0 
      2431       2587      10227      10127       1938       2006          0 
      2433       2593      10227      10127       1927       1986          0 
      2404       2560      10227      10127       1920       1981          0 
      2399       2557      10227      10127       1920       1981          0 
      2398       2556      10227      10127       1920       1981          0 
      2397       2558      10227      10127       1920       1981          0 
      2397       2556      10227      10127       1920       1981          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3050       4024      10227      10127          2          0       1994 
      2930       3225      10227      10129          1          0       2217 
      2948       3273      10227      10150         -1          0       2168 
      3397       3758      10227      10132          2          0       1870 
      3208       3589      10227      10127          2          0       2194 
      3292       3656      10227      10129         -1          0       1769 
      3748       4144      10227      10133          2          0       1728 
      3648       4030      10227      10133          1          0       1715 
      3806       4248      10227      10173         -1          1       2066 
      2867       3168      10227      10129          1          0       2124 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4004       4277      10227      10127        103          0      10157 
      2391       2556      10227      10127        100          0      10154 
      2395       2556      10227      10127        100          0      10154 
      2399       2558      10227      10127        100          0      10154 
      2400       2557      10227      10127        100          0      10154 
      2397       2556      10227      10127        100          0      10154 
      2400       2556      10227      10127        100          0      10154 
      2399       2556      10227      10127        100          0      10154 
      2402       2556      10227      10127        100          0      10154 
      2401       2558      10227      10127        100          0      10154 


Throughput: movaps r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4962       5291      10227      10128          0          0       5000 
      4729       5040      10227      10127          0          0       5000 
      4740       5048      10227      10127          0          0       5000 
      4722       5024      10227      10127          0          0       5000 
      4724       5024      10227      10127          0          0       5000 
      4718       5025      10227      10127          0          0       5000 
      4716       5025      10227      10127          0          0       5000 
      4713       5028      10227      10127          0          0       5000 
      4709       5025      10227      10127          0          0       5000 
      4705       5025      10227      10127          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4905       5228      10227      10127       5000          0          1 
      4736       5043      10227      10127       5000          0          1 
      4739       5044      10227      10127       5000          0          1 
      4735       5036      10227      10127       5000          0          1 
      4727       5037      10227      10127       5000          0          1 
      4713       5025      10227      10127       5000          0          1 
      4711       5024      10227      10127       5000          0          1 
      4708       5025      10227      10127       5000          0          1 
      4704       5024      10227      10127       5000          0          1 
      4701       5025      10227      10127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4934       5272      10227      10127        111          0      10165 
      4722       5049      10227      10127        111          0      10165 
      4722       5049      10227      10127        111          0      10165 
      4720       5041      10227      10127        111          0      10165 
      4724       5041      10227      10127        111          0      10161 
      4718       5030      10227      10127        101          0      10142 
      4724       5034      10227      10127        101          0      10142 
      4726       5031      10227      10127        101          0      10142 
      4726       5029      10227      10127        101          0      10142 
      4730       5031      10227      10127        101          0      10142 


Latency: movapd r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4740       5236      10227      10150      10127       1662       4952 
      4609       5086      10227      10173      10127       1672       4918 
      4604       5078      10227      10163      10127       1669       4922 
      4577       5046      10227      10146      10127       1660       4957 
      4582       5046      10227      10146      10127       1660       4957 
      4583       5046      10227      10146      10127       1660       4957 
      4584       5048      10227      10146      10127       1660       4957 
      4576       5047      10227      10146      10127       1660       4957 
      4573       5046      10227      10146      10127       1660       4957 
      4574       5046      10227      10146      10127       1660       4957 


Throughput: movapd r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2644       2827      10227      10127       1953       2013          0 
      2422       2587      10227      10127       1962       2016          0 
      2427       2590      10227      10127       1926       1988          0 
      2430       2595      10227      10127       1930       1988          0 
      2399       2556      10227      10127       1917       1981          0 
      2397       2558      10227      10127       1917       1981          0 
      2397       2556      10227      10127       1917       1981          0 
      2398       2558      10227      10127       1917       1981          0 
      2403       2560      10227      10127       1917       1981          0 
      2402       2560      10227      10127       1917       1981          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2548       2810      10227      10127          0          0       2315 
      2353       2593      10227      10127          0          0       2323 
      2322       2560      10227      10127          0          0       2322 
      2325       2558      10227      10127          0          0       2322 
      2324       2558      10227      10127          0          0       2322 
      2325       2558      10227      10127          0          0       2322 
      2327       2559      10227      10127          0          0       2322 
      2327       2561      10227      10127          0          0       2322 
      2323       2558      10227      10127          0          0       2322 
      2328       2558      10227      10127          0          0       2322 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2620       2795      10227      10127        102          0      10158 
      2432       2591      10227      10127        106          0      10162 
      2433       2589      10227      10127        106          0      10162 
      2433       2589      10227      10127        105          0      10163 
      2436       2594      10227      10127        105          0      10163 
      2405       2558      10227      10127        100          0      10154 
      2402       2557      10227      10127        100          0      10154 
      2407       2557      10227      10127        100          0      10154 
      2404       2557      10227      10127        100          0      10154 
      2407       2560      10227      10127        100          0      10154 


Throughput: movapd r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      6691       7180      10227      10127          6         13       5007 
      6247       6704      10227      10127          9         12       5002 
      6323       6756      10227      10131         12         -4       5005 
      5954       6366      10227      10127          3         14       5004 
      6342       6770      10227      10131         13         12       5006 
      6559       6992      10227      10129          3         -1       5001 
      5884       6269      10227      10156         11          2       5014 
      6588       7002      10227      10133          0          1       5002 
      7217       7704      10227      10171         12         13       5027 
      6221       6891      10227      10127         13          6       5005 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5376       6139      10227      10127       5000          0          1 
      4396       5025      10227      10127       5000          0          1 
      4399       5028      10227      10127       5000          0          1 
      4399       5026      10227      10127       5000          0          1 
      4405       5027      10227      10127       5001          0          1 
      4407       5026      10227      10127       5001          0          1 
      4405       5022      10227      10127       5000          0          1 
      4409       5025      10227      10127       5001          0          1 
      4417       5028      10227      10127       5000          0          1 
      4419       5028      10227      10127       5001          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4808       5476      10227      10127        106          0      10146 
      4435       5047      10227      10127        111          0      10168 
      4435       5044      10227      10127        111          0      10167 
      4425       5036      10227      10127        106          0      10150 
      4415       5028      10227      10127        101          0      10142 
      4413       5030      10227      10127        101          0      10142 
      4411       5032      10227      10127        101          0      10140 
      4407       5032      10227      10127        101          0      10142 
      4405       5028      10227      10127        101          0      10142 
      4399       5030      10227      10127        101          0      10142 


Latency: movups r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4752       5242      10227      10142      10127       1659       4952 
      4599       5079      10227      10167      10127       1670       4923 
      4570       5052      10227      10171      10127       1657       4952 
      4591       5079      10227      10164      10127       1670       4920 
      4584       5070      10227      10170      10127       1665       4932 
      4556       5045      10227      10142      10127       1658       4957 
      4563       5045      10227      10142      10127       1658       4957 
      4566       5045      10227      10142      10127       1658       4957 
      4566       5046      10227      10142      10127       1658       4957 
      4569       5045      10227      10142      10127       1658       4957 


Throughput: movups r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2667       2843      10227      10127       1911       1982          0 
      2426       2587      10227      10127       1924       1985          0 
      2403       2559      10227      10127       1920       1981          0 
      2402       2558      10227      10127       1920       1981          0 
      2401       2556      10227      10127       1920       1981          0 
      2402       2557      10227      10127       1920       1981          0 
      2403       2557      10227      10127       1920       1981          0 
      2408       2558      10227      10127       1920       1981          0 
      2403       2557      10227      10127       1920       1981          0 
      2406       2559      10227      10127       1920       1981          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2543       2801      10227      10127          0          0       2242 
      2349       2587      10227      10127          0          0       2287 
      2351       2587      10227      10127          0          0       2324 
      2320       2555      10227      10127          0          0       2322 
      2323       2561      10227      10127          0          0       2322 
      2319       2556      10227      10127          0          0       2322 
      2320       2557      10227      10127          0          0       2322 
      2319       2556      10227      10127          0          0       2322 
      2316       2557      10227      10127          0          0       2322 
      2314       2560      10227      10127          0          0       2322 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2690       2975      10227      10127        101          0      10155 
      2346       2591      10227      10127        105          0      10163 
      2347       2588      10227      10127        104          0      10162 
      2349       2589      10227      10127        103          0      10159 
      2321       2557      10227      10127        100          0      10154 
      2322       2557      10227      10127        100          0      10154 
      2321       2557      10227      10127        100          0      10154 
      2318       2556      10227      10127        100          0      10154 
      2323       2555      10227      10127        100          0      10154 
      2323       2559      10227      10127        100          0      10154 


Throughput: movups r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4964       5305      10227      10127          0          0       5000 
      4724       5044      10227      10127          0          0       5000 
      4712       5027      10227      10127          0          0       5000 
      4712       5025      10227      10127          0          0       5000 
      4718       5025      10227      10127          0          0       5000 
      4715       5025      10227      10127          0          0       5000 
      4719       5024      10227      10127          0          0       5000 
      4725       5027      10227      10127          0          0       5000 
      4719       5024      10227      10127          0          0       5000 
      4713       5025      10227      10127          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4934       5264      10227      10127       5000          0          1 
      4728       5037      10227      10127       5000          0          1 
      4734       5040      10227      10127       5000          0          1 
      4734       5035      10227      10127       5000          0          1 
      4738       5044      10227      10127       5000          0          1 
      4721       5026      10227      10127       5000          0          1 
      4715       5024      10227      10127       5000          0          1 
      4713       5025      10227      10127       5000          0          1 
      4706       5026      10227      10127       5000          0          1 
      4704       5025      10227      10127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4936       5253      10227      10127        105          0      10156 
      4730       5039      10227      10127        110          0      10165 
      4727       5037      10227      10127        110          0      10165 
      4711       5024      10227      10127        100          0      10142 
      4708       5026      10227      10127        100          0      10142 
      4704       5025      10227      10127        100          0      10142 
      4704       5025      10227      10127        100          0      10142 
      4700       5025      10227      10127        100          0      10142 
      4703       5023      10227      10127        100          0      10142 
      4711       5027      10227      10127        100          0      10142 


Latency: movupd r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4891       5215      10227      10150      10127       1663       4943 
      4740       5056      10227      10170      10127       1663       4947 
      4730       5048      10227      10146      10127       1660       4957 
      4726       5047      10227      10146      10127       1660       4957 
      4720       5046      10227      10146      10127       1660       4957 
      4720       5046      10227      10146      10127       1660       4957 
      4720       5046      10227      10146      10127       1660       4957 
      4722       5046      10227      10146      10127       1660       4957 
      4726       5047      10227      10146      10127       1660       4957 
      4726       5046      10227      10146      10127       1660       4957 


Throughput: movupd r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2607       2791      10227      10127       1933       2010          0 
      2426       2593      10227      10127       1927       1988          0 
      2421       2589      10227      10127       1924       1986          0 
      2394       2556      10227      10127       1917       1981          0 
      2397       2556      10227      10127       1917       1981          0 
      2400       2561      10227      10127       1917       1981          0 
      2399       2557      10227      10127       1917       1981          0 
      2397       2556      10227      10127       1917       1981          0 
      2399       2556      10227      10127       1917       1981          0 
      2403       2556      10227      10127       1917       1981          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2547       2804      10227      10127          0          0       2306 
      2351       2591      10227      10127          0          0       2278 
      2349       2586      10227      10127          0          0       2322 
      2347       2589      10227      10127          0          0       2320 
      2317       2555      10227      10127          0          0       2322 
      2318       2558      10227      10127          0          0       2322 
      2318       2558      10227      10127          0          0       2322 
      2317       2557      10227      10127          0          0       2322 
      2314       2556      10227      10127          0          0       2322 
      2314       2557      10227      10127          0          0       2322 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2581       2844      10227      10127        103          0      10158 
      2351       2590      10227      10127        105          0      10161 
      2349       2588      10227      10127        105          0      10163 
      2347       2590      10227      10127        105          0      10163 
      2319       2557      10227      10127        100          0      10154 
      2316       2556      10227      10127        100          0      10154 
      2316       2556      10227      10127        100          0      10154 
      2313       2556      10227      10127        100          0      10154 
      2312       2555      10227      10127        100          0      10154 
      2316       2558      10227      10127        100          0      10154 


Throughput: movupd r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4812       5482      10227      10127          1          0       5000 
      4439       5050      10227      10127          1          0       5000 
      4431       5046      10227      10127          1          0       5000 
      4431       5052      10227      10127          1          0       5000 
      4423       5048      10227      10127          1          0       5000 
      4405       5029      10227      10127          1          0       5000 
      4405       5031      10227      10127          1          0       5000 
      4403       5030      10227      10127          1          0       5000 
      4399       5032      10227      10127          1          0       5000 
      4392       5029      10227      10127          1          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5070       5612      10227      10127       5000          0          1 
      4562       5044      10227      10127       5000          0          1 
      4562       5044      10227      10127       5000          0          1 
      4564       5039      10227      10127       5000          0          1 
      4553       5025      10227      10127       5000          0          1 
      4556       5024      10227      10127       5000          0          1 
      4562       5025      10227      10127       5000          0          1 
      4562       5025      10227      10127       5000          0          1 
      4559       5025      10227      10127       5000          0          1 
      4553       5023      10227      10127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5109       5441      10227      10127        110          0      10165 
      4728       5039      10227      10127        110          0      10169 
      4726       5040      10227      10127        110          0      10169 
      4706       5024      10227      10127        100          0      10142 
      4705       5026      10227      10127        100          0      10140 
      4701       5023      10227      10127        100          0      10140 
      4700       5023      10227      10127        100          0      10140 
      4704       5024      10227      10127        100          0      10142 
      4706       5024      10227      10127        100          0      10140 
      4714       5026      10227      10127        100          0      10142 


Latency: movddup r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8959      10206      10227      10170      10127          0          0 
      8759       9992      10227      10131      10127          0          0 
      8753       9993      10227      10131      10127          0          0 
      8739       9991      10227      10131      10127          0          0 
      8743       9991      10227      10131      10127          0          0 
      8757       9991      10227      10131      10127          0          0 
      8763       9991      10227      10131      10127          0          0 
      8777       9993      10227      10131      10127          0          0 
      8780       9991      10227      10131      10127          0          0 
      8770       9991      10227      10131      10127          0          0 


Throughput: movddup r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9212      10177      10227      10127          0          0          0 
      9036       9991      10227      10127          0          0          0 
      9046       9992      10227      10127          0          0          0 
      9056       9991      10227      10127          0          0          0 
      9062       9991      10227      10127          0          0          0 
      9072       9992      10227      10127          0          0          0 
      9068       9991      10227      10127          0          0          0 
      9058       9992      10227      10127          0          0          0 
      9050       9991      10227      10127          0          0          0 
      9040       9990      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9209      10170      10227      10127          0          0      10001 
      9036       9991      10227      10127          0          0      10001 
      9036       9991      10227      10127          0          0      10001 
      9049       9990      10227      10127          0          0      10001 
      9059       9991      10227      10127          0          0      10001 
      9069       9991      10227      10127          0          0      10001 
      9070       9989      10227      10127          0          0      10001 
      9062       9992      10227      10127          0          0      10001 
      9050       9991      10227      10127          0          0      10001 
      9042       9991      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8919      10180      10227      10127        105          0      10148 
     38806      11968      10228      10414        235          2      10737 
      8775       9992      10227      10127        115          0      10168 
      8780       9994      10227      10127        109          0      10155 
      8768       9992      10227      10127        109          0      10155 
      8760       9991      10227      10127        100          0      10137 
      8750       9990      10227      10127        100          0      10137 
      8742       9992      10227      10127        100          0      10137 
      8748       9991      10227      10127        100          0      10137 
      8758       9993      10227      10127        100          0      10137 


Throughput: movddup r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4802       5464      10227      10127          0          0       5000 
      4429       5041      10227      10127          0          0       5000 
      4429       5047      10227      10127          0          0       5000 
      4406       5023      10227      10127          0          0       5000 
      4401       5024      10227      10127          0          0       5000 
      4402       5025      10227      10127          0          0       5000 
      4397       5024      10227      10127          0          0       5000 
      4396       5026      10227      10127          0          0       5000 
      4395       5023      10227      10127          0          0       5000 
      4397       5023      10227      10127          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5151       5489      10227      10127       5000          0          1 
      4726       5042      10227      10127       5000          0          1 
      4722       5043      10227      10127       5000          0          1 
      4724       5046      10227      10127       5000          0          1 
      4698       5023      10227      10127       5000          0          1 
      4697       5024      10227      10127       5000          0          1 
      4708       5025      10227      10127       5000          0          1 
      4706       5023      10227      10127       5000          0          1 
      4710       5026      10227      10127       5000          0          1 
      4712       5024      10227      10127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4788       5463      10227      10127        110          0      10166 
      4421       5038      10227      10127        110          0      10169 
      4412       5023      10227      10127        100          0      10142 
      4417       5023      10227      10127        100          0      10142 
      4411       5025      10227      10127        100          0      10142 
      4409       5027      10227      10127        100          0      10142 
      4405       5024      10227      10127        100          0      10142 
      4402       5025      10227      10127        100          0      10142 
      4399       5024      10227      10127        100          0      10142 
      4400       5023      10227      10127        100          0      10142 


Latency: movshdup r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8913      10184      10227      10160      10127          0          0 
      8750       9989      10227      10157      10127          0          0 
      8762       9990      10227      10164      10127          0          0 
      8768       9989      10227      10159      10127          0          0 
      8782       9992      10227      10131      10127          0          0 
      8775       9992      10227      10131      10127          0          0 
      8769       9990      10227      10131      10127          0          0 
      8757       9990      10227      10131      10127          0          0 
      8751       9990      10227      10131      10127          0          0 
      8747       9990      10227      10131      10127          0          0 


Throughput: movshdup r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9249      10217      10227      10127          0          0          0 
      9056       9992      10227      10127          0          0          0 
      9064       9991      10227      10127          0          0          0 
      9068       9991      10227      10127          0          0          0 
      9060       9989      10227      10127          0          0          0 
      9052       9991      10227      10127          0          0          0 
      9042       9991      10227      10127          0          0          0 
      9030       9991      10227      10127          0          0          0 
      9038       9990      10227      10127          0          0          0 
      9051       9989      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9220      10168      10227      10127          0          0      10001 
      9070       9992      10227      10127          0          0      10001 
      9068       9988      10227      10127          0          0      10001 
      9054       9989      10227      10127          0          0      10001 
      9044       9989      10227      10127          0          0      10001 
      9032       9988      10227      10127          0          0      10001 
      9036       9991      10227      10127          0          0      10001 
      9046       9989      10227      10127          0          0      10001 
      9054       9989      10227      10127          0          0      10001 
      9064       9989      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9228      10173      10227      10127        105          0      10148 
      9052       9990      10227      10127        109          0      10157 
      9040       9989      10227      10127        109          0      10157 
      9034       9993      10227      10127        100          0      10133 
      9034       9991      10227      10127        100          0      10133 
      9043       9989      10227      10127        100          0      10133 
      9053       9989      10227      10127        100          0      10133 
      9065       9989      10227      10127        100          0      10133 
      9066       9988      10227      10127        100          0      10133 
      9060       9989      10227      10127        100          0      10133 


Throughput: movshdup r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4793       5455      10227      10127          1          0       5000 
      4429       5043      10227      10127          0          0       5000 
      4429       5048      10227      10127          0          0       5000 
      4405       5027      10227      10127          0          0       5000 
      4403       5027      10227      10127          0          0       5001 
      4406       5029      10227      10127          0          0       5001 
      4399       5025      10227      10127          0          0       5000 
      4392       5024      10227      10127          0          0       5000 
      4395       5025      10227      10127          0          0       5000 
      4395       5023      10227      10127          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4900       5578      10227      10127       5000          0          1 
      4429       5049      10227      10127       5000          0          1 
      4425       5050      10227      10127       5000          0          1 
      4427       5053      10227      10127       5000          0          1 
      4403       5033      10227      10127       5000          0          1 
      4403       5032      10227      10127       5000          0          1 
      4408       5033      10227      10127       5002          0          1 
      4409       5032      10227      10127       5000          0          1 
      4413       5035      10227      10127       5000          0          1 
      4415       5034      10227      10127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4802       5464      10227      10127        105          0      10147 
      4423       5040      10227      10127        110          0      10167 
      4423       5041      10227      10127        110          0      10166 
      4407       5026      10227      10127        100          0      10142 
      4403       5027      10227      10127        100          0      10142 
      4397       5025      10227      10127        100          0      10142 
      4399       5025      10227      10127        100          0      10142 
      4397       5025      10227      10127        100          0      10142 
      4394       5024      10227      10127        100          0      10142 
      4397       5027      10227      10127        100          0      10142 


Latency: movsldup r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8939      10178      10227      10157      10127          0          0 
      8780       9994      10227      10151      10127          0          0 
      8771       9991      10227      10158      10127          0          0 
      8763       9992      10227      10131      10127          0          0 
      8753       9992      10227      10131      10127          0          0 
      8743       9992      10227      10131      10127          0          0 
      8751       9994      10227      10132      10127          0          0 
      8759       9993      10227      10131      10127          0          0 
      8769       9992      10227      10131      10127          0          0 
      8777       9992      10227      10131      10127          0          0 


Throughput: movsldup r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8945      10181      10227      10127          0          0          0 
      8779       9994      10227      10127          0          0          0 
      8768       9991      10227      10127          0          0          0 
      8756       9989      10227      10127          0          0          0 
      8750       9991      10227      10127          0          0          0 
      8741       9989      10227      10127          0          0          0 
      8751       9991      10227      10127          0          0          0 
      8760       9992      10227      10127          0          0          0 
      8768       9991      10227      10127          0          0          0 
      8778       9989      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9181      10151      10227      10127          0          0      10001 
      9042       9993      10227      10127          0          0      10001 
      9054       9991      10227      10127          0          0      10001 
      9060       9992      10227      10127          0          0      10001 
      9072       9990      10227      10127          0          0      10001 
      9072       9990      10227      10127          0          0      10001 
      9060       9991      10227      10127          0          0      10001 
      9050       9990      10227      10127          0          0      10001 
      9040       9990      10227      10127          0          0      10001 
      9036       9989      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8943      10183      10227      10127        112          0      10162 
      8766       9991      10227      10127        110          0      10157 
      8756       9991      10227      10127        110          0      10158 
      8744       9991      10227      10127        100          0      10136 
      8743       9991      10227      10127        100          0      10136 
      8749       9991      10227      10127        100          0      10136 
      8760       9991      10227      10127        100          0      10136 
      8770       9991      10227      10127        100          0      10136 
      8780       9991      10227      10127        100          0      10136 
      8771       9991      10227      10127        100          0      10136 


Throughput: movsldup r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4958       5478      10227      10127          0          0       5000 
      4560       5039      10227      10127          0          0       5000 
      4556       5041      10227      10127          0          0       5000 
      4560       5042      10227      10127          0          0       5000 
      4553       5025      10227      10127          0          0       5000 
      4571       5048      10227      10127          0          0       5000 
      4556       5025      10227      10127          0          0       5000 
      4558       5023      10227      10127          0          0       5000 
      4560       5025      10227      10127          0          0       5000 
      4561       5022      10227      10127          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4785       5452      10227      10127       5000          0          1 
      4419       5043      10227      10127       5000          0          1 
      4413       5041      10227      10127       5000          0          1 
      4413       5040      10227      10127       5000          0          1 
      4394       5024      10227      10127       5000          0          1 
      4393       5023      10227      10127       5000          0          1 
      4397       5027      10227      10127       5000          0          1 
      4405       5025      10227      10127       5000          0          1 
      4402       5024      10227      10127       5000          0          1 
      4407       5026      10227      10127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5262       6005      10227      10127        105          0      10150 
      4414       5042      10227      10127        110          0      10168 
      4412       5040      10227      10127        110          0      10169 
      4396       5023      10227      10127        100          0      10142 
      4400       5025      10227      10127        100          0      10142 
      4400       5024      10227      10127        100          0      10142 
      4412       5028      10227      10127        100          0      10142 
      4406       5024      10227      10127        100          0      10142 
      4409       5023      10227      10127        100          0      10140 
      4412       5023      10227      10127        100          0      10142 


Latency: unpckhps r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8513      10007      10227      10163      10131          3          0 
      8506      10016      10227      10152      10127          4          0 
      8524      10031      10227      10158      10129          7          0 
      8468       9979      10227      10147      10129          1          0 
      8454       9947      10227      10141      10127          6          0 
      8481       9973      10227      10131      10127          8          0 
      8522      10049      10227      10140      10150         28          0 
      8680      10202      10227      10148      10135         12          0 
      8736      10263      10227      10141      10129          4          0 
      8722      10257      10227      10140      10127         12          0 


Throughput: unpckhps r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9245      10182      10227      10127          0          0          0 
      9062       9993      10227      10127          0          0          0 
      9050       9993      10227      10127          0          0          0 
      9042       9993      10227      10127          0          0          0 
      9034       9993      10227      10127          0          0          0 
      9046       9993      10227      10127          0          0          0 
      9054       9993      10227      10127          0          0          0 
      9067       9995      10227      10127          0          0          0 
      9075       9994      10227      10127          0          0          0 
      9068       9993      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8922      10187      10227      10127          0          0      10001 
      8763       9990      10227      10127          0          0      10001 
      8769       9990      10227      10127          0          0      10001 
      8779       9990      10227      10127          0          0      10001 
      8780       9991      10227      10127          0          0      10001 
      8768       9990      10227      10127          0          0      10001 
      8760       9990      10227      10127          0          0      10001 
      8748       9991      10227      10127          0          0      10001 
      8744       9990      10227      10127          0          0      10001 
      8756       9992      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8945      10180      10227      10127        114          0      10164 
      8776       9991      10227      10127        109          0      10157 
      8770       9993      10227      10127        109          0      10155 
      8758       9993      10227      10127        110          0      10159 
      8748       9994      10227      10127        100          0      10136 
      8744       9993      10227      10127        100          0      10136 
      8752       9993      10227      10127         99          0      10135 
      8764       9993      10227      10127        100          0      10136 
      8771       9993      10227      10127        100          0      10136 
      8783       9995      10227      10127        100          0      10136 


Throughput: unpckhps r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9296      10249      10227      20127          0          0       5002 
      9058       9997      10227      20127          0          0       5004 
      9050       9998      10227      20127          0          0       5003 
      9036       9995      10227      20127          0          0       5004 
      9040       9996      10227      20127          0          0       5003 
      9048       9994      10227      20127          0          0       5004 
      9060       9995      10227      20127          0          0       5003 
      9075       9998      10227      20127          0          0       5004 
      9070       9996      10227      20127          0          0       5003 
      9064       9994      10227      20127          0          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9234      10187      10227      20127       5002          0      10011 
      9070       9996      10227      20127       5003          0      10001 
      9082      10000      10227      20127       5002          0      10001 
      9066       9997      10227      20127       5004          0      10001 
      9056       9996      10227      20127       5002          0      10001 
      9046       9995      10227      20127       5004          0      10001 
      9036       9994      10227      20127       5003          0      10001 
      9042       9995      10227      20127       5004          0      10001 
      9056       9996      10227      20127       5003          0      10001 
      9064       9995      10227      20127       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9275      10236      10227      20127        110          0      10156 
      9077      10003      10227      20127        110          0      10155 
      9081      10000      10227      20127        110          0      10156 
      9072       9999      10227      20127        105          0      10149 
      9061      10001      10227      20127        100          0      10134 
      9051      10001      10227      20127        100          0      10134 
      9043      10003      10227      20127        100          0      10134 
      9048      10002      10227      20127        100          0      10138 
      9056      10001      10227      20127        100          0      10134 
      9066      10001      10227      20127        100          0      10134 


Latency: unpcklpd r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9216      10150      10227      10162      10127          0          0 
      9065       9990      10227      10164      10127          0          0 
      9055       9989      10227      10159      10127          0          0 
      9048       9992      10227      10131      10127          0          0 
      9036       9992      10227      10131      10127          0          0 
      9038       9990      10227      10131      10127          0          0 
      9048       9990      10227      10131      10127          0          0 
      9062       9990      10227      10131      10127          0          0 
      9068       9990      10227      10131      10127          0          0 
      9070       9991      10227      10131      10127          0          0 


Throughput: unpcklpd r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8657      10192      10227      10127          0          0          0 
      8476       9991      10227      10127          0          0          0 
      8468       9990      10227      10127          0          0          0 
      8478       9994      10227      10127          0          0          0 
      8486       9992      10227      10127          0          0          0 
      8490       9991      10227      10127          0          0          0 
      8503       9992      10227      10127          0          0          0 
      8502       9991      10227      10127          0          0          0 
      8494       9991      10227      10127          0          0          0 
      8484       9992      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8670      10223      10227      10127          0          0      10001 
      8470       9992      10227      10127          0          0      10001 
      8476       9990      10227      10127          0          0      10001 
      8486       9993      10227      10127          0          0      10001 
      8494       9989      10227      10127          0          0      10001 
      8501       9991      10227      10127          0          0      10001 
      8506       9992      10227      10127          0          0      10001 
      8494       9991      10227      10127          0          0      10001 
      8490       9992      10227      10127          0          0      10001 
      8476       9989      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8677      10435      10227      10129        109          2      10160 
      8491       9985      10227      10127        131          2      10165 
      8488       9993      10227      10127        130          2      10157 
      8493      10008      10227      10127        105          2      10130 
      8473       9982      10227      10127        101          2      10130 
      8491       9983      10227      10127        108          2      10136 
      8477       9968      10227      10127        109          2      10127 
      8499       9991      10227      10127        107          4      10134 
      8529      10021      10227      10127        101          2      10137 
      8495      10009      10227      10127        108          3      10130 


Throughput: unpcklpd r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     14684      10282      10227      20127          0          0       5002 
     14295       9996      10227      20127          0          0       5002 
     14327       9998      10227      20127          0          0       5004 
     14327       9996      10227      20127          0          0       5003 
     14303       9998      10227      20127          0          0       5004 
     14279       9996      10227      20127          0          0       5003 
     14283       9996      10227      20127          0          0       5004 
     14311       9998      10227      20127          0          0       5003 
     14337       9999      10227      20127          0          0       5004 
     14313       9996      10227      20127          0          0       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9603      10610      10227      20127       5003          0      10009 
      9038       9995      10227      20127       5003          0      10001 
      9050       9998      10227      20127       5002          0      10001 
      9058       9997      10227      20127       5004          0      10001 
      9070       9998      10227      20127       5003          0      10001 
      9080       9999      10227      20127       5004          0      10001 
      9073       9998      10227      20127       5003          0      10001 
      9063       9996      10227      20127       5002          0      10001 
      9054       9996      10227      20127       5003          0      10001 
      9044       9997      10227      20127       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8859      10423      10227      20127        105          0      10144 
      8504       9997      10227      20127        109          0      10158 
      8512       9996      10227      20127        109          0      10156 
      8504       9997      10227      20127        110          0      10160 
      8496       9998      10227      20127        110          0      10159 
      8486       9996      10227      20127         99          0      10138 
      8476       9996      10227      20127        100          0      10139 
      8476       9996      10227      20127        100          0      10139 
      8486       9997      10227      20127         99          0      10138 
      8494       9997      10227      20127        100          0      10139 


Latency: cvtpd2ps r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     43793      49990      10227      20153      20127       4999          0 
     43879      49992      10227      20144      20127       5007          0 
     43788      49990      10227      20140      20127       5011          0 
     43881      49991      10227      20138      20127       5011          0 
     43788      49992      10227      20129      20127       5009          0 
     43885      49990      10227      20129      20127       5009          0 
     76384      52370      10227      20650      20495       5060          0 
     42419      49991      10227      20127      20127       5002          0 
     42500      49991      10227      20127      20127       5002          0 
     42419      49991      10227      20127      20127       5002          0 


Throughput: cvtpd2ps r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9153      10423      10227      20127       5184       4822          0 
      8772       9995      10227      20127       5229       4778          0 
      8758       9995      10227      20127       5182       4823          0 
      8750       9995      10227      20127       5204       4799          0 
      8748       9996      10227      20127       5210       4792          0 
      8758       9996      10227      20127       5216       4789          0 
      8768       9997      10227      20127       5216       4789          0 
      8774       9997      10227      20127       5216       4789          0 
      8785       9997      10227      20127       5216       4789          0 
      8779       9997      10227      20127       5216       4789          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8945      10218      10227      20127          0          0      10001 
      8760       9995      10227      20127          0          0      10001 
      8768       9995      10227      20127          0          0      10001 
      8778       9994      10227      20127          0          0      10001 
      8781       9996      10227      20127          0          0      10001 
      8775       9996      10227      20127          0          0      10001 
      8764       9996      10227      20127          0          0      10001 
      8756       9997      10227      20127          0          0      10001 
      8744       9996      10227      20127          0          0      10001 
      8752       9996      10227      20127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8976      10228      10227      20127        103          0      20152 
      8782       9995      10227      20127        110          0      20164 
      8776       9994      10227      20127        100          0      20138 
      8767       9996      10227      20127        100          0      20142 
      8755       9995      10227      20127        100          0      20142 
      8749       9997      10227      20127        100          0      20142 
      8747       9996      10227      20127        100          0      20142 
      8755       9995      10227      20127        100          0      20142 
      8767       9997      10227      20127        100          0      20142 
      8776       9996      10227      20127        100          0      20142 


Throughput: cvtpd2ps r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9877      11265      10227      30127       5152       4892       5003 
      8754      10000      10227      30127       5145       4855       5002 
      8754      10002      10227      30127       5138       4862       5004 
      8760      10002      10227      30127       5167       4834       5005 
      8772      10004      10227      30127       5174       4827       5005 
      8779      10004      10227      30127       5174       4827       5005 
      8790      10001      10227      30127       5174       4827       5005 
      8786      10000      10227      30127       5115       4885       5002 
      8777      10004      10227      30127       5174       4827       5005 
      8769      10005      10227      30127       5174       4827       5005 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9149      10454      10227      30127       5002          0      10001 
      8763      10000      10227      30127       5003          0      10001 
      8771      10000      10227      30127       5004          0      10001 
      8784      10002      10227      30127       5003          0      10001 
      8794      10002      10227      30127       5005          0      10001 
      8783      10001      10227      30127       5003          0      10001 
      8771      10001      10227      30127       5003          0      10001 
      8759      10000      10227      30127       5003          0      10001 
      8753       9999      10227      30127       5003          0      10001 
      8757      10001      10227      30127       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9452      10412      10227      30127        102          0      20143 
      9071       9998      10227      30127        110          0      20164 
      9065      10002      10227      30127        110          0      20173 
      9055      10003      10227      30127        100          0      20150 
      9045      10004      10227      30127        100          0      20150 
      9047      10002      10227      30127        100          0      20150 
      9057      10001      10227      30127        100          0      20150 
      9069      10005      10227      30127        100          0      20150 
      9077      10004      10227      30127        100          0      20150 
      9081      10003      10227      30127        100          0      20150 


Latency: cvtps2pd r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     42649      50151      10227      20158      20127       5020          0 
     42411      49990      10227      20145      20127       5016          0 
     42514      49991      10227      20148      20127       5023          0 
     42413      49993      10227      20127      20127       5015          0 
     42511      49991      10227      20127      20127       5015          0 
     42417      49992      10227      20127      20127       5015          0 
     42514      49991      10227      20127      20127       5015          0 
     42413      49991      10227      20127      20127       5015          0 
     42510      49991      10227      20127      20127       5015          0 
     42419      49991      10227      20127      20127       5015          0 


Throughput: cvtps2pd r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9004      10273      10227      20127       6670       3333          0 
      8814      10066      10227      20127       6669       3334          0 
      8778      10031      10227      20127       6669       3334          0 
      8788      10028      10227      20127       6669       3334          0 
      8797      10028      10227      20127       6669       3334          0 
      8804      10030      10227      20127       6669       3334          0 
      8814      10028      10227      20127       6669       3334          0 
      8808      10030      10227      20127       6669       3334          0 
      8799      10030      10227      20127       6669       3334          0 
      8788      10029      10227      20127       6669       3334          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9004      10279      10227      20127          0          0      10005 
      8812      10067      10227      20127          0          0      10005 
      8808      10067      10227      20127          0          0      10005 
      8820      10066      10227      20127          0          0      10005 
      8834      10067      10227      20127          0          0      10005 
      8806      10028      10227      20127          0          0      10005 
      8814      10031      10227      20127          0          0      10005 
      8806      10031      10227      20127          0          0      10005 
      8792      10029      10227      20127          0          0      10005 
      8782      10029      10227      20127          0          0      10005 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9926      10564      10227      20127        103          0      20145 
      9454      10067      10227      20127        102          0      20143 
      9438      10066      10227      20127        102          0      20143 
      9391      10029      10227      20127        100          0      20139 
      9383      10029      10227      20127        100          0      20139 
      9387      10030      10227      20127        100          0      20139 
      9399      10029      10227      20127        100          0      20139 
      9403      10028      10227      20127        100          0      20139 
      9421      10030      10227      20127        100          0      20139 
      9420      10030      10227      20127        100          0      20139 


Throughput: cvtps2pd r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4867       5541      10227      20127       5025       5028       5003 
      4667       5312      10227      20127       5000       5000       5000 
      4667       5308      10227      20127       5000       5000       5003 
      4672       5316      10227      20127       5000       5000       5005 
      4655       5303      10227      20127       4999       5001       5004 
      4651       5303      10227      20127       5000       5000       5004 
      4651       5302      10227      20127       5000       5000       5004 
      4645       5303      10227      20127       5000       5000       5004 
      4649       5306      10227      20127       5000       5000       5004 
      4643       5302      10227      20127       5000       5000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4837       5525      10227      20127       5005          0          1 
      4654       5309      10227      20127       5003          0          1 
      4649       5301      10227      20127       5000          0          1 
      4653       5305      10227      20127       5004          0          1 
      4657       5304      10227      20127       5004          0          1 
      4658       5302      10227      20127       5004          0          1 
      4657       5303      10227      20127       5004          0          1 
      4655       5302      10227      20127       5003          0          1 
      4655       5303      10227      20127       5003          0          1 
      4650       5304      10227      20127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4863       5555      10227      20127        115          0      10182 
      4643       5306      10227      20127        110          0      10169 
      4655       5313      10227      20127        110          0      10175 
      4647       5302      10227      20127        100          0      10142 
      4650       5301      10227      20127        100          0      10142 
      4653       5301      10227      20127        100          0      10142 
      4657       5302      10227      20127        100          0      10142 
      4663       5304      10227      20127        100          0      10142 
      4662       5303      10227      20127        100          0      10138 
      4653       5301      10227      20127        100          0      10142 


Latency: cvtdq2ps r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34095      40192      10227      10134      10127       4999          0 
     34007      39991      10227      10136      10127       5000          0 
     33959      39991      10227      10136      10127       5000          0 
     33955      39991      10227      10129      10127       5000          0 
     34015      39991      10227      10129      10127       5000          0 
     33924      39992      10227      10130      10127       5000          0 
     34017      39992      10227      10129      10127       5000          0 
     33952      39991      10227      10129      10127       5000          0 
     33960      39991      10227      10129      10127       5000          0 
     34011      39991      10227      10129      10127       5000          0 


Throughput: cvtdq2ps r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4871       5364      10227      10127       5000       5000          0 
      4545       5008      10227      10127       5000       5000          0 
      4539       5006      10227      10127       5000       5000          0 
      4539       5007      10227      10127       5000       5000          0 
      4535       5006      10227      10127       5000       5000          0 
      4535       5008      10227      10127       5000       5000          0 
      4534       5010      10227      10127       5000       5000          0 
      4526       5006      10227      10127       5000       5000          0 
      4528       5006      10227      10127       5000       5000          0 
      4530       5007      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4688       5189      10227      10127          0          0          1 
      4524       5008      10227      10127          0          0          1 
      4528       5005      10227      10127          0          0          1 
      4534       5007      10227      10127          0          0          1 
      4536       5007      10227      10127          0          0          1 
      4536       5007      10227      10127          0          0          1 
      4544       5008      10227      10127          0          0          1 
      4544       5007      10227      10127          0          0          1 
      4549       5007      10227      10127          0          0          1 
      4545       5007      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4558       5203      10227      10127        108          0      10155 
      4393       5013      10227      10127        110          0      10168 
      4387       5008      10227      10127        110          0      10168 
      4393       5007      10227      10127        110          0      10166 
      4395       5008      10227      10127        100          0      10142 
      4397       5007      10227      10127        100          0      10142 
      4403       5009      10227      10127        100          0      10142 
      4399       5009      10227      10127        100          0      10142 
      4393       5007      10227      10127        100          0      10142 
      4392       5008      10227      10127        100          0      10142 


Throughput: cvtdq2ps r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4865       5547      10227      20127       5024       5029       5003 
      4663       5312      10227      20127       5000       5000       5003 
      4663       5308      10227      20127       5000       5000       5004 
      4670       5314      10227      20127       5000       5000       5003 
      4668       5309      10227      20127       5000       5000       5003 
      4659       5303      10227      20127       5000       5000       5004 
      4659       5301      10227      20127       5000       5000       5004 
      4655       5303      10227      20127       5000       5000       5004 
      4652       5301      10227      20127       5000       5000       5004 
      4651       5305      10227      20127       5000       5000       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4712       5555      10227      20127       5004          0          1 
      4511       5314      10227      20127       5003          0          1 
      4501       5304      10227      20127       5000          0          1 
      4501       5302      10227      20127       5003          0          1 
      4507       5301      10227      20127       5004          0          1 
      4514       5305      10227      20127       5004          0          1 
      4513       5303      10227      20127       5003          0          1 
      4511       5302      10227      20127       5003          0          1 
      4507       5301      10227      20127       5004          0          1 
      4509       5303      10227      20127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4839       5532      10227      20127        105          0      10152 
      4643       5305      10227      20127        110          0      10168 
      4653       5308      10227      20127        110          0      10168 
      4657       5310      10227      20127        110          0      10169 
      4654       5303      10227      20127        110          0      10168 
      4659       5302      10227      20127        100          0      10142 
      4659       5299      10227      20127        100          0      10142 
      4661       5302      10227      20127        100          0      10142 
      4659       5304      10227      20127        100          0      10142 
      4658       5305      10227      20127        100          0      10142 


Latency: cvttps2dq r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34148      40167      10227      10150      10127       4996          0 
     33926      39992      10227      10137      10127       4992          0 
     34017      39991      10227      10142      10127       4993          0 
     33932      39991      10227      10142      10127       4995          0 
     33980      39992      10227      10127      10127       4995          0 
     33994      39993      10227      10127      10127       4995          0 
     33928      39992      10227      10127      10127       4995          0 
     34019      39992      10227      10127      10127       4995          0 
     33933      39992      10227      10127      10127       4995          0 
     33985      39991      10227      10127      10127       4995          0 


Throughput: cvttps2dq r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4550       5195      10227      10127       5000       5000          0 
      4385       5003      10227      10127       5000       5000          0 
      4391       5003      10227      10127       5000       5000          0 
      4397       5005      10227      10127       5000       5000          0 
      4401       5009      10227      10127       5000       5000          0 
      4397       5004      10227      10127       5000       5000          0 
      4393       5005      10227      10127       5000       5000          0 
      4391       5003      10227      10127       5000       5000          0 
      4388       5003      10227      10127       5000       5000          0 
      4387       5007      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4431       5204      10227      10127          0          0          1 
      4262       5006      10227      10127          0          0          1 
      4256       5005      10227      10127          0          0          1 
      4252       5003      10227      10127          0          0          1 
      4252       5006      10227      10127          0          0          1 
      4249       5005      10227      10127          0          0          1 
      4245       5003      10227      10127          0          0          1 
      4241       5003      10227      10127          0          0          1 
      4244       5003      10227      10127          0          0          1 
      4240       5004      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4566       5203      10227      10127        106          0      10151 
      4399       5006      10227      10127        110          0      10167 
      4399       5008      10227      10127        110          0      10167 
      4405       5009      10227      10127        110          0      10168 
      4397       5006      10227      10127        100          0      10142 
      4393       5007      10227      10127        100          0      10142 
      4393       5006      10227      10127        100          0      10142 
      4389       5006      10227      10127        100          0      10142 
      4390       5009      10227      10127        100          0      10142 
      4387       5007      10227      10127        100          0      10142 


Throughput: cvttps2dq r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5357       5915      10227      20127       5070       4980       5005 
      4863       5367      10227      20127       5014       4986       5005 
      4853       5354      10227      20127       5012       4988       5005 
      4863       5362      10227      20127       5014       4986       5006 
      4855       5344      10227      20127       5010       4990       5006 
      4851       5343      10227      20127       5009       4991       5003 
      4853       5348      10227      20127       5010       4990       5006 
      4848       5343      10227      20127       5010       4990       5005 
      4851       5350      10227      20127       5010       4990       5006 
      4845       5348      10227      20127       5012       4988       5005 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5059       5766      10227      20127       5005          0          1 
      4708       5360      10227      20127       5005          0          1 
      4716       5362      10227      20127       5006          0          1 
      4697       5347      10227      20127       5006          0          1 
      4691       5342      10227      20127       5000          0          1 
      4689       5348      10227      20127       5006          0          1 
      4681       5340      10227      20127       5005          0          1 
      4683       5344      10227      20127       5006          0          1 
      4681       5348      10227      20127       5005          0          1 
      4675       5340      10227      20127       5005          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5274       6006      10227      20127        102          0      20158 
      4707       5361      10227      20127        102          0      20157 
      4703       5361      10227      20127        102          0      20160 
      4685       5345      10227      20127        100          0      20154 
      4681       5343      10227      20127        100          0      20154 
      4677       5341      10227      20127        100          0      20137 
      4673       5342      10227      20127        100          0      20153 
      4675       5342      10227      20127        100          0      20153 
      4682       5343      10227      20127        100          0      20153 
      4682       5342      10227      20127        100          0      20152 


Latency: cvtdq2pd r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     45500      50181      10227      20152      20127       5031          0 
     45262      49992      10227      20144      20127       5011          0 
     45347      49992      10227      20146      20127       5044          0 
     45247      49990      10227      20142      20127       5034          0 
     45349      49991      10227      20127      20127       5038          0 
     45248      49992      10227      20127      20127       5029          0 
     45347      49991      10227      20127      20127       5029          0 
     45253      49992      10227      20127      20127       5029          0 
     45337      49992      10227      20127      20127       5029          0 
     45270      49991      10227      20127      20127       5029          0 


Throughput: cvtdq2pd r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8273      10037      10227      20127       5138       4862          0 
      8239      10004      10227      20127       5112       4888          0 
      8233      10009      10227      20127       5145       4855          0 
      8221      10005      10227      20127       5133       4867          0 
      8230      10006      10227      20127       5130       4870          0 
      8236      10005      10227      20127       5130       4870          0 
      8247      10006      10227      20127       5130       4870          0 
      8255      10005      10227      20127       5130       4870          0 
      8259      10004      10227      20127       5130       4870          0 
      8251      10008      10227      20127       5130       4870          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8980      10236      10227      20127          0          0      10001 
      8791      10006      10227      20127          0          0      10001 
      8794      10007      10227      20127          0          0      10001 
      8784      10007      10227      20127          0          0      10001 
      8779      10009      10227      20127          0          0      10001 
      8767      10008      10227      20127          0          0      10001 
      8758      10006      10227      20127          0          0      10001 
      8766      10010      10227      20127          0          0      10001 
      8770      10007      10227      20127          0          0      10001 
      8782      10006      10227      20127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8979      10224      10227      20127        102          0      20141 
      8782      10009      10227      20127        110          0      20172 
      8770      10005      10227      20127        110          0      20164 
      8763      10010      10227      20127        110          0      20172 
      8753      10004      10227      20127        100          0      20142 
      8767      10008      10227      20127        100          0      20142 
      8773      10004      10227      20127        100          0      20142 
      8782      10004      10227      20127        100          0      20142 
      8792      10006      10227      20127        100          0      20142 
      8785      10004      10227      20127        100          0      20142 


Throughput: cvtdq2pd r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5749       6768      10227      20127       5028       5028       5004 
      4506       5310      10227      20127       5000       5000       5003 
      4502       5305      10227      20127       5000       5000       5002 
      4500       5304      10227      20127       5000       5000       5004 
      4494       5302      10227      20127       5000       5000       5003 
      4496       5302      10227      20127       5000       5000       5003 
      4496       5301      10227      20127       5000       5000       5004 
      4498       5301      10227      20127       5000       5000       5002 
      4506       5306      10227      20127       5000       5000       5004 
      4510       5305      10227      20127       5000       5000       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5073       5773      10227      20127       5003          0          1 
      4664       5314      10227      20127       5003          0          1 
      4655       5303      10227      20127       5004          0          1 
      4651       5308      10227      20127       5002          0          1 
      4643       5302      10227      20127       5003          0          1 
      4641       5306      10227      20127       5004          0          1 
      4641       5303      10227      20127       5003          0          1 
      4641       5300      10227      20127       5003          0          1 
      4643       5302      10227      20127       5003          0          1 
      4651       5303      10227      20127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5063       5820      10227      20127        105          0      10153 
      4817       5311      10227      20127        110          0      10168 
      4806       5304      10227      20127        110          0      10169 
      4807       5307      10227      20127        110          0      10169 
      4799       5305      10227      20127        100          0      10142 
      4796       5309      10227      20127        100          0      10146 
      4799       5310      10227      20127        100          0      10142 
      4797       5308      10227      20127        100          0      10142 
      4796       5301      10227      20127        100          0      10142 
      4799       5303      10227      20127        100          0      10142 


Latency: cvtpd2dq r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     45415      50176      10227      20157      20127       5010          0 
     45349      49990      10227      20144      20127       5006          0 
     45250      49991      10227      20137      20127       5002          0 
     45344      49991      10227      20129      20127       5000          0 
     45257      49991      10227      20129      20127       5000          0 
     46574      51366      10227      20481      20238       5081          0 
     45279      49991      10227      20139      20127       4997          0 
     45305      49991      10227      20129      20127       5000          0 
     45305      49991      10227      20129      20127       5000          0 
     45277      49991      10227      20129      20127       5000          0 


Throughput: cvtpd2dq r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9307      10279      10227      20127       5214       4791          0 
      9036       9996      10227      20127       5173       4829          0 
      9040       9995      10227      20127       5232       4772          0 
      9050       9994      10227      20127       5207       4798          0 
      9061       9997      10227      20127       5217       4786          0 
      9071       9996      10227      20127       5217       4786          0 
      9074       9997      10227      20127       5217       4786          0 
      9060       9997      10227      20127       5217       4786          0 
      9052       9996      10227      20127       5217       4786          0 
      9044       9997      10227      20127       5217       4786          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8708      10260      10227      20127          0          0      10001 
      8491       9995      10227      20127          0          0      10001 
      8499       9993      10227      20127          0          0      10001 
      8511       9995      10227      20127          0          0      10001 
      8509       9995      10227      20127          0          0      10001 
      8501       9996      10227      20127          0          0      10001 
      8493       9995      10227      20127          0          0      10001 
      8485       9994      10227      20127          0          0      10001 
      8479       9996      10227      20127          0          0      10001 
      8481       9994      10227      20127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9340      10980      10227      20127        102          0      20142 
      8491       9994      10227      20127        110          0      20170 
      8479       9994      10227      20127        100          0      20142 
      8475       9994      10227      20127        100          0      20142 
      8475       9994      10227      20127        100          0      20142 
      8483       9994      10227      20127        100          0      20142 
      8495       9995      10227      20127        100          0      20142 
      8503       9994      10227      20127        100          0      20142 
      8507       9995      10227      20127        100          0      20142 
      8503       9995      10227      20127        100          0      20142 


Throughput: cvtpd2dq r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9196      10512      10227      30127       5854       4187       5002 
      8816      10068      10227      30127       5835       4165       5003 
      8828      10068      10227      30127       5834       4166       5002 
      8802      10029      10227      30127       5834       4166       5003 
      8812      10031      10227      30127       5834       4166       5002 
      8840      10066      10227      30127       5835       4165       5003 
      8800      10030      10227      30127       5834       4166       5002 
      8790      10028      10227      30127       5834       4166       5003 
      8780      10028      10227      30127       5834       4166       5002 
      8779      10033      10227      30127       5834       4166       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     10155      11210      10227      30127       5003          0      10001 
      9133      10067      10227      30127       5002          0      10001 
      9143      10068      10227      30127       5003          0      10001 
      9129      10066      10227      30127       5002          0      10001 
      9086      10028      10227      30127       5003          0      10001 
      9075      10029      10227      30127       5002          0      10001 
      9067      10029      10227      30127       5003          0      10001 
      9077      10031      10227      30127       5002          0      10001 
      9080      10029      10227      30127       5003          0      10001 
      9094      10029      10227      30127       5002          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9514      10481      10227      30127        101          0      30147 
      9140      10068      10227      30127        102          0      30149 
      9093      10030      10227      30127        100          0      30145 
      9082      10029      10227      30127        100          0      30145 
      9072      10032      10227      30127        100          0      30145 
      9070      10030      10227      30127        100          0      30145 
      9076      10028      10227      30127        100          0      30145 
      9089      10029      10227      30127        100          0      30145 
      9100      10029      10227      30127        100          0      30145 
      9109      10029      10227      30127        100          0      30145 


Latency: addss r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35230      40155      10227      10148      10127       5000          0 
     35079      39992      10227      10135      10127       5000          0 
     35034      39991      10227      10142      10127       5000          0 
     35117      39993      10227      10127      10127       5000          0 
     35022      39994      10227      10127      10127       5000          0 
     35108      39992      10227      10127      10127       5000          0 
     35052      39992      10227      10127      10127       5000          0 
     35060      39992      10227      10127      10127       5000          0 
     35103      39991      10227      10127      10127       5000          0 
     35025      39993      10227      10127      10127       5000          0 


Throughput: addss r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4565       5200      10227      10127       5000       5000          0 
      4393       5006      10227      10127       5000       5000          0 
      4391       5007      10227      10127       5000       5000          0 
      4385       5007      10227      10127       5000       5000          0 
      4389       5009      10227      10127       5000       5000          0 
      4381       5007      10227      10127       5000       5000          0 
      4383       5007      10227      10127       5000       5000          0 
      4383       5007      10227      10127       5000       5000          0 
      4389       5007      10227      10127       5000       5000          0 
      4389       5010      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4559       5200      10227      10127          0          0          1 
      4388       5005      10227      10127          0          0          1 
      4385       5005      10227      10127          0          0          1 
      4379       5005      10227      10127          0          0          1 
      4382       5004      10227      10127          0          0          1 
      4385       5006      10227      10127          0          0          1 
      4387       5005      10227      10127          0          0          1 
      4392       5005      10227      10127          0          0          1 
      4395       5006      10227      10127          0          0          1 
      4399       5004      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4562       5198      10227      10127        106          0      10151 
      4397       5006      10227      10127        110          0      10165 
      4398       5007      10227      10127        110          0      10168 
      4405       5006      10227      10127        110          0      10167 
      4401       5007      10227      10127        100          0      10142 
      4399       5007      10227      10127        100          0      10142 
      4399       5009      10227      10127        100          0      10142 
      4391       5007      10227      10127        100          0      10142 
      4393       5007      10227      10127        100          0      10142 
      4390       5007      10227      10127        100          0      10142 


Throughput: addss r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5090       5794      10227      20127       5004       5007       5003 
      4654       5304      10227      20127       4999       5001       5003 
      4656       5314      10227      20127       5000       5000       5003 
      4652       5312      10227      20127       5000       5000       5000 
      4643       5302      10227      20127       5000       5000       5004 
      4644       5305      10227      20127       5000       5000       5005 
      4640       5304      10227      20127       5000       5000       5004 
      4644       5309      10227      20127       5000       5000       5005 
      4646       5308      10227      20127       5000       5000       5005 
      4646       5302      10227      20127       4999       5001       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4671       5334      10227      20127       5003          0          1 
      4641       5302      10227      20127       5004          0          1 
      4639       5300      10227      20127       5005          0          1 
      4641       5299      10227      20127       5003          0          1 
      4647       5306      10227      20127       5004          0          1 
      4649       5302      10227      20127       5003          0          1 
      4649       5299      10227      20127       5004          0          1 
      4653       5302      10227      20127       5004          0          1 
      4659       5302      10227      20127       5004          0          1 
      4667       5307      10227      20127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4879       5751      10227      20127        105          0      10151 
      4504       5314      10227      20127        110          0      10167 
      4498       5304      10227      20127        110          0      10168 
      4500       5302      10227      20127        100          0      10142 
      4500       5301      10227      20127        100          0      10138 
      4506       5304      10227      20127        100          0      10142 
      4503       5302      10227      20127        100          0      10140 
      4515       5305      10227      20127        100          0      10142 
      4514       5302      10227      20127        100          0      10142 
      4514       5303      10227      20127        100          0      10142 


Latency: subsd r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35252      40192      10227      10149      10127       4997          0 
     35086      39992      10227      10134      10127       4989          0 
     35026      39992      10227      10134      10127       4990          0 
     35113      39991      10227      10142      10127       4989          0 
     35023      39992      10227      10135      10127       4995          0 
     35103      39994      10227      10127      10127       4994          0 
     35058      39993      10227      10127      10127       4994          0 
     35048      39990      10227      10127      10127       4991          0 
     35104      39990      10227      10127      10127       4991          0 
     35020      39990      10227      10127      10127       4991          0 


Throughput: subsd r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4524       5165      10227      10127       5000       5000          0 
      4380       5007      10227      10127       5000       5000          0 
      4381       5006      10227      10127       5000       5000          0 
      4385       5008      10227      10127       5000       5000          0 
      4394       5008      10227      10127       5000       5000          0 
      4393       5006      10227      10127       5000       5000          0 
      4395       5009      10227      10127       5000       5000          0 
      4403       5009      10227      10127       5000       5000          0 
      4401       5008      10227      10127       5000       5000          0 
      4401       5008      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4530       5176      10227      10127          0          0          1 
      4385       5006      10227      10127          0          0          1 
      4388       5007      10227      10127          0          0          1 
      4393       5006      10227      10127          0          0          1 
      4391       5007      10227      10127          0          0          1 
      4399       5007      10227      10127          0          0          1 
      4399       5007      10227      10127          0          0          1 
      4401       5006      10227      10127          0          0          1 
      4401       5007      10227      10127          0          0          1 
      4395       5005      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4545       5189      10227      10127        106          0      10151 
      4384       5006      10227      10127        110          0      10168 
      4383       5010      10227      10127        110          0      10168 
      4389       5012      10227      10127        101          0      10143 
      4388       5008      10227      10127        101          0      10143 
      4393       5008      10227      10127        101          0      10143 
      4392       5008      10227      10127        101          0      10143 
      4393       5008      10227      10127        100          0      10142 
      4395       5008      10227      10127        100          0      10142 
      4401       5008      10227      10127        101          0      10143 


Throughput: subsd r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5230       5762      10227      20127       5012       5011       5003 
      4819       5312      10227      20127       5000       5000       5004 
      4816       5310      10227      20127       5000       5000       5005 
      4803       5304      10227      20127       4999       5001       5004 
      4798       5306      10227      20127       5000       5000       5004 
      4796       5302      10227      20127       5000       5000       5004 
      4791       5302      10227      20127       5000       5000       5003 
      4790       5302      10227      20127       4999       5001       5003 
      4794       5302      10227      20127       5000       5000       5003 
      4799       5306      10227      20127       5000       5000       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4848       5700      10227      20127       5004          0          1 
      4512       5310      10227      20127       5004          0          1 
      4518       5323      10227      20127       5003          0          1 
      4506       5310      10227      20127       5004          0          1 
      4511       5314      10227      20127       5005          0          1 
      4507       5314      10227      20127       5005          0          1 
      4498       5310      10227      20127       5005          0          1 
      4500       5308      10227      20127       5004          0          1 
      4504       5308      10227      20127       5003          0          1 
      4508       5309      10227      20127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5750       6559      10227      20127        116          0      10175 
      4655       5312      10227      20127        111          0      10168 
      4649       5309      10227      20127        110          0      10169 
      4653       5317      10227      20127        111          0      10177 
      4651       5319      10227      20127        101          0      10142 
      4647       5309      10227      20127        101          0      10142 
      4649       5309      10227      20127        101          0      10142 
      4653       5308      10227      20127        101          0      10140 
      4654       5308      10227      20127        101          0      10138 
      4659       5309      10227      20127        101          0      10142 


Latency: addps r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     33170      40226      10227      10140      10127       4988          0 
     32894      39992      10227      10142      10127       4989          0 
     32986      39991      10227      10136      10127       4993          0 
     32924      39991      10227      10136      10127       4996          0 
     32926      39991      10227      10129      10127       4988          0 
     32983      39992      10227      10129      10127       4994          0 
     32896      39991      10227      10129      10127       4994          0 
     32983      39991      10227      10129      10127       4994          0 
     32936      39991      10227      10129      10127       4994          0 
     32916      39991      10227      10129      10127       4994          0 


Throughput: addps r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4738       5228      10227      10127       5000       5000          0 
      4534       5007      10227      10127       5000       5000          0 
      4534       5009      10227      10127       5000       5000          0 
      4530       5009      10227      10127       5000       5000          0 
      4524       5008      10227      10127       5000       5000          0 
      4528       5006      10227      10127       5000       5000          0 
      4532       5008      10227      10127       5000       5000          0 
      4532       5006      10227      10127       5000       5000          0 
      4538       5009      10227      10127       5000       5000          0 
      4540       5006      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4471       6252      10227      10127          0          0          1 
      4250       5005      10227      10127          0          0          1 
      4250       5004      10227      10127          0          0          1 
      4247       5005      10227      10127          0          0          1 
      4249       5008      10227      10127          0          0          1 
      4248       5007      10227      10127          0          0          1 
      4250       5006      10227      10127          0          0          1 
      4250       5006      10227      10127          0          0          1 
      4256       5007      10227      10127          0          0          1 
      4260       5006      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4722       5399      10227      10127        101          0      10141 
      4383       5009      10227      10127        110          0      10167 
      4383       5009      10227      10127        111          0      10169 
      4386       5007      10227      10127        110          0      10168 
      4389       5008      10227      10127        100          0      10142 
      4394       5007      10227      10127        100          0      10142 
      4395       5006      10227      10127        100          0      10142 
      4401       5010      10227      10127        100          0      10142 
      4403       5008      10227      10127        100          0      10142 
      4401       5007      10227      10127        100          0      10142 


Throughput: addps r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4867       5558      10227      20127       5011       5012       5005 
      4641       5305      10227      20127       5000       5000       5003 
      4649       5312      10227      20127       5000       5000       5002 
      4651       5313      10227      20127       4999       5001       5005 
      4647       5305      10227      20127       5000       5000       5005 
      4649       5304      10227      20127       4999       5001       5004 
      4653       5302      10227      20127       5000       5000       5005 
      4653       5303      10227      20127       4999       5001       5004 
      4657       5306      10227      20127       4999       5001       5004 
      4659       5303      10227      20127       5000       5000       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4851       5546      10227      20127       5003          0          1 
      4643       5310      10227      20127       5004          0          1 
      4645       5306      10227      20127       5003          0          1 
      4641       5298      10227      20127       5002          0          1 
      4649       5302      10227      20127       5005          0          1 
      4651       5302      10227      20127       5004          0          1 
      4653       5302      10227      20127       5004          0          1 
      4656       5301      10227      20127       5004          0          1 
      4659       5302      10227      20127       5004          0          1 
      4657       5302      10227      20127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4851       5530      10227      20127        115          0      10176 
      4645       5301      10227      20127        110          0      10167 
      4655       5312      10227      20127        110          0      10165 
      4641       5302      10227      20127        110          0      10168 
      4639       5304      10227      20127        110          0      10166 
      4639       5304      10227      20127        100          0      10142 
      4639       5300      10227      20127        100          0      10143 
      4647       5306      10227      20127        100          0      10134 
      4655       5309      10227      20127        100          0      10142 
      4655       5304      10227      20127        100          0      10142 


Latency: subpd r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     37508      39992      10227      10142      10127       5000          0 
     37489      39991      10227      10134      10127       5000          0 
     37466      39991      10227      10143      10127       5000          0 
     37526      39992      10227      10127      10127       5000          0 
     37444      39993      10227      10127      10127       5000          0 
     37542      39993      10227      10127      10127       5000          0 
     37442      39993      10227      10127      10127       5000          0 
     37536      39992      10227      10127      10127       5000          0 
     37454      39993      10227      10127      10127       5000          0 
     37506      39992      10227      10127      10127       5000          0 


Throughput: subpd r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4552       5190      10227      10127       5000       5000          0 
      4387       5009      10227      10127       5000       5000          0 
      4384       5009      10227      10127       5000       5000          0 
      4381       5006      10227      10127       5000       5000          0 
      4383       5007      10227      10127       5000       5000          0 
      4386       5007      10227      10127       5000       5000          0 
      4389       5009      10227      10127       5000       5000          0 
      4389       5009      10227      10127       5000       5000          0 
      4393       5006      10227      10127       5000       5000          0 
      4395       5007      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4560       5190      10227      10127          0          0          1 
      4397       5004      10227      10127          0          0          1 
      4392       5005      10227      10127          0          0          1 
      4393       5005      10227      10127          0          0          1 
      4391       5007      10227      10127          0          0          1 
      4390       5007      10227      10127          0          0          1 
      4387       5007      10227      10127          0          0          1 
      4381       5007      10227      10127          0          0          1 
      4384       5007      10227      10127          0          0          1 
      4387       5010      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4679       5155      10227      10127        101          0      10143 
      4542       5007      10227      10127        110          0      10166 
      4538       5007      10227      10127        100          0      10142 
      4534       5005      10227      10127        100          0      10142 
      4532       5005      10227      10127        100          0      10142 
      4528       5005      10227      10127        100          0      10142 
      4524       5006      10227      10127        100          0      10142 
      4524       5007      10227      10127        100          0      10142 
      4524       5005      10227      10127        100          0      10142 
      4526       5005      10227      10127        100          0      10142 


Throughput: subpd r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5372       5930      10227      20127       5004       5009       5004 
      4809       5315      10227      20127       5000       5000       5003 
      4800       5307      10227      20127       4999       5001       5003 
      4801       5309      10227      20127       5000       5000       5004 
      5174       5726      10227      20148       5012       5015       5034 
      6809       7563      10227      20152       4966       5064       5003 
      6151       7082      10227      20152       5030       4996       5006 
      7460       8264      10227      20217       5053       5036       5057 
      6919       7677      10227      20156       5031       5020       5019 
      5301       5845      10227      20169       5023       5022       5025 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5037       5754      10227      20127       5002          0          1 
      4649       5304      10227      20127       5003          0          1 
      4655       5312      10227      20127       5000          0          1 
      4653       5305      10227      20127       5004          0          1 
      4657       5305      10227      20127       5004          0          1 
      4663       5310      10227      20127       5006          0          1 
      4660       5306      10227      20127       5003          0          1 
      4661       5307      10227      20127       5004          0          1 
      4655       5304      10227      20127       5005          0          1 
      4649       5302      10227      20127       5003          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      7061       8102      10227      20129        116          2      10154 
      6737       7158      10227      20127        123          3      10170 
      6980       7434      10227      20127        114          2      10176 
      6546       6982      10227      20127        110          3      10182 
      6588       7048      10227      20129        108          1      10144 
      6542       6971      10227      20127        120          3      10147 
      6564       6961      10227      20127        124          1      10145 
      6647       7165      10227      20127        119          1      10146 
      5947       6296      10227      20131        117          2      10147 
      7222       7633      10227      20196        161         -1      10310 


Latency: addsubps r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35276      40184      10227      10134      10127       4993          0 
     35021      39993      10227      10127      10127       4994          0 
     35113      39990      10227      10127      10127       4991          0 
     35034      39990      10227      10127      10127       4991          0 
     35076      39990      10227      10127      10127       4991          0 
     35084      39994      10227      10127      10127       4991          0 
     35024      39992      10227      10127      10127       4991          0 
     35113      39990      10227      10127      10127       4991          0 
     35020      39990      10227      10127      10127       4991          0 
     35101      39990      10227      10127      10127       4991          0 


Throughput: addsubps r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4419       5199      10227      10127       5000       5000          0 
      4252       5004      10227      10127       5000       5000          0 
      4254       5010      10227      10127       5000       5000          0 
      4247       5005      10227      10127       5000       5000          0 
      4243       5005      10227      10127       5000       5000          0 
      4241       5005      10227      10127       5000       5000          0 
      4244       5005      10227      10127       5000       5000          0 
      4242       5004      10227      10127       5000       5000          0 
      4247       5006      10227      10127       5000       5000          0 
      4251       5005      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      6172       7267      10227      10127          0          0          1 
      6009       7067      10227      10127          0          0          1 
      5995       7042      10227      10127          0          0          1 
      6019       7068      10227      10127          0          0          1 
      5981       7028      10227      10127          0          0          1 
      5896       6930      10227      10127          0          0          1 
      4259       5005      10227      10127          0          0          1 
      4253       5005      10227      10127          0          0          1 
      4253       5007      10227      10127          0          0          1 
      4248       5007      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4421       5200      10227      10127        106          0      10151 
      4251       5004      10227      10127        110          0      10166 
      4251       5006      10227      10127        110          0      10169 
      4247       5006      10227      10127        100          0      10142 
      4250       5009      10227      10127        100          0      10142 
      4248       5007      10227      10127        100          0      10142 
      4250       5005      10227      10127        100          0      10142 
      4257       5006      10227      10127        100          0      10142 
      4257       5006      10227      10127        100          0      10142 
      4261       5008      10227      10127        100          0      10142 


Throughput: addsubps r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4685       5678      10227      20127       5001       5001       5003 
      4382       5309      10227      20127       5000       5000       5003 
      4386       5315      10227      20127       5000       5000       5003 
      4379       5310      10227      20127       5000       5000       5003 
      4367       5301      10227      20127       5000       5000       5004 
      4370       5303      10227      20127       5000       5000       5004 
      4365       5302      10227      20127       5000       5000       5004 
      4366       5307      10227      20127       5000       5000       5006 
      4365       5306      10227      20127       5000       5000       5003 
      4364       5310      10227      20127       5000       5000       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5057       5786      10227      20127       5003          0          1 
      4649       5315      10227      20127       5004          0          1 
      4647       5309      10227      20127       5005          0          1 
      4645       5302      10227      20127       5004          0          1 
      4647       5300      10227      20127       5004          0          1 
      4653       5305      10227      20127       5005          0          1 
      4656       5304      10227      20127       5004          0          1 
      4655       5299      10227      20127       5003          0          1 
      4655       5302      10227      20127       5004          0          1 
      4651       5301      10227      20127       5003          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5059       5774      10227      20127        110          0      10165 
      4645       5305      10227      20127        110          0      10168 
      4641       5304      10227      20127        110          0      10170 
      4649       5311      10227      20127        110          0      10170 
      4647       5306      10227      20127        100          0      10143 
      4649       5306      10227      20127        100          0      10138 
      4657       5309      10227      20127        100          0      10136 
      4657       5305      10227      20127        100          0      10142 
      4661       5307      10227      20127        100          0      10140 
      4663       5304      10227      20127        100          0      10142 


Latency: haddps r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     52726      60184      10227      30151      30127       5018          0 
     52640      59991      10227      30152      30127       5011          0 
     52611      59990      10227      30149      30127       5014          0 
     52569      59990      10227      30134      30127       5014          0 
     52654      59991      10227      30134      30127       5014          0 
     52569      59992      10227      30134      30127       5014          0 
     52609      59992      10227      30134      30127       5014          0 
     52636      59990      10227      30134      30127       5014          0 
     52559      59991      10227      30134      30127       5014          0 
     52648      59991      10227      30134      30127       5014          0 


Throughput: haddps r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17684      20191      10227      30127       5003       4997          0 
     17501      19996      10227      30127       5003       4997          0 
     17537      19997      10227      30127       5002       4998          0 
     17565      19996      10227      30127       4997       5003          0 
     17537      19995      10227      30127       4999       5001          0 
     17503      19995      10227      30127       4999       5001          0 
     17511      19995      10227      30127       4999       5001          0 
     17547      19995      10227      30127       4999       5001          0 
     17561      19997      10227      30127       4999       5001          0 
     17525      19995      10227      30127       4999       5001          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17696      20190      10227      30127          0          0      20001 
     17562      19997      10227      30127          0          0      20001 
     17552      19997      10227      30127          0          0      20001 
     17509      19995      10227      30127          0          0      20001 
     17503      19999      10227      30127          0          0      20001 
     17537      19996      10227      30127          0          0      20001 
     17565      19996      10227      30127          0          0      20001 
     17533      19995      10227      30127          0          0      20001 
     17501      19995      10227      30127          0          0      20001 
     17517      19995      10227      30127          0          0      20001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17147      20196      10227      30127        110          0      30161 
     16952      19995      10227      30127        110          0      30164 
     16975      19996      10227      30127        110          0      30166 
     17012      19997      10227      30127        109          0      30160 
     17008      19996      10227      30127        100          0      30136 
     16975      19995      10227      30127        100          0      30136 
     16952      19995      10227      30127        100          0      30136 
     16984      19995      10227      30127        100          0      30136 
     17012      19995      10227      30127        100          0      30136 
     17000      19995      10227      30127        100          0      30136 


Throughput: haddps r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17858      21008      10227      40127       5031       4969       5002 
     16966      19999      10227      40127       5014       4986       5002 
     16964      20000      10227      40127       5044       4956       5002 
     16999      19999      10227      40127       5043       4957       5001 
     17018      20000      10227      40127       5027       4973       5001 
     16992      20000      10227      40127       5027       4973       5001 
     16958      20000      10227      40127       5027       4973       5001 
     16970      20000      10227      40127       5027       4973       5001 
     17003      20000      10227      40127       5027       4973       5001 
     17014      20000      10227      40127       5027       4973       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17910      20438      10227      40127       5001          0      20009 
     17509      20001      10227      40127       5001          0      20001 
     17537      19999      10227      40127       5001          0      20001 
     17570      19997      10227      40127       5002          0      20001 
     17551      20001      10227      40127       5001          0      20001 
     17515      19999      10227      40127       5002          0      20001 
     17515      19997      10227      40127       5001          0      20001 
     17548      20000      10227      40127       5002          0      20001 
     17568      19997      10227      40127       5001          0      20001 
     17539      20000      10227      40127       5002          0      20001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17926      20432      10227      40127        105          0      40154 
     17568      20001      10227      40127        110          0      40174 
     17541      20000      10227      40127        110          0      40164 
     17507      20000      10227      40127        100          0      40139 
     17523      20002      10227      40127        100          0      40139 
     17554      20001      10227      40127        100          0      40139 
     17566      20000      10227      40127        100          0      40139 
     17527      20001      10227      40127        100          0      40139 
     17505      20001      10227      40127        100          0      40139 
     17534      20000      10227      40127        100          0      40139 


Latency: hsubpd r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     49542      60192      10227      30136      30127       4916          0 
     49435      59991      10227      30139      30127       4907          0 
     49430      59992      10227      30146      30127       4908          0 
     49380      59992      10227      30151      30127       4909          0 
     49467      59993      10227      30132      30127       4912          0 
     49369      59993      10227      30132      30127       4912          0 
     49458      59991      10227      30132      30127       4912          0 
     49395      59991      10227      30132      30127       4912          0 
     49411      59991      10227      30132      30127       4912          0 
     49448      59991      10227      30133      30127       4912          0 


Throughput: hsubpd r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16666      20195      10227      30127       4999       5001          0 
     16478      19995      10227      30127       5003       4997          0 
     16445      19996      10227      30127       5000       5000          0 
     16447      19994      10227      30127       4997       5003          0 
     16480      19994      10227      30127       4999       5001          0 
     16504      19994      10227      30127       4999       5001          0 
     16474      19994      10227      30127       4999       5001          0 
     16445      19994      10227      30127       4999       5001          0 
     16452      19994      10227      30127       4999       5001          0 
     16481      19993      10227      30127       4999       5001          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17710      20211      10227      30127          0          0      20001 
     17558      19999      10227      30127          0          0      20001 
     17564      20001      10227      30127          0          0      20001 
     17529      19999      10227      30127          0          0      20001 
     17505      19998      10227      30127          0          0      20001 
     17536      19997      10227      30127          0          0      20001 
     17568      19997      10227      30127          0          0      20001 
     17551      19999      10227      30127          0          0      20001 
     17517      20000      10227      30127          0          0      20001 
     17514      19998      10227      30127          0          0      20001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18259      20186      10227      30127        108          0      30164 
     18122      19996      10227      30127        110          0      30166 
     18157      20000      10227      30127        111          0      30169 
     18124      19996      10227      30127        109          0      30162 
     18086      19995      10227      30127        100          0      30136 
     18100      19995      10227      30127        100          0      30136 
     18140      19994      10227      30127        100          0      30136 
     18141      19997      10227      30127        100          0      30136 
     18106      19996      10227      30127        100          0      30136 
     18084      19995      10227      30127        100          0      30136 


Throughput: hsubpd r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17951      20625      10227      40127       5141       4859       5002 
     17527      20000      10227      40127       5160       4840       5002 
     17513      20003      10227      40127       5107       4893       5002 
     17541      20001      10227      40127       5057       4943       5001 
     17576      20000      10227      40127       5057       4943       5002 
     17554      20002      10227      40127       5057       4943       5002 
     17517      20000      10227      40127       5057       4943       5002 
     17517      20001      10227      40127       5057       4943       5002 
     17554      20001      10227      40127       5057       4943       5002 
     17574      20000      10227      40127       5057       4943       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17879      20418      10227      40135       5003          0      20008 
     17887      20445      10227      40162       5011          0      20018 
     17907      20442      10227      40139       5002          0      20006 
     19142      21829      10227      40204       5024          0      20048 
     17540      19996      10227      40127       5001          0      20001 
     17503      19997      10227      40127       5001          0      20001 
     17517      19996      10227      40127       5001          0      20001 
     17553      19997      10227      40127       5001          0      20001 
     17560      19996      10227      40127       5001          0      20001 
     17528      19996      10227      40127       5001          0      20001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17940      20496      10227      40127        109          0      40167 
     17535      20001      10227      40127        110          0      40171 
     17565      20000      10227      40127        110          0      40168 
     17545      19998      10227      40127        100          0      40139 
     17513      19999      10227      40127        100          0      40139 
     17511      20001      10227      40127        100          0      40143 
     17546      19998      10227      40127        100          0      40139 
     17568      20002      10227      40127        100          0      40143 
     17537      19999      10227      40127        100          0      40139 
     17501      20001      10227      40127        100          0      40143 


Latency: mulss r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34157      40156      10227      10141      10127       5000          0 
     33937      39991      10227      10134      10127       5000          0 
     33980      39991      10227      10143      10127       5000          0 
     33998      39993      10227      10127      10127       5000          0 
     33925      39993      10227      10127      10127       5000          0 
     34022      39992      10227      10127      10127       5000          0 
     33937      39992      10227      10127      10127       5000          0 
     33983      39992      10227      10127      10127       5000          0 
     33991      39991      10227      10127      10127       5000          0 
     33929      39994      10227      10127      10127       5000          0 


Throughput: mulss r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4428       5203      10227      10127       5000       5000          0 
      4260       5003      10227      10127       5000       5000          0 
      4264       5006      10227      10127       5000       5000          0 
      4264       5009      10227      10127       5000       5000          0 
      4264       5010      10227      10127       5000       5000          0 
      4260       5010      10227      10127       5000       5000          0 
      4258       5009      10227      10127       5000       5000          0 
      4254       5008      10227      10127       5000       5000          0 
      4251       5008      10227      10127       5000       5000          0 
      4249       5008      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4552       5196      10227      10127          0          0          1 
      4381       5007      10227      10127          0          0          1 
      4387       5010      10227      10127          0          0          1 
      4385       5008      10227      10127          0          0          1 
      4387       5006      10227      10127          0          0          1 
      4397       5011      10227      10127          0          0          1 
      4395       5010      10227      10127          0          0          1 
      4395       5008      10227      10127          0          0          1 
      4401       5008      10227      10127          0          0          1 
      4403       5008      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4551       5197      10227      10127        102          0      10146 
      4381       5005      10227      10127        110          0      10165 
      4375       5004      10227      10127        110          0      10169 
      4375       5003      10227      10127        110          0      10167 
      4382       5005      10227      10127        100          0      10142 
      4381       5004      10227      10127        100          0      10142 
      4385       5007      10227      10127        100          0      10142 
      4389       5005      10227      10127        100          0      10142 
      4391       5005      10227      10127        100          0      10142 
      4396       5005      10227      10127        100          0      10142 


Throughput: mulss r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4901       5775      10227      20127       5011       5012       5003 
      4508       5312      10227      20127       5000       5000       5003 
      4496       5306      10227      20127       5000       5000       5004 
      4490       5301      10227      20127       5000       5000       5005 
      4496       5303      10227      20127       5000       5000       5004 
      4496       5304      10227      20127       5000       5000       5004 
      4502       5307      10227      20127       5000       5000       5004 
      4504       5305      10227      20127       5000       5000       5004 
      4507       5303      10227      20127       5000       5000       5004 
      4509       5301      10227      20127       5000       5000       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5040       5738      10227      20127       5004          0          1 
      4661       5307      10227      20127       5003          0          1 
      4656       5304      10227      20127       5003          0          1 
      4657       5306      10227      20127       5004          0          1 
      4649       5301      10227      20127       5004          0          1 
      4645       5301      10227      20127       5003          0          1 
      4645       5302      10227      20127       5004          0          1 
      4637       5302      10227      20127       5003          0          1 
      4639       5306      10227      20127       5004          0          1 
      4637       5303      10227      20127       5003          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5224       5774      10227      20127        106          0      10148 
      4817       5321      10227      20127        111          0      10168 
      4811       5310      10227      20127        111          0      10169 
      4812       5307      10227      20127        108          0      10161 
      4821       5308      10227      20127        101          0      10142 
      4814       5306      10227      20127        101          0      10140 
      4823       5313      10227      20127        101          0      10142 
      4818       5310      10227      20127        101          0      10140 
      4813       5308      10227      20127        100          0      10142 
      4810       5312      10227      20127        101          0      10142 


Latency: mulsd r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34969      41152      10227      10149      10127       4994          0 
     33989      39992      10227      10137      10127       4995          0 
     33932      39994      10227      10142      10127       4994          0 
     34021      39991      10227      10143      10127       4991          0 
     33932      39993      10227      10127      10127       4994          0 
     33991      39990      10227      10127      10127       4991          0 
     33981      39991      10227      10127      10127       4991          0 
     33934      39994      10227      10127      10127       4994          0 
     34019      39993      10227      10127      10127       4994          0 
     33926      39990      10227      10127      10127       4991          0 


Throughput: mulsd r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4566       5195      10227      10127       5000       5000          0 
      4399       5004      10227      10127       5000       5000          0 
      4393       5006      10227      10127       5000       5000          0 
      4391       5004      10227      10127       5000       5000          0 
      4393       5010      10227      10127       5000       5000          0 
      4388       5008      10227      10127       5000       5000          0 
      4385       5008      10227      10127       5000       5000          0 
      4381       5007      10227      10127       5000       5000          0 
      4382       5007      10227      10127       5000       5000          0 
      4389       5010      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4528       5162      10227      10127          0          0          1 
      4388       5003      10227      10127          0          0          1 
      4389       5010      10227      10127          0          0          1 
      4379       5005      10227      10127          0          0          1 
      4378       5005      10227      10127          0          0          1 
      4375       5005      10227      10127          0          0          1 
      4377       5005      10227      10127          0          0          1 
      4384       5010      10227      10127          0          0          1 
      4383       5008      10227      10127          0          0          1 
      4385       5005      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4584       5226      10227      10127        107          0      10152 
      4393       5004      10227      10127        110          0      10168 
      4399       5008      10227      10127        110          0      10169 
      4403       5008      10227      10127        101          0      10143 
      4397       5008      10227      10127        101          0      10143 
      4395       5007      10227      10127        101          0      10143 
      4393       5008      10227      10127        101          0      10143 
      4391       5009      10227      10127        100          0      10142 
      4390       5009      10227      10127        101          0      10143 
      4385       5007      10227      10127        101          0      10143 


Throughput: mulsd r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5210       5752      10227      20127       5011       5011       5003 
      4805       5310      10227      20127       5000       5000       5003 
      4804       5311      10227      20127       5000       5000       5003 
      4795       5302      10227      20127       5000       5000       5003 
      4793       5303      10227      20127       5000       5000       5004 
      4798       5302      10227      20127       4999       5001       5003 
      4809       5307      10227      20127       5000       5000       5004 
      4807       5304      10227      20127       5000       5000       5003 
      4814       5308      10227      20127       5000       5000       5009 
      4815       5305      10227      20127       5000       5000       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     16407       7018      10228      20333       5042          2         46 
      6988       7751      10227      20179       5032          0          4 
      5573       6160      10227      20169       5028          0          1 
      4811       5313      10227      20127       5004          0          1 
      4804       5312      10227      20127       5004          0          1 
      4800       5311      10227      20127       5003          0          1 
      4805       5309      10227      20127       5004          0          1 
      4802       5309      10227      20127       5004          0          1 
      4813       5312      10227      20127       5004          0          1 
      4815       5312      10227      20127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5228       8693      10227      20494        235          3      10617 
      4512       5313      10227      20127        110          0      10168 
      4506       5306      10227      20127        110          0      10169 
      4498       5302      10227      20127        100          0      10142 
      4500       5304      10227      20127        100          0      10142 
      4495       5304      10227      20127        100          0      10142 
      4493       5307      10227      20127        100          0      10142 
      4490       5305      10227      20127        100          0      10142 
      4488       5303      10227      20127        100          0      10140 
      4482       5304      10227      20127        100          0      10138 


Latency: mulps r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34144      40176      10227      10140      10127       4988          0 
     33989      39992      10227      10142      10127       4991          0 
     33935      39992      10227      10140      10127       4988          0 
     34025      39992      10227      10129      10127       4988          0 
     33930      39992      10227      10129      10127       4994          0 
     33994      39992      10227      10129      10127       4988          0 
     33986      39991      10227      10129      10127       4994          0 
     33940      39992      10227      10129      10127       4988          0 
     34023      39991      10227      10129      10127       4988          0 
     33928      39991      10227      10129      10127       4988          0 


Throughput: mulps r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4423       5208      10227      10127       5000       5000          0 
      4253       5008      10227      10127       5000       5000          0 
      4255       5003      10227      10127       5000       5000          0 
      4257       5005      10227      10127       5000       5000          0 
      4261       5005      10227      10127       5000       5000          0 
      4266       5004      10227      10127       5000       5000          0 
      4264       5007      10227      10127       5000       5000          0 
      4260       5005      10227      10127       5000       5000          0 
      4260       5005      10227      10127       5000       5000          0 
      4254       5005      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4407       5199      10227      10127          0          0          1 
      4239       5004      10227      10127          0          0          1 
      4246       5010      10227      10127          0          0          1 
      4248       5007      10227      10127          0          0          1 
      4246       5004      10227      10127          0          0          1 
      4251       5004      10227      10127          0          0          1 
      4253       5004      10227      10127          0          0          1 
      4259       5008      10227      10127          0          0          1 
      4259       5007      10227      10127          0          0          1 
      4263       5004      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      6124       7220      10227      10127        107          0      10165 
      5999       7066      10227      10127        104          0      10164 
      5967       7029      10227      10127        110          0      10167 
      5970       7022      10227      10127        105          0      10166 
      5974       7026      10227      10127         97          0      10142 
      5983       7025      10227      10127         98          0      10142 
      5987       7030      10227      10127         98          0      10146 
      5924       6965      10227      10127        100          0      10142 
      4257       5005      10227      10127        100          0      10142 
      4255       5007      10227      10127        100          0      10142 


Throughput: mulps r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4853       5527      10227      20127       5000       5003       5003 
      4659       5312      10227      20127       5000       5001       5001 
      4663       5313      10227      20127       5000       5001       5004 
      4661       5315      10227      20127       5001       5000       5003 
      4657       5314      10227      20127       5001       5000       5005 
      4647       5306      10227      20127       5001       5000       5005 
      4647       5309      10227      20127       5001       5000       5004 
      4647       5310      10227      20127       5000       5001       5004 
      4653       5310      10227      20127       5001       5000       5004 
      4653       5310      10227      20127       5000       5001       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4798       5476      10227      20127       5003          0          1 
      4647       5309      10227      20127       5003          0          1 
      4641       5305      10227      20127       5000          0          1 
      4647       5310      10227      20127       5005          0          1 
      4647       5305      10227      20127       5005          0          1 
      4647       5306      10227      20127       5004          0          1 
      4651       5302      10227      20127       5005          0          1 
      4651       5303      10227      20127       5004          0          1 
      4653       5302      10227      20127       5004          0          1 
      4657       5300      10227      20127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4867       5544      10227      20127        110          0      10166 
      4667       5308      10227      20127        110          0      10168 
      4661       5305      10227      20127        110          0      10166 
      4659       5306      10227      20127        110          0      10166 
      4657       5308      10227      20127        100          0      10146 
      4657       5309      10227      20127        100          0      10142 
      4649       5308      10227      20127        100          0      10142 
      4643       5303      10227      20127        100          0      10142 
      4643       5306      10227      20127        100          0      10142 
      4639       5305      10227      20127        100          0      10142 


Latency: mulpd r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35276      40177      10227      10141      10127       5000          0 
     35020      39993      10227      10142      10127       5000          0 
     35099      39991      10227      10142      10127       5000          0 
     35052      39992      10227      10127      10127       5000          0 
     35052      39992      10227      10127      10127       5000          0 
     35101      39991      10227      10127      10127       5000          0 
     35018      39992      10227      10127      10127       5000          0 
     35116      39992      10227      10127      10127       5000          0 
     35030      39992      10227      10127      10127       5000          0 
     35080      39992      10227      10127      10127       5000          0 


Throughput: mulpd r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4790       5457      10227      10127       5000       5000          0 
      4400       5007      10227      10127       5000       5000          0 
      4401       5004      10227      10127       5000       5000          0 
      4398       5005      10227      10127       5000       5000          0 
      4397       5007      10227      10127       5000       5000          0 
      4396       5007      10227      10127       5000       5000          0 
      4393       5008      10227      10127       5000       5000          0 
      4393       5007      10227      10127       5000       5000          0 
      4386       5008      10227      10127       5000       5000          0 
      4383       5007      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4548       5196      10227      10127          0          0          1 
      4377       5003      10227      10127          0          0          1 
      4382       5007      10227      10127          0          0          1 
      4387       5007      10227      10127          0          0          1 
      4391       5010      10227      10127          0          0          1 
      4392       5011      10227      10127          0          0          1 
      4393       5008      10227      10127          0          0          1 
      4397       5008      10227      10127          0          0          1 
      4399       5008      10227      10127          0          0          1 
      4401       5009      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4560       5195      10227      10127        106          0      10151 
      4397       5007      10227      10127        110          0      10169 
      4392       5006      10227      10127        110          0      10167 
      4389       5007      10227      10127        100          0      10142 
      4387       5009      10227      10127        100          0      10142 
      4385       5008      10227      10127        100          0      10142 
      4379       5007      10227      10127        100          0      10142 
      4379       5007      10227      10127        100          0      10142 
      4380       5007      10227      10127        100          0      10142 
      4381       5007      10227      10127        100          0      10142 


Throughput: mulpd r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5149       6055      10227      20127       5005       5006       5003 
      4522       5312      10227      20127       5000       5000       5003 
      4516       5308      10227      20127       5000       5000       5003 
      4514       5306      10227      20127       5000       5000       5004 
      4508       5306      10227      20127       5000       5000       5003 
      4503       5305      10227      20127       4999       5001       5003 
      4499       5303      10227      20127       5000       5000       5003 
      4497       5304      10227      20127       5000       5000       5003 
      4493       5302      10227      20127       5000       5000       5004 
      4495       5303      10227      20127       5000       5000       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4871       5738      10227      20127       5002          0          1 
      4512       5307      10227      20127       5005          0          1 
      4512       5306      10227      20127       5001          0          1 
      4518       5309      10227      20127       5005          0          1 
      4520       5308      10227      20127       5005          0          1 
      4518       5302      10227      20127       5005          0          1 
      4516       5300      10227      20127       5003          0          1 
      4512       5302      10227      20127       5004          0          1 
      4512       5304      10227      20127       5005          0          1 
      4514       5308      10227      20127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5638       6649      10227      20127        105          0      10150 
      4498       5306      10227      20127        110          0      10166 
      4502       5312      10227      20127        111          0      10165 
      4503       5312      10227      20127        100          0      10142 
      4505       5306      10227      20127        100          0      10142 
      4506       5303      10227      20127        100          0      10142 
      4508       5303      10227      20127        100          0      10142 
      4508       5301      10227      20127        100          0      10140 
      4514       5305      10227      20127        100          0      10142 
      4516       5301      10227      20127        100          0      10140 


Latency: cmpeqss r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35189      40181      10227      10136      10127       4999          0 
     35119      39993      10227      10142      10127       4999          0 
     35024      39991      10227      10127      10127       4999          0 
     35096      39991      10227      10127      10127       4999          0 
     35070      39991      10227      10127      10127       4999          0 
     35040      39991      10227      10127      10127       4999          0 
     35113      39992      10227      10127      10127       4999          0 
     35017      39991      10227      10127      10127       4999          0 
     35111      39991      10227      10127      10127       4999          0 
     35044      39991      10227      10127      10127       4999          0 


Throughput: cmpeqss r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4280       5185      10227      10127       5000       5000          0 
      4134       5007      10227      10127       5000       5000          0 
      4133       5008      10227      10127       5000       5000          0 
      4130       5009      10227      10127       5000       5000          0 
      4125       5008      10227      10127       5000       5000          0 
      4126       5011      10227      10127       5000       5000          0 
      4123       5009      10227      10127       5000       5000          0 
      4120       5009      10227      10127       5000       5000          0 
      4118       5009      10227      10127       5000       5000          0 
      4114       5009      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4550       5198      10227      10127          0          0          1 
      4382       5004      10227      10127          0          0          1 
      4379       5006      10227      10127          0          0          1 
      4383       5006      10227      10127          0          0          1 
      4387       5010      10227      10127          0          0          1 
      4387       5007      10227      10127          0          0          1 
      4389       5006      10227      10127          0          0          1 
      4392       5006      10227      10127          0          0          1 
      4393       5006      10227      10127          0          0          1 
      4401       5008      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4430       5211      10227      10127        101          0      10144 
      4254       5007      10227      10127        111          0      10167 
      4255       5006      10227      10127        109          0      10169 
      4251       5006      10227      10127        110          0      10169 
      4247       5006      10227      10127        100          0      10142 
      4248       5008      10227      10127        100          0      10142 
      4246       5007      10227      10127        100          0      10142 
      4246       5006      10227      10127        100          0      10142 
      4249       5006      10227      10127        100          0      10142 
      4253       5006      10227      10127        100          0      10142 


Throughput: cmpeqss r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9746      10796      10227      20129       5117       4906       5006 
      9385      10341      10227      20127       4999       5007       5004 
      9218      10159      10227      20127       4961       5074       5009 
      9274      10303      10227      20127       5003       5024       5008 
      8556       9481      10227      20127       4880       5134       5004 
      8713       9685      10227      20127       4840       5182       5003 
      9226      10273      10227      20127       4944       5061       5004 
      8269       9142      10227      20127       5035       4991       5005 
      8665       9592      10227      20127       5009       5029       5012 
      9125      10093      10227      20127       4987       5026       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8953      10900      10227      20177       5031          0          7 
      6843       8557      10227      20154       5004          1         11 
      7547       9179      10227      20177       5022          0         13 
      6066       7354      10227      20127       5006          0          0 
      5904       7160      10227      20131       5006          0          5 
      5440       6615      10227      20129       5004          0         -4 
      6639       8097      10227      20131       5003          0          6 
      9144      11182      10227      20194       5039          0         14 
     11015      13443      10227      20242       5060          0         32 
      9376      11434      10227      20196       5050          0         25 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     38787       8786      10227      20494        228          2      20763 
      4443       5409      10227      20127        105          0      20161 
      4445       5411      10227      20127        106          0      20164 
      4437       5395      10227      20127        100          0      20154 
      4441       5397      10227      20127        100          0      20154 
      4440       5394      10227      20127        101          0      20155 
      4441       5396      10227      20127        100          0      20154 
      4439       5397      10227      20127        100          0      20154 
      4435       5395      10227      20127        100          0      20154 
      4431       5395      10227      20127        100          0      20146 


Latency: cmpeqps r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35222      40167      10227      10141      10127       5000          0 
     35090      39991      10227      10142      10127       5000          0 
     35024      39992      10227      10142      10127       5000          0 
     35115      39993      10227      10127      10127       5000          0 
     35024      39992      10227      10127      10127       5000          0 
     35093      39992      10227      10127      10127       5000          0 
     35065      39992      10227      10127      10127       5000          0 
     35042      39992      10227      10127      10127       5000          0 
     35111      39993      10227      10127      10127       5000          0 
     35020      39994      10227      10127      10127       5000          0 


Throughput: cmpeqps r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4557       5194      10227      10127       5000       5000          0 
      4387       5005      10227      10127       5000       5000          0 
      4385       5006      10227      10127       5000       5000          0 
      4379       5007      10227      10127       5000       5000          0 
      4379       5005      10227      10127       5000       5000          0 
      4377       5005      10227      10127       5000       5000          0 
      4381       5005      10227      10127       5000       5000          0 
      4384       5004      10227      10127       5000       5000          0 
      4389       5007      10227      10127       5000       5000          0 
      4391       5005      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4426       5203      10227      10127          0          0          1 
      4254       5004      10227      10127          0          0          1 
      4253       5004      10227      10127          0          0          1 
      4249       5005      10227      10127          0          0          1 
      4249       5005      10227      10127          0          0          1 
      4248       5008      10227      10127          0          0          1 
      4240       5006      10227      10127          0          0          1 
      4247       5005      10227      10127          0          0          1 
      4247       5005      10227      10127          0          0          1 
      4253       5005      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5311       6259      10227      10127        102          0      10146 
      4244       5003      10227      10127        110          0      10166 
      4244       5005      10227      10127        110          0      10167 
      4249       5009      10227      10127        100          0      10142 
      4249       5006      10227      10127        100          0      10142 
      4251       5005      10227      10127        100          0      10142 
      4250       5005      10227      10127        100          0      10142 
      4252       5005      10227      10127        100          0      10142 
      4256       5006      10227      10127        100          0      10142 
      4260       5007      10227      10127        100          0      10142 


Throughput: cmpeqps r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      6109       7186      10227      20127       5088       4922       5005 
      4591       5404      10227      20127       5039       4961       5006 
      4577       5393      10227      20127       5029       4971       5005 
      4572       5389      10227      20127       5025       4975       5006 
      4574       5397      10227      20127       5009       4991       5006 
      4569       5393      10227      20127       5011       4989       5005 
      4572       5392      10227      20127       5024       4976       5005 
      4574       5393      10227      20127       5023       4977       5006 
      4577       5396      10227      20127       5021       4979       5006 
      4581       5394      10227      20127       5016       4984       5005 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5064       5958      10227      20127       5005          0          1 
      4688       5519      10227      20127       5006          0          1 
      4586       5405      10227      20127       5006          0          1 
      4568       5387      10227      20127       5005          0          1 
      4569       5391      10227      20127       5005          0          1 
      4565       5391      10227      20127       5006          0          1 
      4570       5391      10227      20127       5005          0          1 
      4579       5394      10227      20127       5010          0          1 
      4577       5390      10227      20127       5006          0          1 
      4580       5392      10227      20127       5006          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5311       6051      10227      20127        101          0      20155 
      4755       5413      10227      20127        103          0      20159 
      4752       5407      10227      20127        103          0      20160 
      4754       5414      10227      20127        105          0      20163 
      4736       5399      10227      20127        100          0      20153 
      4732       5395      10227      20127        100          0      20152 
      4726       5397      10227      20127        100          0      20151 
      4721       5394      10227      20127        100          0      20154 
      4716       5390      10227      20127        100          0      20153 
      4720       5395      10227      20127        100          0      20152 


Latency: cmpltpd r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34132      40201      10227      10136      10127       4999          0 
     33962      39991      10227      10143      10127       4999          0 
     34007      39991      10227      10143      10127       4999          0 
     33922      39991      10227      10127      10127       4999          0 
     34015      39991      10227      10127      10127       4999          0 
     33943      39991      10227      10127      10127       4999          0 
     33968      39991      10227      10127      10127       4999          0 
     34003      39991      10227      10127      10127       4999          0 
     33926      39992      10227      10127      10127       4999          0 
     34015      39992      10227      10127      10127       4999          0 


Throughput: cmpltpd r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4429       5206      10227      10127       5000       5000          0 
      4257       5005      10227      10127       5000       5000          0 
      4255       5005      10227      10127       5000       5000          0 
      4252       5006      10227      10127       5000       5000          0 
      4250       5006      10227      10127       5000       5000          0 
      4248       5009      10227      10127       5000       5000          0 
      4245       5008      10227      10127       5000       5000          0 
      4241       5006      10227      10127       5000       5000          0 
      4245       5006      10227      10127       5000       5000          0 
      4248       5006      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4431       5207      10227      10127          0          0          1 
      4263       5010      10227      10127          0          0          1 
      4269       5011      10227      10127          0          0          1 
      4263       5010      10227      10127          0          0          1 
      4257       5008      10227      10127          0          0          1 
      4257       5008      10227      10127          0          0          1 
      4253       5008      10227      10127          0          0          1 
      4254       5010      10227      10127          0          0          1 
      4252       5011      10227      10127          0          0          1 
      4246       5009      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4556       5204      10227      10127        102          0      10149 
      4380       5006      10227      10127        110          0      10169 
      4379       5007      10227      10127        111          0      10170 
      4383       5007      10227      10127        100          0      10142 
      4385       5009      10227      10127        100          0      10142 
      4387       5005      10227      10127        100          0      10142 
      4389       5005      10227      10127        100          0      10142 
      4394       5005      10227      10127        100          0      10142 
      4397       5005      10227      10127        100          0      10142 
      4400       5009      10227      10127        100          0      10142 


Throughput: cmpltpd r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4966       6039      10227      20127       5067       4945       5006 
      4447       5413      10227      20127       5021       4979       5005 
      4451       5415      10227      20127       5030       4971       5006 
      4456       5418      10227      20127       5026       4974       5012 
      4439       5391      10227      20127       5014       4986       5006 
      4445       5394      10227      20127       5009       4991       5006 
      4446       5395      10227      20127       5029       4971       5006 
      4449       5394      10227      20127       5018       4982       5011 
      4447       5391      10227      20127       5017       4983       5006 
      4452       5393      10227      20127       5013       4987       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5099       6010      10227      20127       5005          0          1 
      4588       5411      10227      20127       5006          0          1 
      4580       5407      10227      20127       5006          0          1 
      4570       5393      10227      20127       5006          0          1 
      4571       5389      10227      20127       5006          0          1 
      4578       5392      10227      20127       5006          0          1 
      4580       5395      10227      20127       5006          0          1 
      4581       5393      10227      20127       5006          0          1 
      4587       5395      10227      20127       5006          0          1 
      4585       5393      10227      20127       5006          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      6014       6865      10227      20127        102          0      20157 
      4743       5417      10227      20127        108          0      20164 
      4737       5412      10227      20127        106          0      20152 
      4740       5408      10227      20127        104          0      20161 
      4725       5388      10227      20127        100          0      20154 
      4735       5398      10227      20127        100          0      20154 
      4739       5396      10227      20127        100          0      20154 
      4743       5395      10227      20127        101          0      20155 
      4735       5387      10227      20127        100          0      20154 
      4749       5397      10227      20127        100          0      20154 


Latency: comiss r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8396      10193      10227      10157      10127      10000          0 
      8223       9992      10227      10159      10127      10000          0 
      8218       9992      10227      10157      10127      10000          0 
      8215       9996      10227      10159      10127      10000          0 
      8219       9993      10227      10158      10127      10000          0 
      8234       9993      10227      10133      10127      10000          0 
      8238       9993      10227      10133      10127      10000          0 
      8243       9993      10227      10133      10127      10000          0 
      8247       9994      10227      10133      10127      10000          0 
      8233       9993      10227      10133      10127      10000          0 


Throughput: comiss r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9231      10173      10227      10127      10000          0          0 
      9056       9992      10227      10127      10000          0          0 
      9048       9993      10227      10127      10000          0          0 
      9036       9994      10227      10127      10000          0          0 
      9038       9996      10227      10127      10000          0          0 
      9050       9994      10227      10127      10000          0          0 
      9056       9993      10227      10127      10000          0          0 
      9070       9993      10227      10127      10000          0          0 
      9074       9993      10227      10127      10000          0          0 
      9062       9993      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8923      10156      10227      10127          0          0          1 
      8772       9992      10227      10127          0          0          1 
      8763       9993      10227      10127          0          0          1 
      8751       9993      10227      10127          0          0          1 
      8743       9993      10227      10127          0          0          1 
      8751       9994      10227      10127          0          0          1 
      8763       9994      10227      10127          0          0          1 
      8773       9994      10227      10127          0          0          1 
      8781       9993      10227      10127          0          0          1 
      8778       9994      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8830      10350      10227      10127        108          0      10158 
      8493       9955      10227      10127        112          0      10169 
      8487       9956      10227      10127        112          0      10166 
      8477       9955      10227      10127        113          0      10168 
      8471       9956      10227      10127        113          0      10170 
      8458       9955      10227      10127        103          0      10147 
      8465       9955      10227      10127        103          0      10147 
      8477       9956      10227      10127        103          0      10147 
      8488       9955      10227      10127        103          0      10147 
      8495       9957      10227      10127        103          0      10147 


Throughput: comiss r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8435      10230      10227      20127      10009          0       5003 
      8233       9999      10227      20127      10000          0       5003 
      8229      10000      10227      20127      10000          0       5003 
      8218       9997      10227      20127      10000          0       5003 
      8223       9997      10227      20127      10000          0       5004 
      8231       9998      10227      20127      10000          0       5003 
      8239       9997      10227      20127      10000          0       5004 
      8249       9997      10227      20127      10000          0       5003 
      8253       9998      10227      20127      10000          0       5004 
      8243       9997      10227      20127      10000          0       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9246      10197      10227      20127       5003          0          1 
      9056       9999      10227      20127       5004          0          1 
      9046       9997      10227      20127       5003          0          1 
      9036       9997      10227      20127       5003          0          1 
      9048       9998      10227      20127       5003          0          1 
      9060       9997      10227      20127       5004          0          1 
      9070       9997      10227      20127       5003          0          1 
      9082       9998      10227      20127       5004          0          1 
      9072       9997      10227      20127       5003          0          1 
      9062       9997      10227      20127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8818      10384      10227      20127        102          0      20146 
      8480       9997      10227      20127        110          0      20168 
      8475       9998      10227      20127        107          0      20162 
      8485       9997      10227      20127        100          0      20145 
      8491       9997      10227      20127        100          0      20145 
      8501       9997      10227      20127        100          0      20145 
      8508       9997      10227      20127        100          0      20145 
      8503       9997      10227      20127        100          0      20145 
      8498       9997      10227      20127        100          0      20145 
      8487       9997      10227      20127        100          0      20145 


Latency: ucomisd r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8414      10197      10227      10161      10127      10000          0 
      8250       9994      10227      10153      10127      10000          0 
      8244       9992      10227      10157      10127      10000          0 
      8235       9992      10227      10158      10127      10000          0 
      8225       9992      10227      10135      10127      10000          0 
      8217       9992      10227      10135      10127      10000          0 
      8214       9993      10227      10135      10127      10000          0 
      8225       9992      10227      10135      10127      10000          0 
      8233       9992      10227      10135      10127      10000          0 
      8241       9992      10227      10135      10127      10000          0 


Throughput: ucomisd r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8658      10193      10227      10127      10000          0          0 
      8493       9991      10227      10127      10000          0          0 
      8505       9994      10227      10127      10000          0          0 
      8505       9993      10227      10127      10000          0          0 
      8499       9992      10227      10127      10000          0          0 
      8491       9992      10227      10127      10000          0          0 
      8481       9992      10227      10127      10000          0          0 
      8473       9991      10227      10127      10000          0          0 
      8477       9994      10227      10127      10000          0          0 
      8483       9992      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8638      10190      10227      10127          0          0          1 
      8481       9993      10227      10127          0          0          1 
      8487       9992      10227      10127          0          0          1 
      8497       9992      10227      10127          0          0          1 
      8503       9991      10227      10127          0          0          1 
      8499       9993      10227      10127          0          0          1 
      8487       9993      10227      10127          0          0          1 
      8480       9992      10227      10127          0          0          1 
      8471       9992      10227      10127          0          0          1 
      8473       9992      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8680      10192      10227      10127        108          0      10156 
      8509       9992      10227      10127        110          0      10157 
      8496       9993      10227      10127        110          0      10157 
      8488       9994      10227      10127        110          0      10158 
      8480       9992      10227      10127        100          0      10136 
      8474       9992      10227      10127        100          0      10136 
      8482       9992      10227      10127        100          0      10136 
      8488       9991      10227      10127        100          0      10136 
      8496       9993      10227      10127        100          0      10136 
      8510       9992      10227      10127        100          0      10136 


Throughput: ucomisd r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9120      10407      10227      20127      10015          0       5004 
      8772       9997      10227      20127      10000          0       5002 
      8785      10000      10227      20127      10000          0       5004 
      8780       9997      10227      20127      10000          0       5004 
      8768       9997      10227      20127      10000          0       5004 
      8762       9998      10227      20127      10000          0       5004 
      8747       9997      10227      20127      10000          0       5004 
      8748       9998      10227      20127      10000          0       5004 
      8758       9997      10227      20127      10000          0       5004 
      8766       9997      10227      20127      10000          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9137      10423      10227      20127       5003          0          1 
      8751       9997      10227      20127       5004          0          1 
      8749       9997      10227      20127       5004          0          1 
      8753       9997      10227      20127       5004          0          1 
      8764       9998      10227      20127       5004          0          1 
      8772       9997      10227      20127       5004          0          1 
      8782       9997      10227      20127       5004          0          1 
      8781       9999      10227      20127       5004          0          1 
      8773       9997      10227      20127       5004          0          1 
      8764       9998      10227      20127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8849      10427      10227      20127        101          0      20145 
      8478       9998      10227      20127        110          0      20169 
      8474       9997      10227      20127        100          0      20142 
      8486       9999      10227      20127        100          0      20142 
      8494       9997      10227      20127        100          0      20142 
      8502       9998      10227      20127        100          0      20142 
      8513       9998      10227      20127        100          0      20142 
      8504       9997      10227      20127        100          0      20142 
      8495       9998      10227      20127        100          0      20142 
      8486       9997      10227      20127        100          0      20142 


Latency: maxss r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35264      40181      10227      10141      10127       5000          0 
     35026      39992      10227      10134      10127       5000          0 
     35115      39991      10227      10142      10127       5000          0 
     35030      39991      10227      10127      10127       5000          0 
     35092      39992      10227      10127      10127       5000          0 
     35074      39992      10227      10127      10127       5000          0 
     35040      39992      10227      10127      10127       5000          0 
     35112      39992      10227      10127      10127       5000          0 
     35020      39992      10227      10127      10127       5000          0 
     35111      39992      10227      10127      10127       5000          0 


Throughput: maxss r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4417       5205      10227      10127       5000       5000          0 
      4253       5007      10227      10127       5000       5000          0 
      4256       5003      10227      10127       5000       5000          0 
      4258       5003      10227      10127       5000       5000          0 
      4256       5005      10227      10127       5000       5000          0 
      4264       5005      10227      10127       5000       5000          0 
      4266       5009      10227      10127       5000       5000          0 
      4260       5007      10227      10127       5000       5000          0 
      4254       5005      10227      10127       5000       5000          0 
      4254       5005      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4421       5204      10227      10127          0          0          1 
      4249       5004      10227      10127          0          0          1 
      4252       5009      10227      10127          0          0          1 
      4246       5006      10227      10127          0          0          1 
      4243       5005      10227      10127          0          0          1 
      4239       5005      10227      10127          0          0          1 
      4243       5005      10227      10127          0          0          1 
      4244       5004      10227      10127          0          0          1 
      4248       5006      10227      10127          0          0          1 
      4250       5005      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4622       5279      10227      10127        102          0      10146 
      4379       5003      10227      10127        110          0      10166 
      4377       5003      10227      10127        110          0      10167 
      4384       5006      10227      10127        100          0      10142 
      4383       5008      10227      10127        100          0      10142 
      4385       5005      10227      10127        100          0      10142 
      4389       5005      10227      10127        100          0      10142 
      4393       5005      10227      10127        100          0      10142 
      4394       5004      10227      10127        100          0      10142 
      4403       5007      10227      10127        100          0      10142 


Throughput: maxss r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4884       5751      10227      20127       5010       5012       5003 
      4514       5310      10227      20127       5000       5000       5003 
      4513       5312      10227      20127       5000       5000       5004 
      4514       5309      10227      20127       5000       5000       5005 
      4514       5304      10227      20127       5000       5000       5005 
      4514       5302      10227      20127       5000       5000       5005 
      4518       5305      10227      20127       5000       5000       5004 
      4515       5306      10227      20127       5000       5000       5003 
      4512       5303      10227      20127       5000       5000       5004 
      4506       5301      10227      20127       5000       5000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4704       5532      10227      20127       5002          0         22 
      4521       5313      10227      20127       5005          0         22 
      4514       5302      10227      20127       5004          0         22 
      4509       5302      10227      20127       5005          0         22 
      4505       5302      10227      20127       5003          0         22 
      4507       5306      10227      20127       5003          0         22 
      4503       5305      10227      20127       5004          0         22 
      4499       5304      10227      20127       5004          0         22 
      4495       5304      10227      20127       5004          0         22 
      4493       5302      10227      20127       5003          0         22 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5132       5869      10227      20127        105          0      10150 
      4660       5320      10227      20127        110          0      10169 
      4641       5303      10227      20127        110          0      10169 
      4647       5301      10227      20127        100          0      10142 
      4652       5302      10227      20127        100          0      10140 
      4649       5304      10227      20127        100          0      10142 
      4655       5303      10227      20127        100          0      10140 
      4659       5302      10227      20127        100          0      10140 
      4660       5301      10227      20127        100          0      10142 
      4653       5302      10227      20127        100          0      10140 


Latency: minsd r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34184      40190      10227      10136      10127       4991          0 
     33942      39989      10227      10142      10127       4995          0 
     33969      39990      10227      10127      10127       4995          0 
     34001      39990      10227      10127      10127       4995          0 
     33924      39990      10227      10127      10127       4995          0 
     34017      39990      10227      10127      10127       4995          0 
     33936      39990      10227      10127      10127       4995          0 
     33978      39990      10227      10127      10127       4995          0 
     33995      39991      10227      10127      10127       4995          0 
     33926      39990      10227      10127      10127       4995          0 


Throughput: minsd r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4431       5206      10227      10127       5000       5000          0 
      4259       5003      10227      10127       5000       5000          0 
      4255       5005      10227      10127       5000       5000          0 
      4256       5010      10227      10127       5000       5000          0 
      4254       5008      10227      10127       5000       5000          0 
      4246       5005      10227      10127       5000       5000          0 
      4246       5005      10227      10127       5000       5000          0 
      4243       5005      10227      10127       5000       5000          0 
      4237       5004      10227      10127       5000       5000          0 
      4243       5006      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4984       5536      10227      10127          0          0          1 
      4688       5007      10227      10127          0          0          1 
      4692       5009      10227      10127          0          0          1 
      4693       5006      10227      10127          0          0          1 
      4699       5011      10227      10127          0          0          1 
      4702       5010      10227      10127          0          0          1 
      4704       5009      10227      10127          0          0          1 
      4708       5008      10227      10127          0          0          1 
      4706       5008      10227      10127          0          0          1 
      4703       5011      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4552       5200      10227      10127        102          0      10146 
      4381       5003      10227      10127        111          0      10167 
      4387       5004      10227      10127        110          0      10166 
      4388       5009      10227      10127        110          0      10166 
      4393       5008      10227      10127        100          0      10142 
     37546       7373      10227      10494        229          2      10708 
      4244       5009      10227      10127        110          0      10168 
      4241       5008      10227      10127        100          0      10142 
      4239       5008      10227      10127        100          0      10142 
      4237       5008      10227      10127        100          0      10142 


Throughput: minsd r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4738       5747      10227      20127       5010       5013       5003 
      4375       5305      10227      20127       5000       5000       5003 
      4381       5317      10227      20127       5000       5000       5010 
      4366       5306      10227      20127       5000       5000       5001 
      4371       5313      10227      20127       5000       5000       5005 
      4361       5304      10227      20127       5000       5000       5005 
      4356       5303      10227      20127       5000       5000       5005 
      4355       5302      10227      20127       4999       5001       5003 
      4358       5303      10227      20127       5000       5000       5004 
      4363       5304      10227      20127       5000       5000       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4891       5753      10227      20127       5003          0          1 
      4516       5314      10227      20127       5003          0          1 
      4506       5304      10227      20127       5004          0          1 
      4500       5302      10227      20127       5003          0          1 
      4496       5302      10227      20127       5004          0          1 
      4494       5303      10227      20127       5003          0          1 
      4500       5307      10227      20127       5004          0          1 
      4495       5302      10227      20127       5003          0          1 
      4501       5304      10227      20127       5004          0          1 
      4503       5302      10227      20127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5020       5737      10227      20127        105          0      10147 
      4641       5308      10227      20127        110          0      10168 
      4645       5310      10227      20127        110          0      10168 
      4651       5312      10227      20127        110          0      10169 
      4651       5306      10227      20127        100          0      10142 
      4647       5303      10227      20127        100          0      10140 
      4649       5302      10227      20127        100          0      10140 
      4655       5304      10227      20127        100          0      10142 
      4658       5304      10227      20127        101          0      10143 
      4667       5312      10227      20127        100          0      10144 


Latency: minps r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34164      40191      10227      10134      10127       4999          0 
     33928      39991      10227      10140      10127       5000          0 
     34019      39991      10227      10137      10127       5000          0 
     33934      39992      10227      10137      10127       5000          0 
     33989      39991      10227      10133      10127       5000          0 
     33989      39991      10227      10129      10127       5000          0 
     33932      39991      10227      10129      10127       5000          0 
     34017      39991      10227      10129      10127       5000          0 
     33928      39991      10227      10129      10127       5000          0 
     33995      39992      10227      10129      10127       5000          0 


Throughput: minps r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5598       5965      10227      10127       5000       5000          0 
      4695       5003      10227      10127       5000       5000          0 
      4692       5004      10227      10127       5000       5000          0 
      4690       5005      10227      10127       5000       5000          0 
      4692       5009      10227      10127       5000       5000          0 
      4685       5005      10227      10127       5000       5000          0 
      4684       5004      10227      10127       5000       5000          0 
      4680       5006      10227      10127       5000       5000          0 
      4677       5004      10227      10127       5000       5000          0 
      4680       5008      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4558       5202      10227      10127          0          0          1 
      4389       5006      10227      10127          0          0          1 
      4393       5006      10227      10127          0          0          1 
      4396       5008      10227      10127          0          0          1 
      4401       5009      10227      10127          0          0          1 
      4396       5008      10227      10127          0          0          1 
      4399       5007      10227      10127          0          0          1 
      4396       5007      10227      10127          0          0          1 
      4389       5007      10227      10127          0          0          1 
      4392       5011      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4566       5201      10227      10127        106          0      10153 
      4403       5009      10227      10127        116          0      10180 
      4398       5006      10227      10127        110          0      10168 
      4395       5004      10227      10127        110          0      10166 
      4392       5004      10227      10127        100          0      10142 
      4389       5004      10227      10127        100          0      10142 
      4387       5008      10227      10127        100          0      10142 
      4385       5008      10227      10127        100          0      10142 
      4385       5004      10227      10127        100          0      10142 
      4377       5004      10227      10127        100          0      10142 


Throughput: minps r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4855       5544      10227      20127       5000       5004       5003 
      4645       5313      10227      20127       5000       5000       5004 
      4643       5309      10227      20127       5000       5000       5002 
      4643       5305      10227      20127       4999       5001       5003 
      4647       5304      10227      20127       5000       5000       5004 
      4649       5303      10227      20127       5000       5000       5004 
      4649       5301      10227      20127       5000       5000       5004 
      4655       5305      10227      20127       5000       5000       5004 
      4661       5305      10227      20127       5000       5000       5004 
      4663       5303      10227      20127       5000       5000       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5791       6590      10227      20127       5003          0          1 
      4656       5306      10227      20127       5003          0          1 
      4661       5313      10227      20127       5002          0          1 
      4651       5306      10227      20127       5001          0          1 
      4651       5306      10227      20127       5005          0          1 
      4646       5302      10227      20127       5005          0          1 
      4639       5302      10227      20127       5005          0          1 
      4637       5306      10227      20127       5004          0          1 
      4639       5305      10227      20127       5004          0          1 
      4639       5303      10227      20127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4711       5552      10227      20127        111          0      10168 
      4512       5313      10227      20127        110          0      10168 
      4514       5313      10227      20127        110          0      10169 
      4507       5303      10227      20127        100          0      10142 
      4512       5302      10227      20127        100          0      10143 
      4516       5303      10227      20127        100          0      10143 
      4520       5306      10227      20127        100          0      10138 
      4524       5309      10227      20127        100          0      10142 
      4514       5301      10227      20127        100          0      10142 
      4510       5302      10227      20127        100          0      10142 


Latency: maxpd r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     37439      39991      10227      10141      10127       5000          0 
     37526      39991      10227      10143      10127       5000          0 
     37453      39991      10227      10127      10127       5000          0 
     37501      39992      10227      10127      10127       5000          0 
     37491      39992      10227      10127      10127       5000          0 
     37459      39992      10227      10127      10127       5000          0 
     37526      39992      10227      10127      10127       5000          0 
     37439      39992      10227      10127      10127       5000          0 
     37540      39993      10227      10127      10127       5000          0 
     37439      39993      10227      10127      10127       5000          0 


Throughput: maxpd r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4563       5198      10227      10127       5000       5000          0 
      4392       5005      10227      10127       5000       5000          0 
      4395       5008      10227      10127       5000       5000          0 
      4386       5006      10227      10127       5000       5000          0 
      4387       5006      10227      10127       5000       5000          0 
      4383       5006      10227      10127       5000       5000          0 
      4382       5006      10227      10127       5000       5000          0 
      4379       5008      10227      10127       5000       5000          0 
      4377       5008      10227      10127       5000       5000          0 
      4384       5006      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4571       5198      10227      10127          0          0          1 
      4399       5008      10227      10127          0          0          1 
      4395       5007      10227      10127          0          0          1 
      4393       5008      10227      10127          0          0          1 
      4393       5009      10227      10127          0          0          1 
      4389       5008      10227      10127          0          0          1 
      4386       5012      10227      10127          0          0          1 
      4383       5008      10227      10127          0          0          1 
      4381       5008      10227      10127          0          0          1 
      4384       5009      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4534       5163      10227      10127        103          0      10147 
      4393       5006      10227      10127        111          0      10167 
      4395       5012      10227      10127        110          0      10167 
      4391       5007      10227      10127        110          0      10168 
      4389       5007      10227      10127        100          0      10142 
      4386       5007      10227      10127        100          0      10142 
      4383       5006      10227      10127        100          0      10142 
      4387       5008      10227      10127        100          0      10142 
      4387       5009      10227      10127        100          0      10142 
      4391       5007      10227      10127        100          0      10142 


Throughput: maxpd r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5236       5773      10227      20127       5011       5012       5003 
      4816       5311      10227      20127       5000       5000       5003 
      4811       5308      10227      20127       5000       5000       5003 
      4798       5301      10227      20127       5000       5000       5004 
      4801       5304      10227      20127       5000       5000       5004 
      4795       5305      10227      20127       5000       5000       5004 
      4792       5303      10227      20127       5000       5000       5004 
      4792       5302      10227      20127       5000       5000       5004 
      4797       5303      10227      20127       5000       5000       5004 
      4800       5303      10227      20127       5000       5000       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5052       5755      10227      20127       5004          0          1 
      4657       5306      10227      20127       5004          0          1 
      4656       5310      10227      20127       5003          0          1 
      4654       5308      10227      20127       5004          0          1 
      4646       5306      10227      20127       5004          0          1 
      4650       5311      10227      20127       5006          0          1 
      4644       5307      10227      20127       5005          0          1 
      4642       5303      10227      20127       5005          0          1 
      4644       5301      10227      20127       5004          0          1 
      4650       5304      10227      20127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5178       5727      10227      20127        105          0      10153 
      4803       5307      10227      20127        110          0      10168 
      4811       5310      10227      20127        110          0      10175 
      4810       5308      10227      20127        110          0      10160 
      4815       5311      10227      20127        100          0      10142 
      4812       5304      10227      20127        100          0      10136 
      4817       5301      10227      20127        100          0      10140 
      4814       5303      10227      20127        100          0      10142 
      4815       5301      10227      20127        100          0      10142 
      4808       5302      10227      20127        100          0      10140 


Latency: andps r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8917      10186      10227      10157      10127       3294          0 
      8759       9994      10227      10154      10127       3288          0 
      8769       9994      10227      10152      10127       3289          0 
      8777       9994      10227      10133      10127       3296          0 
      8784       9994      10227      10133      10127       3296          0 
      8780       9995      10227      10137      10127       3289          0 
      8772       9994      10227      10133      10127       3296          0 
      8757       9994      10227      10137      10127       3289          0 
      8749       9995      10227      10133      10127       3296          0 
      8753       9994      10227      10137      10127       3289          0 


Throughput: andps r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      3226       3796      10227      10127       3330       3333          0 
      2860       3368      10227      10127       3329       3335          0 
      2858       3362      10227      10127       3329       3335          0 
      2850       3352      10227      10127       3331       3334          0 
      2850       3350      10227      10127       3331       3334          0 
      2852       3349      10227      10127       3331       3334          0 
      2852       3350      10227      10127       3331       3333          0 
      2852       3349      10227      10127       3331       3334          0 
      2856       3352      10227      10127       3331       3333          0 
      2852       3350      10227      10127       3331       3334          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3170       3611      10227      10127          0          0       3341 
      2948       3361      10227      10127          0          0       3340 
      2948       3362      10227      10127          0          0       3338 
      2936       3350      10227      10127          0          0       3337 
      2936       3350      10227      10127          0          0       3337 
      2934       3350      10227      10127          0          0       3337 
      2934       3353      10227      10127          0          0       3337 
      2932       3351      10227      10127          0          0       3337 
      2932       3350      10227      10127          0          0       3337 
      2930       3350      10227      10127          0          0       3337 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3027       3574      10227      10127        102          0      10153 
      2851       3365      10227      10127        108          0      10163 
      2849       3360      10227      10127        107          0      10163 
      2843       3350      10227      10127        100          0      10150 
      2845       3351      10227      10127        100          0      10150 
      2843       3350      10227      10127        100          0      10150 
      2849       3353      10227      10127        100          0      10150 
      2847       3350      10227      10127        100          0      10150 
      2851       3351      10227      10127        100          0      10150 
      2849       3350      10227      10127        100          0      10150 


Throughput: andps r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4441       5071      10227      20127       3265       3318       5000 
      4417       5037      10227      20127       3259       3315       5000 
      4419       5038      10227      20127       3260       3316       5000 
      4419       5036      10227      20127       3257       3321       5000 
      4429       5041      10227      20127       3252       3320       5000 
      4417       5025      10227      20127       3258       3320       5000 
      4415       5023      10227      20127       3256       3320       5000 
      4411       5023      10227      20127       3258       3320       5000 
      4406       5024      10227      20127       3258       3317       5000 
      4403       5026      10227      20127       3260       3318       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4968       5294      10227      20127       5000          0       3438 
      4732       5040      10227      20127       5000          0       3428 
      4730       5036      10227      20127       5000          0       3427 
      4716       5024      10227      20127       5000          0       3424 
      4712       5024      10227      20127       5000          0       3426 
      4709       5026      10227      20127       5000          0       3423 
      4705       5024      10227      20127       5000          0       3426 
      4698       5024      10227      20127       5000          0       3424 
      4698       5024      10227      20127       5000          0       3423 
      4696       5023      10227      20127       5000          0       3429 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4637       5286      10227      20127        111          0      10165 
      4435       5050      10227      20127        111          0      10169 
      4419       5031      10227      20127        101          0      10142 
      4421       5029      10227      20127        101          0      10142 
      4417       5030      10227      20127        101          0      10142 
      4417       5032      10227      20127        101          0      10142 
      4415       5035      10227      20127        101          0      10142 
      4405       5030      10227      20127        101          0      10142 
      4407       5029      10227      20127        101          0      10142 
      4404       5031      10227      20127        101          0      10142 


Latency: orpd r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8951      10184      10227      10153      10127       3291          0 
      8779       9997      10227      10161      10127       3291          0 
      8765       9995      10227      10131      10127       3295          0 
      8761       9995      10227      10131      10127       3295          0 
      8747       9995      10227      10131      10127       3295          0 
      8745       9995      10227      10131      10127       3295          0 
      8757       9996      10227      10131      10127       3295          0 
      8767       9995      10227      10131      10127       3295          0 
      8776       9995      10227      10131      10127       3295          0 
      8784       9995      10227      10131      10127       3295          0 


Throughput: orpd r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      3140       3574      10227      10127       3328       3332          0 
      2958       3363      10227      10127       3329       3334          0 
      2945       3349      10227      10127       3332       3334          0 
      2947       3351      10227      10127       3332       3334          0 
      2945       3351      10227      10127       3332       3334          0 
      2945       3350      10227      10127       3332       3334          0 
      2943       3351      10227      10127       3332       3334          0 
      2943       3349      10227      10127       3332       3334          0 
      2943       3349      10227      10127       3332       3334          0 
      2943       3353      10227      10127       3331       3333          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3645       4150      10227      10127          0          0       3340 
      2961       3366      10227      10127          0          0       3337 
      2955       3364      10227      10127          0          0       3338 
      2951       3354      10227      10127          0          0       3335 
      2945       3354      10227      10127          0          0       3335 
      2943       3350      10227      10127          0          0       3335 
      2945       3349      10227      10127          0          0       3335 
      2943       3349      10227      10127          0          0       3335 
      2938       3351      10227      10127          0          0       3335 
      2937       3350      10227      10127          0          0       3335 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3915       4714      10227      10127        101          0      10147 
      2952       3362      10227      10127        108          0      10161 
      2956       3362      10227      10127        108          0      10165 
      2944       3353      10227      10127        100          0      10154 
      2948       3355      10227      10127        100          0      10154 
      2948       3353      10227      10127        100          0      10154 
      2948       3352      10227      10127        100          0      10154 
      2952       3352      10227      10127        100          0      10154 
      2948       3352      10227      10127        100          0      10154 
      2948       3354      10227      10127        100          0      10154 


Throughput: orpd r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4395       5501      10227      20127       3262       3331       5000 
      4028       5043      10227      20127       3247       3320       5000 
      4027       5045      10227      20127       3247       3321       5000 
      4023       5038      10227      20127       3249       3319       5000 
      4014       5024      10227      20127       3246       3325       5000 
      4014       5023      10227      20127       3255       3319       5000 
      4017       5022      10227      20127       3255       3319       5000 
      4023       5025      10227      20127       3258       3318       5000 
      4021       5024      10227      20127       3257       3316       5000 
      4026       5024      10227      20127       3258       3318       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4806       5471      10227      20127       5000          0       3432 
      4425       5042      10227      20127       5000          0       3435 
      4423       5043      10227      20127       5001          0       3433 
      4421       5042      10227      20127       5000          0       3433 
      4403       5023      10227      20127       5000          0       3426 
      4397       5023      10227      20127       5000          0       3430 
      4397       5025      10227      20127       5000          0       3431 
      4391       5022      10227      20127       5000          0       3427 
      4392       5023      10227      20127       5000          0       3428 
      4399       5024      10227      20127       5000          0       3425 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4813       5490      10227      20127        110          0      10168 
      4419       5042      10227      20127        110          0      10170 
      4403       5028      10227      20127        100          0      10138 
      4397       5024      10227      20127        100          0      10138 
      4400       5030      10227      20127        100          0      10140 
      4399       5026      10227      20127        100          0      10142 
      4400       5024      10227      20127        100          0      10136 
      4405       5026      10227      20127        100          0      10142 
      4404       5028      10227      20127        100          0      10142 
      4407       5024      10227      20127        100          0      10142 



256 bit instructions with two operands


Latency: vmovddup r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9072      10337      10227      10159      10127          0          0 
      8757       9992      10227      10153      10127          0          0 
      8743       9991      10227      10162      10127          0          0 
      8741       9992      10227      10135      10127          0          0 
      8753       9992      10227      10135      10127          0          0 
      8761       9994      10227      10135      10127          0          0 
      8773       9993      10227      10135      10127          0          0 
      8780       9992      10227      10135      10127          0          0 
      8774       9992      10227      10135      10127          0          0 
      8761       9992      10227      10135      10127          0          0 


Throughput: vmovddup r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9070      10343      10227      10127          0          0          0 
      8772       9991      10227      10127          0          0          0 
      8780       9990      10227      10127          0          0          0 
      8772       9991      10227      10127          0          0          0 
      8763       9993      10227      10127          0          0          0 
      8753       9991      10227      10127          0          0          0 
      8745       9990      10227      10127          0          0          0 
      8743       9991      10227      10127          0          0          0 
      8753       9991      10227      10127          0          0          0 
      8761       9991      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9074      10343      10227      10127          0          0      10001 
      8781       9990      10227      10127          0          0      10001 
      8782       9992      10227      10127          0          0      10001 
      8772       9991      10227      10127          0          0      10001 
      8760       9991      10227      10127          0          0      10001 
      8752       9991      10227      10127          0          0      10001 
      8742       9991      10227      10127          0          0      10001 
      8750       9991      10227      10127          0          0      10001 
      8762       9990      10227      10127          0          0      10001 
      8772       9990      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9327      10306      10227      10127        115          0      10174 
      9052       9992      10227      10127        109          0      10157 
      9060       9993      10227      10127        110          0      10158 
      9074       9992      10227      10127        100          0      10135 
      9064       9991      10227      10127        100          0      10135 
      9052       9991      10227      10127        100          0      10135 
      9044       9990      10227      10127        100          0      10135 
      9034       9991      10227      10127        100          0      10135 
      9034       9992      10227      10127        100          0      10135 
      9044       9991      10227      10127        100          0      10135 


Throughput: vmovddup r256,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4714       5375      10227      10127          0          0       5000 
      4421       5041      10227      10127          0          0       5000 
      4433       5046      10227      10127          0          0       5000 
      4431       5044      10227      10127          0          0       5000 
      4415       5023      10227      10127          0          0       5000 
      4413       5022      10227      10127          0          0       5000 
      4411       5025      10227      10127          0          0       5000 
      4413       5027      10227      10127          0          0       5000 
      4407       5025      10227      10127          0          0       5000 
      4407       5025      10227      10127          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4589       5394      10227      10127       5000          0          1 
      4288       5044      10227      10127       5000          0          1 
      4284       5040      10227      10127       5000          0          1 
      4264       5023      10227      10127       5000          0          1 
      4264       5025      10227      10127       5001          0          1 
      4262       5023      10227      10127       5000          0          1 
      4262       5027      10227      10127       5000          0          1 
      4264       5025      10227      10127       5000          0          1 
      4264       5025      10227      10127       5001          0          1 
      4268       5023      10227      10127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5287       6018      10227      10127        111          0      10161 
      4438       5049      10227      10127        111          0      10168 
      4433       5046      10227      10127        111          0      10170 
      4435       5053      10227      10127        111          0      10170 
      4417       5030      10227      10127        101          0      10142 
      4409       5029      10227      10127        101          0      10142 
      4411       5029      10227      10127        101          0      10142 
      4404       5028      10227      10127        101          0      10141 
      4409       5034      10227      10127        101          0      10145 
      4402       5031      10227      10127        101          0      10141 


Latency: vmovshdup r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9091      10343      10227      10172      10127          0          0 
      8768       9991      10227      10162      10127          0          0 
      8764       9994      10227      10162      10127          0          0 
      8754       9993      10227      10135      10127          0          0 
      8742       9992      10227      10135      10127          0          0 
      8744       9992      10227      10135      10127          0          0 
      8754       9992      10227      10135      10127          0          0 
      8766       9993      10227      10135      10127          0          0 
      8780       9994      10227      10135      10127          0          0 
      8777       9992      10227      10135      10127          0          0 


Throughput: vmovshdup r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8529      10362      10227      10127          0          0          0 
      8219       9995      10227      10127          0          0          0 
      8215       9991      10227      10127          0          0          0 
      8224       9991      10227      10127          0          0          0 
      8231       9991      10227      10127          0          0          0 
      8243       9993      10227      10127          0          0          0 
      8255       9994      10227      10127          0          0          0 
      8247       9992      10227      10127          0          0          0 
      8237       9992      10227      10127          0          0          0 
      8229       9993      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9688      10318      10227      10127          0          0      10001 
      9385       9991      10227      10127          0          0      10001 
      9371       9990      10227      10127          0          0      10001 
      9361       9990      10227      10127          0          0      10001 
      9347       9991      10227      10127          0          0      10001 
      9345       9991      10227      10127          0          0      10001 
      9359       9990      10227      10127          0          0      10001 
      9369       9990      10227      10127          0          0      10001 
      9379       9991      10227      10127          0          0      10001 
      9387       9991      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9086      10344      10227      10127        110          0      10161 
      8770       9992      10227      10127        109          0      10153 
      8758       9991      10227      10127        110          0      10162 
      8752       9991      10227      10127        110          0      10158 
      8740       9990      10227      10127        100          0      10135 
      8748       9991      10227      10127        100          0      10135 
      8762       9993      10227      10127        100          0      10135 
      8766       9990      10227      10127        100          0      10135 
      8782       9990      10227      10127        100          0      10135 
      8779       9991      10227      10127        100          0      10135 


Throughput: vmovshdup r256,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4745       5418      10227      10127          0          0       5000 
      4406       5040      10227      10127          0          0       5000 
      4410       5040      10227      10127          0          0       5000 
      4398       5024      10227      10127          0          0       5000 
      4404       5027      10227      10127          0          0       5000 
      4404       5024      10227      10127          0          0       5000 
      4406       5025      10227      10127          0          0       5000 
      4410       5024      10227      10127          0          0       5000 
      4412       5023      10227      10127          0          0       5000 
      4422       5027      10227      10127          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4938       5630      10227      10127       5003          0          1 
      4425       5040      10227      10127       5000          0          1 
      4413       5022      10227      10127       5000          0          1 
      4415       5023      10227      10127       5000          0          1 
      4407       5023      10227      10127       5000          0          1 
      4409       5022      10227      10127       5000          0          1 
      4409       5023      10227      10127       5000          0          1 
      4403       5022      10227      10127       5000          0          1 
      4399       5022      10227      10127       5000          0          1 
      4397       5021      10227      10127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4597       5423      10227      10127        105          0      10147 
      4273       5043      10227      10127        110          0      10168 
      4267       5038      10227      10127        110          0      10169 
      4257       5023      10227      10127        100          0      10142 
      4259       5024      10227      10127        100          0      10142 
      4267       5025      10227      10127        100          0      10142 
      4263       5022      10227      10127        100          0      10140 
      4267       5021      10227      10127        100          0      10140 
      4272       5023      10227      10127        100          0      10142 
      4274       5023      10227      10127        100          0      10142 


Latency: vmovsldup r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9365      10330      10227      10170      10127          0          0 
      9066       9993      10227      10155      10127          0          0 
      9074       9990      10227      10162      10127          0          0 
      9064       9992      10227      10136      10127          0          0 
      9052       9992      10227      10136      10127          0          0 
      9044       9994      10227      10135      10127          0          0 
      9036       9992      10227      10136      10127          0          0 
      9042       9992      10227      10136      10127          0          0 
      9053       9991      10227      10135      10127          0          0 
      9067       9992      10227      10135      10127          0          0 


Throughput: vmovsldup r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9076      10339      10227      10127          0          0          0 
      8779       9992      10227      10127          0          0          0 
      8771       9993      10227      10127          0          0          0 
      8763       9992      10227      10127          0          0          0 
      8749       9991      10227      10127          0          0          0 
      8745       9991      10227      10127          0          0          0 
      8747       9992      10227      10127          0          0          0 
      8755       9992      10227      10127          0          0          0 
      8765       9991      10227      10127          0          0          0 
      8772       9991      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9058      10316      10227      10127          0          0      10001 
      8779       9990      10227      10127          0          0      10001 
      8772       9992      10227      10127          0          0      10001 
      8762       9993      10227      10127          0          0      10001 
      8754       9990      10227      10127          0          0      10001 
      8748       9991      10227      10127          0          0      10001 
      8744       9992      10227      10127          0          0      10001 
      8760       9991      10227      10127          0          0      10001 
      8764       9990      10227      10127          0          0      10001 
      8776       9991      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9074      10344      10227      10127        115          0      10172 
      8770       9990      10227      10127        109          0      10153 
      8776       9991      10227      10127        109          0      10157 
      8771       9991      10227      10127        110          0      10162 
      8763       9992      10227      10127        110          0      10158 
      8755       9992      10227      10127        100          0      10135 
      8743       9991      10227      10127        100          0      10135 
      8747       9990      10227      10127        100          0      10135 
      8753       9990      10227      10127        100          0      10135 
      8767       9991      10227      10127        100          0      10135 


Throughput: vmovsldup r256,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4750       5410      10227      10127          0          0       5000 
      4421       5042      10227      10127          0          0       5000 
      4407       5022      10227      10127          0          0       5000 
      4402       5026      10227      10127          0          0       5000 
      4401       5025      10227      10127          0          0       5000 
      4396       5022      10227      10127          0          0       5000 
      4401       5024      10227      10127          0          0       5000 
      4403       5023      10227      10127          0          0       5000 
      4405       5024      10227      10127          0          0       5000 
      4413       5027      10227      10127          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4598       5421      10227      10127       5000          0          1 
      4274       5040      10227      10127       5000          0          1 
      4275       5041      10227      10127       5000          0          1 
      4283       5048      10227      10127       5000          0          1 
      4281       5042      10227      10127       5000          0          1 
      4271       5023      10227      10127       5000          0          1 
      4271       5023      10227      10127       5000          0          1 
      4271       5022      10227      10127       5000          0          1 
      4277       5024      10227      10127       5000          0          1 
      4279       5024      10227      10127       5001          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4611       5434      10227      10127        105          0      10155 
      4265       5021      10227      10127        100          0      10141 
      4266       5021      10227      10127        100          0      10141 
      4272       5025      10227      10127        100          0      10140 
      4276       5027      10227      10127        100          0      10140 
      4278       5023      10227      10127        100          0      10145 
      4274       5022      10227      10127        100          0      10140 
      4274       5024      10227      10127        100          0      10145 
      4273       5024      10227      10127        100          0      10142 
      4273       5029      10227      10127        100          0      10145 


Latency: vmovaps r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4731       5399      10227      10146      10127       1663       4953 
      4419       5042      10227      10167      10127       1659       4959 
      4419       5046      10227      10142      10127       1660       4956 
      4413       5043      10227      10146      10127       1661       4957 
      4419       5046      10227      10146      10127       1661       4957 
      4419       5045      10227      10146      10127       1661       4957 
      4423       5044      10227      10146      10127       1661       4957 
      4427       5046      10227      10146      10127       1661       4957 
      4427       5043      10227      10146      10127       1661       4957 
      4435       5048      10227      10146      10127       1661       4957 


Throughput: vmovaps r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2520       2973      10227      10127       1917       1977          0 
      2195       2587      10227      10127       1921       1982          0 
      2165       2557      10227      10127       1921       1981          0 
      2167       2557      10227      10127       1921       1981          0 
      2167       2558      10227      10127       1921       1981          0 
      2169       2560      10227      10127       1921       1981          0 
      2165       2557      10227      10127       1921       1981          0 
      2165       2557      10227      10127       1921       1981          0 
      2165       2556      10227      10127       1921       1981          0 
      2167       2556      10227      10127       1921       1981          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2564       2918      10227      10127          0          0       2311 
      2277       2588      10227      10127          0          0       2272 
      2274       2591      10227      10127          0          0       2318 
      2244       2559      10227      10127          0          0       2319 
      2244       2557      10227      10127          0          0       2319 
      2241       2557      10227      10127          0          0       2319 
      2244       2557      10227      10127          0          0       2319 
      2241       2556      10227      10127          0          0       2319 
      2240       2559      10227      10127          0          0       2319 
      2238       2557      10227      10127          0          0       2319 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2621       2980      10227      10127        103          0      10158 
      2274       2589      10227      10127        106          0      10162 
      2272       2588      10227      10127        105          0      10163 
      2270       2589      10227      10127        105          0      10163 
      2244       2556      10227      10127        100          0      10154 
      2244       2561      10227      10127        100          0      10154 
      2245       2559      10227      10127        100          0      10154 
      2240       2556      10227      10127        100          0      10154 
      2240       2558      10227      10127        100          0      10154 
      2239       2555      10227      10127        100          0      10154 


Throughput: vmovaps r256,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4609       5426      10227      10127          0          0       5000 
      4284       5040      10227      10127          0          0       5000 
      4284       5040      10227      10127          0          0       5000 
      4290       5040      10227      10127          0          0       5000 
      4294       5043      10227      10127          0          0       5000 
      4276       5027      10227      10127          0          0       5000 
      4268       5024      10227      10127          0          0       5000 
      4270       5024      10227      10127          0          0       5000 
      4266       5025      10227      10127          0          0       5000 
      4260       5024      10227      10127          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4718       5375      10227      10127       5000          0          1 
      4429       5046      10227      10127       5000          0          1 
      4432       5039      10227      10127       5000          0          1 
      4415       5025      10227      10127       5000          0          1 
      4411       5024      10227      10127       5000          0          1 
      4415       5029      10227      10127       5001          0          1 
      4411       5028      10227      10127       5000          0          1 
      4404       5023      10227      10127       5000          0          1 
      4399       5025      10227      10127       5000          0          1 
      4400       5026      10227      10127       5001          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4572       5545      10227      10127        106          0      10151 
      4156       5042      10227      10127        110          0      10168 
      4152       5046      10227      10127        110          0      10170 
      4133       5023      10227      10127        100          0      10142 
      4132       5023      10227      10127        100          0      10145 
     37133       7469      10227      10452        205          2      10494 
      4419       5023      10227      10127        100          0      10140 
      4427       5026      10227      10127        100          0      10142 
      4427       5026      10227      10127        100          0      10142 
      4426       5025      10227      10127        100          0      10140 


Latency: vmovapd r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4572       5380      10227      10142      10127       1660       4949 
      4291       5048      10227      10165      10127       1657       4953 
      4290       5042      10227      10163      10127       1657       4957 
      4294       5044      10227      10163      10127       1659       4957 
      4294       5046      10227      10134      10127       1659       4952 
      4291       5045      10227      10150      10127       1660       4959 
      4288       5045      10227      10150      10127       1660       4959 
      4286       5045      10227      10150      10127       1660       4959 
      4284       5045      10227      10150      10127       1660       4959 
      4284       5046      10227      10150      10127       1660       4959 


Throughput: vmovapd r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2522       2961      10227      10127       1917       1982          0 
      2207       2589      10227      10127       1918       1986          0 
      2207       2588      10227      10127       1918       1985          0 
      2177       2556      10227      10127       1921       1981          0 
      2175       2556      10227      10127       1921       1981          0 
      2177       2556      10227      10127       1921       1981          0 
      2179       2557      10227      10127       1921       1981          0 
      2173       2558      10227      10127       1921       1981          0 
      2171       2556      10227      10127       1921       1981          0 
      2171       2556      10227      10127       1921       1981          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2603       2975      10227      10127          0          0       2312 
      2262       2587      10227      10127          0          0       2318 
      2270       2591      10227      10127          0          0       2318 
      2238       2555      10227      10127          0          0       2319 
      2241       2556      10227      10127          0          0       2319 
      2240       2556      10227      10127          0          0       2319 
      2240       2554      10227      10127          0          0       2319 
      2243       2558      10227      10127          0          0       2319 
      2242       2557      10227      10127          0          0       2319 
      2246       2556      10227      10127          0          0       2319 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2605       2965      10227      10127        102          0      10158 
      2272       2589      10227      10127        105          0      10163 
      2272       2588      10227      10127        105          0      10163 
      2244       2558      10227      10127        100          0      10154 
      2241       2557      10227      10127        100          0      10154 
      2246       2560      10227      10127        100          0      10154 
      2244       2558      10227      10127        100          0      10154 
      2238       2557      10227      10127        100          0      10154 
      2240       2557      10227      10127        100          0      10154 
      2235       2555      10227      10127        100          0      10154 


Throughput: vmovapd r256,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5059       5403      10227      10127          0          0       5000 
      4720       5041      10227      10127          0          0       5000 
      4714       5040      10227      10127          0          0       5000 
      4696       5025      10227      10127          0          0       5000 
      4697       5022      10227      10127          0          0       5000 
      4695       5023      10227      10127          0          0       5000 
      4704       5025      10227      10127          0          0       5000 
      4706       5025      10227      10127          0          0       5000 
      4708       5023      10227      10127          0          0       5000 
      4714       5023      10227      10127          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4740       5408      10227      10127       5000          0          1 
      4415       5041      10227      10127       5000          0          1 
      4411       5039      10227      10127       5000          0          1 
      4395       5023      10227      10127       5000          0          1 
      4401       5026      10227      10127       5000          0          1 
      4399       5023      10227      10127       5000          0          1 
      4403       5022      10227      10127       5000          0          1 
      4407       5021      10227      10127       5000          0          1 
      4409       5023      10227      10127       5000          0          1 
      4417       5027      10227      10127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4758       5417      10227      10127        105          0      10152 
      4421       5039      10227      10127        110          0      10169 
      4423       5040      10227      10127        110          0      10169 
      4409       5028      10227      10127        100          0      10142 
      4401       5024      10227      10127        100          0      10141 
      4402       5024      10227      10127        100          0      10142 
      4397       5023      10227      10127        100          0      10142 
      4393       5022      10227      10127        100          0      10141 
      4403       5029      10227      10127        100          0      10142 
      4403       5025      10227      10127        100          0      10142 

VEX instructions with 3 operands


Latency: vunpckhps r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8907      10180      10227      10169      10127          0          0 
      8749       9992      10227      10156      10127          0          0 
      8757       9993      10227      10151      10127          0          0 
      8769       9993      10227      10158      10127          0          0 
      8776       9991      10227      10131      10127          0          0 
      8778       9991      10227      10131      10127          0          0 
      8766       9991      10227      10131      10127          0          0 
      8757       9990      10227      10131      10127          0          0 
      8749       9992      10227      10132      10127          0          0 
      8740       9991      10227      10131      10127          0          0 


Throughput: vunpckhps r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8923      10187      10227      10127          0          0          0 
      8742       9993      10227      10127          0          0          0 
      8744       9991      10227      10127          0          0          0 
      8754       9990      10227      10127          0          0          0 
      8764       9990      10227      10127          0          0          0 
      8776       9993      10227      10127          0          0          0 
      8777       9992      10227      10127          0          0          0 
      8771       9990      10227      10127          0          0          0 
      8761       9990      10227      10127          0          0          0 
      8753       9992      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8941      10184      10227      10127          0          0      10001 
      8765       9994      10227      10127          0          0      10001 
      8757       9993      10227      10127          0          0      10001 
      8745       9992      10227      10127          0          0      10001 
      8745       9992      10227      10127          0          0      10001 
      8755       9992      10227      10127          0          0      10001 
      8769       9993      10227      10127          0          0      10001 
      8775       9993      10227      10127          0          0      10001 
      8780       9992      10227      10127          0          0      10001 
      8772       9992      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9553      10172      10227      10127        110          0      10161 
      9373       9992      10227      10127        110          0      10162 
      9361       9991      10227      10127        100          0      10131 
      9353       9991      10227      10127        100          0      10131 
      9349       9991      10227      10127        100          0      10131 
      9355       9992      10227      10127        100          0      10131 
      9367       9991      10227      10127        100          0      10131 
      9379       9991      10227      10127        100          0      10131 
      9385       9991      10227      10127        100          0      10131 
      9377       9992      10227      10127        100          0      10131 


Throughput: vunpckhps r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9076      10358      10227      20127          0          0       5002 
      8749       9997      10227      20127          0          0       5003 
      8749      10001      10227      20127          0          0       5003 
      8753       9998      10227      20127          0          0       5003 
      8764       9998      10227      20127          0          0       5002 
      8772       9998      10227      20127          0          0       5003 
      8782       9998      10227      20127          0          0       5002 
      8777      10000      10227      20127          0          0       5003 
      8768       9999      10227      20127          0          0       5002 
      8760       9998      10227      20127          0          0       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8686      10226      10227      20127       5003          0      10010 
      8503       9997      10227      20127       5003          0      10001 
      8511       9997      10227      20127       5003          0      10001 
      8506       9997      10227      20127       5003          0      10001 
      8501       9997      10227      20127       5002          0      10001 
      8493       9997      10227      20127       5003          0      10001 
      8481       9997      10227      20127       5002          0      10001 
      8479       9998      10227      20127       5003          0      10001 
      8485       9997      10227      20127       5002          0      10001 
      8493       9997      10227      20127       5003          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8947      10197      10227      20127        114          0      10168 
      8785       9998      10227      20127        110          0      10160 
      8787       9999      10227      20127        110          0      10160 
      8772       9998      10227      20127        110          0      10158 
      8766       9998      10227      20127        100          0      10136 
      8754       9998      10227      20127        100          0      10136 
      8748      10000      10227      20127        100          0      10136 
      8754       9997      10227      20127        100          0      10136 
      8764       9997      10227      20127        100          0      10136 
      8775       9998      10227      20127        100          0      10136 


Latency: vunpckhps r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9072      10338      10227      10159      10127          0          0 
      8782       9994      10227      10151      10127          0          0 
      8776       9990      10227      10153      10127          0          0 
      8765       9991      10227      10162      10127          0          0 
      8757       9992      10227      10135      10127          0          0 
      8745       9992      10227      10135      10127          0          0 
      8745       9993      10227      10135      10127          0          0 
      8753       9992      10227      10135      10127          0          0 
      8763       9992      10227      10135      10127          0          0 
      8773       9992      10227      10135      10127          0          0 


Throughput: vunpckhps r256,r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9058      10333      10227      10127          0          0          0 
      8752       9994      10227      10127          0          0          0 
      8738       9991      10227      10127          0          0          0 
      8746       9990      10227      10127          0          0          0 
      8756       9990      10227      10127          0          0          0 
      8762       9991      10227      10127          0          0          0 
      8774       9992      10227      10127          0          0          0 
      8779       9990      10227      10127          0          0          0 
      8769       9990      10227      10127          0          0          0 
      8761       9991      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9665      10320      10227      10127          0          0      10001 
      9343       9990      10227      10127          0          0      10001 
      9349       9991      10227      10127          0          0      10001 
      9361       9991      10227      10127          0          0      10001 
      9371       9993      10227      10127          0          0      10001 
      9381       9992      10227      10127          0          0      10001 
      9379       9992      10227      10127          0          0      10001 
      9371       9991      10227      10127          0          0      10001 
      9357       9990      10227      10127          0          0      10001 
      9346       9991      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8888      10148      10227      10127        115          0      10172 
      8762       9992      10227      10127        109          0      10153 
      8767       9991      10227      10127        110          0      10162 
      8779       9991      10227      10127        110          0      10158 
      8780       9990      10227      10127        100          0      10135 
      8772       9991      10227      10127        100          0      10135 
      8760       9993      10227      10127        100          0      10135 
      8750       9990      10227      10127        100          0      10135 
      8742       9990      10227      10127        100          0      10135 
      8752       9991      10227      10127        100          0      10135 


Throughput: vunpckhps r256,r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9062      10354      10227      20127          0          0       5003 
      8758       9999      10227      20127          0          0       5002 
      8766       9999      10227      20127          0          0       5004 
      8777       9998      10227      20127          0          0       5003 
      8783       9999      10227      20127          0          0       5003 
      8780       9998      10227      20127          0          0       5002 
      8770      10001      10227      20127          0          0       5003 
      8759      10000      10227      20127          0          0       5003 
      8751       9998      10227      20127          0          0       5003 
      8749       9999      10227      20127          0          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9284      10568      10227      20127       5002          0      10005 
      8773       9998      10227      20127       5003          0      10001 
      8763       9999      10227      20127       5003          0      10001 
      8755      10000      10227      20127       5003          0      10001 
      8747       9999      10227      20127       5002          0      10001 
      8761       9999      10227      20127       5003          0      10001 
      8771       9999      10227      20127       5002          0      10001 
      8778       9999      10227      20127       5003          0      10001 
      8788      10000      10227      20127       5002          0      10001 
      8779       9999      10227      20127       5003          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8820      10394      10227      20127        110          0      10158 
      8475       9999      10227      20127        109          0      10157 
      8481      10002      10227      20127        110          0      10160 
      8489      10001      10227      20127        109          0      10155 
      8497      10000      10227      20127        100          0      10132 
      8501       9999      10227      20127        100          0      10137 
      8513       9999      10227      20127        100          0      10132 
      8505       9999      10227      20127        100          0      10136 
      8497      10000      10227      20127        100          0      10132 
      8483       9999      10227      20127        100          0      10136 


Latency: vunpcklpd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8654      10191      10227      10157      10127          0          0 
      8498       9992      10227      10159      10127          0          0 
      8505       9991      10227      10132      10127          0          0 
      8504       9991      10227      10131      10127          0          0 
      8493       9993      10227      10131      10127          0          0 
      8485       9991      10227      10131      10127          0          0 
      8477       9991      10227      10131      10127          0          0 
      8467       9991      10227      10131      10127          0          0 
      8477       9992      10227      10131      10127          0          0 
      8487       9993      10227      10131      10127          0          0 


Throughput: vunpcklpd r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9553      10171      10227      10127          0          0          0 
      9377       9992      10227      10127          0          0          0 
      9363       9991      10227      10127          0          0          0 
      9353       9992      10227      10127          0          0          0 
      9345       9992      10227      10127          0          0          0 
      9349       9991      10227      10127          0          0          0 
      9359       9991      10227      10127          0          0          0 
      9375       9991      10227      10127          0          0          0 
      9383       9992      10227      10127          0          0          0 
      9379       9991      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8931      10181      10227      10127          0          0      10001 
      8774       9991      10227      10127          0          0      10001 
      8778       9991      10227      10127          0          0      10001 
      8767       9991      10227      10127          0          0      10001 
      8757       9990      10227      10127          0          0      10001 
      8747       9991      10227      10127          0          0      10001 
      8739       9992      10227      10127          0          0      10001 
      8745       9990      10227      10127          0          0      10001 
      8759       9990      10227      10127          0          0      10001 
      8769       9992      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9220      10179      10227      10127        110          0      10155 
      9044       9990      10227      10127        109          0      10153 
      9040       9993      10227      10127        109          0      10157 
      9048       9990      10227      10127        110          0      10158 
      9056       9990      10227      10127        110          0      10162 
      9070       9990      10227      10127        100          0      10135 
      9076       9990      10227      10127        100          0      10135 
      9066       9992      10227      10127        100          0      10135 
      9058       9991      10227      10127        100          0      10135 
      9042       9990      10227      10127        100          0      10135 


Throughput: vunpcklpd r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8971      10229      10227      20127          1          0       5003 
      8761      10003      10227      20127          1          0       5002 
      8753      10005      10227      20127          1          0       5003 
      8755      10004      10227      20127          1          0       5003 
      8764      10004      10227      20127          1          0       5003 
      8774      10004      10227      20127          1          0       5002 
      8784      10004      10227      20127          1          0       5003 
      8789      10006      10227      20127          1          0       5002 
      8778      10003      10227      20127          1          0       5003 
      8774      10003      10227      20127          1          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9143      10421      10227      20127       5002          0      10010 
      8768      10003      10227      20127       5003          0      10001 
      8760      10005      10227      20127       5003          0      10001 
      8754      10004      10227      20127       5004          0      10001 
      8766      10004      10227      20127       5002          0      10001 
      8772      10004      10227      20127       5003          0      10001 
      8783      10004      10227      20127       5002          0      10001 
      8792      10006      10227      20127       5003          0      10001 
      8784      10003      10227      20127       5002          0      10001 
      8774      10003      10227      20127       5003          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9427      10770      10227      20127        114          0      10167 
      8761       9996      10227      20127        110          0      10159 
      8769       9997      10227      20127        110          0      10162 
      8775       9997      10227      20127        100          0      10137 
      8784       9996      10227      20127        100          0      10137 
      8774       9997      10227      20127        100          0      10136 
      8769       9997      10227      20127        100          0      10132 
      8757       9997      10227      20127        100          0      10136 
      8751       9998      10227      20127        100          0      10132 
      8751       9997      10227      20127        100          0      10136 


Latency: vunpcklpd r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9644      10286      10227      10142      10127          0          0 
      9381       9991      10227      10151      10127          0          0 
      9385       9991      10227      10162      10127          0          0 
      9377       9994      10227      10135      10127          0          0 
      9365       9992      10227      10135      10127          0          0 
      9355       9992      10227      10135      10127          0          0 
      9345       9992      10227      10135      10127          0          0 
      9359       9992      10227      10135      10127          0          0 
      9371       9994      10227      10135      10127          0          0 
      9379       9992      10227      10135      10127          0          0 


Throughput: vunpcklpd r256,r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9052      10344      10227      10127          0          0          0 
      8749       9991      10227      10127          0          0          0 
      8753       9990      10227      10127          0          0          0 
      8767       9990      10227      10127          0          0          0 
      8773       9991      10227      10127          0          0          0 
      8782       9992      10227      10127          0          0          0 
      8770       9990      10227      10127          0          0          0 
      8758       9990      10227      10127          0          0          0 
      8749       9991      10227      10127          0          0          0 
      8741       9991      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8784      10353      10227      10127          0          0      10001 
      8489       9992      10227      10127          0          0      10001 
      8493       9993      10227      10127          0          0      10001 
      8503       9991      10227      10127          0          0      10001 
      8505       9991      10227      10127          0          0      10001 
      8499       9992      10227      10127          0          0      10001 
      8485       9992      10227      10127          0          0      10001 
      8475       9990      10227      10127          0          0      10001 
      8468       9991      10227      10127          0          0      10001 
      8477       9991      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8798      10350      10227      10127        110          0      10161 
      8503       9992      10227      10127        109          0      10153 
      8503       9993      10227      10127        109          0      10153 
      8491       9991      10227      10127        110          0      10158 
      8479       9991      10227      10127        110          0      10162 
      8471       9991      10227      10127        100          0      10135 
      8471       9994      10227      10127        100          0      10135 
      8483       9992      10227      10127        100          0      10135 
      8487       9992      10227      10127        100          0      10135 
      8499       9992      10227      10127        100          0      10135 


Throughput: vunpcklpd r256,r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9847      11215      10227      20127          0          0       5003 
      8784       9999      10227      20127          0          0       5002 
      8774       9999      10227      20127          0          0       5004 
      8766       9998      10227      20127          0          0       5002 
      8753       9998      10227      20127          0          0       5003 
      8745       9999      10227      20127          0          0       5002 
      8758       9999      10227      20127          0          0       5003 
      8766       9998      10227      20127          0          0       5002 
      8769       9998      10227      20127          0          0       5003 
      8783       9998      10227      20127          0          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9082      10359      10227      20127       5002          0      10003 
      8774       9999      10227      20127       5003          0      10001 
      8783       9998      10227      20127       5002          0      10001 
      8784       9999      10227      20127       5004          0      10001 
      8774      10000      10227      20127       5002          0      10001 
      8764       9999      10227      20127       5003          0      10001 
      8756       9999      10227      20127       5002          0      10001 
      8746       9999      10227      20127       5003          0      10001 
      8754       9999      10227      20127       5002          0      10001 
      8772      10001      10227      20127       5003          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9708      10339      10227      20127        115          0      10167 
      9391       9998      10227      20127        105          0      10146 
      9373       9997      10227      20127        110          0      10156 
      9365       9997      10227      20127        105          0      10146 
      9355       9998      10227      20127        105          0      10146 
      9353       9998      10227      20127        105          0      10143 
      9363      10000      10227      20127        105          0      10146 
      9375       9997      10227      20127        105          0      10143 
      9385       9998      10227      20127        105          0      10146 
      9389       9998      10227      20127        105          0      10146 


Latency: vaddps r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34116      40186      10227      10141      10127       5000          0 
     33957      39991      10227      10143      10127       5000          0 
     34005      39992      10227      10127      10127       5000          0 
     33920      39993      10227      10127      10127       5000          0 
     34012      39991      10227      10127      10127       5000          0 
     33944      39994      10227      10127      10127       5000          0 
     33962      39992      10227      10127      10127       5000          0 
     34005      39993      10227      10127      10127       5000          0 
     33922      39992      10227      10127      10127       5000          0 
     34015      39991      10227      10127      10127       5000          0 


Throughput: vaddps r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4556       5197      10227      10127       5000       5000          0 
      4382       5006      10227      10127       5000       5000          0 
      4377       5003      10227      10127       5000       5000          0 
      4377       5005      10227      10127       5000       5000          0 
      4383       5004      10227      10127       5000       5000          0 
      4386       5006      10227      10127       5000       5000          0 
      4387       5006      10227      10127       5000       5000          0 
      4391       5004      10227      10127       5000       5000          0 
      4391       5004      10227      10127       5000       5000          0 
      4395       5005      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4421       5200      10227      10127          0          0          1 
      4254       5004      10227      10127          0          0          1 
     16141       6756      10228      10374          3          3         46 
      4633       5592      10227      10169          1          0          7 
      4243       5006      10227      10127          0          0          1 
      4249       5012      10227      10127          0          0          1 
      4251       5008      10227      10127          0          0          1 
      4250       5007      10227      10127          0          0          1 
      4254       5007      10227      10127          0          0          1 
      4258       5005      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5047       5751      10227      10127        105          0      10149 
      4393       5009      10227      10127        110          0      10167 
      4388       5007      10227      10127        100          0      10142 
      4384       5005      10227      10127        100          0      10142 
      4383       5004      10227      10127        100          0      10142 
      4382       5005      10227      10127        100          0      10142 
      4384       5008      10227      10127        100          0      10142 
      4385       5008      10227      10127        100          0      10142 
      4386       5004      10227      10127        100          0      10142 
      4392       5005      10227      10127        100          0      10142 


Throughput: vaddps r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4875       5559      10227      20127       5028       5029       5004 
      4663       5310      10227      20127       5001       5000       5003 
      4671       5314      10227      20127       5001       5000       5001 
      4673       5321      10227      20127       5001       5000       5005 
      4662       5311      10227      20127       5001       5000       5004 
      4657       5309      10227      20127       5001       5000       5002 
      4651       5308      10227      20127       5001       5000       5003 
     47193       8332      10228      20378       5126       5088       5065 
      5517       6349      10227      20169       5162       4978       5026 
      4657       5303      10227      20127       5000       5000       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4716       5554      10227      20127       5003          0          1 
      4504       5307      10227      20127       5003          0          1 
      4504       5307      10227      20127       5000          0          1 
      4494       5302      10227      20127       5003          0          1 
      4498       5307      10227      20127       5006          0          1 
      4498       5304      10227      20127       5003          0          1 
      4506       5311      10227      20127       5004          0          1 
      4506       5305      10227      20127       5004          0          1 
      4508       5302      10227      20127       5003          0          1 
      4505       5301      10227      20127       5003          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5367       6139      10227      20127        101          0      10143 
      4657       5309      10227      20127        110          0      10167 
      4665       5316      10227      20127        110          0      10170 
      4663       5310      10227      20127        110          0      10170 
      4663       5306      10227      20127        100          0      10140 
      4657       5300      10227      20127        100          0      10136 
      4651       5302      10227      20127        100          0      10140 
      4647       5302      10227      20127        100          0      10137 
      4643       5301      10227      20127        100          0      10140 
      4643       5306      10227      20127        100          0      10140 


Latency: vaddps r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35422      40369      10227      10141      10127       4993          0 
     35027      39989      10227      10137      10127       4992          0 
     35117      39992      10227      10144      10127       4990          0 
     35023      39991      10227      10143      10127       4986          0 
     35100      39991      10227      10127      10127       4985          0 
     35067      39993      10227      10127      10127       4985          0 
     35041      39992      10227      10127      10127       4985          0 
     35112      39989      10227      10127      10127       4992          0 
     35015      39990      10227      10127      10127       4992          0 
     35111      39990      10227      10127      10127       4992          0 


Throughput: vaddps r256,r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      6495       7411      10227      10127       5000       5000          0 
      6163       7029      10227      10127       5000       5000          0 
      6168       7026      10227      10127       5000       5000          0 
      6172       7026      10227      10127       5000       5000          0 
      6183       7036      10227      10127       5000       5000          0 
      5872       6686      10227      10127       5000       5000          0 
      4396       5007      10227      10127       5000       5000          0 
      4393       5007      10227      10127       5000       5000          0 
      4391       5006      10227      10127       5000       5000          0 
      4387       5009      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      6550       7454      10227      10127          0          0          1 
      6171       7023      10227      10127          0          0          1 
      6168       7022      10227      10127          0          0          1 
      6201       7066      10227      10127          0          0          1 
      6187       7052      10227      10127          0          0          1 
      6153       7021      10227      10127          0          0          1 
      6185       7066      10227      10127          0          0          1 
      4382       5008      10227      10127          0          0          1 
      4385       5006      10227      10127          0          0          1 
      4385       5006      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      6293       7410      10227      10127         99          0      10149 
      5999       7067      10227      10127        108          0      10165 
      5959       7026      10227      10127        108          0      10166 
      5957       7027      10227      10127        104          0      10164 
      5959       7027      10227      10127        107          0      10169 
      5961       7025      10227      10127        100          0      10140 
      4252       5008      10227      10127        100          0      10140 
      4258       5007      10227      10127        100          0      10140 
      4260       5007      10227      10127        100          0      10140 
      4264       5007      10227      10127        100          0      10140 


Throughput: vaddps r256,r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8675       9237      10227      20127       5027       5028       5000 
      8316       8866      10227      20127       5000       5000       5000 
      8285       8839      10227      20127       5000       5000       5000 
      8302       8867      10227      20127       5000       5000       5000 
      8284       8860      10227      20127       5000       5000       5000 
      8269       8840      10227      20127       5000       5000       5000 
      6233       6656      10227      20127       5000       5000       5003 
      4966       5301      10227      20127       5000       5000       5002 
      4970       5302      10227      20127       5000       5000       5003 
      4974       5302      10227      20127       5000       5000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      7896       9308      10227      20127       5000          0          1 
      7506       8853      10227      20127       5000          0          1 
      7491       8831      10227      20127       5000          0          1 
      7510       8850      10227      20127       5000          0          1 
      4507       5306      10227      20127       5005          0          1 
      4508       5303      10227      20127       5003          0          1 
      4510       5304      10227      20127       5003          0          1 
      4514       5303      10227      20127       5003          0          1 
      4514       5303      10227      20127       5003          0          1 
      4511       5303      10227      20127       5003          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      7670       9321      10227      20127        107          0      10164 
      7280       8856      10227      20127        108          0      10170 
      7306       8881      10227      20127        108          0      10157 
      7315       8885      10227      20127        108          0      10160 
      7297       8858      10227      20127         98          0      10143 
      4374       5303      10227      20127        100          0      10140 
      4377       5302      10227      20127        100          0      10140 
      4381       5303      10227      20127        100          0      10140 
      4376       5302      10227      20127        100          0      10140 
      4380       5306      10227      20127        100          0      10140 


Latency: vsubpd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34132      40196      10227      10136      10127       4991          0 
     34013      39992      10227      10137      10127       4992          0 
     33926      39992      10227      10142      10127       4993          0 
     34019      39991      10227      10142      10127       4995          0 
     33955      39992      10227      10127      10127       4995          0 
     33964      39992      10227      10127      10127       4995          0 
     34011      39991      10227      10127      10127       4995          0 
     33928      39993      10227      10127      10127       4995          0 
     34019      39992      10227      10127      10127       4995          0 
     33948      39992      10227      10127      10127       4995          0 


Throughput: vsubpd r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4423       5198      10227      10127       5000       5000          0 
      4261       5006      10227      10127       5000       5000          0 
      4259       5008      10227      10127       5000       5000          0 
      4254       5003      10227      10127       5000       5000          0 
      4256       5005      10227      10127       5000       5000          0 
      4248       5004      10227      10127       5000       5000          0 
      4244       5005      10227      10127       5000       5000          0 
      4245       5009      10227      10127       5000       5000          0 
      4241       5004      10227      10127       5000       5000          0 
      4239       5004      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4546       5169      10227      10127          0          0          1 
      4395       5004      10227      10127          0          0          1 
      4397       5006      10227      10127          0          0          1 
      4393       5008      10227      10127          0          0          1 
      4389       5004      10227      10127          0          0          1 
      4388       5005      10227      10127          0          0          1 
      4385       5005      10227      10127          0          0          1 
      4383       5006      10227      10127          0          0          1 
      4380       5006      10227      10127          0          0          1 
      4385       5005      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4871       5191      10227      10127        105          0      10149 
      4700       5006      10227      10127        110          0      10167 
      4696       5005      10227      10127        110          0      10169 
      4691       5005      10227      10127        110          0      10169 
      4690       5004      10227      10127        100          0      10142 
      4690       5006      10227      10127        100          0      10142 
      4685       5006      10227      10127        100          0      10142 
      4681       5005      10227      10127        100          0      10142 
      4676       5004      10227      10127        100          0      10142 
      4677       5005      10227      10127        100          0      10142 


Throughput: vsubpd r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4595       5575      10227      20127       5026       5027       5005 
      4381       5318      10227      20127       5001       5000       5000 
      4371       5311      10227      20127       5001       5000       5005 
      4376       5316      10227      20127       5001       5000       5004 
      4365       5308      10227      20127       5001       5000       5004 
      4362       5309      10227      20127       5001       5000       5002 
      4369       5311      10227      20127       5001       5000       5003 
      4369       5309      10227      20127       5001       5000       5003 
      4368       5308      10227      20127       5001       5000       5003 
      4371       5308      10227      20127       5001       5000       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4720       5561      10227      20127       5003          0          1 
      4504       5312      10227      20127       5003          0          1 
      4496       5308      10227      20127       5002          0          1 
      4496       5304      10227      20127       5003          0          1 
      4498       5303      10227      20127       5002          0          1 
      4506       5304      10227      20127       5002          0          1 
      4504       5301      10227      20127       5003          0          1 
      4509       5302      10227      20127       5003          0          1 
      4509       5301      10227      20127       5003          0          1 
      4512       5302      10227      20127       5003          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5040       5739      10227      20127        110          0      10167 
      4665       5317      10227      20127        110          0      10167 
      4651       5303      10227      20127        110          0      10167 
      4647       5304      10227      20127        110          0      10170 
      4643       5305      10227      20127        100          0      10140 
      4641       5303      10227      20127        100          0      10140 
      4640       5302      10227      20127        100          0      10136 
      4639       5301      10227      20127        100          0      10136 
      4641       5301      10227      20127        100          0      10140 
      4647       5307      10227      20127        100          0      10140 


Latency: vsubpd r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34328      40352      10227      10141      10127       5000          0 
     33932      39991      10227      10134      10127       5000          0 
     33991      39992      10227      10134      10127       5000          0 
     33983      39992      10227      10142      10127       5000          0 
     33933      39991      10227      10142      10127       5000          0 
     34023      39992      10227      10127      10127       5000          0 
     33932      39992      10227      10127      10127       5000          0 
     33998      39993      10227      10127      10127       5000          0 
     33980      39994      10227      10127      10127       5000          0 
     33940      39992      10227      10127      10127       5000          0 


Throughput: vsubpd r256,r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      6461       7379      10227      10127       5000       5000          0 
      6153       7032      10227      10127       5000       5000          0 
      6173       7055      10227      10127       5000       5000          0 
      6153       7026      10227      10127       5000       5000          0 
      6161       7027      10227      10127       5000       5000          0 
      5765       6572      10227      10127       5000       5000          0 
      4397       5005      10227      10127       5000       5000          0 
      4405       5010      10227      10127       5000       5000          0 
      4399       5006      10227      10127       5000       5000          0 
      4398       5004      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      6697       7378      10227      10127          0          0          1 
      6378       7030      10227      10127          0          0          1 
      6368       7027      10227      10127          0          0          1 
      6369       7036      10227      10127          0          0          1 
      6365       7039      10227      10127          0          0          1 
      6392       7067      10227      10127          0          0          1 
      6152       6796      10227      10127          0          0          1 
      4536       5006      10227      10127          0          0          1 
      4540       5009      10227      10127          0          0          1 
      4541       5007      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      6535       7447      10227      10127        102          0      10150 
      6176       7050      10227      10127        108          0      10169 
      6150       7025      10227      10127        110          0      10167 
      6186       7066      10227      10127         98          0      10134 
      6175       7048      10227      10127         98          0      10142 
      5799       6615      10227      10127        100          0      10140 
      4391       5005      10227      10127        100          0      10140 
      4395       5008      10227      10127        100          0      10140 
      4399       5006      10227      10127        100          0      10140 
      4399       5005      10227      10127        100          0      10140 


Throughput: vsubpd r256,r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8398       9261      10227      20127       5026       5029       5000 
      8025       8839      10227      20127       5000       5000       5000 
      8067       8886      10227      20127       5000       5000       5000 
      8045       8869      10227      20127       5000       5000       5000 
      8039       8868      10227      20127       5000       5000       5000 
      7997       8836      10227      20127       5000       5000       5000 
      4797       5303      10227      20127       5000       5000       5003 
      4796       5305      10227      20127       5000       5000       5000 
      4807       5314      10227      20127       5000       5000       5004 
      4803       5304      10227      20127       5000       5000       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8227       9068      10227      20127       5000          0          1 
      8019       8852      10227      20127       5000          0          1 
      7993       8828      10227      20127       5000          0          1 
      8028       8879      10227      20127       5000          0          1 
      5346       5913      10227      20127       5004          0          1 
      4800       5305      10227      20127       5003          0          1 
      4804       5302      10227      20127       5002          0          1 
      4805       5302      10227      20127       5003          0          1 
      4810       5302      10227      20127       5003          0          1 
      4813       5302      10227      20127       5003          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8144       9269      10227      20127        108          0      10165 
      7759       8826      10227      20127        108          0      10173 
      7764       8841      10227      20127        104          0      10175 
      7783       8874      10227      20127        107          0      10158 
      7771       8867      10227      20127         98          0      10147 
      7738       8841      10227      20127         98          0      10144 
      6453       7375      10227      20127        100          0      10140 
      4641       5303      10227      20127        100          0      10140 
      4647       5303      10227      20127        100          0      10140 
      4649       5302      10227      20127        100          0      10140 


Latency: vaddsubps r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     36368      40151      10227      10141      10127       5000          0 
     36271      39993      10227      10142      10127       5000          0 
     36194      39992      10227      10142      10127       5000          0 
     36287      39992      10227      10127      10127       5000          0 
     36192      39992      10227      10127      10127       5000          0 
     36271      39992      10227      10127      10127       5000          0 
     36225      39993      10227      10127      10127       5000          0 
     36227      39994      10227      10127      10127       5000          0 
     36267      39992      10227      10127      10127       5000          0 
     36192      39992      10227      10127      10127       5000          0 


Throughput: vaddsubps r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4873       5184      10227      10127       5000       5000          0 
      4702       5005      10227      10127       5000       5000          0 
      4699       5006      10227      10127       5000       5000          0 
      4695       5005      10227      10127       5000       5000          0 
      4688       5005      10227      10127       5000       5000          0 
      4690       5004      10227      10127       5000       5000          0 
      4685       5006      10227      10127       5000       5000          0 
      4688       5007      10227      10127       5000       5000          0 
      4684       5005      10227      10127       5000       5000          0 
      4681       5004      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4716       5193      10227      10127          0          0          1 
      4540       5007      10227      10127          0          0          1 
      4542       5007      10227      10127          0          0          1 
      4538       5007      10227      10127          0          0          1 
      4534       5008      10227      10127          0          0          1 
      4532       5007      10227      10127          0          0          1 
      4526       5007      10227      10127          0          0          1 
      4526       5007      10227      10127          0          0          1 
      4530       5006      10227      10127          0          0          1 
      4534       5010      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5359       6294      10227      10127        101          0      10143 
      4259       5007      10227      10127        110          0      10167 
      4255       5005      10227      10127        110          0      10165 
      4251       5005      10227      10127        110          0      10169 
      4249       5005      10227      10127        100          0      10142 
      4248       5005      10227      10127        100          0      10142 
      4250       5008      10227      10127        100          0      10142 
      4244       5007      10227      10127        100          0      10142 
      4241       5005      10227      10127        100          0      10142 
      4245       5005      10227      10127        100          0      10142 


Throughput: vaddsubps r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4994       5513      10227      20127       5009       5010       5003 
      4803       5305      10227      20127       5000       5000       5003 
      4808       5312      10227      20127       5000       5000       5009 
      4803       5315      10227      20127       5000       5000       5004 
      4797       5306      10227      20127       5000       5000       5004 
      4790       5301      10227      20127       5000       5000       5004 
      4798       5303      10227      20127       5000       5000       5004 
      4797       5303      10227      20127       5000       5000       5003 
      4806       5305      10227      20127       5000       5000       5002 
      4805       5301      10227      20127       5000       5000       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4849       5543      10227      20127       5005          0          1 
      4651       5317      10227      20127       5006          0          1 
      4645       5308      10227      20127       5001          0          1 
      4651       5311      10227      20127       5004          0          1 
      4651       5302      10227      20127       5004          0          1 
      4649       5302      10227      20127       5004          0          1 
      4655       5302      10227      20127       5004          0          1 
      4654       5302      10227      20127       5004          0          1 
      4659       5305      10227      20127       5003          0          1 
      4655       5303      10227      20127       5003          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4863       5549      10227      20127        115          0      10179 
      4654       5308      10227      20127        110          0      10167 
      4667       5318      10227      20127        110          0      10170 
      4653       5301      10227      20127        100          0      10140 
      4655       5301      10227      20127        100          0      10140 
      4661       5307      10227      20127        100          0      10144 
      4656       5301      10227      20127        100          0      10136 
      4657       5308      10227      20127        100          0      10128 
      4657       5311      10227      20127        100          0      10140 
      4647       5302      10227      20127        100          0      10140 


Latency: vaddsubps r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     36552      40394      10227      10134      10127       5000          0 
     36283      39991      10227      10134      10127       5000          0 
     36211      39992      10227      10143      10127       5000          0 
     36239      39991      10227      10142      10127       5000          0 
     36257      39992      10227      10127      10127       5000          0 
     36202      39992      10227      10127      10127       5000          0 
     36287      39992      10227      10127      10127       5000          0 
     36188      39993      10227      10127      10127       5000          0 
     36283      39993      10227      10127      10127       5000          0 
     36208      39992      10227      10127      10127       5000          0 


Throughput: vaddsubps r256,r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      6669       7374      10227      10127       5000       5000          0 
      6356       7023      10227      10127       5000       5000          0 
      6365       7030      10227      10127       5000       5000          0 
      6365       7024      10227      10127       5000       5000          0 
      6374       7025      10227      10127       5000       5000          0 
      6378       7028      10227      10127       5000       5000          0 
      6023       6629      10227      10127       5000       5000          0 
      4541       5004      10227      10127       5000       5000          0 
      4545       5005      10227      10127       5000       5000          0 
      4545       5009      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      6239       7364      10227      10127          0          0          1 
      5964       7030      10227      10127          0          0          1 
      5974       7035      10227      10127          0          0          1 
      6005       7066      10227      10127          0          0          1 
      5979       7031      10227      10127          0          0          1 
      5781       6798      10227      10127          0          0          1 
      4263       5007      10227      10127          0          0          1 
      4261       5006      10227      10127          0          0          1 
      4259       5008      10227      10127          0          0          1 
      4253       5007      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      6293       7393      10227      10127        103          0      10157 
      5993       7045      10227      10127        104          0      10162 
      6005       7066      10227      10127        104          0      10156 
      5967       7027      10227      10127        104          0      10167 
      5975       7041      10227      10127         98          0      10144 
      5993       7068      10227      10127         98          0      10143 
      5951       7024      10227      10127         98          0      10142 
      4399       5187      10227      10127        100          0      10142 
      4247       5005      10227      10127        100          0      10142 
      4250       5008      10227      10127        100          0      10142 


Throughput: vaddsubps r256,r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8108       9262      10227      20127       5024       5031       5000 
      7714       8820      10227      20127       5000       5000       5000 
      7734       8836      10227      20127       5000       5000       5000 
      7768       8864      10227      20127       5000       5000       5000 
      6990       7971      10227      20127       5000       5000       5004 
      4657       5304      10227      20127       5000       5000       5004 
      4661       5302      10227      20127       5000       5000       5003 
      4659       5301      10227      20127       5000       5000       5002 
      4659       5306      10227      20127       5000       5000       5003 
      4653       5304      10227      20127       5000       5000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      7886       9296      10227      20127       5000          0          1 
      7512       8852      10227      20127       5000          0          1 
      7525       8857      10227      20127       5000          0          1 
      7508       8831      10227      20127       5000          0          1 
      7546       8867      10227      20127       5000          0          1 
      7524       8835      10227      20127       5000          0          1 
      5220       6137      10227      20127       5006          0          1 
      4518       5312      10227      20127       5004          0          1 
      4512       5306      10227      20127       5004          0          1 
      4504       5302      10227      20127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9833      10784      10227      20127        110         -1      10145 
      9659      10303      10227      20127        110          0      10162 
      9488      10143      10227      20127         99         -1      10184 
      9959      10599      10227      20163        133          0      10217 
      7469       7992      10227      20163        115          0      10211 
      6776       7209      10227      20127        123         -1      10157 
      7200       7685      10227      20127        102          0      10141 
      6906       7403      10227      20127        104          2      10132 
      6945       7474      10227      20127        115          0      10138 
      7141       7669      10227      20127        115         -2      10133 


Latency: vaddsubpd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     36465      40220      10227      10141      10127       5000          0 
     36197      39990      10227      10143      10127       5000          0 
     36285      39991      10227      10127      10127       5000          0 
     36184      39991      10227      10127      10127       5000          0 
     69362      41065      10228      10420      10334       5051          0 
     37331      41236      10227      10400      10219       5003          0 
     36264      39991      10227      10127      10127       4995          0 
     36193      39991      10227      10127      10127       4995          0 
     36285      39991      10227      10127      10127       4995          0 
     36186      39992      10227      10127      10127       4995          0 


Throughput: vaddsubpd r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4384       5167      10227      10127       5000       5000          0 
      4257       5007      10227      10127       5000       5000          0 
      4251       5005      10227      10127       5000       5000          0 
      4257       5007      10227      10127       5000       5000          0 
      4263       5005      10227      10127       5000       5000          0 
      4263       5006      10227      10127       5000       5000          0 
      4261       5005      10227      10127       5000       5000          0 
      4257       5005      10227      10127       5000       5000          0 
      4257       5006      10227      10127       5000       5000          0 
      4253       5005      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4564       5201      10227      10127          0          0          1 
      4393       5005      10227      10127          0          0          1 
      4384       5005      10227      10127          0          0          1 
      4385       5005      10227      10127          0          0          1 
      4389       5008      10227      10127          0          0          1 
      4384       5008      10227      10127          0          0          1 
      4379       5005      10227      10127          0          0          1 
      4379       5005      10227      10127          0          0          1 
      4383       5004      10227      10127          0          0          1 
      4387       5006      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4556       5198      10227      10127        111          0      10158 
      4397       5008      10227      10127        110          0      10170 
      4395       5005      10227      10127        110          0      10170 
      4399       5005      10227      10127        100          0      10140 
      4403       5008      10227      10127        100          0      10140 
      4401       5007      10227      10127        100          0      10140 
      4395       5005      10227      10127        100          0      10140 
      4394       5004      10227      10127        100          0      10140 
      4391       5004      10227      10127        100          0      10140 
      4383       5005      10227      10127        100          0      10140 


Throughput: vaddsubpd r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5441       6204      10227      20127       5009       5010       5004 
      4671       5319      10227      20127       5000       5000       5004 
      4661       5307      10227      20127       5000       5000       5003 
      4658       5301      10227      20127       5000       5000       5004 
      4657       5302      10227      20127       5000       5000       5003 
      4653       5302      10227      20127       5000       5000       5003 
      4651       5304      10227      20127       5000       5000       5002 
      4647       5302      10227      20127       5000       5000       5003 
      4645       5301      10227      20127       5000       5000       5002 
      4643       5301      10227      20127       5000       5000       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4863       5556      10227      20127       5004          0          1 
      4643       5306      10227      20127       5003          0          1 
      4653       5313      10227      20127       5002          0          1 
      4651       5305      10227      20127       5000          0          1 
      4660       5314      10227      20127       5002          0          1 
      4659       5307      10227      20127       5000          0          1 
      4659       5308      10227      20127       5000          0          1 
      4669       5311      10227      20127       5000          0          1 
      4669       5312      10227      20127       5000          0          1 
      4666       5312      10227      20127       5001          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4847       5521      10227      20127        110          0      10167 
      4659       5308      10227      20127        110          0      10167 
      4651       5304      10227      20127        110          0      10166 
      4648       5301      10227      20127        100          0      10136 
      4641       5303      10227      20127        100          0      10140 
      4641       5301      10227      20127        100          0      10140 
      4637       5300      10227      20127        100          0      10140 
      4641       5300      10227      20127        100          0      10140 
      4645       5299      10227      20127        100          0      10140 
      4647       5302      10227      20127        100          0      10140 


Latency: vaddsubpd r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35446      40373      10227      10148      10127       4988          0 
     35038      39991      10227      10143      10127       4993          0 
     35070      39990      10227      10127      10127       4992          0 
     35094      39992      10227      10127      10127       4993          0 
     35026      39992      10227      10127      10127       4993          0 
     35121      39992      10227      10127      10127       4993          0 
     35023      39992      10227      10127      10127       4992          0 
     35099      39992      10227      10127      10127       4993          0 
     35068      39992      10227      10127      10127       4993          0 
     35046      39992      10227      10127      10127       4993          0 


Throughput: vaddsubpd r256,r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      6457       7372      10227      10127       5000       5000          0 
      6153       7029      10227      10127       5000       5000          0 
      6151       7029      10227      10127       5000       5000          0 
      6155       7030      10227      10127       5000       5000          0 
      6159       7029      10227      10127       5000       5000          0 
      4428       5048      10227      10127       5000       5000          0 
      4393       5006      10227      10127       5000       5000          0 
      4400       5010      10227      10127       5000       5000          0 
      4399       5009      10227      10127       5000       5000          0 
      4399       5005      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      6485       7383      10227      10127          0          0          1 
      6183       7046      10227      10127          0          0          1 
      6197       7068      10227      10127          0          0          1 
      6166       7035      10227      10127          0          0          1 
      6180       7055      10227      10127          0          0          1 
      5898       6740      10227      10127          0          0          1 
      4382       5005      10227      10127          0          0          1 
      4383       5005      10227      10127          0          0          1 
      4387       5009      10227      10127          0          0          1 
      4388       5008      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      6507       7419      10227      10127        104          0      10152 
      6157       7028      10227      10127        104          0      10169 
      6151       7029      10227      10127        108          0      10170 
      6155       7032      10227      10127        104          0      10166 
      6176       7050      10227      10127         98          0      10141 
      6158       7026      10227      10127        100          0      10140 
      5520       6294      10227      10127        100          0      10140 
      4395       5007      10227      10127        100          0      10140 
      4400       5007      10227      10127        100          0      10140 
      4402       5006      10227      10127        100          0      10140 


Throughput: vaddsubpd r256,r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8136       9261      10227      20127       5010       5009       5000 
      7785       8876      10227      20127       5000       5000       5000 
      7750       8840      10227      20127       5000       5000       5000 
      7777       8879      10227      20127       5000       5000       5000 
      7759       8867      10227      20127       5000       5000       5000 
      7735       8837      10227      20127       5000       5000       5000 
      5140       5866      10227      20127       5000       5000       5004 
      4643       5302      10227      20127       5000       5000       5004 
      4651       5303      10227      20127       5000       5000       5004 
      4653       5303      10227      20127       5000       5000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8158       9285      10227      20127       5000          0          1 
      7789       8874      10227      20127       5000          0          1 
      7735       8825      10227      20127       5000          0          1 
      7746       8846      10227      20127       5000          0          1 
      6824       7801      10227      20127       5004          0          1 
      4637       5304      10227      20127       5004          0          1 
      4639       5300      10227      20127       5004          0          1 
      4643       5302      10227      20127       5003          0          1 
      4648       5302      10227      20127       5004          0          1 
      4651       5307      10227      20127       5005          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      7906       9295      10227      20127        113          0      10183 
      7537       8868      10227      20127        106          0      10155 
      7537       8880      10227      20127        108          0      10160 
      7517       8864      10227      20127         98          0      10146 
      7490       8837      10227      20127         98          0      10143 
      7516       8861      10227      20127         98          0      10142 
      5723       6741      10227      20127        100          0      10140 
      4504       5302      10227      20127        100          0      10140 
      4508       5302      10227      20127        100          0      10136 
      4510       5302      10227      20127        100          0      10136 


Latency: vhaddps r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     52728      60184      10227      30147      30127       5017          0 
     52630      59990      10227      30148      30127       5010          0 
     52619      59992      10227      30134      30127       5017          0 
     52559      59988      10227      30130      30127       5009          0 
     52652      59989      10227      30130      30127       5009          0 
     52573      59990      10227      30130      30127       5009          0 
     52597      59991      10227      30130      30127       5009          0 
     52644      59993      10227      30134      30127       5017          0 
     52553      59989      10227      30130      30127       5009          0 
     52638      59990      10227      30130      30127       5009          0 


Throughput: vhaddps r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17196      20280      10227      30127       4989       5011          0 
     16966      19999      10227      30127       5002       4998          0 
     16999      19996      10227      30127       4997       5003          0 
     17018      19995      10227      30127       4997       5003          0 
     16982      19996      10227      30127       4999       5001          0 
     16956      19996      10227      30127       5000       5000          0 
     16972      19995      10227      30127       4999       5001          0 
     17008      19997      10227      30127       4999       5001          0 
     17016      19997      10227      30127       4998       5002          0 
     16978      19996      10227      30127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17860      20405      10227      30127          0          0      20001 
     17535      19995      10227      30127          0          0      20001 
     17565      19994      10227      30127          0          0      20001 
     17549      19998      10227      30127          0          0      20001 
     17511      19995      10227      30127          0          0      20001 
     17511      19998      10227      30127          0          0      20001 
     17547      19995      10227      30127          0          0      20001 
     17566      19993      10227      30127          0          0      20001 
     17536      19995      10227      30127          0          0      20001 
     17505      19995      10227      30127          0          0      20001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17766      20227      10227      30127        115          0      30178 
     17551      19995      10227      30127        110          0      30161 
     17516      19996      10227      30127        109          0      30156 
     17501      19995      10227      30127        110          0      30159 
     17539      19998      10227      30127        100          0      30132 
     17572      19999      10227      30127        100          0      30132 
     17539      19998      10227      30127        100          0      30132 
     17507      19997      10227      30127        100          0      30132 
     17518      19997      10227      30127        100          0      30132 
     17555      19998      10227      30127        100          0      30132 


Throughput: vhaddps r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17674      20168      10227      40127       5135       4865       5002 
     17569      20006      10227      40127       5115       4885       5002 
     17562      20002      10227      40127       5104       4896       5002 
     17527      20002      10227      40127       5104       4896       5002 
     17508      20004      10227      40127       5104       4896       5002 
     17542      20002      10227      40127       5104       4896       5002 
     17575      20004      10227      40127       5104       4896       5002 
     17551      20003      10227      40127       5104       4896       5002 
     17516      20002      10227      40127       5104       4896       5002 
     17520      20004      10227      40127       5104       4896       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17818      20285      10227      40127       5002          0      20008 
     17539      20003      10227      40127       5002          0      20001 
     17515      20004      10227      40127       5001          0      20001 
     17531      20002      10227      40127       5002          0      20001 
     17573      20003      10227      40127       5001          0      20001 
     17565      20002      10227      40127       5002          0      20001 
     17525      20001      10227      40127       5001          0      20001 
     17509      20002      10227      40127       5002          0      20001 
     17545      20002      10227      40127       5001          0      20001 
     17574      20002      10227      40127       5002          0      20001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17719      20203      10227      40127        111          0      40167 
     17578      20009      10227      40127        111          0      40164 
     17550      20008      10227      40127        111          0      40168 
     17515      20009      10227      40127        101          0      40139 
     17523      20009      10227      40127        101          0      40139 
     17562      20008      10227      40127        101          0      40139 
     17576      20011      10227      40127        101          0      40139 
     17537      20007      10227      40127        101          0      40139 
     17507      20008      10227      40127        101          0      40139 
     17539      20010      10227      40127        101          0      40139 


Latency: vhaddps r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     56556      60325      10227      30161      30127       5012          0 
     56191      59990      10227      30145      30127       5014          0 
     56270      59989      10227      30137      30127       5013          0 
     56240      59990      10227      30144      30127       5014          0 
     56192      59990      10227      30134      30127       5013          0 
     56274      59993      10227      30134      30127       5014          0 
     56234      59992      10227      30134      30127       5014          0 
     56193      59989      10227      30134      30127       5014          0 
     56280      59989      10227      30134      30127       5014          0 
     56230      59989      10227      30134      30127       5014          0 


Throughput: vhaddps r256,r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17295      20394      10227      30127       4944       5056          0 
     16982      19995      10227      30127       4940       5060          0 
     17012      19993      10227      30127       4943       5057          0 
     17009      19995      10227      30127       4936       5064          0 
     16978      19997      10227      30127       4937       5063          0 
     16957      19994      10227      30127       4940       5060          0 
     16988      19995      10227      30127       4936       5064          0 
     17019      19995      10227      30127       4936       5064          0 
     17005      19995      10227      30127       4936       5064          0 
     16970      19997      10227      30127       4936       5064          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17809      20347      10227      30127          0          0      20001 
     17519      19995      10227      30127          0          0      20001 
     17553      19995      10227      30127          0          0      20001 
     17559      19996      10227      30127          0          0      20001 
     17525      19996      10227      30127          0          0      20001 
     17499      19995      10227      30127          0          0      20001 
     17531      19995      10227      30127          0          0      20001 
     17564      19995      10227      30127          0          0      20001 
     17548      19995      10227      30127          0          0      20001 
     17513      19997      10227      30127          0          0      20001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17300      20361      10227      30127        110          0      30163 
     17019      19995      10227      30127        110          0      30164 
     16995      19996      10227      30127        110          0      30166 
     16955      19997      10227      30127        109          0      30160 
     16963      19995      10227      30127        100          0      30136 
     17001      19995      10227      30127        100          0      30136 
     17017      19995      10227      30127        100          0      30136 
     16987      19994      10227      30127        100          0      30136 
     16955      19998      10227      30127        100          0      30136 
     16974      19996      10227      30127        100          0      30136 


Throughput: vhaddps r256,r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16796      20398      10227      40127       5061       4939       5002 
     16504      20004      10227      40127       5031       4969       5002 
     16502      20003      10227      40127       5033       4967       5001 
     16469      20002      10227      40127       5033       4967       5001 
     16445      20002      10227      40127       5033       4967       5001 
     16476      20004      10227      40127       5033       4967       5001 
     16502      20002      10227      40127       5033       4967       5001 
     16500      20002      10227      40127       5033       4967       5001 
     16467      20002      10227      40127       5033       4967       5001 
     16448      20002      10227      40127       5033       4967       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     16819      20405      10227      40127       5002          0      20002 
     16456      20004      10227      40127       5003          0      20001 
     16451      20002      10227      40127       5001          0      20001 
     16487      20005      10227      40127       5003          0      20001 
     16513      20007      10227      40127       5002          0      20001 
     16487      20006      10227      40127       5003          0      20001 
     16454      20007      10227      40127       5002          0      20001 
     16457      20006      10227      40127       5003          0      20001 
     16491      20006      10227      40127       5002          0      20001 
     16513      20007      10227      40127       5003          0      20001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     19068      20369      10227      40127        110          0      40165 
     18730      20004      10227      40127        110          0      40172 
     18768      20002      10227      40127        100          0      40139 
     18782      20002      10227      40127        100          0      40139 
     18741      20002      10227      40127        100          0      40139 
     18719      20004      10227      40127        100          0      40139 
     18754      20002      10227      40127        100          0      40139 
     18786      20002      10227      40127        100          0      40139 
     18758      20004      10227      40127        100          0      40139 
     18714      20002      10227      40127        100          0      40139 


Latency: vhsubpd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     52809      60185      10227      30152      30127       5007          0 
     52608      59993      10227      30148      30127       5015          0 
     52569      59992      10227      30145      30127       5013          0 
     52648      59990      10227      30134      30127       5013          0 
     52566      59990      10227      30134      30127       5014          0 
     52614      59990      10227      30134      30127       5014          0 
     52632      59991      10227      30134      30127       5014          0 
     52557      59991      10227      30134      30127       5014          0 
     52644      59990      10227      30134      30127       5014          0 
     52585      59990      10227      30134      30127       5014          0 


Throughput: vhsubpd r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17190      20200      10227      30127       4991       5009          0 
     16981      19996      10227      30127       4998       5002          0 
     16954      19998      10227      30127       5000       5000          0 
     16970      19995      10227      30127       4999       5001          0 
     17002      19995      10227      30127       4999       5001          0 
     17009      19995      10227      30127       4999       5001          0 
     16976      19994      10227      30127       4999       5001          0 
     16954      19998      10227      30127       4999       5001          0 
     16980      19996      10227      30127       4999       5001          0 
     17010      19995      10227      30127       4999       5001          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     16960      20565      10227      30127          0          0      20001 
     16502      19996      10227      30127          0          0      20001 
     16476      19997      10227      30127          0          0      20001 
     16439      19995      10227      30127          0          0      20001 
     16458      19995      10227      30127          0          0      20001 
     16492      19995      10227      30127          0          0      20001 
     16499      19994      10227      30127          0          0      20001 
     16473      19998      10227      30127          0          0      20001 
     16444      19996      10227      30127          0          0      20001 
     16461      19995      10227      30127          0          0      20001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17687      20185      10227      30127        109          0      30160 
     17501      19995      10227      30127        110          0      30164 
     17534      19995      10227      30127        109          0      30162 
     17564      19995      10227      30127        100          0      30136 
     17543      19996      10227      30127        100          0      30136 
     17509      19995      10227      30127        100          0      30136 
     17507      19995      10227      30127        100          0      30136 
     17545      19995      10227      30127        100          0      30136 
     17563      19994      10227      30127        100          0      30136 
     17537      19998      10227      30127        100          0      30136 


Throughput: vhsubpd r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16672      20244      10227      40127       5052       4948       5002 
     16444      20002      10227      40127       5043       4957       5001 
     16465      20002      10227      40127       5027       4973       5001 
     16497      20001      10227      40127       5027       4973       5001 
     16501      20001      10227      40127       5027       4973       5001 
     16470      20001      10227      40127       5027       4973       5001 
     16444      20001      10227      40127       5027       4973       5001 
     16465      20001      10227      40127       5027       4973       5001 
     16499      20001      10227      40127       5027       4973       5001 
     16501      20001      10227      40127       5027       4973       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17688      20174      10227      40127       5002          0      20004 
     17503      20002      10227      40127       5002          0      20001 
     17529      20002      10227      40127       5002          0      20001 
     17565      20003      10227      40127       5002          0      20001 
     17559      20004      10227      40127       5002          0      20001 
     17523      20003      10227      40127       5002          0      20001 
     17509      20005      10227      40127       5002          0      20001 
     17541      20002      10227      40127       5002          0      20001 
     17573      20002      10227      40127       5002          0      20001 
     17549      20004      10227      40127       5002          0      20001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17033      20040      10227      40127        110          0      40167 
     16966      20002      10227      40127        110          0      40169 
     16970      20001      10227      40127        110          0      40170 
     17003      20003      10227      40127        110          0      40164 
     17021      20001      10227      40127        100          0      40139 
     16996      20001      10227      40127        100          0      40139 
     16962      20002      10227      40127        100          0      40139 
     16972      20001      10227      40127        100          0      40139 
     17008      20001      10227      40127        100          0      40139 
     17019      20002      10227      40127        100          0      40139 


Latency: vhsubpd r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     51948      61151      10227      30135      30127       4911          0 
     60843      61256      10228      30506      30353       4958          0 
     51761      60971      10227      30289      30195       5034          0 
     51817      61050      10227      30409      30222       4943          0 
     52697      62069      10227      30609      30285       4973          0 
     52976      62354      10227      30714      30320       5052          0 
     51884      61166      10227      30404      30217       5010          0 
     50998      59990      10227      30134      30127       5014          0 
     50956      59990      10227      30134      30127       5014          0 
     50934      59989      10227      30134      30127       5014          0 


Throughput: vhsubpd r256,r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17298      20364      10227      30127       4942       5058          0 
     16959      20001      10227      30127       4943       5057          0 
     16979      19997      10227      30127       4938       5062          0 
     17010      19997      10227      30127       4936       5064          0 
     17015      19997      10227      30127       4936       5064          0 
     16981      19995      10227      30127       4937       5063          0 
     16959      19998      10227      30127       4936       5064          0 
     16987      19997      10227      30127       4936       5064          0 
     17016      19997      10227      30127       4936       5064          0 
     17005      19997      10227      30127       4936       5064          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17327      20360      10227      30127          0          0      20001 
     16996      19996      10227      30127          0          0      20001 
     16960      19993      10227      30127          0          0      20001 
     16958      19994      10227      30127          0          0      20001 
     16996      20000      10227      30127          0          0      20001 
     17021      19998      10227      30127          0          0      20001 
     16988      19996      10227      30127          0          0      20001 
     16956      19996      10227      30127          0          0      20001 
     16966      19997      10227      30127          0          0      20001 
     17005      19999      10227      30127          0          0      20001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17812      20346      10227      30127        115          0      30181 
     17531      19995      10227      30127        110          0      30160 
     17573      20000      10227      30127        110          0      30169 
     17551      19998      10227      30127        110          0      30164 
     17511      19994      10227      30127        110          0      30164 
     17511      19997      10227      30127        100          0      30138 
     17544      19995      10227      30127        100          0      30136 
     17566      19997      10227      30127        100          0      30136 
     17535      19996      10227      30127        100          0      30136 
     17505      19995      10227      30127        100          0      30136 


Throughput: vhsubpd r256,r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17337      20447      10227      40127       5139       4861       5001 
     16992      20003      10227      40127       5120       4880       5002 
     17022      20001      10227      40127       5123       4877       5001 
     17005      20003      10227      40127       5120       4880       5002 
     16974      20003      10227      40127       5120       4880       5001 
     16966      20002      10227      40127       5120       4880       5002 
     16998      20003      10227      40127       5120       4880       5001 
     17026      20002      10227      40127       5120       4880       5002 
     17000      20002      10227      40127       5120       4880       5001 
     16966      20002      10227      40127       5120       4880       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17349      20391      10227      40127       5002          0      20004 
     16986      20003      10227      40127       5002          0      20001 
     16954      20002      10227      40127       5001          0      20001 
     16982      20002      10227      40127       5001          0      20001 
     17013      20002      10227      40127       5001          0      20001 
     17009      20002      10227      40127       5001          0      20001 
     16978      20002      10227      40127       5001          0      20001 
     16960      20002      10227      40127       5001          0      20001 
     16990      20004      10227      40127       5001          0      20001 
     17021      20002      10227      40127       5001          0      20001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17323      20371      10227      40127        110          0      40167 
     17017      20003      10227      40127        110          0      40167 
     16978      20002      10227      40127        110          0      40171 
     16960      20004      10227      40127        110          0      40168 
     16986      20002      10227      40127        100          0      40139 
     17017      20002      10227      40127        100          0      40139 
     17009      20002      10227      40127        100          0      40139 
     16974      20002      10227      40127        100          0      40139 
     16961      20004      10227      40127        100          0      40139 
     16990      20002      10227      40127        100          0      40139 


Latency: vmulps r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34092      40186      10227      10141      10127       5000          0 
     34017      39992      10227      10135      10127       5000          0 
     33930      39991      10227      10134      10127       5000          0 
     33986      39992      10227      10142      10127       5000          0 
     33986      39992      10227      10127      10127       5000          0 
     33930      39992      10227      10127      10127       5000          0 
     34017      39992      10227      10127      10127       5000          0 
     33932      39992      10227      10127      10127       5000          0 
     33991      39992      10227      10127      10127       5000          0 
     33981      39992      10227      10127      10127       5000          0 


Throughput: vmulps r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4417       5200      10227      10127       5000       5000          0 
      4246       5003      10227      10127       5000       5000          0 
      4245       5005      10227      10127       5000       5000          0 
      4247       5008      10227      10127       5000       5000          0 
      4243       5007      10227      10127       5000       5000          0 
      4242       5005      10227      10127       5000       5000          0 
      4246       5005      10227      10127       5000       5000          0 
      4248       5004      10227      10127       5000       5000          0 
      4251       5006      10227      10127       5000       5000          0 
      4257       5007      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4399       5169      10227      10127          0          0          1 
      4254       5007      10227      10127          0          0          1 
      4252       5007      10227      10127          0          0          1 
      4253       5006      10227      10127          0          0          1 
      4251       5008      10227      10127          0          0          1 
      4245       5007      10227      10127          0          0          1 
      4240       5007      10227      10127          0          0          1 
      4244       5007      10227      10127          0          0          1 
      4243       5006      10227      10127          0          0          1 
      4249       5010      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4425       5206      10227      10127        105          0      10149 
      4258       5005      10227      10127        110          0      10169 
      4259       5005      10227      10127        110          0      10169 
      4263       5008      10227      10127        100          0      10142 
      4263       5006      10227      10127        100          0      10142 
      4259       5005      10227      10127        100          0      10142 
      4259       5005      10227      10127        100          0      10142 
      4253       5005      10227      10127        100          0      10142 
      4255       5008      10227      10127        100          0      10142 
      4249       5008      10227      10127        100          0      10142 


Throughput: vmulps r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4839       5510      10227      20127       5000       5000       5004 
      4670       5315      10227      20127       5000       5000       5004 
      4659       5304      10227      20127       5000       5000       5004 
      4657       5306      10227      20127       5000       5000       5002 
      4651       5304      10227      20127       5000       5000       5004 
      4651       5303      10227      20127       5000       5000       5003 
      4649       5302      10227      20127       5000       5000       5002 
      4643       5302      10227      20127       5000       5000       5002 
      4641       5303      10227      20127       5000       5000       5002 
      4639       5304      10227      20127       5000       5000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4712       5559      10227      20127       5007          0          1 
      4499       5310      10227      20127       5002          0          1 
      4497       5305      10227      20127       5004          0          1 
      4509       5313      10227      20127       5002          0          1 
      4504       5305      10227      20127       5003          0          1 
      4502       5302      10227      20127       5003          0          1 
      4508       5301      10227      20127       5003          0          1 
      4514       5306      10227      20127       5007          0          1 
      4516       5304      10227      20127       5002          0          1 
      4523       5313      10227      20127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5008       5522      10227      20127        111          0      10171 
      4816       5311      10227      20127        111          0      10167 
      4827       5317      10227      20127        111          0      10170 
      4824       5315      10227      20127        111          0      10170 
      4815       5307      10227      20127        101          0      10137 
      4814       5308      10227      20127        101          0      10133 
      4813       5316      10227      20127        101          0      10141 
      4812       5311      10227      20127        101          0      10140 
      4807       5310      10227      20127        101          0      10141 
      4804       5310      10227      20127        101          0      10140 


Latency: vmulps r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35338      40338      10227      10134      10127       4993          0 
     35114      39990      10227      10137      10127       4990          0 
     35024      39992      10227      10143      10127       4986          0 
     35111      39992      10227      10127      10127       4985          0 
     35053      39989      10227      10127      10127       4992          0 
     35058      39990      10227      10127      10127       4992          0 
     35102      39992      10227      10127      10127       4992          0 
     35026      39993      10227      10127      10127       4985          0 
     35120      39992      10227      10127      10127       4985          0 
     35030      39989      10227      10127      10127       4992          0 


Throughput: vmulps r256,r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      6517       7420      10227      10127       5000       5000          0 
      6178       7027      10227      10127       5000       5000          0 
      6184       7033      10227      10127       5000       5000          0 
      6174       7030      10227      10127       5000       5000          0 
      6171       7030      10227      10127       5000       5000          0 
      5673       6469      10227      10127       5000       5000          0 
      4388       5005      10227      10127       5000       5000          0 
      4387       5008      10227      10127       5000       5000          0 
      4386       5008      10227      10127       5000       5000          0 
      4384       5005      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      6554       7407      10227      10131          3          0          9 
      6487       7190      10227      10129          2          0          7 
      6473       7188      10227      10133          2          0         11 
      6451       7154      10227      10129          2          0          7 
      6508       7220      10227      10133          3          0          7 
      6366       7042      10227      10129          3          0         10 
      5124       5673      10227      10129          3          0          5 
      4577       5058      10227      10129          3          0          5 
      4548       5016      10227      10127          3          0          9 
      4554       5035      10227      10129          3          0          7 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      6526       7446      10227      10127        100          0      10146 
      6171       7034      10227      10127        104          0      10162 
      6205       7065      10227      10127        108          0      10169 
      6174       7028      10227      10127        106          0      10170 
      6187       7036      10227      10127        110          0      10170 
      6070       6911      10227      10127        100          0      10140 
      4393       5004      10227      10127        100          0      10140 
      4393       5006      10227      10127        100          0      10140 
      4391       5009      10227      10127        100          0      10140 
      4388       5008      10227      10127        100          0      10140 


Throughput: vmulps r256,r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      7873       9253      10227      20127       5000       5000       5000 
      7553       8875      10227      20127       5000       5000       5000 
      7504       8826      10227      20127       5000       5000       5000 
      7542       8879      10227      20127       5000       5000       5000 
      6877       8102      10227      20127       5000       5000       5004 
      4498       5302      10227      20127       5000       5000       5004 
      4494       5302      10227      20127       5000       5000       5003 
      4492       5301      10227      20127       5000       5000       5003 
      4494       5302      10227      20127       5000       5000       5003 
      4502       5301      10227      20127       5000       5000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8352       9226      10227      20127       5000          0          1 
      8055       8887      10227      20127       5000          0          1 
      8060       8886      10227      20127       5000          0          1 
      8058       8874      10227      20127       5000          0          1 
      6897       7605      10227      20127       5003          0          1 
      4812       5314      10227      20127       5003          0          1 
      4811       5310      10227      20127       5002          0          1 
      4803       5308      10227      20127       5003          0          1 
      4806       5310      10227      20127       5003          0          1 
      4797       5309      10227      20127       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8148       9291      10227      20127        106          0      10155 
      7788       8888      10227      20127        109          0      10160 
      7765       8872      10227      20127         99          0      10138 
      7747       8847      10227      20127         99          0      10142 
      7747       8836      10227      20127        101          0      10140 
      4656       5309      10227      20127        101          0      10140 
      4663       5307      10227      20127        101          0      10140 
      4661       5308      10227      20127        101          0      10140 
      4667       5308      10227      20127        101          0      10140 
      4665       5307      10227      20127        101          0      10140 


Latency: vmulpd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35215      40215      10227      10141      10127       4997          0 
     35110      39989      10227      10144      10127       4993          0 
     35026      39991      10227      10142      10127       4992          0 
     35080      39991      10227      10127      10127       4985          0 
     35078      39988      10227      10127      10127       4992          0 
     35028      39990      10227      10127      10127       4992          0 
     35113      39990      10227      10127      10127       4992          0 
     35018      39992      10227      10127      10127       4985          0 
     35105      39991      10227      10127      10127       4985          0 
     35048      39988      10227      10127      10127       4992          0 


Throughput: vmulpd r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4557       5199      10227      10127       5000       5000          0 
      4388       5005      10227      10127       5000       5000          0 
      4397       5009      10227      10127       5000       5000          0 
      4397       5159      10227      10159       5004       5009          1 
      4399       5006      10227      10127       5000       5000          0 
      4401       5004      10227      10127       5000       5000          0 
      4397       5007      10227      10127       5000       5000          0 
      4400       5010      10227      10127       5000       5000          0 
      4391       5008      10227      10127       5000       5000          0 
      4390       5004      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4564       5203      10227      10127          0          0          1 
      4390       5006      10227      10127          0          0          1 
      4393       5005      10227      10127          0          0          1 
      4397       5005      10227      10127          0          0          1 
      4399       5004      10227      10127          0          0          1 
      4401       5010      10227      10127          0          0          1 
      4395       5007      10227      10127          0          0          1 
      4395       5005      10227      10127          0          0          1 
      4387       5004      10227      10127          0          0          1 
      4387       5004      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4431       5210      10227      10127        106          0      10150 
      4256       5005      10227      10127        110          0      10166 
      4254       5007      10227      10127        110          0      10167 
      4250       5007      10227      10127        110          0      10169 
      4245       5006      10227      10127        100          0      10140 
      4249       5011      10227      10127        100          0      10140 
      4245       5007      10227      10127        100          0      10140 
      4244       5005      10227      10127        100          0      10140 
      4248       5007      10227      10127        100          0      10140 
      4250       5005      10227      10127        100          0      10140 


Throughput: vmulpd r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4911       5590      10227      20127       5026       5027       5004 
      4659       5309      10227      20127       5001       5000       5003 
      4661       5313      10227      20127       5001       5000       5002 
      4657       5313      10227      20127       5001       5000       5000 
      4658       5315      10227      20127       5001       5000       5004 
      4647       5309      10227      20127       5001       5000       5004 
      4645       5309      10227      20127       5001       5000       5003 
      4643       5311      10227      20127       5001       5000       5002 
      4645       5308      10227      20127       5001       5000       5003 
      4645       5308      10227      20127       5001       5000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4697       5530      10227      20127       5004          0          1 
      4522       5314      10227      20127       5003          0          1 
      4516       5310      10227      20127       5004          0          1 
      4526       5315      10227      20127       5002          0          1 
      4520       5311      10227      20127       5003          0          1 
      4514       5308      10227      20127       5003          0          1 
      4512       5307      10227      20127       5003          0          1 
      4507       5307      10227      20127       5001          0          1 
      4511       5316      10227      20127       5005          0          1 
      4504       5310      10227      20127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4704       5548      10227      20127        110          0      10168 
      4508       5317      10227      20127        110          0      10168 
      4498       5304      10227      20127        110          0      10167 
      4506       5311      10227      20127        110          0      10170 
      4510       5306      10227      20127        110          0      10170 
      4508       5304      10227      20127        100          0      10140 
      4512       5303      10227      20127        100          0      10140 
      4513       5303      10227      20127        100          0      10140 
      4514       5301      10227      20127        100          0      10140 
      4518       5303      10227      20127        100          0      10140 


Latency: vmulpd r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35310      40313      10227      10148      10127       5000          0 
     35085      39991      10227      10142      10127       5000          0 
     35079      39991      10227      10143      10127       5000          0 
     35038      39992      10227      10127      10127       5000          0 
     35116      39993      10227      10127      10127       5000          0 
     35020      39993      10227      10127      10127       5000          0 
     35108      39992      10227      10127      10127       5000          0 
     35048      39992      10227      10127      10127       5000          0 
     35060      39992      10227      10127      10127       5000          0 
     35103      39993      10227      10127      10127       5000          0 


Throughput: vmulpd r256,r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      6117       7207      10227      10128       5000       5000          0 
      5960       7021      10227      10127       5000       5000          0 
      5996       7067      10227      10127       5000       5000          0 
      5978       7051      10227      10127       5000       5000          0 
      5996       7067      10227      10127       5000       5000          0 
      5990       7056      10227      10127       5000       5000          0 
      4255       5005      10227      10127       5000       5000          0 
      4252       5004      10227      10127       5000       5000          0 
      4262       5010      10227      10127       5000       5000          0 
      4262       5008      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      6300       7427      10227      10127          0          0          1 
      5971       7043      10227      10127          0          0          1 
      5988       7068      10227      10127          0          0          1 
      5960       7026      10227      10127          0          0          1 
      5722       6742      10227      10127          0          0          1 
      4253       5007      10227      10127          0          0          1 
      4253       5006      10227      10127          0          0          1 
      4260       5009      10227      10127          0          0          1 
      4260       5009      10227      10127          0          0          1 
      4262       5007      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      6489       7390      10227      10127        105          0      10149 
      6206       7067      10227      10127         98          0      10145 
      6176       7028      10227      10127        110          0      10167 
      6168       7024      10227      10127         98          0      10142 
      6166       7027      10227      10127        103          0      10163 
      5561       6342      10227      10127        100          0      10142 
      4390       5009      10227      10127        110          0      10167 
      4381       5005      10227      10127        100          0      10142 
      4380       5005      10227      10127        100          0      10142 
      4378       5004      10227      10127        100          0      10142 


Throughput: vmulpd r256,r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      7688       9039      10227      20127       5000       5000       5000 
      7518       8851      10227      20127       5000       5000       5000 
      7551       8896      10227      20127       5000       5000       5000 
      7539       8889      10227      20127       5000       5000       5000 
      7535       8889      10227      20127       5000       5000       5000 
      4498       5306      10227      20127       5000       5000       5003 
      4500       5303      10227      20127       5000       5000       5002 
      4502       5302      10227      20127       5000       5000       5003 
      4505       5302      10227      20127       5000       5000       5003 
      4509       5302      10227      20127       5000       5000       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8152       9283      10227      20127       5000          0          1 
      7784       8859      10227      20127       5000          0          1 
      7815       8902      10227      20127       5000          0          1 
      7754       8838      10227      20127       5000          0          1 
      7740       8835      10227      20127       5000          0          1 
      4972       5681      10227      20127       5003          0          1 
      4641       5304      10227      20127       5003          0          1 
      4639       5304      10227      20127       5002          0          1 
      4641       5302      10227      20127       5002          0          1 
      4645       5303      10227      20127       5003          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8158       9301      10227      20127        104          0      10149 
      7797       8883      10227      20127        105          0      10171 
      7811       8889      10227      20127        109          0      10157 
      7801       8884      10227      20127        109          0      10160 
      7385       8419      10227      20127        101          0      10140 
      4658       5310      10227      20127        101          0      10136 
      4657       5312      10227      20127        101          0      10136 
      4649       5310      10227      20127        101          0      10140 
      4643       5308      10227      20127        101          0      10136 
      4647       5310      10227      20127        101          0      10140 


Latency: vcmpeqps r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     32102      40235      10227      10155      10143       5015          0 
     36776      46025      10227      11547      10572       5085          0 
     32679      40831      10227      10326      10191       5005          0 
     31957      39968      10227      10146      10143       5001          0 
     32044      40057      10227      10165      10151       4990          0 
     31971      40058      10227      10158      10139       5001          0 
     34376      42977      10227      10855      10367       5051          0 
     35062      43811      10227      10981      10388       5024          0 
     31923      40007      10227      10155      10135       4994          0 
     32242      40337      10227      10228      10174       5032          0 


Throughput: vcmpeqps r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4720       5396      10227      10127       5000       5000          0 
      4385       5009      10227      10127       5000       5000          0 
      4388       5007      10227      10127       5000       5000          0 
      4391       5007      10227      10127       5000       5000          0 
      4391       5007      10227      10127       5000       5000          0 
      4397       5008      10227      10127       5000       5000          0 
      4397       5007      10227      10127       5000       5000          0 
      4401       5007      10227      10127       5000       5000          0 
      4399       5007      10227      10127       5000       5000          0 
      4399       5007      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4613       5439      10227      10127          0          0          1 
      4245       5006      10227      10127          0          0          1 
      4252       5006      10227      10127          0          0          1 
      4252       5007      10227      10127          0          0          1 
      4254       5007      10227      10127          0          0          1 
      4258       5007      10227      10127          0          0          1 
      4263       5008      10227      10127          0          0          1 
      4265       5007      10227      10127          0          0          1 
      4263       5007      10227      10127          0          0          1 
      4261       5007      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5343       6087      10227      10127        101          0      10141 
      4396       5004      10227      10127        110          0      10167 
      4395       5003      10227      10127        110          0      10167 
      4396       5005      10227      10127        110          0      10169 
      4391       5005      10227      10127        100          0      10142 
      4389       5006      10227      10127        100          0      10142 
      4387       5007      10227      10127        100          0      10142 
      4383       5004      10227      10127        100          0      10142 
      4380       5005      10227      10127        100          0      10142 
      4377       5004      10227      10127        100          0      10142 


Throughput: vcmpeqps r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5761       6994      10227      20127       5097       4928       5006 
      4556       5361      10227      20127       5015       4985       5005 
      4568       5369      10227      20127       5011       4989       5006 
      4568       5365      10227      20127       5011       4989       5006 
      4556       5346      10227      20127       5011       4989       5006 
      4550       5346      10227      20127       5011       4989       5006 
      4538       5338      10227      20127       5009       4991       5006 
      4542       5345      10227      20127       5011       4989       5006 
      4540       5346      10227      20127       5011       4989       5006 
      4531       5340      10227      20127       5009       4991       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5375       5742      10227      20127       5005          0          1 
      5019       5359      10227      20127       5006          0          1 
      5026       5358      10227      20127       5006          0          1 
      5020       5346      10227      20127       5006          0          1 
      5011       5338      10227      20127       5006          0          1 
      5014       5343      10227      20127       5006          0          1 
      5013       5345      10227      20127       5006          0          1 
      5000       5336      10227      20127       5006          0          1 
      5005       5343      10227      20127       5006          0          1 
      5000       5344      10227      20127       5006          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5939       6786      10227      20127        101          0      20154 
      4685       5356      10227      20127        108          0      20163 
      4698       5366      10227      20127        108          0      20168 
      4692       5357      10227      20127        107          0      20165 
      4684       5343      10227      20127        100          0      20154 
      4682       5341      10227      20127        100          0      20154 
      4684       5339      10227      20127        100          0      20154 
      4696       5345      10227      20127        100          0      20154 
      4694       5341      10227      20127        100          0      20154 
      4692       5338      10227      20127        100          0      20154 


Latency: vcmpeqps r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34323      40351      10227      10131      10127       4985          0 
     33927      39992      10227      10140      10127       4989          0 
     34002      39990      10227      10135      10127       4983          0 
     33967      39990      10227      10138      10127       4986          0 
     33941      39990      10227      10129      10127       4987          0 
     34016      39990      10227      10129      10127       4987          0 
     33921      39992      10227      10129      10127       4987          0 
     34004      39990      10227      10129      10127       4987          0 
     33963      39990      10227      10129      10127       4987          0 
     33945      39990      10227      10129      10127       4987          0 


Throughput: vcmpeqps r256,r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      6546       7456      10227      10127       4997       5003          0 
      6200       7067      10227      10127       5000       5000          0 
      6163       7027      10227      10127       5000       5000          0 
      6163       7032      10227      10127       5000       5000          0 
      6163       7041      10227      10127       5000       5000          0 
      6046       6909      10227      10127       5000       5000          0 
      4380       5007      10227      10127       5000       5000          0 
      4386       5007      10227      10127       5000       5000          0 
      4385       5007      10227      10127       5000       5000          0 
      4390       5008      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      6871       7586      10227      10127          0          0          1 
      6370       7025      10227      10127          0          0          1 
      6379       7033      10227      10127          0          0          1 
      6388       7035      10227      10127          0          0          1 
      6417       7066      10227      10127          0          0          1 
      5353       5901      10227      10127          0          0          1 
      4538       5004      10227      10127          0          0          1 
      4540       5007      10227      10127          0          0          1 
      4532       5006      10227      10127          0          0          1 
      4528       5005      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      6849       7556      10227      10127         99          0      10143 
      6411       7067      10227      10127        108          0      10166 
      6380       7025      10227      10127        108          0      10167 
      6379       7026      10227      10127        104          0      10163 
      6379       7029      10227      10127        105          0      10169 
      5357       5907      10227      10127        100          0      10142 
      4534       5007      10227      10127        100          0      10142 
      4534       5006      10227      10127        100          0      10142 
      4530       5006      10227      10127        100          0      10142 
      4528       5006      10227      10127        100          0      10142 


Throughput: vcmpeqps r256,r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8689       9260      10227      20127       5043       4968       5000 
      8348       8889      10227      20127       5013       4987       5000 
      8342       8889      10227      20127       5017       4983       5000 
      8334       8889      10227      20127       5011       4989       5000 
      8322       8888      10227      20127       5011       4989       5000 
      5002       5345      10227      20127       5010       4990       5011 
      4997       5347      10227      20127       5012       4988       5006 
      4994       5341      10227      20127       5012       4988       5006 
      5002       5342      10227      20127       5012       4988       5006 
      5006       5344      10227      20127       5012       4988       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8652       9547      10227      20127       5000          0          1 
      8067       8889      10227      20127       5000          0          1 
      8080       8900      10227      20127       5000          0          1 
      8107       8942      10227      20127       5000          0          1 
      6776       7481      10227      20127       5006          0          1 
      4841       5345      10227      20127       5006          0          1 
      4841       5349      10227      20127       5006          0          1 
      4840       5352      10227      20127       5006          0          1 
      4833       5347      10227      20127       5004          0          1 
      4839       5351      10227      20127       5006          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      7979       9407      10227      20127         99          0      20155 
      7567       8930      10227      20127        103          0      20151 
      7525       8877      10227      20127        104          0      20168 
      7545       8889      10227      20127         98          0      20155 
      7549       8888      10227      20127         98          0      20154 
      7559       8892      10227      20127         98          0      20157 
      4548       5343      10227      20127        100          0      20154 
      4552       5346      10227      20127        100          0      20154 
      4544       5343      10227      20127        100          0      20154 
      4542       5345      10227      20127        100          0      20154 


Latency: vcmpltpd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     36378      40201      10227      10151      10127       4995          0 
     36283      39992      10227      10138      10127       4992          0 
     36203      39993      10227      10141      10127       4987          0 
     36244      39993      10227      10129      10127       4987          0 
     36245      39991      10227      10129      10127       4987          0 
     36204      39991      10227      10129      10127       4987          0 
     36283      39991      10227      10129      10127       4987          0 
     36184      39991      10227      10129      10127       4987          0 
     36283      39993      10227      10129      10127       4987          0 
     36202      39991      10227      10129      10127       4987          0 


Throughput: vcmpltpd r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4733       5408      10227      10127       5000       5000          0 
      4380       5004      10227      10127       5000       5000          0 
      4379       5007      10227      10127       5000       5000          0 
      4381       5007      10227      10127       5000       5000          0 
      4384       5007      10227      10127       5000       5000          0 
      4389       5007      10227      10127       5000       5000          0 
      4389       5007      10227      10127       5000       5000          0 
      4395       5009      10227      10127       5000       5000          0 
      4397       5008      10227      10127       5000       5000          0 
      4399       5007      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4693       5347      10227      10127          0          0          1 
      4399       5008      10227      10127          0          0          1 
      4399       5007      10227      10127          0          0          1 
      4395       5007      10227      10127          0          0          1 
      4393       5007      10227      10127          0          0          1 
      4392       5007      10227      10127          0          0          1 
      4391       5008      10227      10127          0          0          1 
      4389       5007      10227      10127          0          0          1 
      4386       5007      10227      10127          0          0          1 
      4379       5007      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5128       5463      10227      10127        102          0      10146 
      4699       5004      10227      10127        110          0      10168 
      4706       5005      10227      10127        110          0      10166 
      4710       5006      10227      10127        110          0      10169 
      4706       5008      10227      10127        110          0      10166 
      4700       5007      10227      10127        100          0      10142 
      4697       5006      10227      10127        100          0      10142 
      4696       5007      10227      10127        100          0      10142 
      4694       5007      10227      10127        100          0      10142 
      4687       5007      10227      10127        100          0      10142 


Throughput: vcmpltpd r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5337       5900      10227      20127       5095       4943       5006 
      4838       5355      10227      20127       5012       4988       5005 
      4847       5362      10227      20127       5012       4988       5006 
      4847       5358      10227      20127       5011       4989       5006 
      4839       5345      10227      20127       5011       4989       5006 
      4845       5346      10227      20127       5011       4989       5006 
      4839       5337      10227      20127       5009       4991       5006 
      4847       5345      10227      20127       5011       4989       5006 
      4853       5344      10227      20127       5011       4989       5006 
      4846       5340      10227      20127       5009       4991       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5111       5838      10227      20127       5005          0          1 
      4696       5360      10227      20127       5006          0          1 
      4694       5357      10227      20127       5006          0          1 
      4697       5355      10227      20127       5006          0          1 
      4691       5342      10227      20127       5006          0          1 
      4689       5341      10227      20127       5007          0          1 
      4693       5344      10227      20127       5006          0          1 
      4689       5340      10227      20127       5006          0          1 
      4679       5338      10227      20127       5006          0          1 
      4689       5345      10227      20127       5006          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5095       5814      10227      20127        102          0      20156 
      4923       5621      10227      20127        104          0      20159 
      4693       5360      10227      20127        106          0      20162 
      4683       5356      10227      20127        106          0      20164 
      4683       5357      10227      20127        106          0      20164 
      4675       5343      10227      20127        100          0      20154 
      4673       5338      10227      20127        100          0      20154 
      4683       5342      10227      20127        100          0      20154 
      4691       5343      10227      20127        100          0      20154 
      4687       5340      10227      20127        100          0      20154 


Latency: vcmpltpd r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     36513      40343      10227      10145      10127       4990          0 
     36269      39991      10227      10142      10127       4988          0 
     36228      39990      10227      10138      10127       4989          0 
     36221      39990      10227      10139      10127       4995          0 
     36271      39990      10227      10129      10127       4997          0 
     36191      39989      10227      10129      10127       4997          0 
     36287      39992      10227      10129      10127       4992          0 
     69620      42339      10227      10648      10494       5055          0 
     35067      39991      10227      10128      10127       4989          0 
     35030      39991      10227      10129      10127       4994          0 


Throughput: vcmpltpd r256,r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      6631       7579      10227      10127       5000       5000          0 
      6182       7067      10227      10127       5000       5000          0 
      6156       7028      10227      10127       5000       5000          0 
      6156       7026      10227      10127       5000       5000          0 
      6168       7031      10227      10127       5000       5000          0 
      5674       6465      10227      10127       5000       5000          0 
      4395       5007      10227      10127       5000       5000          0 
      4399       5007      10227      10127       5000       5000          0 
      4397       5007      10227      10127       5000       5000          0 
      4393       5007      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      7674       8456      10227      10127          0          0          1 
      6375       7025      10227      10127          0          0          1 
      6365       7021      10227      10127          0          0          1 
      6402       7067      10227      10127          0          0          1 
      5676       6274      10227      10127          0          0          1 
      4528       5007      10227      10127          0          0          1 
      4530       5009      10227      10127          0          0          1 
      4528       5007      10227      10127          0          0          1 
      4532       5007      10227      10127          0          0          1 
      4536       5008      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      6748       7434      10227      10127        101          0      10142 
      6387       7029      10227      10127        108          0      10171 
      6373       7025      10227      10127        104          0      10163 
      6366       7024      10227      10127        106          0      10168 
      6372       7036      10227      10127         98          0      10145 
      4571       5050      10227      10127        100          0      10142 
      4531       5005      10227      10127        100          0      10142 
      4526       5005      10227      10127        100          0      10142 
      4532       5005      10227      10127        100          0      10142 
      4536       5005      10227      10127        100          0      10142 


Throughput: vcmpltpd r256,r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8182       9328      10227      20127       5053       4947       5000 
      7762       8857      10227      20127       5014       4986       5000 
      7775       8881      10227      20127       5017       4983       5000 
      7775       8885      10227      20127       5011       4989       5000 
      6882       7859      10227      20127       5011       4989       5006 
      4687       5345      10227      20127       5012       4988       5006 
      4685       5342      10227      20127       5012       4988       5006 
      4687       5343      10227      20127       5012       4988       5010 
      4694       5347      10227      20127       5012       4988       5006 
      4692       5339      10227      20127       5012       4988       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8187       9359      10227      20127       5000          0          1 
      7777       8886      10227      20127       5000          0          1 
      7753       8850      10227      20127       5000          0          1 
      7788       8884      10227      20127       5000          0          1 
      7200       8205      10227      20127       5006          0          1 
      4690       5340      10227      20127       5004          0          1 
      4698       5345      10227      20127       5006          0          1 
      4687       5340      10227      20127       5006          0          1 
      4687       5340      10227      20127       5005          0          1 
      4687       5345      10227      20127       5006          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8184       9335      10227      20127        107          0      20147 
      7785       8889      10227      20127        100          0      20174 
      7785       8896      10227      20127        104          0      20142 
      7753       8863      10227      20127        100          0      20134 
      6587       7525      10227      20127        100          0      20154 
      4686       5346      10227      20127        100          0      20154 
      4688       5346      10227      20127        100          0      20154 
      4680       5338      10227      20127        100          0      20154 
      4694       5347      10227      20127        100          0      20154 
      4696       5344      10227      20127        100          0      20154 


Latency: vmaxps r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35249      40210      10227      10151      10127       4992          0 
     35108      39991      10227      10137      10127       4992          0 
     35025      39990      10227      10142      10127       4995          0 
     35121      39991      10227      10127      10127       4995          0 
     35033      39990      10227      10127      10127       4995          0 
     35083      39990      10227      10127      10127       4995          0 
     35083      39991      10227      10127      10127       4995          0 
     35034      39991      10227      10127      10127       4995          0 
     35116      39991      10227      10127      10127       4995          0 
     35025      39991      10227      10127      10127       4995          0 


Throughput: vmaxps r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4534       5162      10227      10127       5000       5000          0 
      4397       5005      10227      10127       5000       5000          0 
      4401       5007      10227      10127       5000       5000          0 
      4399       5007      10227      10127       5000       5000          0 
      4399       5010      10227      10127       5000       5000          0 
      4395       5008      10227      10127       5000       5000          0 
      4387       5007      10227      10127       5000       5000          0 
      4390       5007      10227      10127       5000       5000          0 
      4383       5006      10227      10127       5000       5000          0 
      4383       5009      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4570       5199      10227      10127          0          0          1 
      4396       5005      10227      10127          0          0          1 
      4393       5006      10227      10127          0          0          1 
      4394       5010      10227      10127          0          0          1 
      4389       5007      10227      10127          0          0          1 
      4381       5004      10227      10127          0          0          1 
      4382       5004      10227      10127          0          0          1 
      4381       5005      10227      10127          0          0          1 
      4377       5005      10227      10127          0          0          1 
      4386       5006      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4630       5273      10227      10127        103          0      10148 
      4394       5006      10227      10127        110          0      10169 
      4389       5006      10227      10127        110          0      10170 
      4389       5007      10227      10127        100          0      10140 
      4382       5006      10227      10127        100          0      10140 
      4383       5010      10227      10127        100          0      10140 
      4385       5008      10227      10127        100          0      10140 
      4384       5007      10227      10127        100          0      10140 
      4391       5007      10227      10127        100          0      10140 
      4391       5007      10227      10127        100          0      10140 


Throughput: vmaxps r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4858       5775      10227      20127       5009       5010       5003 
      4647       5309      10227      20127       5000       5000       5003 
      4649       5305      10227      20127       5000       5000       5003 
      4655       5311      10227      20127       5000       5000       5004 
      4654       5307      10227      20127       5000       5000       5004 
      4665       5310      10227      20127       5000       5000       5004 
      4661       5307      10227      20127       5000       5000       5004 
      4661       5302      10227      20127       5000       5000       5004 
      4657       5302      10227      20127       5000       5000       5002 
      4653       5302      10227      20127       5000       5000       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4863       5551      10227      20127       5003          0          1 
      4657       5312      10227      20127       5002          0          1 
      4661       5310      10227      20127       5002          0          1 
      4657       5301      10227      20127       5003          0          1 
      4659       5302      10227      20127       5003          0          1 
      4665       5303      10227      20127       5003          0          1 
      4668       5313      10227      20127       5007          0          1 
      4661       5307      10227      20127       5003          0          1 
      4657       5309      10227      20127       5004          0          1 
      4649       5303      10227      20127       5005          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4871       5560      10227      20127        110          0      10166 
      4655       5311      10227      20127        110          0      10170 
      4649       5304      10227      20127        110          0      10170 
      4651       5301      10227      20127        100          0      10140 
      4659       5304      10227      20127        100          0      10140 
      4659       5301      10227      20127        100          0      10140 
      4660       5301      10227      20127        100          0      10140 
      4651       5300      10227      20127        100          0      10140 
      4653       5300      10227      20127        100          0      10136 
      4655       5305      10227      20127        100          0      10140 


Latency: vmaxps r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35341      40339      10227      10134      10127       4990          0 
     35076      39994      10227      10134      10127       4989          0 
     35090      39991      10227      10143      10127       4993          0 
     35026      39990      10227      10127      10127       4992          0 
     35121      39992      10227      10127      10127       4993          0 
     67164      42859      10227      10649      10494       5046          0 
     33977      39991      10227      10137      10127       4992          0 
     33927      39991      10227      10127      10127       4995          0 
     34011      39991      10227      10127      10127       4995          0 
     33922      39991      10227      10127      10127       4995          0 


Throughput: vmaxps r256,r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      6541       7444      10227      10127       5000       5000          0 
      6165       7020      10227      10127       5000       5000          0 
      6204       7069      10227      10127       5000       5000          0 
      6176       7042      10227      10127       5000       5000          0 
      6190       7067      10227      10127       5000       5000          0 
      6151       7027      10227      10127       5000       5000          0 
      6147       7027      10227      10127       5000       5000          0 
      4381       5006      10227      10127       5000       5000          0 
      4382       5008      10227      10127       5000       5000          0 
      4384       5007      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      6178       7472      10227      10127          0          0          1 
      5960       7024      10227      10127          0          0          1 
      5956       7022      10227      10127          0          0          1 
      5968       7039      10227      10127          0          0          1 
      5960       7025      10227      10127          0          0          1 
      5962       7023      10227      10127          0          0          1 
      4255       5006      10227      10127          0          0          1 
      4258       5007      10227      10127          0          0          1 
      4262       5006      10227      10127          0          0          1 
      4262       5006      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      6729       7409      10227      10127        105          0      10160 
      6371       7021      10227      10127        110          0      10167 
      6408       7066      10227      10127        108          0      10164 
      6367       7031      10227      10127         98          0      10143 
      6385       7054      10227      10127         98          0      10140 
      6348       7021      10227      10127        100          0      10140 
      5490       6069      10227      10127        100          0      10140 
      4530       5004      10227      10127        100          0      10140 
      4530       5004      10227      10127        100          0      10140 
      4542       5009      10227      10127        100          0      10140 


Throughput: vmaxps r256,r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      7888       9293      10227      20127       5029       5026       5000 
      7510       8858      10227      20127       5000       5000       5000 
      7502       8855      10227      20127       5000       5000       5000 
      7487       8829      10227      20127       5000       5000       5000 
      7321       8627      10227      20127       5000       5000       5003 
      4502       5302      10227      20127       5000       5000       5003 
      4510       5304      10227      20127       5000       5000       5002 
      4510       5302      10227      20127       5000       5000       5002 
      4514       5303      10227      20127       5000       5000       5003 
      4511       5303      10227      20127       5000       5000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8368       9223      10227      20127       5000          0          1 
      8076       8895      10227      20127       5000          0          1 
      8019       8838      10227      20127       5000          0          1 
      8011       8835      10227      20127       5000          0          1 
      7053       7792      10227      20127       5003          0          1 
      4798       5302      10227      20127       5002          0          1 
      4794       5303      10227      20127       5003          0          1 
      4795       5303      10227      20127       5003          0          1 
      4798       5302      10227      20127       5002          0          1 
      4808       5306      10227      20127       5003          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8237       9681      10227      20127        113          0      10182 
      7546       8867      10227      20127        100          0      10164 
      7542       8872      10227      20127        104          0      10170 
      7502       8836      10227      20127         98          0      10142 
      7474       8811      10227      20127        108          0      10170 
      4495       5303      10227      20127        100          0      10140 
      4489       5302      10227      20127        100          0      10140 
      4495       5303      10227      20127        100          0      10140 
      4497       5301      10227      20127        100          0      10140 
      4501       5302      10227      20127        100          0      10140 


Latency: vminpd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35234      40191      10227      10134      10127       4996          0 
     35097      39989      10227      10142      10127       4989          0 
     35022      39991      10227      10143      10127       4991          0 
     35116      39992      10227      10127      10127       4994          0 
     35022      39989      10227      10127      10127       4991          0 
     35085      39989      10227      10127      10127       4991          0 
     35070      39989      10227      10127      10127       4991          0 
     35036      39993      10227      10127      10127       4991          0 
     35113      39990      10227      10127      10127       4991          0 
     35016      39989      10227      10127      10127       4991          0 


Throughput: vminpd r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4562       5201      10227      10127       5000       5000          0 
      4390       5004      10227      10127       5000       5000          0 
      4395       5005      10227      10127       5000       5000          0 
      4399       5006      10227      10127       5000       5000          0 
      4403       5009      10227      10127       5000       5000          0 
      4395       5004      10227      10127       5000       5000          0 
      4397       5006      10227      10127       5000       5000          0 
      4393       5004      10227      10127       5000       5000          0 
      4390       5006      10227      10127       5000       5000          0 
      4391       5008      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4570       5203      10227      10127          0          0          1 
      4391       5005      10227      10127          0          0          1 
      4390       5005      10227      10127          0          0          1 
      4389       5004      10227      10127          0          0          1 
      4385       5005      10227      10127          0          0          1 
      4386       5010      10227      10127          0          0          1 
      4381       5008      10227      10127          0          0          1 
      4383       5004      10227      10127          0          0          1 
      4385       5005      10227      10127          0          0          1 
      4391       5004      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4615       5262      10227      10127        111          0      10158 
      4389       5007      10227      10127        110          0      10169 
      4383       5007      10227      10127        110          0      10170 
      4380       5006      10227      10127        100          0      10140 
      4381       5009      10227      10127        100          0      10140 
      4385       5009      10227      10127        100          0      10140 
      4386       5007      10227      10127        100          0      10140 
      4387       5007      10227      10127        100          0      10140 
      4391       5007      10227      10127        100          0      10140 
      4393       5006      10227      10127        100          0      10140 


Throughput: vminpd r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5083       5610      10227      20127       5009       5010       5004 
      4815       5308      10227      20127       5000       5000       5002 
      4821       5311      10227      20127       5000       5000       5004 
      4817       5302      10227      20127       5000       5000       5004 
      4814       5301      10227      20127       5000       5000       5004 
      4813       5303      10227      20127       5000       5000       5004 
      4815       5306      10227      20127       5000       5000       5002 
      4806       5302      10227      20127       5000       5000       5003 
      4803       5302      10227      20127       5000       5000       5003 
      4800       5303      10227      20127       5000       5000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4861       5545      10227      20127       5003          0          1 
     37750       8330      10228      20330       5038          3         39 
      6225       7162      10227      20137       5004          0          6 
      6711       7680      10227      20215       5053          0         20 
      4665       5311      10227      20127       5003          0          1 
      4659       5305      10227      20127       5003          0          1 
      4655       5302      10227      20127       5003          0          1 
      4653       5301      10227      20127       5001          0          1 
      4654       5305      10227      20127       5003          0          1 
      4653       5309      10227      20127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4740       5577      10227      20127        110          0      10168 
      4502       5302      10227      20127        100          0      10140 
      4501       5302      10227      20127        100          0      10140 
      4501       5303      10227      20127        100          0      10140 
      4497       5303      10227      20127        100          0      10140 
      4493       5305      10227      20127        100          0      10140 
      4497       5302      10227      20127        100          0      10140 
      4499       5302      10227      20127        100          0      10140 
      4504       5302      10227      20127        100          0      10140 
      4504       5302      10227      20127        100          0      10140 


Latency: vminpd r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35419      40428      10227      10148      10127       5000          0 
     35074      39992      10227      10134      10127       5000          0 
     35084      39991      10227      10142      10127       5000          0 
     35026      39992      10227      10127      10127       5000          0 
     35114      39992      10227      10127      10127       5000          0 
     35020      39994      10227      10127      10127       5000          0 
     35101      39992      10227      10127      10127       5000          0 
     35060      39992      10227      10127      10127       5000          0 
     35048      39992      10227      10127      10127       5000          0 
     35107      39991      10227      10127      10127       5000          0 


Throughput: vminpd r256,r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      6334       7224      10227      10127       5000       5000          0 
      6172       7046      10227      10127       5000       5000          0 
      6189       7067      10227      10127       5000       5000          0 
      6154       7032      10227      10127       5000       5000          0 
      6169       7047      10227      10127       5000       5000          0 
      6068       6923      10227      10127       5000       5000          0 
      4395       5007      10227      10127       5000       5000          0 
      4393       5006      10227      10127       5000       5000          0 
      4403       5010      10227      10127       5000       5000          0 
      4401       5008      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      7173       8196      10227      10127          0          0          1 
      6191       7067      10227      10127          0          0          1 
      6162       7028      10227      10127          0          0          1 
      6166       7028      10227      10127          0          0          1 
      6168       7024      10227      10127          0          0          1 
      4397       5006      10227      10127          0          0          1 
      4393       5009      10227      10127          0          0          1 
      4391       5007      10227      10127          0          0          1 
      4391       5007      10227      10127          0          0          1 
      4387       5007      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      6724       7410      10227      10127        109          0      10166 
      6416       7066      10227      10127        108          0      10159 
      6377       7028      10227      10127        104          0      10167 
      6374       7030      10227      10127        104          0      10165 
      6389       7052      10227      10127         98          0      10141 
      6359       7023      10227      10127        100          0      10140 
      4526       5003      10227      10127        100          0      10140 
      4528       5005      10227      10127        100          0      10140 
      4522       5003      10227      10127        100          0      10140 
      4524       5004      10227      10127        100          0      10140 


Throughput: vminpd r256,r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      7887       9295      10227      20127       5026       5029       5000 
      7505       8854      10227      20127       5000       5000       5000 
      7532       8883      10227      20127       5000       5000       5000 
      7514       8855      10227      20127       5000       5000       5000 
      7552       8891      10227      20127       5000       5000       5000 
      6824       8027      10227      20127       5000       5000       5003 
      4512       5303      10227      20127       5000       5000       5004 
      4513       5302      10227      20127       5000       5000       5003 
      4510       5302      10227      20127       5000       5000       5003 
      4508       5302      10227      20127       5000       5000       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8229       9398      10227      20127       5000          0          1 
      7755       8865      10227      20127       5000          0          1 
      7761       8863      10227      20127       5000          0          1 
      7779       8873      10227      20127       5000          0          1 
      7312       8333      10227      20127       5004          0          1 
      4661       5311      10227      20127       5002          0          1 
      4667       5309      10227      20127       5003          0          1 
      4665       5308      10227      20127       5003          0          1 
      4659       5309      10227      20127       5003          0          1 
      4664       5314      10227      20127       5007          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8084       9225      10227      20127        108          0      10170 
      7746       8849      10227      20127        108          0      10169 
      7796       8901      10227      20127        106          0      10174 
      7747       8839      10227      20127         97          0      10137 
      6927       7893      10227      20127        100          0      10140 
      4659       5305      10227      20127        100          0      10140 
      4663       5303      10227      20127        100          0      10140 
      4665       5304      10227      20127        100          0      10140 
      4657       5301      10227      20127        100          0      10140 
      4657       5302      10227      20127        100          0      10137 


Latency: vandps r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8672      10196      10227      10153      10127       3307          0 
      8490       9994      10227      10156      10127       3297          0 
      8482       9996      10227      10155      10127       3299          0 
      8473       9995      10227      10158      10127       3305          0 
      8472       9995      10227      10156      10127       3302          0 
      8480       9995      10227      10131      10127       3301          0 
      8490       9995      10227      10131      10127       3301          0 
      8500       9994      10227      10131      10127       3301          0 
      8512       9997      10227      10131      10127       3301          0 
      8502       9995      10227      10131      10127       3301          0 


Throughput: vandps r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      3194       3539      10227      10127       3328       3333          0 
      3041       3362      10227      10127       3330       3334          0 
      3043       3362      10227      10127       3330       3331          0 
      3027       3349      10227      10127       3331       3334          0 
      3039       3354      10227      10127       3331       3334          0 
      3033       3349      10227      10127       3331       3334          0 
      3037       3351      10227      10127       3331       3334          0 
      3037       3348      10227      10127       3331       3334          0 
      3041       3352      10227      10127       3331       3334          0 
      3045       3353      10227      10127       3331       3334          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3132       3566      10227      10127          0          0       3337 
      2950       3358      10227      10127          0          0       3337 
      2946       3360      10227      10127          0          0       3338 
      2946       3359      10227      10127          0          0       3340 
      2932       3349      10227      10127          0          0       3336 
      2935       3351      10227      10127          0          0       3336 
      2930       3350      10227      10127          0          0       3336 
      2929       3349      10227      10127          0          0       3336 
      2926       3349      10227      10127          0          0       3336 
      2930       3349      10227      10127          0          0       3336 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3153       3588      10227      10127        101          0      10145 
      2950       3362      10227      10127        108          0      10163 
      2954       3366      10227      10127        108          0      10164 
      2954       3367      10227      10127        108          0      10164 
      2938       3349      10227      10127        100          0      10150 
      2936       3349      10227      10127        100          0      10150 
      2932       3349      10227      10127        100          0      10150 
      2932       3350      10227      10127        100          0      10150 
      2934       3354      10227      10127        100          0      10150 
      2932       3349      10227      10127        100          0      10150 


Throughput: vandps r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4625       5272      10227      20127       3268       3344       5000 
      4417       5040      10227      20127       3249       3319       5000 
      4423       5044      10227      20127       3260       3320       5000 
      4415       5044      10227      20127       3257       3315       5000 
      4397       5024      10227      20127       3257       3319       5000 
      4396       5024      10227      20127       3256       3322       5000 
      4401       5023      10227      20127       3259       3317       5000 
      4402       5025      10227      20127       3254       3323       5000 
      4405       5026      10227      20127       3259       3317       5000 
      4404       5024      10227      20127       3254       3323       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4480       5264      10227      20127       5000          0       3439 
      4287       5039      10227      20127       5000          0       3424 
      4271       5025      10227      20127       5000          0       3427 
      4284       5046      10227      20127       5000          0       3425 
      4266       5026      10227      20127       5000          0       3427 
      4260       5023      10227      20127       5000          0       3430 
      4258       5023      10227      20127       5000          0       3427 
      4254       5023      10227      20127       5000          0       3425 
      4259       5024      10227      20127       5000          0       3422 
      4259       5025      10227      20127       5000          0       3427 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4633       5281      10227      20127        111          0      10162 
      4429       5046      10227      20127        111          0      10167 
      4435       5047      10227      20127        111          0      10167 
      4435       5049      10227      20127        111          0      10170 
      4419       5029      10227      20127        101          0      10140 
      4427       5029      10227      20127        101          0      10140 
      4421       5028      10227      20127        101          0      10140 
      4417       5031      10227      20127        101          0      10140 
      4417       5030      10227      20127        101          0      10140 
      4417       5029      10227      20127        101          0      10140 


Latency: vandps r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9078      10342      10227      10173      10127       3296          0 
      8766       9994      10227      10164      10127       3295          0 
      8756       9996      10227      10159      10127       3296          0 
      8746       9995      10227      10132      10127       3295          0 
      8748       9995      10227      10132      10127       3295          0 
      8758       9995      10227      10132      10127       3295          0 
      8766       9995      10227      10132      10127       3295          0 
      8776       9997      10227      10131      10127       3295          0 
      8779       9997      10227      10132      10127       3295          0 
      8772       9995      10227      10132      10127       3295          0 


Throughput: vandps r256,r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      3172       3738      10227      10127       3328       3333          0 
      2845       3350      10227      10127       3331       3334          0 
      2851       3354      10227      10127       3331       3334          0 
      2847       3351      10227      10127       3331       3334          0 
      2845       3348      10227      10127       3331       3334          0 
      2849       3350      10227      10127       3331       3334          0 
      2851       3351      10227      10127       3331       3334          0 
      2855       3353      10227      10127       3331       3334          0 
      2853       3352      10227      10127       3331       3334          0 
      2853       3350      10227      10127       3331       3334          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3250       3717      10227      10127          0          0       3337 
      2944       3363      10227      10127          0          0       3337 
      2946       3361      10227      10127          0          0       3340 
      2952       3364      10227      10127          0          0       3339 
      2934       3350      10227      10127          0          0       3336 
      2936       3348      10227      10127          0          0       3336 
      2936       3348      10227      10127          0          0       3336 
      2940       3348      10227      10127          0          0       3336 
      2944       3349      10227      10127          0          0       3336 
      2944       3352      10227      10127          0          0       3336 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3279       3727      10227      10127        102          0      10151 
      2954       3363      10227      10127        108          0      10160 
      2956       3365      10227      10127        108          0      10166 
      2942       3350      10227      10127        100          0      10150 
      2948       3360      10227      10127        108          0      10161 
      2936       3349      10227      10127        100          0      10150 
      2934       3348      10227      10127        100          0      10150 
      2938       3353      10227      10127        100          0      10150 
      2932       3347      10227      10127        100          0      10150 
      2932       3351      10227      10127        100          0      10150 


Throughput: vandps r256,r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4714       5389      10227      20127       3269       3314       5000 
      4413       5042      10227      20127       3252       3290       5000 
      4399       5023      10227      20127       3252       3290       5000 
      4405       5024      10227      20127       3246       3302       5000 
      4405       5023      10227      20127       3251       3293       5000 
      4413       5027      10227      20127       3246       3302       5000 
      4429       5042      10227      20127       3250       3291       5000 
      4413       5024      10227      20127       3253       3297       5000 
      4415       5024      10227      20127       3246       3302       5000 
      4431       5042      10227      20127       3250       3298       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4768       5436      10227      20127       5000          0       3470 
      4429       5048      10227      20127       5000          0       3458 
      4435       5049      10227      20127       5000          0       3464 
      4437       5047      10227      20127       5000          0       3457 
      4417       5029      10227      20127       5000          0       3457 
      4415       5029      10227      20127       5000          0       3452 
      4415       5034      10227      20127       5000          0       3451 
      4409       5030      10227      20127       5000          0       3451 
      4411       5030      10227      20127       5000          0       3458 
      4401       5030      10227      20127       5000          0       3457 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4728       5400      10227      20127        111          0      10166 
      4417       5049      10227      20127        111          0      10167 
      4419       5048      10227      20127        111          0      10167 
      4425       5046      10227      20127        111          0      10170 
      4427       5047      10227      20127        111          0      10170 
      4413       5030      10227      20127        101          0      10140 
      4419       5032      10227      20127        101          0      10140 
      4419       5031      10227      20127        101          0      10140 
      4421       5029      10227      20127        101          0      10140 
      4421       5029      10227      20127        101          0      10140 


Latency: vorpd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9520      10175      10227      10142      10127       3302          0 
      9361       9993      10227      10158      10127       3295          0 
      9371       9995      10227      10156      10127       3302          0 
      9382       9995      10227      10131      10127       3301          0 
      9387       9994      10227      10131      10127       3301          0 
      9377       9996      10227      10131      10127       3301          0 
      9367       9995      10227      10131      10127       3301          0 
      9353       9995      10227      10131      10127       3301          0 
      9349       9995      10227      10131      10127       3301          0 
      9361       9994      10227      10131      10127       3301          0 


Throughput: vorpd r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      3228       3561      10227      10127       3330       3334          0 
      3051       3365      10227      10127       3330       3334          0 
      3047       3361      10227      10127       3330       3331          0 
      3051       3365      10227      10127       3330       3333          0 
      3053       3363      10227      10127       3330       3333          0 
      3041       3348      10227      10127       3331       3334          0 
      3043       3348      10227      10127       3331       3334          0 
      3039       3349      10227      10127       3331       3334          0 
      3043       3353      10227      10127       3331       3334          0 
      3037       3349      10227      10127       3331       3334          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3211       3553      10227      10127          0          0       3337 
      3037       3363      10227      10127          0          0       3339 
      3035       3361      10227      10127          0          0       3340 
      3030       3354      10227      10127          0          0       3336 
      3027       3352      10227      10127          0          0       3336 
      3029       3350      10227      10127          0          0       3336 
      3032       3348      10227      10127          0          0       3336 
      3033       3350      10227      10127          0          0       3336 
      3035       3352      10227      10127          0          0       3336 
      3037       3354      10227      10127          0          0       3336 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3168       3613      10227      10127        103          0      10153 
      2954       3363      10227      10127        108          0      10164 
      2957       3362      10227      10127        108          0      10166 
      2944       3349      10227      10127        100          0      10150 
      2946       3350      10227      10127        100          0      10150 
      2946       3353      10227      10127        100          0      10146 
      2944       3349      10227      10127        100          0      10150 
      2943       3349      10227      10127        100          0      10150 
      2940       3349      10227      10127        100          0      10150 
      2942       3351      10227      10127        100          0      10150 


Throughput: vorpd r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4627       5277      10227      20127       3271       3338       5000 
      4421       5043      10227      20127       3253       3321       5000 
      4403       5030      10227      20127       3257       3319       5000 
      4393       5022      10227      20127       3258       3318       5000 
      4399       5024      10227      20127       3260       3319       5000 
      4397       5023      10227      20127       3253       3318       5000 
      4405       5028      10227      20127       3261       3321       5000 
      4407       5025      10227      20127       3253       3318       5000 
      4407       5023      10227      20127       3260       3314       5000 
      4409       5023      10227      20127       3258       3318       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4615       5274      10227      20127       5000          0       3442 
      4411       5043      10227      20127       5000          0       3426 
      4413       5040      10227      20127       5000          0       3424 
      4413       5040      10227      20127       5000          0       3425 
      4405       5027      10227      20127       5000          0       3426 
      4409       5024      10227      20127       5000          0       3423 
      4409       5024      10227      20127       5000          0       3426 
      4413       5023      10227      20127       5000          0       3423 
      4413       5024      10227      20127       5000          0       3426 
      4415       5026      10227      20127       5000          0       3423 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4765       5261      10227      20127        105          0      10153 
      4567       5039      10227      20127        110          0      10167 
      4570       5040      10227      20127        110          0      10167 
      4578       5043      10227      20127        110          0      10170 
      4581       5047      10227      20127        110          0      10170 
      4564       5026      10227      20127        100          0      10140 
      4558       5025      10227      20127        100          0      10140 
      4554       5024      10227      20127        100          0      10140 
      4551       5023      10227      20127        100          0      10137 
      4549       5024      10227      20127        100          0      10137 


Latency: vorpd r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9363      10340      10227      10155      10127       3297          0 
      9063       9994      10227      10149      10127       3295          0 
      9072       9995      10227      10159      10127       3295          0 
      9074       9995      10227      10131      10127       3294          0 
      9066       9995      10227      10131      10127       3294          0 
      9056       9997      10227      10131      10127       3294          0 
      9048       9997      10227      10132      10127       3295          0 
      9036       9995      10227      10132      10127       3295          0 
      9046       9995      10227      10132      10127       3295          0 
      9054       9995      10227      10132      10127       3295          0 


Throughput: vorpd r256,r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      3227       3682      10227      10127       3330       3334          0 
      2948       3362      10227      10127       3330       3331          0 
      2938       3350      10227      10127       3331       3334          0 
      2946       3355      10227      10127       3331       3334          0 
      2942       3349      10227      10127       3331       3334          0 
      2942       3352      10227      10127       3331       3334          0 
      2944       3349      10227      10127       3331       3334          0 
      2946       3353      10227      10127       3331       3334          0 
      2950       3355      10227      10127       3331       3334          0 
      2944       3353      10227      10127       3331       3334          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3178       3738      10227      10127          0          0       3340 
      2855       3363      10227      10127          0          0       3337 
      2853       3360      10227      10127          0          0       3340 
      2859       3367      10227      10127          0          0       3337 
      2845       3349      10227      10127          0          0       3336 
      2841       3349      10227      10127          0          0       3336 
      2847       3349      10227      10127          0          0       3336 
      2845       3349      10227      10127          0          0       3336 
      2849       3354      10227      10127          0          0       3336 
      2845       3350      10227      10127          0          0       3336 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3269       3729      10227      10127        103          0      10154 
      2946       3360      10227      10127        108          0      10163 
      2950       3362      10227      10127        108          0      10160 
      2954       3362      10227      10127        108          0      10164 
      2942       3347      10227      10127        100          0      10150 
      2940       3347      10227      10127        100          0      10150 
      2936       3349      10227      10127        100          0      10150 
      2940       3352      10227      10127        100          0      10150 
      2934       3351      10227      10127        100          0      10150 
      2930       3347      10227      10127        100          0      10150 


Throughput: vorpd r256,r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4787       5441      10227      20127       3269       3314       5000 
      4430       5044      10227      20127       3250       3291       5000 
      4410       5024      10227      20127       3251       3293       5000 
      4407       5024      10227      20127       3246       3302       5000 
      4404       5023      10227      20127       3251       3293       5000 
      4399       5023      10227      20127       3258       3291       5000 
      4404       5026      10227      20127       3251       3293       5000 
      4399       5024      10227      20127       3246       3302       5000 
      4398       5023      10227      20127       3251       3293       5000 
      4398       5024      10227      20127       3258       3291       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4904       5403      10227      20127       5000          0       3463 
      4568       5039      10227      20127       5000          0       3455 
      4578       5048      10227      20127       5000          0       3466 
      4552       5024      10227      20127       5000          0       3453 
      4563       5041      10227      20127       5000          0       3456 
      4546       5023      10227      20127       5000          0       3460 
      4542       5023      10227      20127       5000          0       3454 
      4548       5025      10227      20127       5000          0       3457 
      4548       5026      10227      20127       5000          0       3453 
      4546       5023      10227      20127       5000          0       3458 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4744       5421      10227      20127        110          0      10168 
      4413       5039      10227      20127        110          0      10167 
      4419       5041      10227      20127        110          0      10170 
      4410       5026      10227      20127        100          0      10140 
      4425       5044      10227      20127        110          0      10170 
      4415       5023      10227      20127        100          0      10140 
      4413       5023      10227      20127        100          0      10140 
      4411       5022      10227      20127        100          0      10140 
      4411       5024      10227      20127        100          0      10140 
      4409       5024      10227      20127        100          0      10140 


Latency: vpermilps r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8819      10356      10227      10136      10127          0          0 
      8496       9990      10227      10153      10127          0          0 
      8484       9990      10227      10165      10127          0          0 
      8478       9989      10227      10160      10127          0          0 
      8472       9991      10227      10135      10127          0          0 
     19340      11402      10228      10492      10351         62          0 
      8571      10366      10227      10197      10169          2          0 
      8507       9989      10227      10131      10127          0          0 
      8502       9989      10227      10131      10127          0          0 
      8498       9989      10227      10131      10127          0          0 


Throughput: vpermilps r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9454      10759      10227      10127          0          0          0 
      8767       9991      10227      10127          0          0          0 
      8761       9994      10227      10127          0          0          0 
      8745       9991      10227      10127          0          0          0 
      8742       9991      10227      10127          0          0          0 
      8750       9991      10227      10127          0          0          0 
      8760       9992      10227      10127          0          0          0 
      8769       9993      10227      10127          0          0          0 
      8779       9993      10227      10127          0          0          0 
      8774       9991      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9256      10912      10227      10127          0          0      10001 
      8467       9992      10227      10127          0          0      10001 
      8479       9992      10227      10127          0          0      10001 
      8485       9991      10227      10127          0          0      10001 
      8495       9991      10227      10127          0          0      10001 
      8503       9991      10227      10127          0          0      10001 
      8503       9992      10227      10127          0          0      10001 
      8489       9992      10227      10127          0          0      10001 
      8483       9991      10227      10127          0          0      10001 
      8475       9991      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8813      10350      10227      10127        104          0      10147 
      8498       9990      10227      10127        110          0      10158 
      8486       9990      10227      10127        100          0      10135 
      8481       9990      10227      10127        100          0      10137 
      8474       9992      10227      10127        100          0      10135 
      8480       9992      10227      10127        100          0      10135 
      8490       9990      10227      10127        100          0      10137 
      8494       9990      10227      10127        100          0      10135 
      8508       9990      10227      10127        100          0      10137 
      8505       9991      10227      10127        100          0      10135 


Throughput: vpermilps r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9232      10187      10227      20127          0          0       5004 
      9052       9997      10227      20127          0          0       5003 
      9040       9998      10227      20127          0          0       5004 
      9042       9998      10227      20127          0          0       5004 
      9055       9998      10227      20127          0          0       5004 
      9065       9998      10227      20127          0          0       5004 
      9072       9998      10227      20127          0          0       5004 
      9076       9998      10227      20127          0          0       5004 
      9066       9998      10227      20127          0          0       5004 
      9058       9998      10227      20127          0          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8690      10231      10227      20127       5003          0      10014 
      8478       9998      10227      20127       5003          0      10001 
      8471       9998      10227      20127       5003          0      10001 
      8486      10000      10227      20127       5003          0      10001 
      8490       9999      10227      20127       5003          0      10001 
      8500       9998      10227      20127       5003          0      10001 
      8508       9999      10227      20127       5003          0      10001 
      8508       9998      10227      20127       5003          0      10001 
      8502       9999      10227      20127       5003          0      10001 
      8490       9999      10227      20127       5003          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8687      10229      10227      20127        102          0      20145 
      8483      10004      10227      20127        111          0      20167 
      8475      10005      10227      20127        111          0      20169 
      8481      10004      10227      20127        101          0      20142 
      8495      10005      10227      20127        101          0      20142 
      8501      10005      10227      20127        101          0      20142 
      8511      10004      10227      20127        101          0      20142 
      8513      10005      10227      20127        101          0      20142 
      8504      10005      10227      20127        101          0      20142 
      8493      10004      10227      20127        101          0      20142 


Latency: vpermilps r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8942      10535      10227      10136      10127          0          0 
      8472       9990      10227      10155      10127          0          0 
      8466       9991      10227      10132      10127          0          0 
      8476       9990      10227      10138      10127          0          0 
      8484       9990      10227      10138      10127          0          0 
      8492       9990      10227      10137      10127          0          0 
      8506       9990      10227      10131      10127          0          0 
      8498       9991      10227      10137      10127          0          0 
      8490       9991      10227      10131      10127          0          0 
      8478       9990      10227      10137      10127          0          0 


Throughput: vpermilps r256,r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9309      10600      10227      10127          0          0          0 
      8768       9992      10227      10127          0          0          0 
      8754       9993      10227      10127          0          0          0 
      8744       9993      10227      10127          0          0          0 
      8746       9991      10227      10127          0          0          0 
      8752       9991      10227      10127          0          0          0 
      8764       9991      10227      10127          0          0          0 
      8772       9991      10227      10127          0          0          0 
      8781       9991      10227      10127          0          0          0 
      8773       9991      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9176      10474      10227      10127          0          0      10001 
      8759       9989      10227      10127          0          0      10001 
      8771       9990      10227      10127          0          0      10001 
      8777       9989      10227      10127          0          0      10001 
      8772       9991      10227      10127          0          0      10001 
      8768       9991      10227      10127          0          0      10001 
      8756       9989      10227      10127          0          0      10001 
      8746       9989      10227      10127          0          0      10001 
      9200      10534      10227      10175         -1          0      10022 
      8941      10259      10227      10133          0          0      10004 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9091      10344      10227      10128        109          0      10160 
      8776       9992      10227      10127        110          0      10159 
      8764       9991      10227      10127        110          0      10155 
      8758       9990      10227      10127        110          0      10156 
      8746       9990      10227      10127        110          0      10158 
      8738       9990      10227      10127        100          0      10136 
      8748       9990      10227      10127        100          0      10136 
      8760       9992      10227      10127        100          0      10136 
      8768       9990      10227      10127        100          0      10136 
      8777       9990      10227      10127        100          0      10136 


Throughput: vpermilps r256,r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9462      11111      10227      20127          1          0       5004 
      8511      10006      10227      20127          1          0       5004 
      8499      10004      10227      20127          1          0       5003 
      8493      10003      10227      20127          1          0       5003 
      8484      10005      10227      20127          1          0       5003 
      8487      10004      10227      20127          1          0       5003 
      8491      10004      10227      20127          1          0       5003 
      8505      10005      10227      20127          1          0       5003 
      8511      10004      10227      20127          1          0       5003 
      8519      10004      10227      20127          1          0       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9076      10356      10227      20127       5003          0      10007 
      8771      10000      10227      20127       5004          0      10001 
      8779       9999      10227      20127       5004          0      10001 
      8780      10000      10227      20127       5004          0      10001 
      8774       9998      10227      20127       5004          0      10001 
      8760       9998      10227      20127       5004          0      10001 
      8753       9999      10227      20127       5004          0      10001 
      8747      10000      10227      20127       5004          0      10001 
      8756      10002      10227      20127       5004          0      10001 
      8765      10000      10227      20127       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9090      10354      10227      20127        101          0      20144 
      8783       9998      10227      20127        110          0      20166 
      8774       9998      10227      20127        110          0      20168 
      8766       9998      10227      20127        110          0      20165 
      8756       9998      10227      20127        100          0      20142 
      8748       9998      10227      20127        100          0      20142 
      8750       9997      10227      20127        100          0      20142 
      8760       9998      10227      20127        100          0      20142 
      8770       9998      10227      20127        100          0      20142 
      8781       9997      10227      20127        100          0      20142 


Latency: vpermilpd r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9112      10376      10227      10149      10127          0          0 
      8780       9990      10227      10162      10127          0          0 
      8768       9991      10227      10131      10127          0          0 
      8760       9991      10227      10131      10127          0          0 
      8754       9992      10227      10131      10127          0          0 
      8742       9992      10227      10131      10127          0          0 
      8744       9991      10227      10131      10127          0          0 
      8754       9991      10227      10131      10127          0          0 
      8770       9991      10227      10131      10127          0          0 
      8776       9992      10227      10132      10127          0          0 


Throughput: vpermilpd r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9688      10342      10227      10127          0          0          0 
      9369       9993      10227      10127          0          0          0 
      9379       9992      10227      10127          0          0          0 
      9385       9991      10227      10127          0          0          0 
      9377       9991      10227      10127          0          0          0 
      9368       9991      10227      10127          0          0          0 
      9356       9991      10227      10127          0          0          0 
      9348       9992      10227      10127          0          0          0 
      9353       9991      10227      10127          0          0          0 
      9365       9991      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9290      10593      10227      10127          0          0      10001 
      8772       9993      10227      10127          0          0      10001 
      8777       9990      10227      10127          0          0      10001 
      8767       9991      10227      10127          0          0      10001 
      8761       9991      10227      10127          0          0      10001 
      8749       9991      10227      10127          0          0      10001 
      8741       9991      10227      10127          0          0      10001 
      8749       9991      10227      10127          0          0      10001 
      8757       9991      10227      10127          0          0      10001 
      8765       9991      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9106      10364      10227      10127        114          0      10163 
      8771       9993      10227      10127        110          0      10159 
      8759       9993      10227      10127        110          0      10160 
      8749       9993      10227      10127        110          0      10158 
      8743       9992      10227      10127        100          0      10131 
      8749       9994      10227      10127        100          0      10135 
      8761       9994      10227      10127        100          0      10135 
      8767       9992      10227      10127        100          0      10135 
      8780       9993      10227      10127        100          0      10135 
      8778       9992      10227      10127        100          0      10135 


Throughput: vpermilpd r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9141      10413      10227      20127          0          0       5004 
      8783       9995      10227      20127          0          0       5003 
      8778       9996      10227      20127          0          0       5004 
      8768       9997      10227      20127          0          0       5004 
      8758       9998      10227      20127          0          0       5004 
      8750       9999      10227      20127          0          0       5004 
      8750       9998      10227      20127          0          0       5004 
      8758       9997      10227      20127          0          0       5004 
      8772       9999      10227      20127          0          0       5004 
      8777       9997      10227      20127          0          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9007      10259      10227      20127       5003          0      10014 
      8771       9997      10227      20127       5004          0      10001 
      8765       9999      10227      20127       5003          0      10001 
      8749       9997      10227      20127       5004          0      10001 
      8745       9998      10227      20127       5004          0      10001 
      8755      10001      10227      20127       5004          0      10001 
      8764      10000      10227      20127       5004          0      10001 
      8772       9998      10227      20127       5004          0      10001 
      8784       9999      10227      20127       5004          0      10001 
      8777       9999      10227      20127       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9231      10206      10227      20127        101          0      20144 
      9036       9997      10227      20127        110          0      20164 
      9046       9998      10227      20127        110          0      20165 
      9058       9999      10227      20127        110          0      20169 
      9070       9999      10227      20127        100          0      20142 
      9078       9999      10227      20127        100          0      20142 
      9072       9999      10227      20127        100          0      20142 
      9062       9998      10227      20127        100          0      20146 
      9046       9998      10227      20127        100          0      20142 
      9036       9998      10227      20127        100          0      20142 


Latency: vpermilpd r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9851      10519      10227      10169      10127          0          0 
      9349       9990      10227      10161      10127          0          0 
      9355       9991      10227      10158      10127          0          0 
      9367       9991      10227      10131      10127          0          0 
      9373       9991      10227      10131      10127          0          0 
      9387       9991      10227      10131      10127          0          0 
      9379       9992      10227      10131      10127          0          0 
      9369       9992      10227      10131      10127          0          0 
      9359       9991      10227      10131      10127          0          0 
      9347       9991      10227      10131      10127          0          0 


Throughput: vpermilpd r256,r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9173      10475      10227      10127          0          0          0 
      8751       9991      10227      10127          0          0          0 
      8764       9991      10227      10127          0          0          0 
      8776       9992      10227      10127          0          0          0 
      8782       9991      10227      10127          0          0          0 
      8783       9992      10227      10127          0          0          0 
      8771       9991      10227      10127          0          0          0 
      8765       9991      10227      10127          0          0          0 
      8751       9991      10227      10127          0          0          0 
      8747       9991      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9554      10545      10227      10127          0          0      10001 
      9044       9992      10227      10127          0          0      10001 
      9034       9991      10227      10127          0          0      10001 
      9046       9993      10227      10127          0          0      10001 
      9054       9991      10227      10127          0          0      10001 
      9062       9991      10227      10127          0          0      10001 
      9073       9991      10227      10127          0          0      10001 
      9069       9991      10227      10127          0          0      10001 
      9060       9993      10227      10127          0          0      10001 
      9050       9991      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9294      10599      10227      10127        109          0      10158 
      8771       9992      10227      10127        110          0      10157 
      8779       9991      10227      10127        107          0      10156 
      8772       9991      10227      10127        100          0      10133 
      8764       9991      10227      10127        100          0      10133 
      8754       9991      10227      10127        100          0      10133 
      8746       9992      10227      10127        100          0      10133 
      8744       9991      10227      10127        100          0      10133 
      8754       9991      10227      10127        100          0      10133 
      8764       9991      10227      10127        100          0      10133 


Throughput: vpermilpd r256,r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9098      10367      10227      20127          0          0       5004 
      8784       9998      10227      20127          0          0       5003 
      8779       9998      10227      20127          0          0       5004 
      8767       9999      10227      20127          0          0       5003 
      8757       9998      10227      20127          0          0       5004 
      8751      10000      10227      20127          0          0       5004 
      8747       9999      10227      20127          0          0       5004 
      8760       9997      10227      20127          0          0       5004 
      8770       9999      10227      20127          0          0       5004 
      8776       9998      10227      20127          0          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8826      10394      10227      20127       5003          0      10007 
      8501       9998      10227      20127       5003          0      10001 
      8507       9999      10227      20127       5002          0      10001 
      8509      10002      10227      20127       5004          0      10001 
      8497       9998      10227      20127       5003          0      10001 
      8489       9999      10227      20127       5005          0      10001 
      8482      10000      10227      20127       5003          0      10001 
      8473       9998      10227      20127       5004          0      10001 
      8479       9997      10227      20127       5003          0      10001 
      8489       9999      10227      20127       5003          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10053      10797      10227      20129        120          2      20154 
      9965      10690      10227      20127        111          1      20128 
     10386      11109      10227      20127        112          4      20134 
      9882      10544      10227      20129        106          6      20149 
      9657      10315      10227      20131        135          1      20157 
      9512      10173      10227      20127        130          1      20152 
      9527      10204      10227      20127        120          2      20153 
      9610      10327      10227      20127        106          2      20139 
      9549      10286      10227      20127        110          2      20143 
      9576      10283      10227      20127        112          5      20145 

Instructions with two operands and one immediate operand


Latency: shufps r128,r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9898      10172      10227      10144      10127          0          0 
      9720       9994      10227      10155      10127          0          0 
      9706       9990      10227      10162      10127          0          0 
      9696       9992      10227      10136      10127          0          0 
      9686       9991      10227      10135      10127          0          0 
      9690       9993      10227      10135      10127          0          0 
      9702       9993      10227      10136      10127          0          0 
      9714       9993      10227      10136      10127          0          0 
      9724       9991      10227      10135      10127          0          0 
      9718       9993      10227      10135      10127          0          0 


Throughput: shufps r128,r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8640      10186      10227      10127          0          0          0 
      8483       9990      10227      10127          0          0          0 
      8493       9992      10227      10127          0          0          0 
      8501       9991      10227      10127          0          0          0 
      8505       9991      10227      10127          0          0          0 
      8499       9990      10227      10127          0          0          0 
      8487       9990      10227      10127          0          0          0 
      8481       9992      10227      10127          0          0          0 
      8469       9993      10227      10127          0          0          0 
      8473       9990      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8626      10166      10227      10127          0          0      10001 
      8469       9990      10227      10127          0          0      10001 
      8473       9990      10227      10127          0          0      10001 
      8483       9989      10227      10127          0          0      10001 
      8495       9991      10227      10127          0          0      10001 
      8499       9989      10227      10127          0          0      10001 
      8504       9991      10227      10127          0          0      10001 
      8493       9990      10227      10127          0          0      10001 
      8483       9991      10227      10127          0          0      10001 
      8473       9989      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9533      10172      10227      10127        111          0      10163 
      9353       9993      10227      10127        108          0      10159 
      9347       9991      10227      10127        108          0      10153 
      9359       9991      10227      10127        100          0      10138 
      9371       9992      10227      10127        100          0      10138 
      9381       9993      10227      10127        100          0      10138 
      9387       9994      10227      10127        100          0      10138 
      9381       9991      10227      10127        100          0      10138 
      9367       9992      10227      10127        100          0      10138 
      9357       9991      10227      10127        100          0      10138 


Throughput: shufps r128,[m128],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9165      10433      10227      20127          0          0       5004 
      8771       9996      10227      20127          0          0       5004 
      8761       9996      10227      20127          0          0       5004 
      8755       9996      10227      20127          0          0       5004 
      8749       9996      10227      20127          0          0       5004 
      8755       9997      10227      20127          0          0       5003 
      8765       9996      10227      20127          0          0       5004 
      8777       9996      10227      20127          0          0       5004 
      8784       9998      10227      20127          0          0       5003 
      8782       9996      10227      20127          0          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8856      10424      10227      20127       5004          0      10015 
      8499       9996      10227      20127       5004          0      10001 
      8509       9998      10227      20127       5004          0      10001 
      8507       9996      10227      20127       5004          0      10001 
      8495       9996      10227      20127       5003          0      10001 
      8487       9996      10227      20127       5004          0      10001 
      8478       9996      10227      20127       5003          0      10001 
      8473       9996      10227      20127       5003          0      10001 
      8479       9996      10227      20127       5004          0      10001 
      8493       9996      10227      20127       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9714      11439      10227      20127        100          0      20142 
      8481       9997      10227      20127        109          0      20164 
      8477       9998      10227      20127        109          0      20164 
      8482       9998      10227      20127        108          0      20163 
      8491       9996      10227      20127        100          0      20143 
      8499       9998      10227      20127         99          0      20142 
      8505       9996      10227      20127        100          0      20143 
      8507       9997      10227      20127         99          0      20142 
      8497       9996      10227      20127        100          0      20143 
      8489       9998      10227      20127         99          0      20142 


Latency: shufpd r128,r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9309      10619      10227      10139      10127          0          0 
      8770       9991      10227      10156      10127          0          0 
      8780       9991      10227      10152      10127          0          0 
      8775       9991      10227      10161      10127          0          0 
      8769       9991      10227      10161      10127          0          0 
      8757       9992      10227      10131      10127          0          0 
      8747       9991      10227      10131      10127          0          0 
      8745       9991      10227      10131      10127          0          0 
      8751       9991      10227      10131      10127          0          0 
      8763       9991      10227      10132      10127          0          0 


Throughput: shufpd r128,r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8664      10188      10227      10127          0          0          0 
      8486       9992      10227      10127          0          0          0 
      8478       9992      10227      10127          0          0          0 
      8470       9993      10227      10127          0          0          0 
      8478       9994      10227      10127          0          0          0 
      8484       9993      10227      10127          0          0          0 
      8492       9993      10227      10127          0          0          0 
      8502       9993      10227      10127          0          0          0 
      8508       9994      10227      10127          0          0          0 
      8498       9993      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9516      10172      10227      10127          0          0      10001 
      9352       9992      10227      10127          0          0      10001 
      9361       9993      10227      10127          0          0      10001 
      9371       9992      10227      10127          0          0      10001 
      9383       9992      10227      10127          0          0      10001 
      9381       9993      10227      10127          0          0      10001 
      9369       9992      10227      10127          0          0      10001 
      9362       9993      10227      10127          0          0      10001 
      9346       9992      10227      10127          0          0      10001 
      9348       9992      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8939      10182      10227      10127        103          0      10143 
      8782       9992      10227      10127        110          0      10158 
      8774       9994      10227      10127        109          0      10158 
      8763       9992      10227      10127        109          0      10159 
      8757       9994      10227      10127        109          0      10159 
      8747       9994      10227      10127         99          0      10136 
      8747       9993      10227      10127         99          0      10136 
      8757       9994      10227      10127         99          0      10136 
      8765       9994      10227      10127        100          0      10137 
     19613      12127      10228      10381        212          1      10589 


Throughput: shufpd r128,[m128],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9169      10434      10227      20127          0          0       5003 
      8785      10000      10227      20127          0          0       5003 
      8774       9996      10227      20127          0          0       5004 
      8764       9999      10227      20127          0          0       5004 
      8752       9999      10227      20127          0          0       5004 
      8754      10000      10227      20127          0          0       5004 
      8756       9998      10227      20127          0          0       5004 
      8764       9997      10227      20127          0          0       5004 
      8778      10001      10227      20127          0          0       5004 
      8785       9998      10227      20127          0          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9151      10423      10227      20127       5003          0      10017 
      8769       9996      10227      20127       5004          0      10001 
      8757       9998      10227      20127       5005          0      10001 
      8749       9998      10227      20127       5004          0      10001 
      8749       9997      10227      20127       5004          0      10001 
      8759       9997      10227      20127       5004          0      10001 
      8772       9998      10227      20127       5004          0      10001 
      8776       9997      10227      20127       5004          0      10001 
      8782       9997      10227      20127       5004          0      10001 
      8779       9997      10227      20127       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9143      10410      10227      20127        100          0      20142 
      8768       9997      10227      20127        109          0      20164 
      8762       9999      10227      20127        110          0      20165 
      8746       9997      10227      20127        109          0      20167 
      8748       9998      10227      20127        100          0      20147 
      8758      10000      10227      20127        100          0      20146 
      8764       9998      10227      20127        100          0      20146 
      8772       9998      10227      20127        100          0      20147 
      8785       9999      10227      20127        101          0      20147 
      8778       9998      10227      20127        100          0      20146 


Latency: blendps r128,r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9113      10392      10227      10144      10127       3295          0 
      8775       9997      10227      10160      10127       3299          0 
      8782       9996      10227      10147      10127       3297          0 
      8776       9997      10227      10132      10127       3295          0 
      8764       9997      10227      10132      10127       3292          0 
      8753       9996      10227      10132      10127       3295          0 
      8745       9995      10227      10133      10127       3292          0 
      8747       9998      10227      10132      10127       3295          0 
      8757       9996      10227      10132      10127       3295          0 
      8765       9996      10227      10132      10127       3295          0 


Throughput: blendps r128,r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4470       4756      10227      10127       3325       3328          0 
      3166       3372      10227      10127       3326       3332          0 
      3160       3366      10227      10127       3327       3333          0 
      3148       3356      10227      10127       3330       3332          0 
      3150       3356      10227      10127       3330       3332          0 
      3152       3360      10227      10127       3330       3332          0 
      3146       3358      10227      10127       3330       3332          0 
      3144       3356      10227      10127       3330       3332          0 
      3140       3356      10227      10127       3330       3332          0 
      3140       3357      10227      10127       3330       3332          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3888       4425      10227      10127          0          0       3346 
      2960       3374      10227      10127          0          0       3341 
      2956       3367      10227      10127          0          0       3343 
      2960       3370      10227      10127          0          0       3341 
      2950       3362      10227      10127          0          0       3340 
      2942       3359      10227      10127          0          0       3340 
      2940       3358      10227      10127          0          0       3340 
      2940       3358      10227      10127          0          0       3340 
      2942       3358      10227      10127          0          0       3340 
      2942       3362      10227      10127          0          0       3340 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3324       3789      10227      10127        102          0      10149 
      2960       3373      10227      10127        108          0      10167 
      2958       3369      10227      10127        109          0      10162 
      2962       3370      10227      10127        109          0      10166 
      2952       3359      10227      10127        100          0      10150 
      2957       3363      10227      10127        100          0      10150 
      2952       3361      10227      10127        100          0      10150 
      2954       3361      10227      10127        100          0      10154 
      2948       3361      10227      10127        100          0      10154 
      2946       3361      10227      10127        100          0      10154 


Throughput: blendps r128,[m128],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4906       5782      10227      20127       3313       3530       5005 
      4357       5139      10227      20127       3263       3483       5005 
      4355       5141      10227      20127       3265       3484       5006 
      4353       5141      10227      20127       3284       3513       5006 
      4324       5109      10227      20127       3290       3505       5006 
      4333       5109      10227      20127       3290       3505       5006 
      4336       5111      10227      20127       3290       3505       5006 
      4336       5109      10227      20127       3290       3505       5006 
      4341       5111      10227      20127       3290       3505       5006 
      4344       5110      10227      20127       3290       3505       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5015       5916      10227      20127       5006          0       3166 
      4367       5146      10227      20127       5005          0       3241 
      4371       5147      10227      20127       5006          0       3253 
      4373       5146      10227      20127       5006          0       3205 
     38955       7928      10227      20494       5046          8       3170 
      4508       5131      10227      20127       5006          0       3213 
      4493       5114      10227      20127       5006          0       3206 
      4489       5114      10227      20127       5006          0       3206 
      4484       5115      10227      20127       5006          0       3206 
      4478       5114      10227      20127       5006          0       3206 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      6088       6931      10227      20127        102          0      20156 
      4528       5151      10227      20127        104          0      20161 
      4492       5114      10227      20127        101          0      20154 
      4490       5115      10227      20127        101          0      20154 
      4487       5115      10227      20127        101          0      20154 
      4483       5115      10227      20127        101          0      20154 
      4480       5114      10227      20127        101          0      20154 
      4480       5114      10227      20127        101          0      20154 
      4478       5117      10227      20127        101          0      20154 
      4473       5114      10227      20127        101          0      20154 


Latency: blendpd r128,r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9413      10389      10227      10149      10127       3293          0 
      9071       9998      10227      10158      10127       3294          0 
      9077       9995      10227      10151      10127       3297          0 
      9066       9997      10227      10136      10127       3297          0 
      9056       9996      10227      10136      10127       3297          0 
      9046       9997      10227      10136      10127       3297          0 
      9036       9997      10227      10136      10127       3297          0 
      9042       9997      10227      10136      10127       3297          0 
      9056       9996      10227      10136      10127       3297          0 
      9062       9995      10227      10136      10127       3297          0 


Throughput: blendpd r128,r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      3328       3792      10227      10127       3326       3330          0 
      2954       3370      10227      10127       3327       3333          0 
      2958       3374      10227      10127       3328       3332          0 
      2944       3361      10227      10127       3329       3332          0 
      2942       3359      10227      10127       3329       3332          0 
      2941       3359      10227      10127       3329       3332          0 
      2940       3360      10227      10127       3329       3332          0 
      2938       3359      10227      10127       3329       3332          0 
      2940       3361      10227      10127       3329       3332          0 
      2938       3359      10227      10127       3329       3332          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3233       3811      10227      10127          0          0       3347 
      2856       3365      10227      10127          0          0       3341 
      2855       3368      10227      10127          0          0       3342 
      2856       3368      10227      10127          0          0       3341 
      2851       3363      10227      10127          0          0       3339 
      2854       3360      10227      10127          0          0       3339 
      2853       3359      10227      10127          0          0       3339 
      2854       3358      10227      10127          0          0       3339 
      2855       3356      10227      10127          0          0       3339 
      2858       3361      10227      10127          0          0       3339 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3210       3783      10227      10127        102          0      10154 
      2859       3372      10227      10127        108          0      10164 
      2855       3371      10227      10127        109          0      10165 
      2859       3376      10227      10127        108          0      10162 
      2845       3361      10227      10127        100          0      10150 
      2849       3361      10227      10127        100          0      10150 
      2851       3360      10227      10127        100          0      10150 
      2854       3360      10227      10127        100          0      10150 
      2855       3361      10227      10127        100          0      10150 
      2852       3360      10227      10127        100          0      10150 


Throughput: blendpd r128,[m128],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5087       5786      10227      20127       3338       3528       5006 
      4522       5149      10227      20127       3273       3488       5006 
      4520       5148      10227      20127       3285       3513       5006 
      4486       5115      10227      20127       3291       3505       5006 
      4484       5114      10227      20127       3291       3505       5006 
      4483       5114      10227      20127       3291       3505       5006 
      4481       5117      10227      20127       3291       3505       5006 
      4479       5114      10227      20127       3291       3505       5006 
      4478       5114      10227      20127       3291       3505       5006 
      4480       5115      10227      20127       3291       3505       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5067       5958      10227      20127       5006          0       3092 
      4375       5142      10227      20127       5006          0       3267 
      4375       5140      10227      20127       5006          0       3253 
      4373       5140      10227      20127       5006          0       3205 
      4342       5108      10227      20127       5006          0       3206 
      4342       5108      10227      20127       5006          0       3206 
      4337       5108      10227      20127       5006          0       3206 
      4336       5110      10227      20127       5006          0       3206 
      4332       5108      10227      20127       5006          0       3206 
      4330       5109      10227      20127       5006          0       3206 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5410       6179      10227      20127        101          0      20156 
      4504       5141      10227      20127        104          0      20160 
      4508       5140      10227      20127        103          0      20161 
      4477       5108      10227      20127        100          0      20154 
      4480       5108      10227      20127        100          0      20154 
      4488       5109      10227      20127        100          0      20154 
      4485       5108      10227      20127        100          0      20154 
      4485       5108      10227      20127        100          0      20154 
      4482       5108      10227      20127        100          0      20154 
      4480       5108      10227      20127        100          0      20154 


Latency: dpps r128,r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    114178     130243      10227      40143      40127      15045          0 
    114033     129993      10227      40127      40127      15043          0 
    113989     129996      10227      40136      40127      15041          0 
    113955     129993      10227      40149      40127      15041          0 
    114031     129993      10227      40127      40127      15043          0 
    113994     129995      10227      40127      40127      15043          0 
    113952     129993      10227      40127      40127      15043          0 
    114027     129993      10227      40127      40127      15043          0 
    114000     129994      10227      40127      40127      15043          0 
    113946     129993      10227      40127      40127      15043          0 


Throughput: dpps r128,r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     14776      17407      10227      40127      14598      15402          0 
     14317      16886      10227      40127      14578      15422          0 
     14460      17029      10227      40127      14610      15390          0 
     14410      16940      10227      40127      14603      15397          0 
     14416      16941      10227      40127      14603      15397          0 
     14391      16940      10227      40127      14603      15397          0 
     14371      16942      10227      40127      14603      15397          0 
     14371      16940      10227      40127      14603      15397          0 
     14396      16940      10227      40127      14603      15397          0 
     14417      16941      10227      40127      14603      15397          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     15203      17374      10227      40127          0          0      10001 
     14834      16932      10227      40127          0          0      10001 
     14940      17023      10227      40127          0          0      10001 
     14956      17023      10227      40127          0          0      10001 
     14922      17013      10227      40127          0          0      10001 
     14831      16940      10227      40127          0          0      10001 
     14834      16941      10227      40127          0          0      10001 
     14856      16940      10227      40127          0          0      10001 
     14882      16940      10227      40127          0          0      10001 
     14870      16940      10227      40127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     14442      17615      10227      40127        110          0      40173 
     14367      16927      10227      40127        105          0      40156 
     14395      16928      10227      40127        110          0      40179 
     14505      17040      10227      40127        110          0      40166 
     14462      17018      10227      40127        110          0      40182 
     14434      17015      10227      40127        100          0      40139 
     14426      17013      10227      40127        100          0      40139 
     14452      17013      10227      40127        100          0      40139 
     14478      17014      10227      40127        100          0      40139 
     14475      17013      10227      40127        100          0      40139 


Throughput: dpps r128,[m128],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     34232      40302      10227      60127      17947      12057       5001 
     34158      40169      10227      60127      17908      12092       5001 
     34079      40170      10227      60127      17908      12092       5001 
     34140      40132      10227      60127      17960      12040       5001 
     34059      40134      10227      60127      17960      12040       5001 
     34100      40131      10227      60127      17960      12040       5001 
     34120      40130      10227      60127      17960      12040       5001 
     34050      40134      10227      60127      17960      12040       5001 
     34142      40131      10227      60127      17960      12040       5001 
     34058      40130      10227      60127      17960      12040       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     34491      40547      10227      60127       5001          0      10001 
     34079      40171      10227      60127       5001          0      10001 
     34156      40168      10227      60127       5001          0      10001 
     34120      40170      10227      60127       5001          0      10001 
     34062      40133      10227      60127       5001          0      10001 
     34134      40132      10227      60127       5001          0      10001 
     34042      40131      10227      60127       5001          0      10001 
     34128      40132      10227      60127       5001          0      10001 
     34076      40130      10227      60127       5001          0      10001 
     34071      40133      10227      60127       5001          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     34381      40520      10227      60127      10103          0      60139 
     34167      40168      10227      60127      10104          0      60141 
     34075      40169      10227      60127      10104          0      60141 
     34153      40169      10227      60127      10104          0      60141 
     34086      40131      10227      60127      10102          0      60137 
     34063      40130      10227      60127      10102          0      60137 
     34133      40130      10227      60127      10102          0      60137 
     34043      40133      10227      60127      10102          0      60137 
     34127      40132      10227      60127      10102          0      60137 
     34077      40130      10227      60127      10102          0      60137 


Latency: dppd r128,r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    108733      93070      10227      30668      30497      10069          0 
     74096      89993      10227      30142      30127      10001          0 
     74114      89995      10227      30141      30127      10001          0 
     74128      89993      10227      30130      30127      10004          0 
     74142      89993      10227      30130      30127      10004          0 
     74142      89994      10227      30130      30127      10004          0 
     74128      89993      10227      30130      30127      10004          0 
     74108      89993      10227      30131      30127      10004          0 
     74098      89994      10227      30130      30127      10004          0 
     74106      89993      10227      30130      30127      10004          0 


Throughput: dppd r128,r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     11594      13920      10227      30198      10011      10077          1 
      9194      10810      10227      30131       9998      10008          0 
      9685      11424      10227      30133       9881      10131          2 
      9573      11307      10227      30135       9966      10044          1 
     11623      13725      10227      30137       9873      10136          2 
     14591      17286      10227      30242      10008      10164          2 
     11897      14066      10227      30158       9795      10247          0 
     12842      15147      10227      30145      10861       9170          2 
     11867      13971      10227      30221      10108      10002          0 
      8605      10118      10227      30127       9996      10006          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     10947      12474      10227      30127          1          0       9996 
     10725      12212      10227      30127         -1          0       9997 
     10631      12142      10227      30127          1          0       9996 
     10661      12180      10227      30127         -2          0       9990 
     10703      12219      10227      30127          0          0      10006 
     10515      11999      10227      30127          4          0       9991 
     10644      12105      10227      30127         -1          0       9998 
     44121      15613      10227      30452          3          8      10082 
     10215      12062      10227      30127          0          0       9991 
     10076      11877      10227      30127          0          0       9995 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9314      10621      10227      30127        102          0      30151 
      8959      10206      10227      30127        110          0      30165 
      8957      10195      10227      30127        100          0      30146 
      8947      10192      10227      30127        100          0      30146 
      8937      10192      10227      30127        100          0      30146 
      8929      10192      10227      30127        100          0      30146 
      8918      10192      10227      30127        100          0      30146 
      8925      10196      10227      30127        100          0      30146 
      8910      10171      10227      30127        100          0      30150 
      8939      10192      10227      30127        100          0      30146 


Throughput: dppd r128,[m128],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9478      10787      10227      40127      10074       9939       5003 
      9082      10344      10227      40127      10050       9951       5003 
      9082      10352      10227      40127      10074       9927       5003 
      9060      10339      10227      40127      10038       9963       5002 
      9054      10347      10227      40127      10056       9945       5003 
      9030      10314      10227      40127      10051       9950       5003 
      9034      10306      10227      40127      10045       9956       5003 
      9046      10311      10227      40127      10044       9957       5003 
      9065      10319      10227      40127      10047       9954       5003 
      9062      10314      10227      40127      10051       9950       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9460      10774      10227      40127       5003          0      10001 
      9072      10345      10227      40127       5003          0      10001 
      9076      10361      10227      40127       5002          0      10001 
      9040      10328      10227      40127       5003          0      10001 
      9046      10331      10227      40127       5003          0      10001 
      9054      10328      10227      40127       5003          0      10001 
      9060      10328      10227      40127       5003          0      10001 
      9076      10330      10227      40127       5003          0      10001 
      9076      10329      10227      40127       5003          0      10001 
      9066      10329      10227      40127       5003          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9744      10757      10227      40127        103          0      40159 
      9395      10357      10227      40127        107          0      40164 
      9413      10368      10227      40127        107          0      40161 
      9404      10368      10227      40127        107          0      40161 
      9369      10335      10227      40127        101          0      40152 
      9357      10335      10227      40127        101          0      40152 
      9347      10334      10227      40127        101          0      40152 
      9349      10337      10227      40127        101          0      40152 
      9359      10334      10227      40127        101          0      40152 
      9371      10334      10227      40127        101          0      40152 


Latency: roundss r128,r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     70298      80199      10227      20138      20127       9996          0 
     70143      79992      10227      20138      20127       9998          0 
     95587      82595      10228      20673      20445      10086          0 
     70155      79994      10227      20138      20127      10000          0 
     70175      79993      10227      20129      20127      10000          0 
     70149      79995      10227      20129      20127      10000          0 
     70122      79994      10227      20129      20127      10000          0 
     70116      79993      10227      20129      20127      10000          0 
     70144      79995      10227      20129      20127      10000          0 
     70169      79994      10227      20129      20127      10000          0 


Throughput: roundss r128,r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     10730      12206      10227      20127       9919      10081          0 
     10320      11749      10227      20127       9944      10056          0 
     10072      11484      10227      20127       9969      10031          0 
     10262      11709      10227      20127       9932      10068          0 
     10331      11803      10227      20127       9931      10069          0 
     10335      11802      10227      20127       9931      10069          0 
     10351      11804      10227      20127       9931      10069          0 
     10363      11803      10227      20127       9931      10069          0 
     10372      11803      10227      20127       9931      10069          0 
     10359      11803      10227      20127       9931      10069          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     10656      12559      10227      20127          0          0          1 
      9956      11744      10227      20127          0          0          1 
      9962      11735      10227      20127          0          0          1 
     10002      11772      10227      20127          0          0          1 
     10036      11796      10227      20127          0          0          1 
     10047      11803      10227      20127          0          0          1 
     10037      11803      10227      20127          0          0          1 
     10023      11803      10227      20127          0          0          1 
     10010      11806      10227      20127          0          0          1 
     10008      11803      10227      20127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10834      12370      10227      20127        101          0      20138 
     10576      12062      10227      20127        111          0      20165 
     10527      11993      10227      20127        110          0      20164 
     10527      11979      10227      20127        110          0      20169 
     10511      11972      10227      20127        110          0      20165 
     10525      12003      10227      20127        100          0      20138 
     10507      12001      10227      20127        100          0      20138 
     10503      12001      10227      20127        100          0      20138 
     10519      12003      10227      20127        100          0      20138 
     10532      12001      10227      20127        100          0      20138 


Throughput: roundss r128,[m128],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9699      11426      10227      30127      10009      10007       5003 
      8620      10145      10227      30127      10000      10000       5001 
      8664      10181      10227      30127      10000      10000       5003 
      8690      10214      10227      30127       9996      10004       5003 
      8685      10215      10227      30127       9996      10004       5004 
      8677      10217      10227      30127       9996      10004       5004 
      8671      10217      10227      30127       9996      10004       5004 
      8658      10215      10227      30127       9996      10004       5004 
      8666      10217      10227      30127       9996      10004       5004 
      8680      10220      10227      30127       9996      10004       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8647      10519      10227      30127       5003          0          1 
      8378      10181      10227      30127       5003          0          1 
      8415      10214      10227      30127       5003          0          1 
      8422      10215      10227      30127       5004          0          1 
      8435      10217      10227      30127       5004          0          1 
      8426      10217      10227      30127       5004          0          1 
      8415      10215      10227      30127       5004          0          1 
      8410      10216      10227      30127       5004          0          1 
      8402      10220      10227      30127       5004          0          1 
      8398      10218      10227      30127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9431      11425      10227      30127        105          0      30156 
      8430      10215      10227      30127        109          0      30170 
      8425      10218      10227      30127        100          0      30154 
      8414      10219      10227      30127        100          0      30154 
      8406      10217      10227      30127        100          0      30154 
      8400      10215      10227      30127        100          0      30154 
      8404      10217      10227      30127        100          0      30154 
      8414      10216      10227      30127        100          0      30154 
      8424      10219      10227      30127        100          0      30154 
      8428      10215      10227      30127        100          0      30154 


Latency: roundsd r128,r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     68145      80207      10227      20134      20127      10000          0 
     67985      79994      10227      20129      20127      10000          0 
     67949      79993      10227      20140      20127      10000          0 
     67917      79995      10227      20138      20127      10000          0 
     67929      79994      10227      20138      20127      10000          0 
     67965      79993      10227      20129      20127      10000          0 
     67983      79994      10227      20129      20127      10000          0 
     67951      79994      10227      20129      20127      10000          0 
     67913      79993      10227      20129      20127      10000          0 
     67935      79994      10227      20129      20127      10000          0 


Throughput: roundsd r128,r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     10579      12460      10227      20127       9902      10098          0 
     10085      11888      10227      20127       9882      10118          0 
     10156      11983      10227      20127       9923      10077          0 
     10173      11986      10227      20127       9922      10078          0 
     10200      12001      10227      20127       9935      10065          0 
     10213      12001      10227      20127       9935      10065          0 
     10218      12003      10227      20127       9935      10065          0 
     10204      12001      10227      20127       9935      10065          0 
     10190      12001      10227      20127       9935      10065          0 
     10179      12003      10227      20127       9935      10065          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     10216      12006      10227      20127          0          0          1 
      9920      11676      10227      20127          0          0          1 
      9833      11589      10227      20127          0          0          1 
      9974      11766      10227      20127          0          0          1 
      9916      11690      10227      20127          0          0          1 
      9928      11689      10227      20127          0          0          1 
      9936      11689      10227      20127          0          0          1 
      9947      11689      10227      20127          0          0          1 
      9944      11688      10227      20127          0          0          1 
      9934      11691      10227      20127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10535      11986      10227      20127        101          0      20142 
     10255      11676      10227      20127        110          0      20168 
     10323      11768      10227      20127        110          0      20169 
     10242      11689      10227      20127        100          0      20142 
     10230      11690      10227      20127        100          0      20142 
     10234      11688      10227      20127        100          0      20142 
     10349      11805      10227      20127        100          0      20142 
     10263      11689      10227      20127        100          0      20142 
     10271      11688      10227      20127        100          0      20142 
     10263      11690      10227      20127        100          0      20142 


Throughput: roundsd r128,[m128],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8538      10578      10227      30127      10018       9998       5003 
      8434      10261      10227      30127      10001       9999       5003 
      8370      10183      10227      30127      10000      10000       5003 
      8421      10232      10227      30127       9996      10004       5003 
      8418      10217      10227      30127       9996      10004       5004 
      8425      10217      10227      30127       9996      10004       5004 
      8434      10220      10227      30127       9996      10004       5004 
      8426      10216      10227      30127       9996      10004       5004 
      8422      10217      10227      30127       9996      10004       5004 
      8412      10217      10227      30127       9996      10004       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8739      10469      10227      30127       5003          0          1 
      8656      10183      10227      30127       5003          0          1 
      8692      10232      10227      30127       5003          0          1 
      8668      10215      10227      30127       5004          0          1 
      8658      10216      10227      30127       5004          0          1 
      8662      10219      10227      30127       5004          0          1 
      8668      10217      10227      30127       5004          0          1 
      8680      10215      10227      30127       5004          0          1 
      8686      10217      10227      30127       5004          0          1 
      8695      10217      10227      30127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8975      10553      10227      30127        105          0      30155 
     41684      13760      10228      30376        228          1      30725 
      9285      10969      10227      30169        120          0      30305 
      8680      10215      10227      30127        110          0      30172 
      8692      10215      10227      30127        109          0      30170 
      8692      10217      10227      30127        100          0      30154 
      8683      10216      10227      30127        100          0      30154 
      8673      10216      10227      30127        100          0      30154 
      8665      10216      10227      30127        100          0      30154 
      8657      10215      10227      30127        100          0      30154 


Latency: roundps r128,r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     68120      80178      10227      20137      20127       9999          0 
     67925      79993      10227      20129      20127       9997          0 
     67925      79993      10227      20138      20127       9998          0 
     67961      79994      10227      20129      20127       9997          0 
     67987      79994      10227      20129      20127       9993          0 
     67957      79993      10227      20129      20127       9997          0 
     67923      79994      10227      20129      20127       9993          0 
     67931      79995      10227      20129      20127       9997          0 
     67967      79993      10227      20129      20127       9997          0 
     67985      79993      10227      20129      20127       9997          0 


Throughput: roundps r128,r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9520      10875      10227      20127       9881      10119          0 
      9161      10455      10227      20127       9913      10087          0 
      9175      10458      10227      20127       9925      10077          0 
      9187      10458      10227      20127       9881      10119          0 
      9189      10456      10227      20127       9881      10119          0 
      9183      10458      10227      20127       9881      10119          0 
      9169      10457      10227      20127       9881      10119          0 
      9161      10457      10227      20127       9881      10119          0 
      9153      10458      10227      20127       9881      10119          0 
      9159      10456      10227      20127       9881      10119          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     10131      11188      10227      20135         -1          0          4 
     10890      12037      10227      20156          0          0          7 
     11800      13630      10227      20206          1          0         20 
      9759      10744      10227      20133          1          0         -1 
      9710      10697      10227      20131          1          0          0 
     10687      11836      10227      20154          1          0         10 
     13041      14992      10227      20263          0          1         35 
     11839      13149      10227      20198          1          0         24 
     12234      13542      10227      20200          0          0         21 
     11528      12745      10227      20160          0          0         13 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9328      10617      10227      20127        101          0      20138 
      9147      10417      10227      20127        110          0      20168 
      9132      10414      10227      20127        110          0      20161 
      9123      10414      10227      20127        100          0      20138 
      9115      10413      10227      20127        100          0      20138 
      9111      10413      10227      20127        100          0      20138 
      9126      10415      10227      20127        100          0      20138 
      9133      10413      10227      20127        100          0      20138 
      9147      10413      10227      20127        100          0      20138 
      9149      10414      10227      20127        100          0      20138 


Throughput: roundps r128,[m128],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8962      10452      10227      30127      10012       9997       5003 
      8779      10026      10227      30127      10002       9998       5003 
      8786      10025      10227      30127      10002       9998       5003 
      8799      10027      10227      30127      10002       9998       5003 
      8809      10028      10227      30127      10002       9998       5004 
      8813      10031      10227      30127      10002       9998       5003 
      8803      10029      10227      30127      10002       9998       5004 
      8790      10028      10227      30127      10002       9998       5003 
      8781      10028      10227      30127      10002       9998       5004 
      8773      10028      10227      30127      10002       9998       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9015      10453      10227      30127       5003          0          1 
      8802      10029      10227      30127       5003          0          1 
      8793      10031      10227      30127       5004          0          1 
      8783      10031      10227      30127       5003          0          1 
      8778      10031      10227      30127       5004          0          1 
      8788      10029      10227      30127       5003          0          1 
      8795      10029      10227      30127       5004          0          1 
      8807      10029      10227      30127       5003          0          1 
      8815      10029      10227      30127       5004          0          1 
      8809      10031      10227      30127       5003          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9204      10481      10227      30127        105          0      30158 
      8808      10026      10227      30127        100          0      30142 
      8795      10025      10227      30127        100          0      30142 
      8792      10027      10227      30127        100          0      30142 
      8776      10026      10227      30127        100          0      30142 
      8769      10026      10227      30127        100          0      30142 
      8777      10026      10227      30127        100          0      30142 
      8788      10027      10227      30127        100          0      30142 
      8798      10029      10227      30127        100          0      30142 
      8806      10026      10227      30127        100          0      30142 


Latency: roundpd r128,r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     68431      80544      10227      20136      20128      10000          0 
     67930      79995      10227      20138      20127      10000          0 
     67926      79995      10227      20129      20127      10000          0 
     67965      79993      10227      20129      20127      10000          0 
     67988      79996      10227      20129      20127      10000          0 
     67960      79994      10227      20129      20127      10000          0 
     67926      79993      10227      20129      20127      10000          0 
     67928      79994      10227      20129      20127      10000          0 
     67965      79994      10227      20129      20127      10000          0 
     67987      79993      10227      20129      20127      10000          0 


Throughput: roundpd r128,r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9463      11121      10227      20127       9885      10116          0 
      8891      10447      10227      20127       9983      10020          0 
      8889      10456      10227      20127       9903      10099          0 
      8877      10454      10227      20127       9877      10123          0 
      8874      10459      10227      20127       9881      10119          0 
      8860      10455      10227      20127       9928      10074          0 
      8873      10456      10227      20127       9881      10119          0 
      8883      10458      10227      20127       9881      10119          0 
      8886      10454      10227      20127       9928      10074          0 
      8898      10456      10227      20127       9881      10119          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9465      11119      10227      20127          0          0          1 
      8887      10453      10227      20127          0          0          1 
      8877      10454      10227      20127          0          0          1 
      8874      10458      10227      20127          0          0          1 
      8860      10457      10227      20127          0          0          1 
      8871      10456      10227      20127          0          0          1 
      8879      10458      10227      20127          0          0          1 
      8889      10457      10227      20127          0          0          1 
      8901      10457      10227      20127          0          0          1 
      8897      10457      10227      20127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9730      11104      10227      20127        101          0      20142 
      9171      10453      10227      20127        110          0      20168 
      9171      10445      10227      20127        110          0      20164 
      9181      10451      10227      20127        100          0      20142 
      9169      10449      10227      20127        100          0      20142 
      9159      10449      10227      20127        100          0      20142 
      9151      10451      10227      20127        100          0      20142 
      9143      10449      10227      20127        100          0      20142 
      9151      10449      10227      20127        100          0      20142 
      9163      10450      10227      20127        100          0      20142 


Throughput: roundpd r128,[m128],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8897      10493      10227      30127      10018       9998       5003 
      8503      10026      10227      30127      10002       9998       5003 
      8520      10030      10227      30127      10002       9998       5004 
      8527      10031      10227      30127      10002       9998       5003 
      8533      10029      10227      30127      10002       9998       5004 
      8540      10034      10227      30127      10002       9998       5003 
      8530      10031      10227      30127      10002       9998       5004 
      8517      10030      10227      30127      10002       9998       5003 
      8507      10028      10227      30127      10002       9998       5004 
      8503      10028      10227      30127      10002       9998       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     13269      15108      10227      30151       5003          0         20 
     12828      14651      10227      30147       5004          0         26 
     12753      14582      10227      30141       5004          0         16 
     13451      15409      10227      30153       5004          0         27 
     13651      15664      10227      30153       5001          0         24 
     14488      16492      10227      30155       5004          0         17 
     13673      15783      10227      30147       5003          0         20 
     12237      14014      10227      30145       5001          0         23 
     12406      14149      10227      30147       5005          0         17 
     12826      14664      10227      30149       5003          0         32 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9037      10653      10227      30127        103          0      30151 
      8511      10026      10227      30127        110          0      30171 
      8527      10031      10227      30127        110          0      30171 
      8535      10031      10227      30127        100          0      30150 
      8530      10029      10227      30127        100          0      30150 
      8526      10029      10227      30127        100          0      30150 
      8513      10029      10227      30127        100          0      30150 
      8503      10029      10227      30127        100          0      30150 
      8497      10030      10227      30127        100          0      30150 
      8504      10029      10227      30127        100          0      30150 


Latency: vpermilps r128,r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9085      10383      10227      10159      10127          0          0 
      8749       9993      10227      10156      10127          0          0 
      8759       9993      10227      10132      10127          0          0 
      8769       9992      10227      10132      10127          0          0 
      8781       9994      10227      10132      10127          0          0 
      8778       9993      10227      10132      10127          0          0 
      8770       9993      10227      10132      10127          0          0 
      8757       9993      10227      10132      10127          0          0 
      8747       9992      10227      10132      10127          0          0 
      8746       9994      10227      10132      10127          0          0 


Throughput: vpermilps r128,r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8677      10217      10227      10127          0          0          0 
      8495       9993      10227      10127          0          0          0 
      8505       9994      10227      10127          0          0          0 
      8503       9996      10227      10127          0          0          0 
      8493       9996      10227      10127          0          0          0 
      8483       9993      10227      10127          0          0          0 
      8471       9994      10227      10127          0          0          0 
      8471       9994      10227      10127          0          0          0 
      8475       9994      10227      10127          0          0          0 
      8489       9995      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9119      10399      10227      10127          0          0      10001 
      8750       9993      10227      10127          0          0      10001 
      8743       9993      10227      10127          0          0      10001 
      8751       9994      10227      10127          0          0      10001 
      8763       9993      10227      10127          0          0      10001 
      8770       9993      10227      10127          0          0      10001 
      8778       9993      10227      10127          0          0      10001 
      8775       9993      10227      10127          0          0      10001 
      8767       9996      10227      10127          0          0      10001 
      8757       9993      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9261      10579      10227      10127        102          0      10140 
      8751       9993      10227      10127        110          0      10153 
      8767       9994      10227      10127        107          0      10151 
      8777       9997      10227      10127        100          0      10136 
      8782       9995      10227      10127        100          0      10136 
      8770       9995      10227      10127        100          0      10136 
      8761       9995      10227      10127        100          0      10136 
      8749       9994      10227      10127        100          0      10136 
      8745       9996      10227      10127        100          0      10136 
      8749       9995      10227      10127        100          0      10136 


Throughput: vpermilps r128,[m128],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9167      10807      10227      20135          5          3       5006 
     10095      11874      10227      20141          9         -2       5004 
     10339      12174      10227      20162         26        -13       5014 
     11313      13356      10227      20183         11          0       5015 
      8849      10737      10227      20169          8         -2       5025 
      8467       9970      10227      20127          1         -2       5004 
      8465       9970      10227      20127          1         -2       5004 
      8471       9973      10227      20127          1         -2       5004 
      8477       9971      10227      20127          1         -2       5004 
      8489       9972      10227      20127          1         -2       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8674      10223      10227      20127       5004          0      10017 
      8489       9995      10227      20127       5003          0      10001 
      8501       9996      10227      20127       5004          0      10001 
      8507       9996      10227      20127       5004          0      10001 
      8505       9996      10227      20127       5003          0      10001 
      8497       9997      10227      20127       5003          0      10001 
      8489       9996      10227      20127       5004          0      10001 
      8477       9997      10227      20127       5003          0      10001 
      8475       9997      10227      20127       5003          0      10001 
      8483       9997      10227      20127       5003          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8929      10176      10227      20127        101          0      20151 
      8761       9997      10227      20127        110          0      20166 
      8751       9997      10227      20127        110          0      20167 
      8751       9999      10227      20127        109          0      20163 
      8755       9998      10227      20127        100          0      20142 
      8768      10000      10227      20127        100          0      20142 
      8780       9999      10227      20127        100          0      20146 
      8786      10000      10227      20127        100          0      20142 
      8781      10000      10227      20127        100          0      20142 
      8767       9998      10227      20127        100          0      20142 


Latency: vpermilps r256,r256,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9231      10525      10227      10149      10127          0          0 
      8770       9993      10227      10160      10127          0          0 
      8783       9994      10227      10157      10127          0          0 
      8781       9993      10227      10133      10127          0          0 
      8772       9995      10227      10133      10127          0          0 
      8764       9994      10227      10133      10127          0          0 
      8752       9996      10227      10133      10127          0          0 
      8748       9994      10227      10133      10127          0          0 
      8756       9994      10227      10133      10127          0          0 
      8762       9994      10227      10133      10127          0          0 


Throughput: vpermilps r256,r256,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8886      10151      10227      10127          0          0          0 
      8760       9994      10227      10127          0          0          0 
      8766       9994      10227      10127          0          0          0 
      8777       9994      10227      10127          0          0          0 
      8775       9993      10227      10127          0          0          0 
      8768       9994      10227      10127          0          0          0 
      8754       9993      10227      10127          0          0          0 
      8748       9994      10227      10127          0          0          0 
      8740       9995      10227      10127          0          0          0 
      8750       9994      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9258      10571      10227      10127          0          0      10001 
      8761       9994      10227      10127          0          0      10001 
      8773       9993      10227      10127          0          0      10001 
      8780       9993      10227      10127          0          0      10001 
      8774       9995      10227      10127          0          0      10001 
      8764       9993      10227      10127          0          0      10001 
      8753       9993      10227      10127          0          0      10001 
      8745       9994      10227      10127          0          0      10001 
      8745       9993      10227      10127          0          0      10001 
      8754       9995      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9226      10541      10227      10127        109          0      10158 
      8755       9995      10227      10127        100          0      10136 
      8763       9993      10227      10127        110          0      10158 
      8919      10158      10227      10159        117          0      10241 
      8782       9993      10227      10127        100          0      10136 
      8773       9993      10227      10127        100          0      10136 
      8763       9993      10227      10127        100          0      10136 
      8897      10155      10227      10159        117          0      10239 
      8747       9995      10227      10127        100          0      10136 
      8745       9993      10227      10127        100          0      10136 


Throughput: vpermilps r256,[m256],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9219      10539      10227      20127          0          0       5004 
      8757       9998      10227      20127          0          0       5004 
      8763       9997      10227      20127          0          0       5004 
      8775       9998      10227      20127          0          0       5004 
      8782       9997      10227      20127          0          0       5004 
      8778       9997      10227      20127          0          0       5004 
      8764       9997      10227      20127          0          0       5004 
      8759       9997      10227      20127          0          0       5004 
      8749       9997      10227      20127          0          0       5004 
      8745       9997      10227      20127          0          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9268      10565      10227      20127       5003          0      10009 
      8756       9997      10227      20127       5004          0      10001 
      8750      10000      10227      20127       5003          0      10001 
      8748       9998      10227      20127       5004          0      10001 
      8760      10000      10227      20127       5004          0      10001 
      8768       9999      10227      20127       5004          0      10001 
      8780       9999      10227      20127       5004          0      10001 
      8785      10000      10227      20127       5004          0      10001 
      8776       9998      10227      20127       5004          0      10001 
      8768       9998      10227      20127       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9274      10570      10227      20127        101          0      20145 
      8785      10001      10227      20127        110          0      20169 
      8780       9999      10227      20127        100          0      20142 
      8774      10000      10227      20127        100          0      20142 
      8761       9998      10227      20127        100          0      20142 
      8755       9997      10227      20127        100          0      20142 
      8747       9999      10227      20127        100          0      20142 
      8753       9998      10227      20127        100          0      20142 
      8769       9998      10227      20127        100          0      20142 
      8775       9999      10227      20127        100          0      20142 


Latency: vpermilpd r128,r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9355      10668      10227      10148      10127          0          0 
      8775       9993      10227      10156      10127          0          0 
      8779       9992      10227      10132      10127          0          0 
      8772       9994      10227      10132      10127          0          0 
      8762       9993      10227      10132      10127          0          0 
      8754       9993      10227      10132      10127          0          0 
      8746       9993      10227      10132      10127          0          0 
      8750       9993      10227      10132      10127          0          0 
      8758       9993      10227      10132      10127          0          0 
      8770       9993      10227      10132      10127          0          0 


Throughput: vpermilpd r128,r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8768      10344      10227      10127          0          0          0 
      8485       9995      10227      10127          0          0          0 
      8489       9993      10227      10127          0          0          0 
      8500       9995      10227      10127          0          0          0 
      8509       9993      10227      10127          0          0          0 
      8499       9993      10227      10127          0          0          0 
      8491       9994      10227      10127          0          0          0 
      8481       9993      10227      10127          0          0          0 
      8475       9994      10227      10127          0          0          0 
      8471       9995      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9690      10358      10227      10127          0          0      10001 
      9351       9994      10227      10127          0          0      10001 
      9363       9994      10227      10127          0          0      10001 
      9373       9993      10227      10127          0          0      10001 
      9385       9993      10227      10127          0          0      10001 
      9383       9993      10227      10127          0          0      10001 
      9371       9993      10227      10127          0          0      10001 
      9363       9995      10227      10127          0          0      10001 
      9351       9993      10227      10127          0          0      10001 
      9345       9993      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8812      10365      10227      10127        110          0      10159 
      8485       9991      10227      10127        110          0      10159 
      8475       9993      10227      10127        100          0      10133 
      8469       9993      10227      10127        100          0      10133 
      8471       9992      10227      10127        100          0      10133 
      8482       9993      10227      10127        100          0      10133 
      8485       9994      10227      10127        100          0      10133 
      8499       9994      10227      10127        100          0      10137 
      8503       9993      10227      10127        100          0      10133 
      8497       9993      10227      10127        100          0      10137 


Throughput: vpermilpd r128,[m128],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8958      10204      10227      20127          0          0       5004 
      8784       9998      10227      20127          0          0       5004 
      8772       9999      10227      20127          0          0       5004 
      8762       9998      10227      20127          0          0       5004 
      8757       9998      10227      20127          0          0       5004 
      8747       9998      10227      20127          0          0       5004 
      8751       9998      10227      20127          0          0       5004 
      8761       9998      10227      20127          0          0       5004 
      8769       9998      10227      20127          0          0       5004 
      8784       9999      10227      20127          0          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9244      10226      10227      20127       5003          0      10017 
      9046       9998      10227      20127       5004          0      10001 
      9056       9997      10227      20127       5003          0      10001 
      9062       9999      10227      20127       5004          0      10001 
      9075       9998      10227      20127       5004          0      10001 
      9072       9998      10227      20127       5004          0      10001 
      9064       9998      10227      20127       5004          0      10001 
      9050       9998      10227      20127       5004          0      10001 
      9042       9998      10227      20127       5004          0      10001 
      9040       9999      10227      20127       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9058      10647      10227      20127        100          0      20145 
      8503       9997      10227      20127        110          0      20164 
      8501      10001      10227      20127        110          0      20169 
      8487      10000      10227      20127        100          0      20146 
      8477       9998      10227      20127        100          0      20146 
      8473       9999      10227      20127        100          0      20146 
      8479       9999      10227      20127        100          0      20142 
      8487       9998      10227      20127        100          0      20146 
      8497      10000      10227      20127        100          0      20142 
      8507       9998      10227      20127        100          0      20146 


Latency: vpermilpd r256,r256,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8951      10545      10227      10145      10127          0          0 
      8493       9993      10227      10133      10127          0          0 
      8501       9992      10227      10157      10127          0          0 
      8503       9993      10227      10155      10127          0          0 
      8495       9994      10227      10133      10127          0          0 
      8485       9993      10227      10133      10127          0          0 
      8476       9994      10227      10133      10127          0          0 
      8465       9993      10227      10133      10127          0          0 
      8473       9994      10227      10133      10127          0          0 
      8481       9993      10227      10133      10127          0          0 


Throughput: vpermilpd r256,r256,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     10039      11097      10227      10127          0          0          0 
      9050       9994      10227      10127          0          0          0 
      9062       9993      10227      10127          0          0          0 
      9072       9993      10227      10127          0          0          0 
      9068       9995      10227      10127          0          0          0 
      9058       9993      10227      10127          0          0          0 
      9048       9993      10227      10127          0          0          0 
      9042       9994      10227      10127          0          0          0 
      9034       9993      10227      10127          0          0          0 
      9046       9995      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9227      10535      10227      10127          0          0      10001 
      8740       9993      10227      10127          0          0      10001 
      8752       9995      10227      10127          0          0      10001 
      8758       9993      10227      10127          0          0      10001 
      8772       9996      10227      10127          0          0      10001 
      8773       9994      10227      10127          0          0      10001 
      8777       9994      10227      10127          0          0      10001 
      8764       9993      10227      10127          0          0      10001 
      8756       9993      10227      10127          0          0      10001 
      8748       9993      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9256      10558      10227      10127        105          0      10144 
      8753       9996      10227      10127        110          0      10162 
      8741       9993      10227      10127        110          0      10157 
      8745       9993      10227      10127        100          0      10133 
      8759       9994      10227      10127        100          0      10133 
      8765       9991      10227      10127        100          0      10133 
      8776       9995      10227      10127        100          0      10133 
      8776       9993      10227      10127        100          0      10137 
      8767       9994      10227      10127        100          0      10133 
      8759       9993      10227      10127        100          0      10137 


Throughput: vpermilpd r256,[m256],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9238      10534      10227      20127          0          0       5004 
      8776       9999      10227      20127          0          0       5003 
      8781       9998      10227      20127          0          0       5004 
      8774       9998      10227      20127          0          0       5004 
      8766      10001      10227      20127          0          0       5004 
      8756       9998      10227      20127          0          0       5004 
      8746       9997      10227      20127          0          0       5004 
      8752      10000      10227      20127          0          0       5004 
      8758       9998      10227      20127          0          0       5004 
      8772       9998      10227      20127          0          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9286      10570      10227      20127       5004          0      10007 
      8773       9999      10227      20127       5005          0      10001 
      8761       9999      10227      20127       5004          0      10001 
      8753       9998      10227      20127       5004          0      10001 
      8749      10001      10227      20127       5004          0      10001 
      8755       9998      10227      20127       5004          0      10001 
      8766      10000      10227      20127       5004          0      10001 
      8776      10000      10227      20127       5004          0      10001 
      8782      10001      10227      20127       5004          0      10001 
      8779       9998      10227      20127       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8960      10560      10227      20127        102          0      20147 
      8490       9997      10227      20127        110          0      20164 
      8500       9999      10227      20127        110          0      20165 
      8510      10000      10227      20127        100          0      20142 
      8507       9999      10227      20127        100          0      20142 
      8500       9999      10227      20127        100          0      20142 
      8490       9999      10227      20127        100          0      20142 
      8480       9999      10227      20127        100          0      20142 
      8472       9999      10227      20127        100          0      20142 
      8484      10001      10227      20127        100          0      20142 


Latency: vroundps r256,r256,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     75310      80323      10227      20134      20127      10000          0 
     75004      79994      10227      20129      20127      10000          0 
     74998      79996      10227      20138      20127      10000          0 
     74983      79995      10227      20129      20127      10000          0 
     74969      79993      10227      20129      20127      10000          0 
     74962      79996      10227      20129      20127      10000          0 
     74969      79995      10227      20129      20127      10000          0 
     74984      79993      10227      20129      20127      10000          0 
     74996      79994      10227      20129      20127      10000          0 
     75008      79994      10227      20129      20127      10000          0 


Throughput: vroundps r256,r256,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     13352      15214      10227      20127       9985      10015          0 
     12890      14668      10227      20127       9982      10018          0 
     12785      14569      10227      20127       9975      10025          0 
      9126      10414      10227      20127       9979      10023          0 
      9114      10414      10227      20127       9979      10023          0 
      9115      10415      10227      20127       9979      10023          0 
      9125      10415      10227      20127       9979      10023          0 
      9136      10414      10227      20127       9979      10023          0 
      9147      10416      10227      20127       9979      10023          0 
      9153      10414      10227      20127       9979      10023          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     15685      16779      10227      20129          1          0         -5 
     14571      15556      10227      20129          2          0         -1 
     13358      14255      10227      20129          0          0          5 
     10337      11066      10227      20127          3          0         -1 
     11347      12186      10227      20154          0          0          0 
     10084      10848      10227      20127          4          0         -1 
     11400      12197      10227      20133          2          0         -6 
     10388      11105      10227      20131          3          0          5 
     10217      10885      10227      20135          2          0         -5 
     10035      10706      10227      20127          2          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     15306      15911      10227      20133        112          1      20150 
     15124      15568      10227      20127        112          0      20172 
     13032      13427      10227      20127        114          1      20142 
     10687      11018      10227      20127        112          0      20148 
     10717      11066      10227      20127        106          2      20147 
     10636      10995      10227      20127         99          3      20149 
     12703      13094      10227      20156        128          1      20230 
     10422      10698      10227      20129        124          1      20154 
     10453      10740      10227      20127        110          1      20127 
     10436      10717      10227      20127        116          0      20144 


Throughput: vroundps r256,[m256],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     12160      14793      10227      30127      10021      10011       5003 
     11608      14118      10227      30127      10002       9998       5003 
     11625      14121      10227      30127      10000      10000       5003 
      9145      11093      10227      30127      10002       9998       5004 
      8279      10032      10227      30127      10002       9998       5004 
      8269      10027      10227      30127      10002       9998       5003 
      8258      10026      10227      30127      10002       9998       5002 
      8252      10027      10227      30127      10002       9998       5003 
      8242      10027      10227      30127      10002       9998       5002 
      8238      10027      10227      30127      10002       9998       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     25084      13858      10227      30127       5003          0          1 
     18151      10026      10227      30127       5003          0          1 
     18195      10032      10227      30127       5004          0          1 
     18200      10033      10227      30127       5004          0          1 
     18155      10030      10227      30127       5004          0          1 
     18146      10030      10227      30127       5004          0          1 
     18181      10030      10227      30127       5004          0          1 
     18201      10029      10227      30127       5004          0          1 
     18172      10033      10227      30127       5004          0          1 
     18135      10030      10227      30127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     12491      14739      10227      30127         99          0      30157 
     11979      14122      10227      30127        105          0      30162 
     12002      14126      10227      30127        106          0      30170 
      9244      10866      10227      30127        110          0      30171 
      8532      10025      10227      30127        110          0      30172 
      8527      10029      10227      30127        100          0      30150 
      8511      10028      10227      30127        100          0      30146 
      8503      10026      10227      30127        100          0      30150 
      8495      10026      10227      30127        100          0      30146 
      8500      10025      10227      30127        100          0      30150 


Latency: vroundpd r256,r256,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     70441      80344      10227      20137      20127       9996          0 
     70157      79992      10227      20142      20127       9995          0 
     70177      79993      10227      20138      20127       9998          0 
     70151      79993      10227      20138      20127       9998          0 
     70123      79992      10227      20129      20127       9997          0 
     70115      79993      10227      20129      20127       9997          0 
     70143      79993      10227      20129      20127       9997          0 
     70169      79992      10227      20129      20127       9993          0 
     70163      79992      10227      20129      20127       9997          0 
     70142      79992      10227      20129      20127       9997          0 


Throughput: vroundpd r256,r256,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     12981      15291      10227      20127       9982      10019          0 
     12464      14696      10227      20127       9885      10115          0 
     12473      14694      10227      20127       9952      10048          0 
      8985      10571      10227      20127       9939      10063          0 
      8898      10458      10227      20127       9928      10074          0 
      8902      10457      10227      20127       9928      10074          0 
      8894      10458      10227      20127       9928      10074          0 
      8886      10460      10227      20127       9881      10119          0 
      8880      10461      10227      20127       9881      10119          0 
      8867      10459      10227      20127       9881      10119          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     13338      15204      10227      20127          0          0          1 
     12914      14702      10227      20127          0          0          1 
     12779      14556      10227      20127          0          0          1 
      9163      10450      10227      20127          0          0          1 
      9151      10452      10227      20127          0          0          1 
      9141      10450      10227      20127          0          0          1 
      9147      10450      10227      20127          0          0          1 
      9161      10451      10227      20127          0          0          1 
      9171      10450      10227      20127          0          0          1 
      9179      10451      10227      20127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     13004      15301      10227      20128        101          0      20149 
     12509      14696      10227      20127        106          0      20156 
     12511      14702      10227      20127        104          0      20159 
      8885      10455      10227      20127        100          0      20138 
      8877      10457      10227      20127        100          0      20146 
      8864      10456      10227      20127        100          0      20138 
      8869      10456      10227      20127        100          0      20138 
      8879      10456      10227      20127        100          0      20138 
      8887      10456      10227      20127        100          0      20138 
      8897      10457      10227      20127        100          0      20138 


Throughput: vroundpd r256,[m256],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     13250      15108      10227      30127      10015      10003       5003 
     12404      14122      10227      30127       9999      10001       5003 
     12402      14122      10227      30127      10002       9998       5001 
      9875      11262      10227      30127      10002       9998       5004 
      8783      10028      10227      30127      10002       9998       5002 
      8771      10027      10227      30127      10002       9998       5003 
      8778      10028      10227      30127      10002       9998       5002 
      8792      10030      10227      30127      10002       9998       5004 
      8795      10028      10227      30127      10002       9998       5002 
      8806      10027      10227      30127      10002       9998       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     12906      14712      10227      30127       5003          0          1 
     12406      14120      10227      30127       5003          0          1 
     12422      14150      10227      30127       5003          0          1 
      8796      10035      10227      30127       5004          0          1 
      8795      10039      10227      30127       5004          0          1 
      8786      10039      10227      30127       5004          0          1 
      8788      10036      10227      30127       5004          0          1 
      8797      10036      10227      30127       5004          0          1 
      8808      10036      10227      30127       5004          0          1 
      8818      10035      10227      30127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     12897      14707      10227      30127        102          0      30147 
     12361      14118      10227      30127        110          0      30176 
     12382      14145      10227      30127        108          0      30170 
      9037      10314      10227      30127        100          0      30142 
      8800      10031      10227      30127        100          0      30146 
      8807      10030      10227      30127        100          0      30146 
      8810      10028      10227      30127        100          0      30146 
      8797      10027      10227      30127        100          0      30146 
      8792      10027      10227      30127        100          0      30146 
      8780      10026      10227      30127        100          0      30146 

Instructions with 3 operands and one immediate operand


Latency: vshufps r128,r128,r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8917      10146      10227      10156      10127          0          0 
      8775       9991      10227      10162      10127          0          0 
      8763       9991      10227      10158      10127          0          0 
      8755       9992      10227      10131      10127          0          0 
      8745       9992      10227      10131      10127          0          0 
      8747       9991      10227      10131      10127          0          0 
      8755       9991      10227      10131      10127          0          0 
      8763       9991      10227      10131      10127          0          0 
      8775       9991      10227      10131      10127          0          0 
      8782       9992      10227      10131      10127          0          0 


Throughput: vshufps r128,r128,r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8810      10381      10227      10127          0          0          0 
      8491       9991      10227      10127          0          0          0 
      8499       9992      10227      10127          0          0          0 
      8504       9990      10227      10127          0          0          0 
      8497       9990      10227      10127          0          0          0 
      8485       9991      10227      10127          0          0          0 
      8477       9990      10227      10127          0          0          0 
      8465       9992      10227      10127          0          0          0 
      8469       9992      10227      10127          0          0          0 
      8476       9991      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8552      10406      10227      10127          0          0      10001 
      8214       9993      10227      10127          0          0      10001 
      8219       9991      10227      10127          0          0      10001 
      8233       9991      10227      10127          0          0      10001 
      8241       9991      10227      10127          0          0      10001 
      8247       9991      10227      10127          0          0      10001 
      8239       9992      10227      10127          0          0      10001 
      8230       9991      10227      10127          0          0      10001 
      8222       9991      10227      10127          0          0      10001 
      8215       9991      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8913      10187      10227      10127        110          0      10159 
      8753       9991      10227      10127        109          0      10156 
      8763       9991      10227      10127        110          0      10162 
      8771       9991      10227      10127        100          0      10135 
      8783       9991      10227      10127        100          0      10135 
      8776       9992      10227      10127        100          0      10135 
      8764       9992      10227      10127        100          0      10135 
      8756       9991      10227      10127        100          0      10135 
      8744       9991      10227      10127        100          0      10135 
      8746       9991      10227      10127        100          0      10135 


Throughput: vshufps r128,r128,[m128],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8410      10229      10227      20127          0          0       5003 
      8217       9996      10227      20127          0          0       5004 
      8226       9997      10227      20127          0          0       5004 
      8238       9997      10227      20127          0          0       5004 
      8248       9998      10227      20127          0          0       5004 
      8253       9998      10227      20127          0          0       5004 
      8244       9998      10227      20127          0          0       5004 
      8237       9998      10227      20127          0          0       5004 
      8229       9998      10227      20127          0          0       5004 
      8221       9998      10227      20127          0          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8673      10223      10227      20127       5003          0      10010 
      8473       9997      10227      20127       5003          0      10001 
      8481       9997      10227      20127       5004          0      10001 
      8493       9998      10227      20127       5004          0      10001 
      8499       9998      10227      20127       5004          0      10001 
      8509       9998      10227      20127       5004          0      10001 
      8505       9998      10227      20127       5004          0      10001 
      8495       9998      10227      20127       5004          0      10001 
      8487       9998      10227      20127       5004          0      10001 
      8476       9998      10227      20127       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8719      10262      10227      20127        101          0      20149 
      8481       9996      10227      20127        110          0      20166 
      8477       9997      10227      20127        110          0      20165 
      8480      10000      10227      20127        110          0      20165 
      8489       9998      10227      20127        100          0      20142 
      8499       9997      10227      20127        100          0      20142 
      8511       9999      10227      20127        100          0      20146 
      8511       9999      10227      20127        100          0      20142 
      8501       9998      10227      20127        100          0      20142 
      8495       9999      10227      20127        100          0      20142 


Latency: vshufps r256,r256,r256,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9209      10522      10227      10148      10127          0          0 
      8755       9993      10227      10156      10127          0          0 
      8767       9992      10227      10156      10127          0          0 
      8773       9991      10227      10161      10127          0          0 
      8780       9990      10227      10162      10127          0          0 
      8776       9991      10227      10131      10127          0          0 
      8770       9992      10227      10132      10127          0          0 
      8755       9992      10227      10131      10127          0          0 
      8745       9991      10227      10131      10127          0          0 
      8747       9991      10227      10131      10127          0          0 


Throughput: vshufps r256,r256,r256,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9257      10534      10227      10127          0          0          0 
      8772       9992      10227      10127          0          0          0 
      8760       9991      10227      10127          0          0          0 
      8750       9991      10227      10127          0          0          0 
      8744       9991      10227      10127          0          0          0 
      8752       9991      10227      10127          0          0          0 
      8762       9991      10227      10127          0          0          0 
      8768       9991      10227      10127          0          0          0 
      8782       9992      10227      10127          0          0          0 
      8779       9991      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9234      10520      10227      10127          0          0      10001 
      8762       9991      10227      10127          0          0      10001 
      8750       9991      10227      10127          0          0      10001 
      8742       9991      10227      10127          0          0      10001 
      8748       9991      10227      10127          0          0      10001 
      8758       9992      10227      10127          0          0      10001 
      8766       9991      10227      10127          0          0      10001 
      8780       9991      10227      10127          0          0      10001 
      8779       9991      10227      10127          0          0      10001 
      8765       9991      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9219      10538      10227      10127        102          0      10145 
      8747       9992      10227      10127        109          0      10153 
      8755       9991      10227      10127        109          0      10157 
      8767       9993      10227      10127        110          0      10158 
      8773       9991      10227      10127        110          0      10162 
      8778       9991      10227      10127        100          0      10135 
      8772       9991      10227      10127        100          0      10135 
      8758       9991      10227      10127        100          0      10135 
      8752       9992      10227      10127        100          0      10135 
      8738       9992      10227      10127        100          0      10135 


Throughput: vshufps r256,r256,[m256],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8808      10707      10227      20133          4          1       5002 
     10650      12968      10227      20200          9         12       5042 
      8658      10556      10227      20131         11         -1       5002 
     10654      12978      10227      20198         14          7       5039 
      9900      12059      10227      20200         10         19       5056 
      8334      10156      10227      20133         11          2       5005 
      8413      10215      10227      20131         -2         -2       5002 
      8923      10850      10227      20135          5          5       5003 
      8683      10570      10227      20135          6          3       5004 
     10011      12199      10227      20135         10          5       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8822      10394      10227      20127       5003          0      10007 
      8499      10004      10227      20127       5004          0      10001 
      8507      10005      10227      20127       5004          0      10001 
      8516      10004      10227      20127       5004          0      10001 
      8507      10004      10227      20127       5004          0      10001 
      8499      10004      10227      20127       5004          0      10001 
      8495      10005      10227      20127       5004          0      10001 
      8479      10004      10227      20127       5004          0      10001 
      8481      10004      10227      20127       5004          0      10001 
      8491      10005      10227      20127       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8339      10411      10227      20127        101          0      20151 
      8010       9999      10227      20127        110          0      20165 
      8005      10000      10227      20127        100          0      20142 
      7996       9998      10227      20127        100          0      20142 
      7989      10000      10227      20127        100          0      20142 
      7982       9999      10227      20127        100          0      20142 
      7978       9999      10227      20127        100          0      20142 
      7989       9999      10227      20127        100          0      20142 
      7994       9998      10227      20127        100          0      20142 
      8003       9999      10227      20127        100          0      20142 


Latency: vshufpd r128,r128,r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8559      10401      10227      10149      10127          0          0 
      8233       9991      10227      10153      10127          0          0 
      8239       9990      10227      10162      10127          0          0 
      8251       9991      10227      10131      10127          0          0 
      8247       9991      10227      10131      10127          0          0 
      8240       9992      10227      10131      10127          0          0 
      8226       9992      10227      10131      10127          0          0 
      8223       9991      10227      10131      10127          0          0 
      8212       9991      10227      10131      10127          0          0 
      8220       9991      10227      10131      10127          0          0 


Throughput: vshufpd r128,r128,r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9666      10316      10227      10127          0          0          0 
      9373       9992      10227      10127          0          0          0 
      9379       9991      10227      10127          0          0          0 
      9385       9991      10227      10127          0          0          0 
      9371       9991      10227      10127          0          0          0 
      9358       9991      10227      10127          0          0          0 
      9350       9992      10227      10127          0          0          0 
      9347       9992      10227      10127          0          0          0 
      9359       9991      10227      10127          0          0          0 
      9367       9991      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8849      10422      10227      10131          0          0      10006 
      8743      10277      10227      10152         -2          0      10011 
      9486      11167      10227      10196         -3          0      10046 
     10904      13114      10227      10301          1          0      10106 
      8558      10090      10227      10137         -2          0      10002 
      9280      10983      10227      10179          1          0      10025 
      8810      10538      10227      10169          2          0      10011 
      8471       9979      10227      10127          0          0      10003 
      8481       9980      10227      10127          0          0      10003 
      8489       9981      10227      10127          0          0      10003 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8959      10230      10227      10131         91          3      10141 
      8780      10012      10227      10127        101          0      10156 
     50130      10804      10228      10328        163          5      10420 
      8757      10021      10227      10129        117          0      10175 
      8754      10012      10227      10129        103          0      10137 
      8764       9996      10227      10129        104          0      10135 
      8767       9999      10227      10129        105          0      10134 
      8782       9998      10227      10131        110          0      10135 
      8785      10000      10227      10129        107          0      10138 
      8780      10043      10227      10135         99          0      10140 


Throughput: vshufpd r128,r128,[m128],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8655      10191      10227      20127          0          0       5004 
      8479       9998      10227      20127          0          0       5003 
      8471       9997      10227      20127          0          0       5004 
      8477       9998      10227      20127          0          0       5004 
      8487       9998      10227      20127          0          0       5004 
      8499       9998      10227      20127          0          0       5004 
      8508       9998      10227      20127          0          0       5004 
      8509       9998      10227      20127          0          0       5004 
      8497       9998      10227      20127          0          0       5004 
      8489       9998      10227      20127          0          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9260      10218      10227      20127       5002          0      10014 
      9048       9998      10227      20127       5004          0      10001 
      9042       9999      10227      20127       5004          0      10001 
      9044       9997      10227      20127       5004          0      10001 
      9052       9999      10227      20127       5004          0      10001 
      9068       9999      10227      20127       5004          0      10001 
      9074       9998      10227      20127       5004          0      10001 
      9079       9999      10227      20127       5004          0      10001 
      9062       9998      10227      20127       5004          0      10001 
      9056       9998      10227      20127       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8679      10235      10227      20127        101          0      20145 
      8471       9997      10227      20127        110          0      20164 
      8481       9997      10227      20127        110          0      20167 
      8491       9999      10227      20127        100          0      20142 
      8503       9999      10227      20127        100          0      20142 
      8507       9998      10227      20127        100          0      20142 
      8509       9999      10227      20127        100          0      20142 
      8497       9999      10227      20127        100          0      20142 
      8487       9998      10227      20127        100          0      20142 
      8481       9998      10227      20127        100          0      20142 


Latency: vshufpd r256,r256,r256,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9575      10219      10227      10134      10127          0          0 
      9371       9989      10227      10156      10127          0          0 
      9381       9990      10227      10159      10127          0          0 
      9389       9990      10227      10163      10127          0          0 
      9375       9990      10227      10131      10127          0          0 
      9364       9990      10227      10137      10127          0          0 
      9352       9990      10227      10131      10127          0          0 
      9344       9990      10227      10138      10127          0          0 
      9359       9990      10227      10138      10127          0          0 
      9371       9991      10227      10137      10127          0          0 


Throughput: vshufpd r256,r256,r256,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9209      10523      10227      10127          0          0          0 
      8744       9992      10227      10127          0          0          0 
      8758       9992      10227      10127          0          0          0 
      8764       9991      10227      10127          0          0          0 
      8776       9991      10227      10127          0          0          0 
      8777       9991      10227      10127          0          0          0 
      8771       9992      10227      10127          0          0          0 
      8761       9992      10227      10127          0          0          0 
      8751       9991      10227      10127          0          0          0 
      8741       9991      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9238      10535      10227      10127          0          0      10001 
      8770       9991      10227      10127          0          0      10001 
      8781       9992      10227      10127          0          0      10001 
      8781       9991      10227      10127          0          0      10001 
      8766       9991      10227      10127          0          0      10001 
      8760       9992      10227      10127          0          0      10001 
      8748       9991      10227      10127          0          0      10001 
      8743       9991      10227      10127          0          0      10001 
      8753       9991      10227      10127          0          0      10001 
      8763       9991      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9526      10504      10227      10127        114          0      10169 
      9050       9991      10227      10127        109          0      10157 
      9040       9991      10227      10127        110          0      10155 
      9033       9992      10227      10127        109          0      10159 
      9034       9991      10227      10127        100          0      10135 
      9046       9992      10227      10127        100          0      10137 
      9054       9992      10227      10127        100          0      10135 
      9066       9991      10227      10127        100          0      10137 
      9067       9991      10227      10127        100          0      10135 
      9057       9991      10227      10127        100          0      10137 


Throughput: vshufpd r256,r256,[m256],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9110      10385      10227      20127          1          0       5004 
      8767      10004      10227      20127          1          0       5004 
      8757      10007      10227      20127          1          0       5004 
      8759      10004      10227      20127          1          0       5004 
      8767      10007      10227      20127          1          0       5004 
      8779      10005      10227      20127          1          0       5004 
      8786      10004      10227      20127          1          0       5004 
      8791      10004      10227      20127          1          0       5004 
      8783      10006      10227      20127          1          0       5004 
      8772      10005      10227      20127          1          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9601      11318      10227      20127       5004          0      10007 
      8474       9999      10227      20127       5004          0      10001 
      8483       9997      10227      20127       5004          0      10001 
      8491       9998      10227      20127       5004          0      10001 
      8501       9999      10227      20127       5004          0      10001 
      8509       9998      10227      20127       5004          0      10001 
      8505       9998      10227      20127       5004          0      10001 
      8499       9999      10227      20127       5004          0      10001 
      8487       9998      10227      20127       5004          0      10001 
      8481       9998      10227      20127       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9678      10353      10227      20127        101          0      20142 
      9361      10000      10227      20127        110          0      20167 
      9371       9998      10227      20127        100          0      20142 
      9379       9998      10227      20127        100          0      20142 
      9391       9998      10227      20127        100          0      20142 
      9385       9998      10227      20127        100          0      20142 
      9375       9998      10227      20127        100          0      20142 
      9365       9998      10227      20127        100          0      20142 
      9353       9998      10227      20127        100          0      20142 
      9357       9998      10227      20127        100          0      20142 


Latency: vdpps r128,r128,r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    110658     130234      10227      40134      40127      14963          0 
    110387     129993      10227      40134      40127      14979          0 
    110418     129994      10227      40142      40127      14954          0 
    110465     129993      10227      40141      40127      14955          0 
    110420     129993      10227      40127      40127      14968          0 
    110386     129993      10227      40127      40127      14968          0 
    110448     129993      10227      40127      40127      14968          0 
    110455     129993      10227      40127      40127      14968          0 
    110394     129993      10227      40127      40127      14968          0 
    110416     129994      10227      40127      40127      14968          0 


Throughput: vdpps r128,r128,r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     13478      15873      10227      40127      14568      15433          0 
     13093      15442      10227      40127      14576      15424          0 
     13123      15464      10227      40127      14562      15438          0 
     13121      15442      10227      40127      14576      15424          0 
     13145      15442      10227      40127      14576      15424          0 
     13135      15442      10227      40127      14576      15424          0 
     13113      15444      10227      40127      14576      15424          0 
     13091      15442      10227      40127      14576      15424          0 
     13104      15444      10227      40127      14576      15424          0 
     13123      15443      10227      40127      14576      15424          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     13878      15851      10227      40127          0          0      10001 
     13563      15469      10227      40127          0          0      10001 
     13564      15442      10227      40127          0          0      10001 
     13562      15443      10227      40127          0          0      10001 
     13538      15443      10227      40127          0          0      10001 
     13515      15441      10227      40127          0          0      10001 
     13521      15444      10227      40127          0          0      10001 
     13544      15442      10227      40127          0          0      10001 
     13562      15443      10227      40127          0          0      10001 
     13560      15442      10227      40127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     13467      15883      10227      40127        105          0      40162 
     13128      15458      10227      40127        100          0      40143 
     13163      15476      10227      40127        110          0      40170 
     13179      15486      10227      40127        110          0      40169 
     13152      15479      10227      40127        110          0      40173 
     13112      15459      10227      40127        100          0      40143 
     13104      15459      10227      40127        100          0      40143 
     13126      15458      10227      40127        100          0      40143 
     13148      15459      10227      40127        100          0      40143 
     13153      15459      10227      40127        100          0      40143 


Throughput: vdpps r128,r128,[m128],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     36537      40356      10227      60127      17952      12059       5001 
     36408      40175      10227      60127      17909      12092       5001 
     36418      40174      10227      60127      17909      12092       5001 
     36366      40174      10227      60127      17909      12092       5001 
     36412      40136      10227      60127      17961      12040       5001 
     36313      40135      10227      60127      17961      12040       5001 
     36412      40137      10227      60127      17961      12040       5001 
     36330      40135      10227      60127      17961      12040       5001 
     36380      40136      10227      60127      17961      12040       5001 
     36372      40134      10227      60127      17961      12040       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     37749      40310      10227      60127       5001          0      10001 
     37698      40169      10227      60127       5001          0      10001 
     37569      40129      10227      60127       5001          0      10001 
     37669      40129      10227      60127       5001          0      10001 
     37573      40130      10227      60127       5001          0      10001 
     37653      40129      10227      60127       5001          0      10001 
     37589      40129      10227      60127       5001          0      10001 
     37623      40129      10227      60127       5001          0      10001 
     37628      40129      10227      60127       5001          0      10001 
     37586      40130      10227      60127       5001          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     34255      40311      10227      60127      10103          0      60139 
     34134      40165      10227      60127      10104          0      60141 
     34049      40129      10227      60127      10102          0      60137 
     34136      40127      10227      60127      10102          0      60137 
     34043      40126      10227      60127      10102          0      60137 
     34116      40130      10227      60127      10102          0      60137 
     34096      40126      10227      60127      10102          0      60137 
     34053      40126      10227      60127      10102          0      60137 
     34138      40129      10227      60127      10102          0      60137 
     34041      40128      10227      60127      10102          0      60137 


Latency: vdpps r256,r256,r256,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    111267     130992      10227      40136      40127      15053          0 
    110463     129991      10227      40140      40127      15048          0 
    110417     129994      10227      40143      40127      15064          0 
    110387     129992      10227      40127      40127      15049          0 
    110445     129992      10227      40127      40127      15049          0 
    110449     129992      10227      40127      40127      15049          0 
    110386     129992      10227      40127      40127      15049          0 
    110417     129991      10227      40127      40127      15040          0 
    110466     129993      10227      40127      40127      15049          0 
    110419     129992      10227      40127      40127      15040          0 


Throughput: vdpps r256,r256,r256,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     19525      22308      10227      40127      14588      15412          0 
     19069      21751      10227      40127      14592      15408          0 
     13712      15611      10227      40127      14572      15428          0 
     13587      15470      10227      40127      14558      15442          0 
     13540      15442      10227      40127      14576      15424          0 
     13518      15444      10227      40127      14576      15424          0 
     13525      15444      10227      40127      14576      15424          0 
     13546      15442      10227      40127      14576      15424          0 
     13570      15443      10227      40127      14576      15424          0 
     13560      15443      10227      40127      14576      15424          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     19609      22358      10227      40127          0          0      10001 
     19055      21770      10227      40127          0          0      10001 
     15957      18212      10227      40127          0          0      10001 
     13570      15459      10227      40127          0          0      10001 
     13580      15457      10227      40127          0          0      10001 
     13560      15460      10227      40127          0          0      10001 
     13540      15458      10227      40127          0          0      10001 
     13527      15457      10227      40127          0          0      10001 
     13548      15458      10227      40127          0          0      10001 
     13568      15457      10227      40127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     19541      22318      10227      40127        105          0      40158 
     19089      21791      10227      40127        107          0      40156 
     17057      19428      10227      40127        100          0      40142 
     13580      15455      10227      40127        100          0      40143 
     13560      15456      10227      40127        100          0      40143 
     13534      15456      10227      40127        100          0      40143 
     13532      15460      10227      40127        100          0      40147 
     13553      15456      10227      40127        100          0      40143 
     13576      15460      10227      40127        100          0      40147 
     13576      15455      10227      40127        100          0      40143 


Throughput: vdpps r256,r256,[m256],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     37946      40431      10227      60127      17710      12303       5001 
     37601      40167      10227      60127      17709      12291       5001 
     37692      40168      10227      60127      17709      12291       5001 
     37585      40128      10227      60127      17703      12297       5001 
     37623      40131      10227      60127      17703      12297       5001 
     37623      40129      10227      60127      17703      12297       5001 
     37587      40128      10227      60127      17703      12297       5001 
     37653      40129      10227      60127      17703      12297       5001 
     37566      40129      10227      60127      17703      12297       5001 
     37666      40131      10227      60127      17703      12297       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     36675      40456      10227      60127       5001          0      10001 
     36404      40167      10227      60127       5001          0      10001 
     36368      40167      10227      60127       5001          0      10001 
     36438      40167      10227      60127       5001          0      10001 
     36346      40165      10227      60127       5001          0      10001 
     36409      40130      10227      60127       5001          0      10001 
     36319      40128      10227      60127       5001          0      10001 
     36382      40129      10227      60127       5001          0      10001 
     36363      40130      10227      60127       5001          0      10001 
     36340      40128      10227      60127       5001          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     36648      40426      10227      60127      10103          0      60139 
     36357      40167      10227      60127      10104          0      60141 
     36406      40128      10227      60127      10102          0      60137 
     36308      40130      10227      60127      10102          0      60137 
     36404      40128      10227      60127      10102          0      60137 
     36325      40128      10227      60127      10102          0      60137 
     36374      40129      10227      60127      10102          0      60137 
     36372      40129      10227      60127      10102          0      60137 
     36332      40129      10227      60127      10102          0      60137 
     36406      40129      10227      60127      10102          0      60137 


Latency: vblendps r128,r128,r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9775      11137      10227      10139      10128       3293          0 
      8765       9997      10227      10136      10127       3294          0 
      8749       9995      10227      10151      10127       3292          0 
      8743       9995      10227      10137      10127       3295          0 
      8753       9997      10227      10136      10127       3295          0 
      8759       9995      10227      10136      10127       3295          0 
      8770       9997      10227      10136      10127       3294          0 
      8774       9995      10227      10136      10127       3295          0 
      8775       9996      10227      10136      10127       3294          0 
      8767       9997      10227      10136      10127       3295          0 


Throughput: vblendps r128,r128,r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      3521       3764      10227      10127       3323       3332          0 
      3142       3357      10227      10127       3328       3333          0 
      3165       3382      10227      10127       3328       3333          0 
      3144       3357      10227      10127       3328       3333          0 
      3146       3357      10227      10127       3328       3333          0 
      3150       3359      10227      10127       3328       3333          0 
      3150       3359      10227      10127       3328       3333          0 
      3150       3357      10227      10127       3328       3333          0 
      3150       3357      10227      10127       3328       3333          0 
      3152       3357      10227      10127       3328       3333          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3399       3761      10227      10127          0          0       3346 
      3043       3368      10227      10127          0          0       3341 
      3055       3380      10227      10127          0          0       3340 
      3030       3358      10227      10127          0          0       3340 
      3033       3361      10227      10127          0          0       3340 
      3033       3358      10227      10127          0          0       3340 
      3035       3357      10227      10127          0          0       3340 
      3039       3357      10227      10127          0          0       3340 
      3039       3357      10227      10127          0          0       3340 
      3045       3359      10227      10127          0          0       3340 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3941       4207      10227      10127        101          0      10152 
      3154       3367      10227      10127        108          0      10164 
      3166       3379      10227      10127        104          0      10156 
      3148       3356      10227      10127        100          0      10150 
      3152       3361      10227      10127        100          0      10150 
      3152       3357      10227      10127        100          0      10150 
      3154       3357      10227      10127        100          0      10150 
      3148       3357      10227      10127        100          0      10150 
      3150       3358      10227      10127        100          0      10150 
      3150       3360      10227      10127        100          0      10150 


Throughput: vblendps r128,r128,[m128],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5501       6283      10227      20127       3306       3516       5006 
      4507       5140      10227      20127       3263       3483       5005 
      4502       5136      10227      20127       3249       3485       5006 
      4512       5137      10227      20127       3265       3484       5006 
      4512       5138      10227      20127       3284       3513       5006 
      4482       5105      10227      20127       3290       3505       5006 
      4488       5106      10227      20127       3290       3505       5006 
      4491       5105      10227      20127       3290       3505       5006 
      4488       5105      10227      20127       3290       3505       5006 
      4486       5104      10227      20127       3290       3505       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4704       5522      10227      20127       5005          0       3203 
      4437       5212      10227      20127       5006          0       3225 
      4371       5136      10227      20127       5005          0       3267 
      4367       5137      10227      20127       5006          0       3253 
      4366       5138      10227      20127       5006          0       3205 
      4338       5105      10227      20127       5006          0       3206 
      4335       5106      10227      20127       5006          0       3206 
      4330       5105      10227      20127       5006          0       3206 
      4328       5105      10227      20127       5006          0       3206 
      4332       5104      10227      20127       5006          0       3206 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5055       5579      10227      20127        101          0      20154 
      4655       5138      10227      20127        102          0      20158 
      4651       5139      10227      20127        102          0      20159 
      4613       5105      10227      20127        100          0      20154 
      4615       5105      10227      20127        100          0      20154 
      4615       5104      10227      20127        100          0      20154 
      4619       5107      10227      20127        100          0      20154 
      4623       5104      10227      20127        100          0      20154 
      4627       5104      10227      20127        100          0      20154 
      4633       5108      10227      20127        100          0      20154 


Latency: vblendps r256,r256,r256,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9520      10511      10227      10148      10127       3297          0 
      9044       9996      10227      10148      10127       3299          0 
      9040       9997      10227      10132      10127       3296          0 
      9044       9996      10227      10132      10127       3296          0 
      9058       9999      10227      10132      10127       3296          0 
      9068       9997      10227      10132      10127       3296          0 
      9078       9997      10227      10132      10127       3296          0 
      9071       9997      10227      10132      10127       3296          0 
      9061       9996      10227      10132      10127       3296          0 
      9049       9997      10227      10132      10127       3296          0 


Throughput: vblendps r256,r256,r256,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      3541       3906      10227      10127       3322       3331          0 
      3053       3366      10227      10127       3327       3333          0 
      3071       3382      10227      10127       3328       3333          0 
      3067       3378      10227      10127       3328       3333          0 
      3051       3357      10227      10127       3328       3333          0 
      3051       3357      10227      10127       3328       3333          0 
      3049       3358      10227      10127       3328       3333          0 
      3049       3360      10227      10127       3328       3333          0 
      3045       3358      10227      10127       3328       3333          0 
      3045       3357      10227      10127       3328       3333          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3418       3896      10227      10127          0          0       3344 
      2964       3384      10227      10127          0          0       3340 
      2942       3357      10227      10127          0          0       3340 
      2940       3357      10227      10127          0          0       3340 
      2938       3357      10227      10127          0          0       3340 
      2942       3357      10227      10127          0          0       3340 
      2940       3360      10227      10127          0          0       3340 
      2939       3359      10227      10127          0          0       3340 
      2938       3357      10227      10127          0          0       3340 
      2942       3357      10227      10127          0          0       3340 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4441       4901      10227      10127        101          0      10146 
      3059       3379      10227      10127        104          0      10156 
      3037       3359      10227      10127        100          0      10150 
      3037       3357      10227      10127        100          0      10150 
      3033       3357      10227      10127        100          0      10150 
      3033       3357      10227      10127        100          0      10150 
      3034       3358      10227      10127        100          0      10150 
      3039       3360      10227      10127        100          0      10150 
      3037       3358      10227      10127        100          0      10150 
      3035       3357      10227      10127        100          0      10150 


Throughput: vblendps r256,r256,[m256],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5013       5718      10227      20127       3449       3497       5005 
      4507       5137      10227      20127       3423       3470       5006 
      4506       5133      10227      20127       3420       3463       5006 
      4508       5133      10227      20127       3412       3425       5006 
      4485       5105      10227      20127       3408       3418       5006 
      4486       5103      10227      20127       3408       3418       5006 
      4490       5105      10227      20127       3408       3418       5006 
      4485       5106      10227      20127       3408       3418       5006 
      4480       5104      10227      20127       3408       3418       5006 
      4482       5105      10227      20127       3408       3418       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4958       5669      10227      20127       5006          0       3082 
      4496       5142      10227      20127       5006          0       3164 
      4476       5114      10227      20127       5006          0       3175 
      4476       5112      10227      20127       5006          0       3175 
      4476       5111      10227      20127       5006          0       3175 
      4481       5112      10227      20127       5006          0       3175 
      4484       5112      10227      20127       5006          0       3175 
      4490       5114      10227      20127       5006          0       3175 
      4492       5114      10227      20127       5006          0       3175 
      4489       5111      10227      20127       5006          0       3175 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5010       5716      10227      20127        103          0      20158 
      4516       5143      10227      20127        103          0      20158 
      4511       5142      10227      20127        103          0      20159 
      4494       5113      10227      20127        101          0      20154 
      4496       5111      10227      20127        101          0      20154 
      4491       5110      10227      20127        101          0      20154 
      4490       5112      10227      20127        101          0      20154 
      4488       5111      10227      20127        101          0      20154 
      4488       5111      10227      20127        101          0      20154 
      4481       5111      10227      20127        101          0      20154 


Latency: vblendpd r128,r128,r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9389      10366      10227      10155      10127       3297          0 
      9066       9995      10227      10152      10127       3297          0 
      9074       9995      10227      10137      10127       3295          0 
      9070       9996      10227      10136      10127       3297          0 
      9062       9996      10227      10136      10127       3297          0 
      9048       9996      10227      10136      10127       3297          0 
      9040       9995      10227      10137      10127       3295          0 
      9038       9996      10227      10136      10127       3297          0 
      9048       9995      10227      10136      10127       3297          0 
      9060       9994      10227      10136      10127       3297          0 


Throughput: vblendpd r128,r128,r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      3479       3723      10227      10127       3323       3331          0 
      3148       3369      10227      10127       3327       3333          0 
      3160       3384      10227      10127       3328       3333          0 
      3160       3382      10227      10127       3328       3333          0 
      3142       3360      10227      10127       3328       3333          0 
      3142       3360      10227      10127       3328       3333          0 
      3140       3359      10227      10127       3328       3333          0 
      3142       3357      10227      10127       3328       3333          0 
      3148       3362      10227      10127       3328       3333          0 
      3148       3360      10227      10127       3328       3333          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3414       3766      10227      10127          0          0       3347 
      3055       3370      10227      10127          0          0       3341 
      3067       3381      10227      10127          0          0       3340 
      3051       3362      10227      10127          0          0       3340 
      3047       3359      10227      10127          0          0       3340 
      3053       3364      10227      10127          0          0       3340 
      3057       3362      10227      10127          0          0       3340 
      3055       3362      10227      10127          0          0       3340 
      3051       3361      10227      10127          0          0       3340 
      3048       3361      10227      10127          0          0       3340 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3319       3791      10227      10127        101          0      10152 
      2959       3384      10227      10127        104          0      10156 
      2934       3357      10227      10127        100          0      10150 
      2936       3356      10227      10127        100          0      10150 
      2936       3359      10227      10127        100          0      10150 
      2938       3357      10227      10127        100          0      10150 
      2938       3357      10227      10127        100          0      10150 
      2940       3357      10227      10127        100          0      10150 
      2942       3358      10227      10127        100          0      10150 
      2948       3360      10227      10127        100          0      10150 


Throughput: vblendpd r128,r128,[m128],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4883       5578      10227      20127       3304       3543       5006 
      4496       5136      10227      20127       3263       3483       5005 
      4498       5137      10227      20127       3249       3485       5006 
      4502       5137      10227      20127       3265       3484       5006 
      4500       5135      10227      20127       3284       3513       5006 
      4478       5104      10227      20127       3290       3505       5006 
      4484       5104      10227      20127       3290       3505       5006 
      4487       5107      10227      20127       3290       3505       5006 
      4485       5104      10227      20127       3290       3505       5006 
      4488       5104      10227      20127       3290       3505       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4978       5680      10227      20127       5006          0       3191 
      4506       5143      10227      20127       5005          0       3255 
      4500       5144      10227      20127       5006          0       3253 
      4503       5146      10227      20127       5006          0       3205 
      4476       5110      10227      20127       5006          0       3206 
      4476       5112      10227      20127       5006          0       3206 
      4482       5112      10227      20127       5006          0       3206 
      4483       5110      10227      20127       5006          0       3206 
      4490       5113      10227      20127       5006          0       3206 
      4490       5110      10227      20127       5006          0       3206 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5597       6191      10227      20127        101          0      20156 
      4645       5136      10227      20127        102          0      20158 
      4649       5139      10227      20127        102          0      20159 
      4624       5106      10227      20127        100          0      20154 
      4625       5105      10227      20127        100          0      20154 
      4633       5105      10227      20127        100          0      20154 
      4633       5105      10227      20127        100          0      20154 
      4635       5105      10227      20127        100          0      20154 
      4637       5104      10227      20127        100          0      20154 
      4637       5104      10227      20127        100          0      20154 


Latency: vblendpd r256,r256,r256,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9373      10364      10227      10164      10129       3114          0 
      9266      10281      10227      10163      10130       3129          0 
      9153      10194      10227      10140      10129       3184          0 
      9387      10428      10227      10244      10163       3255          0 
      9119      10093      10227      10135      10127       3200          0 
      9096      10067      10227      10136      10127       3304          0 
      9155      10145      10227      10149      10127       3232          0 
      9189      10204      10227      10136      10129       3203          0 
      9161      10151      10227      10136      10129       3179          0 
      9161      10152      10227      10138      10127       3096          0 


Throughput: vblendpd r256,r256,r256,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4927       5223      10227      10127       3107       3153          0 
      4455       4693      10227      10127       3098       3179          0 
      4237       4477      10227      10127       3143       3213          2 
      4152       4435      10227      10127       3167       3286          2 
      4113       4370      10227      10127       3161       3212          4 
      4491       4789      10227      10129       3032       3229          0 
      4126       4395      10227      10127       3095       3295          4 
      4409       4710      10227      10127       2908       3348          0 
      4019       4291      10227      10127       3050       3332          2 
      4136       4406      10227      10127       3039       3398          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3566       3945      10227      10127          0          0       3349 
      3057       3382      10227      10127          0          0       3340 
      3041       3358      10227      10127          0          0       3340 
      3041       3361      10227      10127          0          0       3340 
      3043       3358      10227      10127          0          0       3340 
      3045       3357      10227      10127          0          0       3340 
      3045       3358      10227      10127          0          0       3340 
      3047       3357      10227      10127          0          0       3340 
      3047       3359      10227      10127          0          0       3340 
      3047       3361      10227      10127          0          0       3340 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3497       3858      10227      10127        101          0      10156 
      3047       3356      10227      10127        100          0      10142 
      3050       3361      10227      10127        105          0      10157 
      3049       3356      10227      10127        100          0      10142 
      3049       3359      10227      10127        100          0      10142 
      3043       3358      10227      10127        100          0      10142 
      3041       3356      10227      10127        100          0      10142 
      3041       3356      10227      10127        100          0      10142 
      3041       3358      10227      10127        100          0      10142 
      3037       3357      10227      10127        100          0      10142 


Throughput: vblendpd r256,r256,[m256],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5323       5873      10227      20127       3457       3472       5006 
      4657       5139      10227      20127       3423       3470       5006 
      4653       5139      10227      20127       3423       3473       5005 
      4647       5134      10227      20127       3412       3425       5006 
      4617       5107      10227      20127       3408       3418       5006 
      4620       5105      10227      20127       3408       3418       5006 
      4631       5109      10227      20127       3408       3418       5006 
      4627       5107      10227      20127       3408       3418       5006 
      4631       5105      10227      20127       3408       3418       5006 
      4635       5106      10227      20127       3408       3418       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5299       5653      10227      20127       5006          0       3145 
      4819       5136      10227      20127       5005          0       3108 
      4821       5136      10227      20127       5006          0       3164 
      4798       5103      10227      20127       5006          0       3175 
      4793       5103      10227      20127       5006          0       3175 
      4791       5106      10227      20127       5006          0       3175 
      4788       5103      10227      20127       5006          0       3175 
      4783       5105      10227      20127       5006          0       3175 
      4782       5105      10227      20127       5006          0       3175 
      4779       5104      10227      20127       5006          0       3175 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5120       5664      10227      20127        101          0      20156 
      4645       5136      10227      20127        102          0      20158 
      4657       5140      10227      20127        102          0      20158 
      4653       5134      10227      20127        102          0      20159 
      4657       5138      10227      20127        102          0      20159 
      4631       5106      10227      20127        100          0      20154 
      4633       5105      10227      20127        100          0      20154 
      4633       5106      10227      20127        100          0      20154 
      4625       5106      10227      20127        100          0      20154 
      4629       5105      10227      20127        100          0      20154 


Latency: vperm2f128 r256,r256,r256,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26617      30380      10227      10144      10127          0          0 
     26343      29995      10227      10139      10127          0          0 
     26287      29994      10227      10152      10127          0          0 
     26263      29992      10227      10128      10127          0          0 
     26339      29995      10227      10128      10127          0          0 
     26303      29993      10227      10128      10127          0          0 
     26259      29993      10227      10128      10127          0          0 
     26329      29993      10227      10128      10127          0          0 
     26313      29993      10227      10128      10127          0          0 
     26259      29995      10227      10128      10127          0          0 


Throughput: vperm2f128 r256,r256,r256,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9829      10494      10227      10127          0          0          0 
      9351       9995      10227      10127          0          0          0 
      9351       9995      10227      10127          0          0          0 
      9363       9996      10227      10127          0          0          0 
      9377       9999      10227      10127          0          0          0 
      9387       9998      10227      10127          0          0          0 
      9385       9997      10227      10127          0          0          0 
      9377       9997      10227      10127          0          0          0 
      9363       9996      10227      10127          0          0          0 
      9353       9998      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9819      10465      10227      10127          0          0      10001 
      9373       9998      10227      10127          0          0      10001 
      9359       9995      10227      10127          0          0      10001 
      9349       9997      10227      10127          0          0      10001 
      9357       9997      10227      10127          0          0      10001 
      9363       9996      10227      10127          0          0      10001 
      9375       9998      10227      10127          0          0      10001 
      9389       9997      10227      10127          0          0      10001 
      9387       9997      10227      10127          0          0      10001 
      9373       9997      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9873      10552      10227      10127        109          0      10150 
      9355       9996      10227      10127        110          0      10159 
      9369       9997      10227      10127        100          0      10137 
      9375       9997      10227      10127        100          0      10133 
      9388       9995      10227      10127        100          0      10137 
      9383       9995      10227      10127        100          0      10133 
      9373       9995      10227      10127        100          0      10137 
      9359       9994      10227      10127        100          0      10133 
      9353       9996      10227      10127        100          0      10137 
      9353       9995      10227      10127        100          0      10133 


Throughput: vperm2f128 r256,r256,[m256],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9920      10601      10227      20127          1          0       5003 
      9355      10002      10227      20127          1          0       5004 
      9367      10005      10227      20127          1          0       5004 
      9375      10004      10227      20127          1          0       5004 
      9388      10003      10227      20127          1          0       5004 
      9397      10005      10227      20127          1          0       5004 
      9387      10003      10227      20127          1          0       5004 
      9377      10004      10227      20127          1          0       5004 
      9363      10003      10227      20127          1          0       5004 
      9355      10003      10227      20127          1          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9718      10396      10227      20127       5002          0      10007 
      9357       9998      10227      20127       5002          0      10001 
      9359       9996      10227      20127       5002          0      10001 
      9369       9998      10227      20127       5004          0      10001 
      9381       9998      10227      20127       5004          0      10001 
      9391       9999      10227      20127       5004          0      10001 
      9392       9998      10227      20127       5004          0      10001 
      9379       9998      10227      20127       5004          0      10001 
      9369       9998      10227      20127       5004          0      10001 
      9359       9998      10227      20127       5003          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9359      10351      10227      20127        102          0      20145 
      9059      10006      10227      20127        111          0      20166 
      9065      10004      10227      20127        111          0      20162 
      9076      10004      10227      20127        111          0      20165 
      9084      10005      10227      20127        111          0      20165 
      9082      10005      10227      20127        101          0      20138 
      9073      10004      10227      20127        101          0      20138 
      9059      10006      10227      20127        101          0      20138 
      9048      10005      10227      20127        101          0      20138 
      9050      10005      10227      20127        101          0      20138 


Latency: vblendvps r128,r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     19084      20358      10227      20157      20127       6571          0 
     52470      22384      10227      20685      20495       6620          0 
     18143      20000      10227      20135      20127       6547          0 
     18104      19998      10227      20157      20127       6548          0 
     18079      20000      10227      20135      20127       6547          0 
     18110      20000      10227      20135      20127       6547          0 
     18145      20001      10227      20135      20127       6547          0 
     18126      19999      10227      20135      20127       6547          0 
     18090      20001      10227      20135      20127       6547          0 
     18096      20000      10227      20135      20127       6547          0 


Throughput: vblendvps r128,r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9054      10320      10227      20127       6212       6451          0 
      8844      10068      10227      20127       6212       6453          0 
      8838      10064      10227      20127       6212       6451          0 
      8806      10034      10227      20127       6213       6452          0 
      8798      10036      10227      20127       6213       6452          0 
      8788      10034      10227      20127       6213       6452          0 
      8777      10032      10227      20127       6213       6452          0 
      8785      10034      10227      20127       6213       6452          0 
      8796      10033      10227      20127       6213       6452          0 
      8810      10035      10227      20127       6213       6452          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9481      10805      10227      20127          0          0       7340 
      8841      10062      10227      20127          0          0       7341 
      8807      10033      10227      20127          0          0       7340 
      8805      10035      10227      20127          0          0       7340 
      8791      10033      10227      20127          0          0       7340 
      8778      10033      10227      20127          0          0       7340 
      8779      10034      10227      20127          0          0       7340 
      8787      10033      10227      20127          0          0       7340 
      8800      10034      10227      20127          0          0       7340 
      8807      10034      10227      20127          0          0       7340 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10103      10800      10227      20128        102          0      20142 
      9425      10064      10227      20127        106          0      20155 
      9411      10032      10227      20127        100          0      20139 
      9422      10035      10227      20127        100          0      20139 
      9421      10033      10227      20127        100          0      20139 
      9414      10034      10227      20127        100          0      20139 
      9401      10034      10227      20127        100          0      20139 
      9387      10033      10227      20127        100          0      20139 
      9385      10035      10227      20127        100          0      20139 
      9397      10033      10227      20127        100          0      20139 


Throughput: vblendvps r128,r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9597      10227      10227      30127       6399       6310       5003 
      9456      10068      10227      30127       6384       6299       5003 
      9460      10071      10227      30127       6383       6299       5003 
      9419      10041      10227      30127       6388       6298       5003 
      9404      10037      10227      30127       6388       6298       5003 
      9393      10036      10227      30127       6388       6298       5003 
      9395      10036      10227      30127       6388       6298       5003 
      9406      10037      10227      30127       6388       6298       5003 
      9415      10040      10227      30127       6388       6298       5003 
      9426      10038      10227      30127       6388       6298       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9317      10261      10227      30127       5003          0       7335 
      9131      10066      10227      30127       5003          0       7324 
      9120      10068      10227      30127       5003          0       7323 
      9105      10062      10227      30127       5003          0       7323 
      9070      10031      10227      30127       5003          0       7320 
      9080      10031      10227      30127       5003          0       7320 
      9092      10032      10227      30127       5003          0       7320 
      9105      10034      10227      30127       5003          0       7320 
      9112      10033      10227      30127       5003          0       7320 
      9103      10031      10227      30127       5003          0       7320 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9274      10240      10227      30127        101          0      30149 
      9126      10063      10227      30127        110          0      30164 
      9137      10065      10227      30127        110          0      30164 
      9141      10066      10227      30127        110          0      30164 
      9098      10031      10227      30127        100          0      30146 
      9087      10031      10227      30127        100          0      30146 
      9081      10031      10227      30127        100          0      30146 
      9070      10032      10227      30127        100          0      30146 
      9084      10034      10227      30127        100          0      30146 
      9086      10032      10227      30127        100          0      30146 


Latency: vblendvps r256,r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17475      20545      10227      20148      20127       6550          0 
     16971      19998      10227      20161      20127       6550          0 
     16952      19999      10227      20135      20127       6547          0 
     16985      19999      10227      20135      20127       6547          0 
     17016      19997      10227      20135      20127       6547          0 
     17004      20000      10227      20135      20127       6547          0 
     16969      19999      10227      20135      20127       6547          0 
     16961      20000      10227      20135      20127       6547          0 
     16993      19998      10227      20135      20127       6547          0 
     17018      19998      10227      20135      20127       6547          0 


Throughput: vblendvps r256,r256,r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9646      10624      10227      20127       6212       6452          0 
      9129      10064      10227      20127       6212       6451          0 
      9088      10035      10227      20127       6213       6452          0 
      9074      10031      10227      20127       6213       6452          0 
      9067      10033      10227      20127       6213       6452          0 
      9081      10036      10227      20127       6213       6452          0 
      9088      10032      10227      20127       6213       6452          0 
      9103      10034      10227      20127       6213       6452          0 
      9111      10034      10227      20127       6213       6452          0 
      9104      10032      10227      20127       6213       6452          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9630      10619      10227      20127          0          0       7340 
      9113      10065      10227      20127          0          0       7340 
      9104      10066      10227      20127          0          0       7341 
      9100      10062      10227      20127          0          0       7341 
      9081      10032      10227      20127          0          0       7340 
      9088      10035      10227      20127          0          0       7340 
      9100      10033      10227      20127          0          0       7340 
      9111      10035      10227      20127          0          0       7340 
      9102      10033      10227      20127          0          0       7340 
      9091      10033      10227      20127          0          0       7340 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9411      10398      10227      20127        105          0      20150 
      9072      10032      10227      20127        100          0      20139 
      9099      10064      10227      20127        110          0      20165 
      9112      10067      10227      20127        106          0      20155 
      9091      10034      10227      20127        100          0      20139 
      9100      10032      10227      20127        100          0      20139 
      9113      10035      10227      20127        100          0      20139 
      9092      10032      10227      20127        100          0      20139 
      9086      10034      10227      20127        100          0      20139 
      9079      10034      10227      20127        100          0      20139 


Throughput: vblendvps r256,r256,r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9437      10394      10227      30127       6097       6645       5003 
      9135      10062      10227      30127       6077       6637       5003 
      9125      10063      10227      30127       6077       6637       5003 
      9084      10030      10227      30127       6078       6640       5003 
      9074      10029      10227      30127       6078       6640       5003 
      9074      10034      10227      30127       6078       6640       5003 
      9083      10032      10227      30127       6078       6640       5003 
      9092      10032      10227      30127       6078       6640       5003 
      9104      10030      10227      30127       6078       6640       5003 
      9111      10032      10227      30127       6078       6640       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9460      10446      10227      30127       5003          0       7295 
      9126      10066      10227      30127       5003          0       7291 
      9139      10067      10227      30127       5003          0       7290 
      9111      10032      10227      30127       5003          0       7286 
      9101      10030      10227      30127       5003          0       7286 
      9092      10031      10227      30127       5003          0       7286 
      9081      10030      10227      30127       5003          0       7286 
      9073      10031      10227      30127       5003          0       7286 
      9078      10032      10227      30127       5003          0       7286 
      9088      10031      10227      30127       5003          0       7286 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9121      10404      10227      30127        103          0      30151 
      8838      10067      10227      30127        110          0      30164 
      8844      10065      10227      30127        110          0      30164 
      8837      10065      10227      30127        110          0      30164 
      8796      10031      10227      30127        100          0      30146 
      8789      10032      10227      30127        100          0      30146 
      8782      10033      10227      30127        100          0      30146 
      8780      10032      10227      30127        100          0      30146 
      8788      10031      10227      30127        100          0      30146 
      8800      10031      10227      30127        100          0      30146 


Latency: vblendvpd r128,r128,r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     18449      20398      10227      20146      20127       6570          0 
     18126      19999      10227      20163      20127       6569          0 
     18157      19998      10227      20138      20127       6572          0 
     18126      19997      10227      20138      20127       6572          0 
     18094      19998      10227      20138      20127       6572          0 
     18104      19997      10227      20135      20127       6569          0 
     18142      19997      10227      20135      20127       6569          0 
     18151      19997      10227      20135      20127       6569          0 
     18116      19998      10227      20135      20127       6569          0 
     18093      19997      10227      20135      20127       6569          0 


Throughput: vblendvpd r128,r128,r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9730      10391      10227      20127       6212       6452          0 
      9411      10061      10227      20127       6212       6453          0 
      9423      10067      10227      20127       6212       6451          0 
      9407      10031      10227      20127       6213       6452          0 
      9421      10035      10227      20127       6213       6452          0 
      9423      10032      10227      20127       6213       6452          0 
      9414      10032      10227      20127       6213       6452          0 
      9407      10032      10227      20127       6213       6452          0 
      9397      10033      10227      20127       6213       6452          0 
      9387      10034      10227      20127       6213       6452          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9474      10443      10227      20127          0          0       7340 
      9105      10032      10227      20127          0          0       7340 
      9123      10064      10227      20127          0          0       7340 
      9114      10066      10227      20127          0          0       7341 
      9101      10063      10227      20127          0          0       7341 
      9068      10034      10227      20127          0          0       7340 
      9078      10035      10227      20127          0          0       7340 
      9086      10033      10227      20127          0          0       7340 
      9101      10037      10227      20127          0          0       7340 
      9106      10033      10227      20127          0          0       7340 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9779      10448      10227      20127        101          0      20142 
      9419      10063      10227      20127        110          0      20165 
      9432      10064      10227      20127        106          0      20155 
      9415      10035      10227      20127        100          0      20139 
      9422      10033      10227      20127        100          0      20139 
      9421      10033      10227      20127        100          0      20139 
      9407      10034      10227      20127        100          0      20139 
     43354      12382      10227      20494        242          2      20598 
      9095      10033      10227      20127        100          0      20139 
      9104      10034      10227      20127        100          0      20139 


Throughput: vblendvpd r128,r128,r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9270      10249      10227      30127       6400       6309       5003 
      9111      10066      10227      30127       6382       6297       5003 
      9124      10065      10227      30127       6382       6299       5003 
      9103      10032      10227      30127       6387       6298       5003 
      9108      10031      10227      30127       6387       6298       5003 
      9107      10037      10227      30127       6387       6298       5003 
      9092      10031      10227      30127       6387       6298       5003 
      9078      10032      10227      30127       6387       6298       5003 
      9072      10030      10227      30127       6387       6298       5003 
      9079      10032      10227      30127       6387       6298       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9296      10235      10227      30127       5003          0       7322 
      9131      10063      10227      30127       5003          0       7323 
      9090      10031      10227      30127       5003          0       7320 
      9081      10031      10227      30127       5003          0       7320 
      9072      10033      10227      30127       5003          0       7320 
      9076      10031      10227      30127       5003          0       7320 
      9088      10031      10227      30127       5003          0       7320 
      9095      10030      10227      30127       5003          0       7320 
      9104      10030      10227      30127       5003          0       7320 
      9111      10033      10227      30127       5003          0       7320 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8967      10218      10227      30127        102          0      30149 
      8849      10070      10227      30127        111          0      30164 
      8841      10070      10227      30127        111          0      30164 
      8837      10073      10227      30127        111          0      30164 
      8823      10070      10227      30127        111          0      30164 
      8789      10037      10227      30127        101          0      30146 
      8780      10037      10227      30127        101          0      30146 
      8793      10037      10227      30127        101          0      30146 
      8803      10038      10227      30127        101          0      30146 
      8811      10038      10227      30127        101          0      30146 


Latency: vblendvpd r256,r256,r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     18586      20517      10227      20148      20127       6550          0 
     18154      19999      10227      20157      20127       6548          0 
     18135      19998      10227      20159      20127       6549          0 
     18096      19998      10227      20135      20127       6547          0 
     18096      19997      10227      20135      20127       6547          0 
     18138      19999      10227      20135      20127       6547          0 
     18155      19998      10227      20135      20127       6547          0 
     18118      20000      10227      20135      20127       6547          0 
     18086      19997      10227      20135      20127       6547          0 
     18114      19999      10227      20135      20127       6547          0 


Throughput: vblendvpd r256,r256,r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9623      10600      10227      20127       6212       6452          0 
      9121      10062      10227      20127       6212       6451          0 
      9086      10033      10227      20127       6213       6452          0 
      9078      10034      10227      20127       6213       6452          0 
      9067      10033      10227      20127       6213       6452          0 
      9077      10033      10227      20127       6213       6452          0 
      9090      10035      10227      20127       6213       6452          0 
      9099      10033      10227      20127       6213       6452          0 
      9107      10033      10227      20127       6213       6452          0 
      9104      10034      10227      20127       6213       6452          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9903      10577      10227      20127          0          0       7340 
      9417      10066      10227      20127          0          0       7340 
      9427      10068      10227      20127          0          0       7341 
      9408      10033      10227      20127          0          0       7340 
      9415      10033      10227      20127          0          0       7340 
      9426      10035      10227      20127          0          0       7340 
      9419      10034      10227      20127          0          0       7340 
      9406      10033      10227      20127          0          0       7340 
      9393      10034      10227      20127          0          0       7340 
      9389      10033      10227      20127          0          0       7340 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9923      10583      10227      20127        105          0      20150 
      9444      10063      10227      20127        110          0      20165 
      9453      10063      10227      20127        106          0      20155 
      9415      10034      10227      20127        100          0      20139 
      9404      10033      10227      20127        100          0      20139 
      9394      10034      10227      20127        100          0      20139 
      9384      10035      10227      20127        100          0      20139 
      9392      10033      10227      20127        100          0      20139 
      9402      10034      10227      20127        100          0      20139 
      9416      10033      10227      20127        100          0      20139 


Throughput: vblendvpd r256,r256,r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9294      10252      10227      30127       6104       6643       5003 
      9117      10064      10227      30127       6079       6634       5003 
      9110      10065      10227      30127       6079       6638       5003 
      9099      10062      10227      30127       6077       6637       5003 
      9081      10030      10227      30127       6078       6640       5003 
      9088      10033      10227      30127       6078       6640       5003 
      9097      10031      10227      30127       6078       6640       5003 
      9107      10031      10227      30127       6078       6640       5003 
      9098      10031      10227      30127       6078       6640       5003 
      9089      10032      10227      30127       6078       6640       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9464      10430      10227      30127       5003          0       7297 
      9138      10063      10227      30127       5003          0       7291 
      9123      10052      10227      30127       5003          0       7285 
      9108      10050      10227      30127       5003          0       7285 
      9077      10031      10227      30127       5003          0       7286 
      9098      10064      10227      30127       5003          0       7289 
      9076      10031      10227      30127       5003          0       7286 
      9105      10048      10227      30127       5003          0       7289 
      9130      10066      10227      30127       5003          0       7287 
      9119      10050      10227      30127       5003          0       7289 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9405      10360      10227      30127        103          0      30151 
      9141      10070      10227      30127        110          0      30164 
      9124      10064      10227      30127        110          0      30164 
      9119      10065      10227      30127        110          0      30164 
      9078      10031      10227      30127        100          0      30146 
      9074      10032      10227      30127        100          0      30146 
      9085      10033      10227      30127        100          0      30146 
      9091      10032      10227      30127        100          0      30146 
      9100      10031      10227      30127        100          0      30146 
      9111      10031      10227      30127        100          0      30146 



division


Throughput: divss r128,r128 (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    298591     302845     202019     201386     100073      16544          2 
    263054     300002     202019     201019     100000      16384          1 
    263053     300002     202019     201019     100000      16486          1 
    263058     300004     202019     201019     100000      16353          1 
    263058     300004     202019     201019     100000      16353          1 
    263060     300002     202019     201019     100000      16353          1 
    263060     300005     202019     201019     100000      16353          1 
    263058     300003     202019     201019     100000      16353          1 
    263066     300004     202019     201019     100000      16353          1 
    295119     302396     202019     201386     100074      16438          2 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    263373     300347     202019     201019          1          0       8358 
    263070     300002     202019     201019          1          0       8422 
    263066     300002     202019     201019          1          0       8252 
    290162     302386     202019     201386          6          8       8426 
    286639     302697     202020     201316          6          4       8348 
    254865     300040     202019     201019          2          0       8405 
    255832     301191     202019     201125          2          0       8500 
    256233     301715     202019     201192          2          2       9236 
    254870     300038     202019     201019          2          0       8423 
    254845     300002     202019     201019          2          0       8469 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    255236     300472     202019     201019       1005          0     201034 
    254837     300004     202019     201019       1011          0     201038 
    254841     300002     202019     201019       1008          0     201039 
    254847     300003     202019     201019       1001          0     201025 
    254847     300003     202019     201019       1001          0     201025 
    254850     300002     202019     201019       1001          0     201025 
    254855     300004     202019     201019       1001          0     201025 
    254855     300003     202019     201019       1001          0     201025 
    254853     300003     202019     201019       1001          0     201025 
    285236     302924     202020     201385       1180          2     201869 


Throughput: divss r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    255980     301332     202019     201034     201019     100000      75251 
    254848     300002     202019     201041     201019     100000      75246 
    254844     300002     202019     201043     201019     100000      75244 
    254840     300002     202019     201025     201019     100000      75253 
    254838     300001     202019     201025     201019     100000      75253 
    284806     302394     202019     201661     201386     100072      75349 
    247128     300002     202019     201029     201019     100000      75254 
    247115     300003     202019     201029     201019     100000      75254 
    247089     300003     202019     201025     201019     100000      75253 
    247098     300002     202019     201029     201019     100000      75254 


Latency: divss r128,r128 (best case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    940417    1107250     103019     103701     102563     100085          0 
    974195    1146852     103019     127437     110339     101252          0 
   1032534    1113504     103022     105096     103553     100288          0 
    909793    1104789     103019     102337     102119     100014          0 
    909406    1103995     103019     102029     102023     100000          0 
    952136    1108079     103021     103056     102787     100147          0 
    883141    1104899     103019     102429     102147     100019          0 
    883415    1104975     103019     102638     102215     100029          0 
    917286    1107504     103019     102871     102485     100076          0 
   1020390    1105778     103020     102760     102372     100074          0 


Latency: divss r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    938291    1104577     103019     102022     102019     100000          0 
    937820    1103993     103019     102033     102023     100000          0 
    937847    1103992     103019     102026     102023     100000          0 
    964500    1106800     103019     102556     102386     100065          0 
    909410    1103994     103019     102025     102023     100000          0 
    909377    1103995     103019     102026     102023     100000          0 
    931405    1106819     103019     102556     102386     100065          0 
    913144    1106731     103020     102712     102354     100084          0 
    882684    1104026     103019     102022     102019     100000          0 
    906174    1106838     103019     102556     102386     100067          0 


throughput with memory operand: divss r128,[m128] (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    263495     300492     202019     301019     100003      16390      50002 
    263064     300003     202019     301019     100000      16529      50002 
    263064     300003     202019     301019     100000      16399      50003 
    263063     300003     202019     301019     100000      16494      50003 
    295136     302864     202019     301386     100080      16469      50062 
    254839     300004     202019     301019     100000      16337      50002 
    254841     300004     202019     301019     100000      16337      50002 
    254842     300003     202019     301019     100000      16337      50002 
    254847     300004     202019     301019     100000      16337      50002 
    254849     300004     202019     301019     100000      16337      50002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    263488     300484     202019     301020      50002          0       8344 
    263066     300003     202019     301019      50002          0       8297 
    263070     300003     202019     301019      50002          0       8425 
    263070     300004     202019     301019      50002          0       8414 
    263070     300003     202019     301019      50002          0       8414 
    293284     302870     202019     301386      50063          8       8486 
    254843     300004     202019     301019      50002          0       8414 
    254839     300004     202019     301019      50002          0       8414 
    254839     300003     202019     301019      50002          0       8414 
    254837     300005     202019     301019      50002          0       8414 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    264188     301285     202019     301019       1006          0     201036 
    263064     300004     202019     301019       1011          0     201040 
    263068     300003     202019     301019       1011          0     201042 
    263068     300003     202019     301019       1008          0     201037 
    263070     300003     202019     301019       1010          0     201043 
    263070     300003     202019     301019       1001          0     201025 
    263072     300004     202019     301019       1001          0     201025 
    288296     302867     202019     301386       1121          2     201657 
    254843     300005     202019     301019       1001          0     201025 
    254843     300005     202019     301019       1001          0     201025 


throughput with memory operand: divss r128,[m128] (worst case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    255105     300300     202019     301019     100003      16469      50002 
    254857     300003     202019     301019     100000      16604      50003 
    254857     300003     202019     301019     100000      16337      50002 
    254852     300003     202019     301019     100000      16337      50002 
    254853     300002     202019     301019     100000      16337      50002 
    287476     302436     202019     301386     100076      16454      50064 
    247134     300003     202019     301019     100000      16435      50004 
    279231     302187     202020     301316     100096      16273      50099 
    247129     300009     202019     301019     100001      16319      50004 
    247141     300002     202019     301019     100000      16337      50002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    275662     304430     202019     301292      50158          0       8237 
    271837     300008     202019     301019      50002          0       8332 
    271846     300003     202019     301019      50002          0       8401 
    271856     300003     202019     301019      50002          0       8398 
    271841     300002     202019     301019      50002          0       8398 
    271824     300002     202019     301019      50002          0       8398 
    271809     300002     202019     301019      50002          0       8398 
    271819     300002     202019     301019      50002          0       8398 
    310964     302385     202019     301386      50061          8       8472 
    263054     300003     202019     301019      50002          0       8440 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    255313     300567     202019     301019       1006          0     201034 
    254835     300003     202019     301019       1011          0     201036 
    254839     300003     202019     301019       1010          0     201041 
    254841     300003     202019     301019       1001          0     201025 
    254847     300005     202019     301019       1001          0     201025 
    280387     302896     202019     301386       1121          2     201660 
    281102     303034     202020     301299       1128          1     201587 
    248471     301912     202019     301194       1108          0     201519 
    247092     300008     202019     301019       1001          0     201029 
    247098     300005     202019     301019       1001          0     201025 


Throughput: divsd r128,r128 (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    351930     401347     202019     201019     100000      15241          2 
    350754     400003     202019     201019     100000      15263          2 
    350756     400004     202019     201019     100000      15289          2 
    350760     400003     202019     201019     100000      15239          2 
    350764     400003     202019     201019     100000      15236          2 
    350760     400005     202019     201019     100000      15236          2 
    361805     401271     202020     201231     100063      15135          7 
    352827     402467     202019     201248     100047      13336          3 
    378942     402421     202019     201386     100069      15502          2 
    377139     401926     202020     201309     100091      15425          4 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    340168     400448     202019     201019          1          0       9468 
    339795     400002     202019     201019          1          0       9525 
    339798     400005     202019     201019          1          0       9579 
    339803     400004     202019     201019          1          0       9515 
    339805     400003     202019     201019          1          0       9515 
    339807     400005     202019     201019          1          0       9515 
    343239     404108     202019     201287          0          2       9160 
    340271     400571     202019     201061          4          0       9398 
    370388     402866     202019     201386          7          8       9433 
    329524     400005     202019     201019          2          0       9515 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    385433     403257     202019     201386       1127          2     201670 
    350748     400003     202019     201019       1004          0     201035 
    350750     400003     202019     201019       1001          0     201025 
    350752     400003     202019     201019       1001          0     201025 
    350752     400004     202019     201019       1001          0     201025 
    350756     400003     202019     201019       1001          0     201025 
    350756     400002     202019     201019       1001          0     201025 
    381975     402862     202019     201386       1120          2     201661 
    339795     400005     202019     201019       1001          0     201025 
    339785     400004     202019     201019       1001          0     201025 


Throughput: divsd r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    339963     400205     202019     201030     201019     100000      75246 
    339797     400005     202019     201039     201019     100000      75241 
    339801     400003     202019     201037     201019     100000      75234 
    339809     400004     202019     201029     201019     100000      75254 
    339803     400005     202019     201029     201019     100000      75254 
    370624     400823     202020     201364     201220     100063      75297 
    339807     400016     202019     201025     201019     100000      75253 
    339801     400004     202019     201021     201019     100000      75251 
    339809     400005     202019     201021     201019     100000      75251 
    339805     400003     202019     201021     201019     100000      75251 


Latency: divsd r128,r128 (best case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1143772    1304375     103019     102022     102019     100000          0 
   1143465    1303994     103019     102033     102023     100000          0 
   1156150    1306357     103019     102569     102386     100062          0 
   1107700    1303995     103019     102033     102023     100000          0 
   1107664    1303992     103019     102032     102023     100000          0 
   1136183    1304996     103020     102306     102220     100057          0 
   1107688    1304009     103019     102021     102019     100000          0 
   1118542    1306837     103019     102567     102389     100066          0 
   1074168    1303994     103019     102025     102023     100000          0 
   1102646    1306836     103019     102541     102386     100063          0 


Latency: divsd r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1240074    1406547     103019     102575     102386     100056          0 
   1192632    1403993     103019     102033     102023     100000          0 
   1212087    1406359     103019     102578     102386     100060          0 
   1156531    1403995     103019     102033     102023     100000          0 
   1156520    1403993     103019     102026     102023     100000          0 
   1156458    1403995     103019     102025     102023     100000          0 
   1156532    1403993     103019     102025     102023     100000          0 
   1181893    1408833     103020     103152     102673     100143          0 
   1122496    1404003     103019     102022     102019     100000          0 
   1144938    1406834     103019     102567     102386     100067          0 


throughput with memory operand: divsd r128,[m128] (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    351133     400427     202019     301019     100003      15297      50002 
    350758     400003     202019     301019     100000      15249      50002 
    350756     400004     202019     301019     100000      15254      50002 
    350756     400007     202019     301019     100000      15282      50003 
    350752     400003     202019     301019     100000      15284      50004 
    350748     400004     202019     301019     100000      15284      50004 
    350750     400005     202019     301019     100000      15284      50004 
    350748     400004     202019     301019     100000      15284      50004 
    350744     400004     202019     301019     100000      15284      50004 
    350742     400003     202019     301019     100000      15284      50004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    362869     400495     202019     301019      50002          0       9255 
    362425     400004     202019     301019      50002          0       9432 
    362454     400005     202019     301019      50002          0       9396 
    362475     400004     202019     301019      50002          0       9407 
    386135     402396     202019     301386      50062          8       9583 
    350740     400004     202019     301019      50004          0       9468 
    350744     400004     202019     301019      50004          0       9468 
    350744     400006     202019     301019      50004          0       9468 
    350748     400007     202019     301019      50004          0       9468 
    350750     400004     202019     301019      50004          0       9468 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    350924     400199     202019     301019       1007          0     201038 
    350748     400004     202019     301019       1011          0     201042 
    358200     408573     202019     301670       1335          0     203349 
    350746     400005     202019     301019       1001          0     201029 
    385112     402889     202020     301311       1133          2     201726 
    350766     400005     202019     301019       1001          0     201029 
    350760     400006     202019     301019       1001          0     201029 
    350758     400005     202019     301019       1001          0     201029 
    350756     400006     202019     301019       1001          0     201029 
    350756     400005     202019     301019       1001          0     201029 


throughput with memory operand: divsd r128,[m128] (worst case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    350965     400244     202019     301019     100003      15350      50002 
    380758     402862     202019     301386     100077      15363      50061 
    339803     400005     202019     301019     100000      15204      50002 
    339809     400007     202019     301019     100000      15266      50002 
    339801     400006     202019     301019     100000      15284      50004 
    339797     400005     202019     301019     100000      15284      50004 
    339787     400006     202019     301019     100000      15284      50004 
    339787     400005     202019     301019     100000      15284      50004 
    339781     400005     202019     301019     100000      15284      50004 
    373104     402954     202019     301386     100078      15366      50060 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    362732     400349     202019     301020      50002          0       9362 
    462152     402757     202023     301820      50102         10       9474 
    363555     401277     202019     301115      50066          2       9456 
    365753     404852     202019     301340      50152          2      10611 
    365854     404029     202019     301458      50153          3      10224 
    363577     401477     202019     301497      50002          2       7382 
    363621     401453     202019     301492      50003          2       7472 
    365551     403526     202019     301385      50129          2       8587 
    365157     403100     202019     301327      50150          2       8691 
    412462     429876     202021     303152      51224          6       9087 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    350968     400244     202019     301019       1009          0     201035 
    350759     400005     202019     301019       1001          0     201025 
    387715     400983     202020     301241       1097          2     201397 
    350758     400009     202019     301019       1010          0     201035 
    350752     400004     202019     301019       1001          0     201021 
    350758     400005     202019     301019       1001          0     201021 
    350756     400003     202019     301019       1001          0     201021 
    350760     400005     202019     301019       1001          0     201021 
    350760     400003     202019     301019       1001          0     201021 
    377016     402426     202019     301389       1138          2     201672 


Throughput: divps r128,r128 (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    233457     300557     202019     201019     100000      16441          2 
    233029     300003     202019     201019     100000      16372          2 
    232964     300003     202019     201019     100000      16454          2 
    233005     300002     202019     201019     100000      16516          2 
    233043     300003     202019     201019     100000      16346          2 
    232975     300004     202019     201019     100000      16402          2 
    232981     300004     202019     201019     100000      16402          2 
    233047     300005     202019     201019     100000      16402          2 
    233001     300007     202019     201019     100000      16402          2 
    232962     300003     202019     201019     100000      16346          2 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    263392     300380     202019     201019          1          0       8367 
    263062     300003     202019     201019          1          0       8253 
    263064     300003     202019     201019          1          0       8252 
    263064     300005     202019     201019          1          0       8270 
    263060     300003     202019     201019          1          0       8351 
    292666     302401     202019     201386          6          8       8415 
    281915     303502     202020     201407          5          3       8491 
    255992     301389     202019     201121          3          1       8338 
    254835     300013     202019     201019          2          0       8300 
    254823     300004     202019     201019          2          0       8495 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    272190     300412     202019     201019       1009          0     201042 
    271810     300002     202019     201019       1001          0     201025 
    271823     300003     202019     201019       1011          0     201036 
    271840     300002     202019     201019       1008          0     201039 
    271855     300002     202019     201019       1001          0     201029 
    271846     300004     202019     201019       1001          0     201029 
    271834     300003     202019     201019       1001          0     201029 
    271817     300004     202019     201019       1001          0     201029 
    271813     300004     202019     201019       1001          0     201029 
    271824     300003     202019     201019       1001          0     201029 


Throughput: divps r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    263474     300468     202019     201036     201019     100000      75257 
    263066     300002     202019     201025     201019     100000      75261 
    263070     300003     202019     201033     201019     100000      75242 
    295053     302923     202019     201667     201386     100070      75349 
    254839     300004     202019     201025     201019     100000      75261 
    254835     300004     202019     201029     201019     100000      75262 
    254831     300005     202019     201029     201019     100000      75262 
    254831     300004     202019     201029     201019     100000      75262 
    254827     300005     202019     201029     201019     100000      75262 
    254827     300005     202019     201029     201019     100000      75262 


Latency: divps r128,r128 (best case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1010131    1114924     103019     107895     103875     100278          0 
   1016776    1122416     103019     112140     105219     100490          0 
   1087490    1106905     103020     102771     102368     100088          0 
   1000377    1104011     103019     102021     102019     100000          0 
   1022156    1106351     103019     102543     102386     100060          0 
    968083    1103993     103019     102021     102019     100000          0 
    968073    1103993     103019     102022     102019     100000          0 
    982632    1106357     103019     102554     102386     100056          0 
    938526    1104809     103019     102530     102179     100024          0 
    941902    1109031     103019     103158     102378     100067          0 


Latency: divps r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    969062    1105140     103019     102034     102019     100000          0 
    968078    1103993     103019     102025     102019     100000          0 
    978238    1106058     103020     102580     102311     100054          0 
    992900    1107006     103020     102844     102587     100115          0 
    937849    1104005     103019     102021     102019     100000          0 
    963897    1106782     103019     102547     102386     100063          0 
    909685    1104325     103019     102224     102083     100009          0 
    928661    1127683     103019     106747     103495     100260          0 
    987968    1114152     103020     104205     103038     100187          0 
    949832    1118373     103019     104716     102872     100153          0 


throughput with memory operand: divps r128,[m128] (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    263337     300323     202019     301019     100003      16365      50003 
    263056     300005     202019     301019     100000      16412      50002 
    263058     300005     202019     301019     100000      16430      50003 
    263058     300005     202019     301019     100000      16383      50003 
    263064     300006     202019     301019     100000      16379      50003 
    263063     300005     202019     301019     100000      16379      50003 
    263060     300005     202019     301019     100000      16379      50003 
    263062     300006     202019     301019     100000      16379      50003 
    263068     300006     202019     301019     100000      16379      50003 
    263066     300006     202019     301019     100000      16379      50003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    263797     300836     202019     301019      50002          0       8332 
    263068     300004     202019     301019      50003          0       8446 
    263064     300003     202019     301019      50003          0       8408 
    263058     300003     202019     301019      50003          0       8408 
    263063     300003     202019     301019      50003          0       8408 
    263058     300003     202019     301019      50003          0       8408 
    291069     302559     202020     301340      50094          3       8405 
    273044     303530     202020     301430      50147          2       8191 
    263074     300006     202019     301019      50002          0       8277 
    263074     300005     202019     301019      50002          0       8277 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    255271     300509     202019     301019       1006          0     201032 
    254843     300003     202019     301019       1009          0     201044 
    254841     300004     202019     301019       1010          0     201047 
    254839     300006     202019     301019       1001          0     201025 
    254839     300005     202019     301019       1001          0     201025 
    254833     300005     202019     301019       1001          0     201025 
    254838     300005     202019     301019       1001          0     201025 
    287159     302489     202019     301392       1145          2     201682 
    268773     302030     202020     301295       1122          1     201586 
    247480     300619     202019     301061       1024          0     201183 


throughput with memory operand: divps r128,[m128] (worst case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    263476     300476     202019     301019     100004      16539      50002 
    263064     300004     202019     301019     100000      16470      50003 
    263068     300006     202019     301019     100000      16356      50003 
    263066     300003     202019     301019     100000      16465      50002 
    263068     300003     202019     301019     100000      16465      50002 
    263068     300004     202019     301019     100000      16465      50002 
    263068     300004     202019     301019     100000      16465      50002 
    263070     300004     202019     301019     100000      16465      50002 
    294409     302853     202019     301386     100080      16599      50062 
    254844     300006     202019     301019     100000      16465      50001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    282631     301478     202019     301019      50003          0       8395 
    281212     300006     202019     301019      50002          0       8367 
    281172     300006     202019     301019      50004          0       8319 
    281207     300005     202019     301019      50003          0       8300 
    281249     300006     202019     301019      50003          0       8347 
    281215     300006     202019     301019      50003          0       8347 
    281174     300005     202019     301019      50003          0       8347 
    312929     302389     202019     301386      50060          8       8398 
    271826     300008     202019     301019      50001          0       8277 
    271809     300005     202019     301019      50001          0       8277 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    291254     302672     202020     301363       1172          2     201789 
    263064     300010     202019     301019       1005          0     201031 
    263056     300004     202019     301019       1001          0     201023 
    263060     300003     202019     301019       1011          0     201039 
    263058     300003     202019     301019       1010          0     201037 
    263058     300003     202019     301019       1011          0     201044 
    263058     300004     202019     301019       1009          0     201040 
    263061     300004     202019     301019       1001          0     201023 
    263060     300004     202019     301019       1001          0     201023 
    293820     302495     202019     301395       1149          2     201691 


Throughput: divpd r128,r128 (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    351145     400446     202019     201019     100000      15376          2 
    350754     400004     202019     201019     100000      15455          2 
    350751     400003     202019     201019     100000      15441          2 
    350752     400006     202019     201019     100000      15455          2 
    350748     400004     202019     201019     100000      15459          2 
    383546     402425     202019     201387     100069      15540          4 
    339779     400004     202019     201019     100000      15416          1 
    339787     400005     202019     201019     100000      15416          1 
    339791     400005     202019     201019     100000      15416          1 
    346486     407970     202019     201261     100072      14070          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    390633     404354     202021     201578          8          6       9425 
    350780     400023     202019     201019          2          0       9279 
    350760     400003     202019     201019          2          0       9328 
    350760     400004     202019     201019          2          0       9305 
    350760     400004     202019     201019          2          0       9335 
    350756     400003     202019     201019          2          0       9335 
    381460     402944     202019     201386          6          8       9449 
    339795     400006     202019     201019          2          0       9515 
    339801     400005     202019     201019          2          0       9515 
    339803     400007     202019     201019          2          0       9515 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    351931     401357     202019     201019       1005          0     201030 
    350746     400003     202019     201019       1009          0     201038 
    350744     400004     202019     201019       1016          0     201051 
    359346     401937     202020     201286       1117          2     201650 
    350760     400013     202019     201019       1005          0     201037 
    350752     400004     202019     201019       1001          0     201025 
    350758     400003     202019     201019       1001          0     201025 
    350756     400003     202019     201019       1001          0     201025 
    350760     400003     202019     201019       1001          0     201025 
    381996     402929     202019     201386       1125          2     201651 


Throughput: divpd r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    362669     400222     202019     201046     201019     100000      75246 
    362470     400004     202019     201041     201019     100000      75243 
    362444     400005     202019     201037     201019     100000      75241 
    362419     400006     202019     201021     201019     100000      75251 
    362435     400005     202019     201021     201019     100000      75251 
    362461     400005     202019     201021     201019     100000      75251 
    362480     400006     202019     201021     201019     100000      75251 
    362454     400004     202019     201021     201019     100000      75251 
    362424     400005     202019     201021     201019     100000      75251 
    424974     405249     202020     202446     201705     100167      75821 


Latency: divpd r128,r128 (best case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1222502    1304211     103019     102025     102019     100000          0 
   1277955    1331249     103020     108338     104104     100383          0 
   1222497    1304192     103019     102037     102023     100002          0 
   1251038    1306830     103019     102566     102386     100060          0 
   1181589    1303994     103019     102033     102023     100000          0 
   1181503    1303993     103019     102025     102023     100000          0 
   1177287    1306846     103019     102556     102386     100061          0 
   1143398    1303993     103019     102025     102023     100000          0 
   1143422    1303993     103019     102025     102023     100000          0 
   1143450    1303994     103019     102026     102023     100000          0 


Latency: divpd r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1272328    1404215     103019     102031     102019     100000          0 
   1268300    1406777     103019     102570     102386     100065          0 
   1231096    1403994     103019     102031     102023     100000          0 
   1235473    1406782     103019     102572     102386     100063          0 
   1192644    1403995     103019     102033     102023     100000          0 
   1228498    1408886     103020     103204     102700     100139          0 
   1156571    1404028     103019     102022     102019     100000          0 
   1156480    1403993     103019     102025     102023     100000          0 
   1156472    1403993     103019     102025     102023     100000          0 
   1156543    1403993     103019     102025     102023     100000          0 


throughput with memory operand: divpd r128,[m128] (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    362817     400401     202019     301019     100003      15261      50002 
    395294     402452     202019     301392     100074      15308      50059 
    350750     400004     202019     301019     100000      15307      50002 
    359146     400641     202020     301220     100060      15366      50036 
    350756     400005     202019     301019     100000      15284      50004 
    350752     400004     202019     301019     100000      15284      50004 
    350750     400005     202019     301019     100000      15284      50004 
    350748     400004     202019     301019     100000      15284      50004 
    350748     400004     202019     301019     100000      15284      50004 
    380231     402869     202019     301386     100078      15357      50062 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    362683     400231     202019     301019      50001          0       9359 
    362460     400010     202019     301019      50002          0       9301 
    362431     400009     202019     301019      50002          0       9323 
    362426     400010     202019     301019      50002          0       9452 
    362453     400011     202019     301019      50002          0       9300 
    362480     400011     202019     301019      50002          0       9300 
    390915     402934     202019     301386      50061          8       9566 
    380267     402199     202020     301308      50082          3       9510 
    350758     400003     202019     301019      50004          0       9468 
    350754     400003     202019     301019      50004          0       9468 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    514750     401701     202020     301220       1099          2     201372 
    362444     400005     202019     301019       1010          0     201042 
    362469     400004     202019     301019       1007          0     201041 
    362466     400006     202019     301019       1007          0     201037 
    362437     400004     202019     301019       1001          0     201021 
    362413     400004     202019     301019       1001          0     201021 
    362430     400003     202019     301344       1126          2     201401 
    350744     400381     202019     301019       1001          0     201021 
    350744     400004     202019     301019       1001          0     201021 
    350744     400004     202019     301019       1001          0     201021 


throughput with memory operand: divpd r128,[m128] (worst case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    381669     403092     202020     301358     100102      14574      50097 
    350758     400010     202019     301019     100001      15269      50002 
    350754     400007     202019     301019     100000      15220      50002 
    350752     400005     202019     301019     100000      15307      50003 
    350744     400004     202019     301019     100000      15282      50003 
    350744     400004     202019     301019     100000      15284      50004 
    350744     400006     202019     301019     100000      15284      50004 
    379967     402420     202019     301386     100072      15405      50065 
    339775     400005     202019     301019     100000      15284      50004 
    339783     400007     202019     301019     100000      15284      50004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    375121     400226     202019     301019      50002          0       9601 
    374928     400006     202019     301019      50002          0       9473 
    374985     400006     202019     301019      50002          0       9462 
    374910     400004     202019     301019      50002          0       9495 
    374930     400005     202019     301019      50004          0       9468 
    398666     402870     202019     301386      50064          8       9572 
    362409     400006     202019     301019      50004          0       9468 
    362440     400006     202019     301019      50004          0       9468 
    365535     403418     202019     301272      50163          2       9181 
    362452     400010     202019     301019      50003          0       9528 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    362810     400426     202019     301019       1006          0     201036 
    362423     400006     202019     301019       1006          0     201030 
    362450     400005     202019     301019       1001          0     201025 
    362477     400005     202019     301019       1001          0     201025 
    362462     400005     202019     301019       1001          0     201025 
    362435     400006     202019     301019       1001          0     201025 
    362419     400005     202019     301019       1001          0     201025 
    362444     400005     202019     301019       1001          0     201025 
    362466     400005     202019     301019       1001          0     201025 
    392098     402956     202019     301389       1132          3     201681 


Throughput: vdivss r128,r128,r128 (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    263100     300253     102007     101007     100003          2          1 
    263060     300000     102007     101007     100000          1          1 
    294619     302394     102007     101374     100078         64          2 
    254833     300000     102007     101007     100000          1          1 
    254837     300001     102007     101007     100000          1          1 
    254835     300000     102007     101007     100000          1          1 
    254841     300000     102007     101007     100000          1          1 
    254839     300000     102007     101007     100000          1          1 
    254845     300000     102007     101007     100000          1          1 
    254848     300001     102007     101007     100000          1          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    272060     300401     102007     101007          1          0          1 
    271840     300000     102007     101007          1          0          1 
    271827     300000     102007     101007          1          0          1 
    271812     300002     102007     101007          1          0          1 
    271812     300000     102007     101007          1          0          1 
    271827     300000     102007     101007          1          0          1 
    271842     300000     102007     101007          1          0          1 
    271854     300000     102007     101007          1          0          1 
    271840     300002     102007     101007          1          0          1 
    271828     300001     102007     101007          1          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    271878     300250     102007     101007       1009          0     101028 
    271816     299998     102007     101007       1003          0     101014 
    271807     300000     102007     101007       1006          0     101022 
    271819     299999     102007     101007       1006          0     101022 
    271832     299999     102007     101007       1000          0     101007 
    271852     299999     102007     101007       1000          0     101007 
    271852     299999     102007     101007       1000          0     101007 
    271834     300001     102007     101007       1000          0     101007 
    271817     299999     102007     101007       1000          0     101007 
    271809     299999     102007     101007       1000          0     101007 


Throughput: vdivss r128,r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    272023     300232     102016     101027     101016     100000          0 
    271810     300000     102016     101027     101016     100000          0 
    271827     300000     102016     101031     101016     100000          0 
    271841     300001     102016     101016     101016     100000          0 
    271858     300001     102016     101016     101016     100000          0 
    271844     300001     102016     101016     101016     100000          0 
    271828     300001     102016     101016     101016     100000          0 
    271813     300001     102016     101016     101016     100000          0 
    271808     300001     102016     101016     101016     100000          0 
    271824     300001     102016     101016     101016     100000          0 


Latency: vdivss r128,r128,r128 (best case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1034852    1104106     103007     102014     102007     100003          0 
   1034818    1103992     103007     102013     102007     100000          0 
   1034821    1103992     103007     102013     102007     100000          0 
   1086123    1109190     103008     103113     102677     100139          0 
   1000300    1104014     103007     102010     102007     100002          0 
   1000365    1103993     103007     102006     102007     100000          0 
   1007435    1106344     103007     102546     102374     100056          0 
    968069    1103993     103007     102006     102007     100000          0 
    994936    1106850     103007     102565     102380     100066          0 
    937817    1103993     103007     102006     102007     100000          0 


Latency: vdivss r128,r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1000683    1104400     103016     102023     102016     100000          0 
   1000338    1103992     103016     102028     102020     100000          0 
   1042473    1107103     103017     102835     102584     100115          0 
   1001808    1106159     103017     102584     102311     100064          0 
    968102    1104031     103016     102030     102020     100001          0 
    992812    1106787     103016     102550     102383     100065          0 
    937822    1103996     103016     102022     102020     100000          0 
    937833    1103995     103016     102022     102020     100000          0 
    937805    1103995     103016     102022     102020     100000          0 
    937773    1103993     103016     102022     102020     100000          0 


throughput with memory operand: vdivss r128,r128,[m128] (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    263261     300437     102007     201007     100000          2      50002 
    263064     300002     102007     201007     100000          1      50001 
    263064     300001     102007     201007     100000          1      50002 
    289126     302840     102007     201374     100083         66      50070 
    254834     300002     102007     201007     100000          1      50003 
    254829     300003     102007     201007     100000          1      50001 
    254827     300003     102007     201007     100000          1      50001 
    254825     300003     102007     201007     100000          1      50001 
    254825     300003     102007     201007     100000          1      50001 
    262739     300820     102008     201208     100063         58      50036 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    271888     300234     102007     201007      50002          0          0 
    271860     300002     102007     201007      50003          0          1 
    271850     300002     102007     201007      50001          0          1 
    271836     300002     102007     201007      50001          0          1 
    271819     300002     102007     201007      50001          0          1 
    271816     300003     102007     201007      50001          0          1 
    271834     300002     102007     201007      50001          0          1 
    271848     300002     102007     201007      50001          0          1 
    271858     300002     102007     201007      50001          0          1 
    331849     304816     102008     201690      50183         12        147 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    272069     300438     102007     201007       1007          0     101021 
    271844     300008     102007     201007       1004          0     101017 
    271824     300008     102007     201007       1007          0     101022 
    271813     300007     102007     201007       1007          0     101020 
    271826     300009     102007     201007       1001          0     101007 
    271841     300008     102007     201007       1001          0     101007 
    271860     300008     102007     201007       1001          0     101007 
    272530     300776     102007     201077       1036          0     101170 
    307713     314316     102007     202115       1476          2     103212 
    263057     300003     102007     201007       1000          0     101007 


throughput with memory operand: vdivss r128,r128,[m128] (worst case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    281533     300357     102016     201016     100003          1      50003 
    281338     300181     102016     201048     100012          8      50037 
    281723     300733     102016     201112     100034         22      50101 
    282248     301076     102016     201208     100068         43      50200 
    289516     308900     102016     202586     100534        344      51619 
    288560     307860     102016     202392     100473        302      51397 
    302695     322889     102016     205016     101390        876      54016 
    295184     315146     102016     203608     100884        570      52611 
    384509     304785     102019     201678     100183        182      50137 
    272953     301260     102016     201240     100083         50      50223 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    281428     300222     102016     201016      50002          0          0 
    281170     300002     102016     201016      50003          0          0 
    281197     300003     102016     201016      50003          0          0 
    281244     300003     102016     201016      50001          0          0 
    281213     300002     102016     201016      50001          0          0 
    281168     300001     102016     201016      50001          0          0 
    281201     300002     102016     201016      50001          0          0 
    341528     304611     102017     201686      50137         12        165 
    273366     301738     102016     201173      50085          2         44 
    271856     300011     102016     201016      50002          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    281362     300148     102016     201016       1007          0     101030 
    281176     300003     102016     201016       1004          0     101026 
    281195     300002     102016     201016       1006          0     101031 
    281241     300002     102016     201016       1007          0     101031 
    281221     300002     102016     201016       1001          0     101016 
    306975     302388     102016     201383       1131          2     101542 
    271846     300002     102016     201016       1001          0     101016 
    271846     300002     102016     201016       1001          0     101016 
    271831     300004     102016     201016       1001          0     101016 
    271814     300003     102016     201016       1001          0     101016 


Throughput: vdivsd r128,r128,r128 (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    362647     400652     102007     101007     100003          2          1 
    362421     400001     102007     101007     100000          1          1 
    362449     400002     102007     101007     100000          1          1 
    362472     400002     102007     101007     100000          1          1 
    362453     400001     102007     101007     100000          1          1 
    362424     400001     102007     101007     100000          1          1 
    362415     400001     102007     101007     100000          1          1 
    388978     402392     102007     101374     100074         63          2 
    350749     400002     102007     101007     100000          1          1 
    350746     400002     102007     101007     100000          1          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    350783     400340     102007     101007          1          0          0 
    350748     400002     102007     101007          1          0          1 
    350748     400001     102007     101007          1          0          1 
    350750     400001     102007     101007          1          0          1 
    350752     400001     102007     101007          1          0          1 
    350756     400003     102007     101007          1          0          1 
    350756     400001     102007     101007          1          0          1 
    403390     405093     102008     101643         10         11        148 
    339817     400022     102007     101007          1          0          0 
    339797     400000     102007     101007          1          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    329698     400464     102007     101007       1006          0     101021 
    329524     400001     102007     101007       1003          0     101014 
    329510     400001     102007     101007       1003          0     101014 
    329484     400004     102007     101007       1006          0     101020 
    329462     400001     102007     101007       1000          0     101007 
    370127     405165     102008     101665       1246          4     102149 
    319764     400016     102007     101007       1000          0     101007 
    319812     400002     102007     101007       1000          0     101007 
    319831     400002     102007     101007       1000          0     101007 
    319761     400002     102007     101007       1000          0     101007 


Throughput: vdivsd r128,r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    456756     402094     102017     101423     101249     100071          0 
    339815     400021     102016     101023     101016     100001          0 
    339797     400003     102016     101031     101016     100000          0 
    339946     400183     102016     101119     101048     100011          0 
    339793     400005     102016     101016     101016     100000          0 
    339785     400005     102016     101016     101016     100000          0 
    339781     400004     102016     101016     101016     100000          0 
    339772     400004     102016     101016     101016     100000          0 
    382497     403507     102018     102063     101784     100170          0 
    329512     400016     102016     101016     101016     100000          0 


Latency: vdivsd r128,r128,r128 (best case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1143633    1304215     103007     102017     102007     100004          0 
   1143412    1303992     103007     102013     102007     100000          0 
   1147622    1310814     103007     103641     102700     100116          0 
   1107747    1304033     103007     102013     102007     100003          0 
   1107733    1303992     103007     102006     102007     100000          0 
   1107697    1303992     103007     102006     102007     100000          0 
   1139444    1306818     103007     102554     102374     100067          0 
   1074081    1303994     103007     102006     102007     100000          0 
   1074156    1303994     103007     102006     102007     100000          0 
   1113211    1309234     103008     103211     102685     100143          0 


Latency: vdivsd r128,r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1272358    1404227     103016     102034     102016     100000          0 
   1281513    1406761     103016     102568     102383     100065          0 
   1231092    1403994     103016     102028     102020     100000          0 
   1244719    1406786     103016     102564     102383     100065          0 
   1192616    1403993     103016     102022     102020     100000          0 
   1236822    1409056     103017     103221     102691     100140          0 
   1159703    1407888     103016     102949     102298     100045          0 
   1156468    1404010     103016     102015     102016     100000          0 
   1157959    1406831     103016     102573     102386     100065          0 
   1122461    1403993     103016     102022     102020     100000          0 


throughput with memory operand: vdivsd r128,r128,[m128] (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    362510     400247     102007     201007     100000          2      50002 
    362438     400004     102007     201007     100000          1      50002 
    362415     400004     102007     201007     100000          1      50002 
    384740     402856     102007     201375     100078         67      50069 
    350754     400005     102007     201007     100000          1      50001 
    350752     400005     102007     201007     100000          1      50001 
    350752     400005     102007     201007     100000          1      50001 
    350750     400005     102007     201007     100000          1      50001 
    350748     400005     102007     201007     100000          1      50001 
    350748     400005     102007     201007     100000          1      50001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    350813     400298     102007     201007      50001          0          0 
    350762     400003     102007     201007      50003          0          1 
    350758     400004     102007     201007      50001          0          1 
    360839     402024     102008     201301      50100          2         60 
    350751     400004     102007     201007      50001          0          1 
    350750     400003     102007     201007      50001          0          1 
    350748     400005     102007     201007      50002          0          1 
    350746     400003     102007     201007      50001          0          1 
    350745     400004     102007     201007      50002          0          1 
    383001     402871     102007     201374      50071          8         89 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    350792     400259     102007     201007       1006          0     101028 
    350754     400003     102007     201007       1002          0     101014 
    350748     400002     102007     201007       1004          0     101022 
    350748     400002     102007     201007       1004          0     101022 
    350746     400005     102007     201007       1000          0     101007 
    350746     400002     102007     201007       1000          0     101007 
    350742     400002     102007     201007       1000          0     101007 
    350744     400002     102007     201007       1000          0     101007 
    392986     404570     102008     201671       1258          4     102052 
    339776     400004     102007     201007       1000          0     101007 


throughput with memory operand: vdivsd r128,r128,[m128] (worst case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    375305     400422     102016     201016     100003          1      50003 
    374938     400001     102016     201016     100000          1      50002 
    402559     400829     102017     201217     100064         59      50036 
    374938     400006     102016     201016     100000          1      50003 
    374989     400003     102016     201016     100000          1      50002 
    374912     400001     102016     201016     100000          1      50003 
    374934     400005     102016     201016     100000          1      50002 
    374988     400003     102016     201016     100000          1      50002 
    374913     400004     102016     201016     100000          1      50002 
    374936     400004     102016     201016     100000          1      50002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    400288     404441     102018     201596      50207          5        120 
    350783     400029     102016     201016      50002          0          0 
    350765     400004     102016     201016      50003          0          0 
    350763     400003     102016     201016      50002          0          0 
    350761     400004     102016     201016      50002          0          0 
    350759     400005     102016     201016      50002          0          0 
    350759     400005     102016     201016      50002          0          0 
    350753     400005     102016     201016      50002          0          0 
    359216     401994     102017     201302      50104          2         53 
    375206     402404     102016     201383      50073          8         87 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    340002     400240     102016     201016       1005          0     101030 
    339795     400002     102016     201016       1005          0     101031 
    339792     400003     102016     201016       1005          0     101029 
    339786     400004     102016     201016       1001          0     101016 
    339782     400004     102016     201016       1001          0     101016 
    339779     400004     102016     201016       1001          0     101016 
    339787     400005     102016     201016       1001          0     101016 
    339794     400005     102016     201016       1001          0     101016 
    339794     400003     102016     201016       1001          0     101016 
    339800     400004     102016     201016       1001          0     101016 


Throughput: vdivps r128,r128,r128 (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    263278     300446     102007     101007     100003          2          1 
    263064     300000     102007     101007     100000          1          1 
    263064     300000     102007     101007     100000          1          1 
    263066     300000     102007     101007     100000          1          1 
    263060     300000     102007     101007     100000          1          1 
    292077     302836     102007     101374     100080         69          2 
    254840     300001     102007     101007     100000          1          1 
    254845     300001     102007     101007     100000          1          1 
    254847     300001     102007     101007     100000          1          1 
    254845     300001     102007     101007     100000          1          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    272051     300446     102007     101007          1          0          0 
    271831     300000     102007     101007          1          0          1 
    271822     300000     102007     101007          1          0          1 
    271805     300000     102007     101007          1          0          1 
    271825     300001     102007     101007          1          0          1 
    271838     300000     102007     101007          1          0          1 
    271853     300000     102007     101007          1          0          1 
    271848     300000     102007     101007          1          0          1 
    271833     300000     102007     101007          1          0          1 
    271816     300001     102007     101007          1          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    263179     300399     102007     101007       1001          0     101010 
    263058     300002     102007     101007       1000          0     101007 
    263055     300000     102007     101007       1000          0     101007 
    263060     300000     102007     101007       1000          0     101007 
    263057     300001     102007     101007       1000          0     101007 
    263060     300000     102007     101007       1000          0     101007 
    263062     300000     102007     101007       1000          0     101007 
    288277     302407     102007     101375       1130          2     101549 
    265406     301926     102008     101302       1127          2     101607 
    254843     300015     102007     101007       1000          0     101007 


Throughput: vdivps r128,r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    272013     300208     102016     101030     101016     100000          0 
    271839     300000     102016     101027     101016     100000          0 
    271856     300002     102016     101023     101016     100000          0 
    271846     300002     102016     101031     101016     100000          0 
    271826     300001     102016     101016     101016     100000          0 
    271815     300002     102016     101016     101016     100000          0 
    271814     300003     102016     101016     101016     100000          0 
    271832     300004     102016     101016     101016     100000          0 
    271846     300002     102016     101016     101016     100000          0 
    271860     300002     102016     101016     101016     100000          0 


Latency: vdivps r128,r128,r128 (best case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1021625    1115130     103007     104975     103163     100196          0 
    968113    1104023     103007     102013     102007     100001          0 
    968065    1103992     103007     102006     102007     100000          0 
    977688    1106797     103007     102544     102374     100063          0 
    937827    1103993     103007     102006     102007     100000          0 
    968979    1106838     103007     102554     102377     100066          0 
    941790    1106006     103008     102576     102299     100080          0 
    909356    1104012     103007     102006     102007     100002          0 
    939823    1106383     103007     102548     102374     100060          0 
    882631    1103993     103007     102006     102007     100000          0 


Latency: vdivps r128,r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    982448    1106573     103016     102569     102386     100061          0 
    937801    1103994     103016     102027     102020     100000          0 
    937775    1103992     103016     102028     102020     100000          0 
    963710    1106362     103016     102555     102383     100060          0 
    909373    1103995     103016     102022     102020     100000          0 
    909394    1103995     103016     102022     102020     100000          0 
    909379    1103995     103016     102022     102020     100000          0 
    909385    1103996     103016     102022     102020     100000          0 
    909390    1103995     103016     102022     102020     100000          0 
    952402    1108958     103017     103196     102696     100143          0 


throughput with memory operand: vdivps r128,r128,[m128] (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    258871     304922     102007     201370     100117         43      50182 
    260891     307155     102007     201235     100074         27      50147 
    264228     311077     102007     201516     100185         72      50334 
    258120     304168     102007     201403     100102         73      50181 
    255032     300230     102007     201039     100017          6      50034 
    259543     305610     102007     201406     100143         75      50267 
    296947     304603     102008     201391     100124        112      50080 
    257841     303602     102007     201265     100078         44      50128 
    258268     304110     102007     201341     100127         50      50186 
    259690     305825     102007     201366     100111         54      50183 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    254902     300276     102007     201007      50003          0          1 
    254856     300006     102007     201007      50001          0          1 
    254853     300006     102007     201007      50003          0          1 
    254849     300005     102007     201007      50002          0          1 
    254845     300005     102007     201007      50001          0          1 
    254847     300006     102007     201007      50001          0          1 
    254843     300005     102007     201007      50001          0          1 
    254843     300005     102007     201007      50001          0          1 
    254837     300005     102007     201007      50001          0          1 
    254835     300005     102007     201007      50001          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    263100     300256     102007     201007       1006          0     101021 
    263064     300002     102007     201007       1003          0     101017 
    263068     300002     102007     201007       1003          0     101019 
    316891     308001     102008     201719       1325          2     102458 
    263058     300002     102007     201007       1000          0     101007 
    263063     300002     102007     201007       1000          0     101007 
    263060     300002     102007     201007       1000          0     101007 
    263066     300004     102007     201007       1000          0     101007 
    263064     300004     102007     201007       1000          0     101007 
    263229     300186     102007     201039       1018          0     101119 


throughput with memory operand: vdivps r128,r128,[m128] (worst case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    263084     300275     102016     201016     100001          1      50003 
    263068     300002     102016     201016     100000          1      50002 
    263068     300001     102016     201016     100000          1      50003 
    263066     300000     102016     201016     100000          1      50003 
    263070     300002     102016     201016     100000          1      50002 
    263070     300002     102016     201016     100000          1      50002 
    263070     300002     102016     201016     100000          1      50002 
    263066     300003     102016     201016     100000          1      50002 
    293835     302829     102016     201381     100075         64      50048 
    254849     300003     102016     201016     100000          1      50002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    263276     300245     102016     201016      50002          0          0 
    263064     300003     102016     201016      50002          0          0 
    263066     300002     102016     201016      50003          0          0 
    289068     302421     102016     201386      50073          8         89 
    254825     300001     102016     201016      50001          0          0 
    254827     300002     102016     201016      50001          0          0 
    254831     300003     102016     201016      50001          0          0 
    254831     300002     102016     201016      50001          0          0 
    254837     300002     102016     201016      50001          0          0 
    254837     300002     102016     201016      50001          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    255021     300207     102016     201016       1010          0     101037 
    254847     300001     102016     201016       1004          0     101026 
    254843     300002     102016     201016       1009          0     101033 
    254843     300003     102016     201016       1007          0     101031 
    254839     300003     102016     201016       1001          0     101016 
    254837     300003     102016     201016       1001          0     101016 
    254833     300001     102016     201016       1001          0     101016 
    254831     300001     102016     201016       1001          0     101016 
    254833     300001     102016     201016       1001          0     101016 
    254835     300002     102016     201016       1001          0     101016 


Throughput: vdivps r256,r256,r256 (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    424921     500380     102007     101007     100002          1          1 
    424741     499998     102007     101007     100000          1          1 
    424737     500001     102007     101007     100000          1          1 
    424729     500000     102007     101007     100000          1          1 
    434661     502354     102008     101301     100081         76          4 
    424736     500015     102007     101007     100000          1          1 
    424720     500002     102007     101007     100000          1          1 
    424730     500001     102007     101007     100000          1          1 
    424736     500000     102007     101007     100000          1          1 
    450086     502915     102007     101380     100072         69          2 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    425050     500576     102007     101007          1          0          1 
    424744     499998     102007     101007          1          0          1 
    424740     500001     102007     101007          1          0          1 
    424730     499999     102007     101007          1          0          1 
    424724     499999     102007     101007          1          0          1 
    424723     499999     102007     101007          1          0          1 
    427491     503305     102007     101230          0          1         60 
    459936     511168     102007     101866          4         10        219 
    411860     500044     102007     101007          1          0          1 
    418840     500672     102008     101208          4          2         44 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    440329     502314     102007     101327       1174          0     102040 
    442032     504080     102007     101679       1355          0     103126 
    452856     516708     102007     102281       1623          0     104832 
    451584     515294     102007     102110       1531          0     104132 
    506307     539915     102009     103824       2240          4     109524 
    532297     511098     102008     101922       1394          5     102898 
    426952     502913     102007     101263       1144          0     101799 
    427713     503494     102007     101647       1343          0     103102 
    426981     502816     102007     101455       1237          0     102461 
    428619     504806     102007     101839       1438          0     103714 


Throughput: vdivps r256,r256,r256 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    438785     500393     102016     101037     101016     100000          0 
    438440     500000     102016     101031     101016     100000          0 
    438436     500001     102016     101031     101016     100000          0 
    438432     500003     102016     101016     101016     100000          0 
    475066     505300     102017     102178     101678     100169          0 
    424735     500018     102016     101016     101016     100000          0 
    424731     500003     102016     101016     101016     100000          0 
    424739     500002     102016     101016     101016     100000          0 
    424749     500004     102016     101016     101016     100000          0 
    424752     500004     102016     101016     101016     100000          0 


Latency: vdivps r256,r256,r256 (best case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    968638    1105190     103007     102014     102007     100003          0 
    968050    1103993     103007     102015     102007     100000          0 
   1009375    1108594     103008     103167     102685     100133          0 
    948641    1107626     103008     102899     102409     100086          0 
    937821    1104013     103007     102006     102007     100002          0 
    937775    1103992     103007     102006     102007     100000          0 
    937789    1103992     103007     102006     102007     100000          0 
    937813    1103992     103007     102006     102007     100000          0 
    956019    1106224     103008     102575     102301     100069          0 
    937855    1104016     103007     102006     102007     100002          0 


Latency: vdivps r256,r256,r256 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    968428    1104382     103016     102023     102016     100000          0 
    968089    1103992     103016     102028     102020     100000          0 
    968071    1103995     103016     102028     102020     100000          0 
   1048999    1111377     103018     103687     102968     100213          0 
    937855    1104032     103016     102030     102020     100001          0 
    937797    1103995     103016     102022     102020     100000          0 
    962695    1106794     103016     102553     102383     100065          0 
    909338    1103995     103016     102022     102020     100000          0 
    909428    1103993     103016     102022     102020     100000          0 
    952430    1106788     103016     102551     102383     100065          0 


throughput with memory operand: vdivps r256,r256,[m256] (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    438628     500438     102007     201007     100001          1      50001 
    438460     500007     102007     201007     100001          1      50002 
    438456     500007     102007     201007     100001          1      50002 
    438448     500007     102007     201007     100001          1      50001 
    438448     500007     102007     201007     100001          1      50001 
    438448     500009     102007     201007     100001          1      50001 
    438440     500007     102007     201007     100001          1      50001 
    482934     504287     102009     201593     100171        151      50205 
    460923     502479     102007     201374     100070         64      50070 
    424733     500003     102007     201007     100000          1      50001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    438600     500381     102007     201007      50001          0          1 
    438431     500003     102007     201007      50003          0          1 
    438429     500002     102007     201007      50001          0          1 
    464794     502396     102007     201374      50065          8         86 
    424723     500005     102007     201007      50001          0          1 
    424731     500005     102007     201007      50001          0          1 
    424737     500005     102007     201007      50001          0          1 
    424743     500005     102007     201007      50001          0          1 
    424752     500005     102007     201007      50001          0          1 
    456103     500737     102008     201208      50037          4         45 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    468873     500361     102007     201007       1006          0     101028 
    468639     500002     102007     201007       1001          0     101011 
    468726     500003     102007     201007       1004          0     101022 
    468632     500003     102007     201007       1004          0     101022 
    506355     502292     102008     201326       1136          1     101578 
    468664     500005     102007     201007       1000          0     101007 
    468718     500005     102007     201007       1000          0     101007 
    468627     500004     102007     201007       1000          0     101007 
    493519     500690     102008     201208       1090          2     101294 
    468648     500004     102007     201007       1000          0     101007 


throughput with memory operand: vdivps r256,r256,[m256] (worst case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    453590     500559     102016     201016     100001          1      50003 
    453073     500002     102016     201016     100000          1      50002 
    485376     502399     102016     201383     100070         64      50071 
    438442     500005     102016     201016     100000          1      50001 
    438448     500005     102016     201016     100000          1      50001 
    438446     500003     102016     201016     100000          1      50001 
    438440     500004     102016     201016     100000          1      50001 
    438440     500006     102016     201016     100000          1      50001 
    467893     502864     102016     201383     100077         67      50071 
    424745     500005     102016     201016     100000          1      50002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    491427     502775     102016     201386      50068          8         89 
    453023     500002     102016     201016      50002          0          0 
    453023     500002     102016     201016      50002          0          0 
    453067     500004     102016     201016      50003          0          0 
    453082     500005     102016     201016      50001          0          0 
    453039     500004     102016     201016      50003          0          0 
    474469     502392     102016     201383      50070          8         87 
    438438     500005     102016     201016      50002          0          0 
    438434     500004     102016     201016      50002          0          0 
    438432     500003     102016     201016      50002          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    438789     500392     102016     201016       1008          0     101037 
    438448     500007     102016     201016       1004          0     101023 
    438450     500011     102016     201016       1006          0     101029 
    438444     500009     102016     201016       1006          0     101031 
    438441     500009     102016     201016       1002          0     101016 
    438436     500009     102016     201016       1002          0     101016 
    438433     500009     102016     201016       1002          0     101016 
    464807     502856     102016     201383       1123          2     101532 
    424730     500010     102016     201016       1002          0     101016 
    424738     500010     102016     201016       1002          0     101016 


Throughput: vdivpd r128,r128,r128 (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    350940     400406     102007     101007     100003          2          1 
    350792     400052     102007     101007     100000          1          1 
    350748     400001     102007     101007     100000          1          1 
    350758     400003     102007     101007     100000          1          1 
    412202     405016     102008     101694     100172        141          5 
    339840     400043     102007     101007     100003          1          1 
    339801     400002     102007     101007     100000          1          1 
    339796     400002     102007     101007     100000          1          1 
    339789     400002     102007     101007     100000          1          1 
    339783     400002     102007     101007     100000          1          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    339985     400425     102007     101007          1          0          0 
    339783     400001     102007     101007          1          0          1 
    339787     400001     102007     101007          1          0          1 
    339795     400001     102007     101007          1          0          1 
    339797     400000     102007     101007          1          0          1 
    339803     400000     102007     101007          1          0          1 
    339801     400001     102007     101007          1          0          1 
    376540     402529     102008     101331          5          4         72 
    372236     402901     102007     101374          6          8         89 
    329455     400001     102007     101007          1          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    350799     400251     102007     101007       1006          0     101028 
    350755     400000     102007     101007       1002          0     101011 
    350757     400004     102007     101007       1004          0     101022 
    350749     400003     102007     101007       1004          0     101022 
    350755     400003     102007     101007       1000          0     101007 
    350749     400001     102007     101007       1000          0     101007 
    350749     400001     102007     101007       1000          0     101007 
    350747     400003     102007     101007       1000          0     101007 
    350743     400001     102007     101007       1000          0     101007 
    350741     400001     102007     101007       1000          0     101007 


Throughput: vdivpd r128,r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    350953     400221     102016     101030     101016     100000          0 
    350761     400001     102016     101023     101016     100000          0 
    350761     400001     102016     101031     101016     100000          0 
    350761     400002     102016     101031     101016     100000          0 
    350757     400003     102016     101016     101016     100000          0 
    350755     400003     102016     101016     101016     100000          0 
    350753     400003     102016     101016     101016     100000          0 
    350751     400004     102016     101016     101016     100000          0 
    350749     400002     102016     101016     101016     100000          0 
    381963     402403     102016     101577     101383     100076          0 


Latency: vdivpd r128,r128,r128 (best case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1143469    1304435     103007     102027     102007     100003          0 
   1162548    1306854     103007     102577     102380     100066          0 
   1107668    1303992     103007     102014     102007     100000          0 
   1107682    1303992     103007     102014     102007     100000          0 
   1109363    1306870     103007     102580     102380     100066          0 
   1074113    1303992     103007     102006     102007     100000          0 
   1100178    1307815     103008     102580     102296     100075          0 
   1076632    1307018     103007     102777     102243     100036          0 
   1074150    1304006     103007     102006     102007     100001          0 
   1075984    1306835     103007     102541     102374     100063          0 


Latency: vdivpd r128,r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1192888    1404237     103016     102026     102016     100000          0 
   1192689    1403992     103016     102029     102020     100000          0 
   1192634    1403993     103016     102024     102020     100000          0 
   1192626    1403993     103016     102022     102020     100000          0 
   1192675    1403995     103016     102022     102020     100000          0 
   1223378    1406139     103017     102587     102311     100064          0 
   1192727    1404030     103016     102015     102016     100000          0 
   1192666    1403994     103016     102022     102020     100000          0 
   1189422    1406881     103016     102591     102389     100067          0 
   1122483    1403993     103016     102022     102020     100000          0 


throughput with memory operand: vdivpd r128,r128,[m128] (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    350956     400472     102007     201007     100001          2      50002 
    350760     400009     102007     201007     100001          1      50002 
    359947     401971     102008     201263     100069         77      50043 
    378552     402950     102007     201419     100103         71      50105 
    339803     400012     102007     201007     100001          1      50001 
    339799     400012     102007     201007     100001          1      50001 
    339789     400012     102007     201007     100001          1      50001 
    339786     400012     102007     201007     100001          1      50001 
    339783     400012     102007     201007     100001          1      50001 
    374298     402399     102008     201306     100103         77      50105 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    350967     400478     102007     201007      50002          0          0 
    350766     400011     102007     201007      50003          0          1 
    350764     400012     102007     201007      50002          0          1 
    350756     400010     102007     201007      50001          0          1 
    350758     400010     102007     201007      50001          0          1 
    350758     400010     102007     201007      50001          0          1 
    350752     400010     102007     201007      50001          0          1 
    350756     400011     102007     201007      50001          0          1 
    375269     402516     102007     201383      50069          8         96 
    339793     400012     102007     201007      50001          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    339831     400279     102007     201007       1006          0     101028 
    339799     400003     102007     201007       1004          0     101020 
    339803     400004     102007     201007       1000          0     101007 
    339809     400003     102007     201007       1004          0     101022 
    339805     400004     102007     201007       1000          0     101007 
    339801     400004     102007     201007       1000          0     101007 
    349511     402355     102008     201299       1119          1     101522 
    367246     402962     102007     201383       1136          2     101569 
    329522     400005     102007     201007       1000          0     101007 
    329506     400005     102007     201007       1000          0     101007 


throughput with memory operand: vdivpd r128,r128,[m128] (worst case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    350926     400200     102016     201016     100002          1      50003 
    350760     400010     102016     201016     100001          1      50002 
    350762     400011     102016     201016     100001          1      50003 
    361015     402121     102017     201308     100089         79      50105 
    378358     402876     102016     201383     100084         67      50073 
    339799     400010     102016     201016     100001          1      50001 
    339793     400011     102016     201016     100001          1      50001 
    339789     400010     102016     201016     100001          1      50001 
    339788     400011     102016     201016     100001          1      50001 
    339779     400011     102016     201016     100001          1      50001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    350846     400294     102016     201016      50002          0          0 
    350773     400011     102016     201016      50002          0          0 
    350766     400010     102016     201016      50003          0          0 
    350763     400010     102016     201016      50003          0          0 
    350761     400009     102016     201016      50001          0          0 
    350761     400011     102016     201016      50001          0          0 
    379841     403027     102016     201389      50071          8         96 
    339806     400012     102016     201016      50001          0          0 
    339806     400011     102016     201016      50001          0          0 
    339808     400010     102016     201016      50001          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    363123     402137     102017     201285       1117          1     101473 
    350768     400011     102016     201016       1005          0     101023 
    350768     400012     102016     201016       1008          0     101031 
    350768     400012     102016     201016       1002          0     101016 
    350764     400011     102016     201016       1002          0     101016 
    350764     400012     102016     201016       1002          0     101016 
    350762     400012     102016     201016       1002          0     101016 
    372553     402266     102017     201328       1141          1     101583 
    350758     400016     102016     201016       1001          0     101016 
    350750     400006     102016     201016       1001          0     101016 


Throughput: vdivpd r256,r256,r256 (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    731212     805262     102008     101663     100148        133          5 
    679572     800012     102007     101007     100000          1          1 
    679579     799998     102007     101007     100000          1          1 
    679600     800000     102007     101007     100000          1          1 
    679723     800165     102007     101039     100006          8          1 
    679727     800192     102007     101039     100009          8          1 
    679703     800185     102007     101007     100000          1          1 
    698090     813104     102008     102069     100261        169          4 
    679578     800039     102007     101007     100002          1          1 
    679568     799998     102007     101007     100000          1          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    745041     819386     102008     102328          9         12        333 
    704839     832044     102007     102708          1          2        490 
    712123     839071     102007     103952          0          2        947 
    748903     826192     102007     102827          6         10        558 
    756129     862715     102007     111951          1          0       4106 
    719578     820810     102007     104559          1          0       1333 
    701790     800342     102007     101071          1          0         25 
    733079     803113     102007     101374          4          8         90 
    679560     800000     102007     101007          1          0          1 
    679986     800479     102007     101071          1          0         25 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    701807     800570     102007     101007       1006          0     101022 
    701496     800000     102007     101007       1000          0     101007 
    701490     800002     102007     101007       1000          0     101007 
    701482     799997     102007     101007       1000          0     101007 
    701489     799997     102007     101007       1000          0     101007 
    733035     809418     102008     101947       1387          4     103088 
    679580     800043     102007     101007       1000          0     101007 
    679560     800001     102007     101007       1000          0     101007 
    679576     799997     102007     101007       1000          0     101007 
    679598     799997     102007     101007       1000          0     101007 


Throughput: vdivpd r256,r256,r256 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    680845     801479     102016     101026     101016     100001          0 
    679606     800002     102016     101021     101016     100000          0 
    679598     800000     102016     101027     101016     100000          0 
    679580     800001     102016     101027     101016     100000          0 
    679558     800003     102016     101016     101016     100000          0 
    694867     802892     102016     101573     101384     100071          0 
    658958     800002     102016     101016     101016     100000          0 
    659028     800001     102016     101016     101016     100000          0 
    658937     800003     102016     101016     101016     100000          0 
    659014     800002     102016     101016     101016     100000          0 


Latency: vdivpd r256,r256,r256 (best case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1212381    1307382     103007     102558     102374     100068          0 
   1143438    1303992     103007     102013     102007     100000          0 
   1143413    1303992     103007     102013     102007     100000          0 
   1143404    1303992     103007     102006     102007     100000          0 
   1143431    1303992     103007     102006     102007     100000          0 
   1186436    1309189     103008     103132     102666     100134          0 
   1107741    1304014     103007     102006     102007     100002          0 
   1139764    1306815     103007     102544     102374     100065          0 
   1074089    1303993     103007     102006     102007     100000          0 
   1074166    1303992     103007     102006     102007     100000          0 


Latency: vdivpd r256,r256,r256 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1343114    1406511     103017     102307     102217     100058          0 
   1231137    1404035     103016     102030     102020     100000          0 
   1251759    1405882     103017     102583     102306     100075          0 
   1246792    1409515     103017     103073     102647     100131          0 
   1192687    1404006     103016     102022     102020     100000          0 
   1209736    1406380     103016     102575     102383     100062          0 
   1156478    1403995     103016     102022     102020     100000          0 
   1156489    1403994     103016     102022     102020     100000          0 
   1156551    1403995     103016     102022     102020     100000          0 
   1156470    1403994     103016     102022     102020     100000          0 


throughput with memory operand: vdivpd r256,r256,[m256] (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    725375     802832     102007     201374     100065         63      50067 
    679600     800006     102007     201007     100001          1      50002 
    679577     800005     102007     201007     100001          1      50002 
    679558     800007     102007     201007     100001          1      50003 
    679556     800006     102007     201007     100001          1      50001 
    679576     800006     102007     201007     100001          1      50001 
    679598     800006     102007     201007     100001          1      50001 
    679608     800006     102007     201007     100001          1      50001 
    679588     800010     102007     201007     100001          1      50001 
    697266     802906     102007     201374     100070         67      50068 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    725018     800398     102007     201007      50003          0          1 
    724882     800001     102007     201007      50001          0          1 
    724921     800000     102007     201007      50003          0          1 
    753290     802404     102007     201374      50068          8         88 
    701506     800001     102007     201007      50001          0          1 
    701502     800001     102007     201007      50001          0          1 
    701494     800001     102007     201007      50001          0          1 
    726280     802880     102007     201374      50074          8         89 
    679590     800001     102007     201007      50001          0          1 
    679590     800004     102007     201007      50001          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    701681     800407     102007     201007       1007          0     101022 
    701512     800008     102007     201007       1003          0     101012 
    724231     802046     102008     201296       1132          1     101522 
    736280     804901     102008     201659       1231          4     102039 
    679584     800002     102007     201007       1000          0     101007 
    679604     800002     102007     201007       1000          0     101007 
    679588     800002     102007     201007       1000          0     101007 
    705669     802868     102007     201374       1119          2     101527 
    658970     800005     102007     201007       1000          0     101007 
    658949     800002     102007     201007       1000          0     101007 


throughput with memory operand: vdivpd r256,r256,[m256] (worst case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    679921     800398     102016     201016     100001          1      50002 
    679561     800001     102016     201016     100000          1      50003 
    679562     800002     102016     201016     100000          1      50002 
    679580     800003     102016     201016     100000          1      50002 
    679603     800003     102016     201016     100000          1      50002 
    706061     802888     102016     201383     100075         66      50068 
    659033     800001     102016     201016     100000          1      50001 
    658944     800001     102016     201016     100000          1      50001 
    677133     801929     102017     201306     100083         75      50105 
    697267     802879     102016     201383     100072         67      50068 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    701845     800378     102016     201016      50002          0          0 
    701508     800001     102016     201016      50002          0          0 
    701500     800000     102016     201016      50002          0          0 
    701496     800000     102016     201016      50003          0          0 
    701488     800002     102016     201016      50003          0          0 
    711862     802246     102017     201315      50102          2         60 
    713111     802890     102016     201383      50072          8         87 
    679556     800002     102016     201016      50002          0          0 
    679577     800003     102016     201016      50002          0          0 
    741956     804568     102017     201672      50179         11        147 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    701833     800365     102016     201016       1007          0     101031 
    701504     800003     102016     201016       1005          0     101027 
    701500     800002     102016     201016       1005          0     101027 
    701492     800003     102016     201016       1001          0     101016 
    701490     800002     102016     201016       1001          0     101016 
    701492     800001     102016     201016       1001          0     101016 
    701502     800004     102016     201016       1001          0     101016 
    737181     805449     102017     201678       1263          4     102053 
    679564     800003     102016     201016       1001          0     101016 
    679548     800004     102016     201016       1001          0     101016 



square root


Throughput: sqrtss r128,r128 (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    263433     300422     102021     101021     100004          9          1 
    263062     299998     102021     101021     100001          3          1 
    263060     299997     102021     101021     100001          3          1 
    263060     300000     102021     101021     100001          3          1 
    263058     300000     102021     101021     100001          3          1 
    263056     300000     102021     101021     100001          3          1 
    263056     300001     102021     101021     100001          3          1 
    263056     299999     102021     101021     100001          3          1 
    263056     300000     102021     101021     100001          3          1 
    263058     300000     102021     101021     100001          3          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    310833     301023     102022     101222          4          3         52 
    309446     303524     102022     101444          3          4        112 
    293477     300709     102022     101222          4          3         56 
    263062     300007     102021     101021          0          0          4 
    263056     300001     102021     101021          0          0          2 
    263062     300003     102021     101021          0          0          2 
    263060     300002     102021     101021          0          0          2 
    282887     300725     102022     101237          3          2         55 
    264636     301861     102021     101131          2          1         40 
    263076     300006     102021     101021          1          0          4 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    264378     301504     102021     101021       1008          0     101036 
    263056     299999     102021     101021       1005          0     101035 
    263060     300002     102021     101021       1000          0     101024 
    263056     300000     102021     101021       1001          0     101024 
    263060     300002     102021     101021       1000          0     101024 
    263054     300001     102021     101021       1000          0     101024 
    293546     302460     102021     101394       1144          2     101617 
    254827     300001     102021     101021       1000          0     101024 
    254831     300000     102021     101021       1000          0     101024 
    254833     300002     102021     101021       1000          0     101024 


Throughput: sqrtss r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    255210     300426     102021     101035     101021     100004          0 
    254849     299999     102021     101035     101021     100001          0 
    254854     300001     102021     101024     101021     100001          0 
    254853     300000     102021     101024     101021     100001          0 
    254855     300001     102021     101024     101021     100001          0 
    254855     300003     102021     101024     101021     100001          0 
    254851     300001     102021     101024     101021     100001          0 
    254845     300000     102021     101024     101021     100001          0 
    254843     300001     102021     101024     101021     100001          0 
    285997     302844     102021     101564     101388     100080          0 


Latency: sqrtss r128,r128 (best case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1055931    1204214     103021     102029     102021     100004          0 
   1055721    1203991     103021     102038     102025     100001          0 
   1101766    1208450     103022     103143     102684     100124          0 
   1022777    1204030     103021     102039     102025     100004          0 
   1022719    1203991     103021     102037     102025     100001          0 
   1032047    1206810     103021     102556     102388     100064          0 
    991801    1203993     103021     102029     102025     100001          0 
   1023808    1206833     103021     102558     102388     100066          0 
    962588    1203992     103021     102028     102025     100001          0 
    962583    1203993     103021     102029     102025     100001          0 


Latency: sqrtss r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1094887    1210207     103022     103442     102768     100156          0 
   1022749    1203999     103021     102039     102025     100002          0 
   1022779    1203990     103021     102036     102025     100001          0 
   1028012    1206793     103021     102559     102388     100066          0 
    991710    1203990     103021     102028     102025     100001          0 
   1020210    1206826     103021     102560     102388     100066          0 
    965696    1207935     103021     102928     102301     100048          0 
    962576    1203987     103021     102024     102021     100001          0 
    985098    1206843     103021     102558     102388     100066          0 
    935039    1203990     103021     102028     102025     100001          0 


Throughput with memory operand: sqrtss r128,[m128] (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    255041     300235     102021     201021     100005          9      50001 
    254849     300007     102021     201021     100002          3      50001 
    254851     300008     102021     201021     100002          3      50002 
    254855     300008     102021     201021     100002          3      50002 
    254857     300010     102021     201021     100002          3      50002 
    254858     300009     102021     201021     100002          3      50002 
    254859     300008     102021     201021     100002          3      50002 
    254855     300008     102021     201021     100002          3      50002 
    254857     300009     102021     201021     100002          3      50002 
    254855     300009     102021     201021     100002          3      50002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    263296     300267     102021     201021      50002          0          8 
    263066     300003     102021     201021      50002          0          2 
    263064     300003     102021     201021      50002          0          2 
    263072     300003     102021     201021      50002          0          2 
    263070     300004     102021     201021      50002          0          2 
    263070     300002     102021     201021      50002          0          2 
    263072     300003     102021     201021      50002          0          2 
    263072     300003     102021     201021      50002          0          2 
    291147     302959     102021     201397      50065          8         97 
    254847     300004     102021     201021      50002          0          2 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    263262     300230     102021     201021       1008          0     101037 
    263066     300005     102021     201021       1008          0     101036 
    263066     300002     102021     201021       1007          0     101041 
    263066     300002     102021     201021       1008          0     101037 
    263070     300001     102021     201021       1001          0     101025 
    263072     300003     102021     201021       1001          0     101025 
    263074     300002     102021     201021       1001          0     101025 
    263074     300003     102021     201021       1000          0     101024 
    263074     300002     102021     201021       1000          0     101024 
    263072     300002     102021     201021       1001          0     101025 


Throughput with memory operand: sqrtss r128,[m128] (worst case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    255201     300438     102021     201021     100004          9      50002 
    254833     300002     102021     201021     100001          3      50001 
    254837     300002     102021     201021     100001          3      50001 
    254835     300001     102021     201021     100001          3      50002 
    254839     300005     102021     201021     100001          3      50002 
    282169     302437     102021     201388     100078         66      50067 
    247091     300004     102021     201021     100001          3      50002 
    247105     300004     102021     201021     100001          3      50002 
    247117     300003     102021     201021     100001          3      50002 
    247137     300004     102021     201021     100001          3      50002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    263323     300294     102021     201021      50001          0          8 
    263069     300010     102021     201021      50001          0          2 
    263073     300013     102021     201021      50001          0          2 
    263067     300008     102021     201021      50002          0          2 
    292112     302075     102022     201295      50083          3         62 
    263075     300003     102021     201021      50002          0          2 
    263077     300005     102021     201021      50002          0          2 
    263075     300003     102021     201021      50002          0          2 
    263075     300002     102021     201021      50002          0          2 
    263075     300003     102021     201021      50002          0          2 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    263264     300231     102021     201021       1011          0     101039 
    263064     300009     102021     201021       1009          0     101036 
    263070     300008     102021     201021       1009          0     101040 
    263066     300007     102021     201021       1008          0     101037 
    263068     300007     102021     201021       1002          0     101025 
    263070     300008     102021     201021       1002          0     101025 
    263072     300009     102021     201021       1002          0     101025 
    263074     300009     102021     201021       1001          0     101024 
    263076     300009     102021     201021       1001          0     101024 
    263078     300007     102021     201021       1002          0     101025 


Throughput: sqrtsd r128,r128 (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    394959     450421     102021     101021     100004          9          1 
    394622     449998     102021     101021     100001          3          1 
    394556     449999     102021     101021     100001          3          1 
    394641     449997     102021     101021     100001          3          1 
    394542     449998     102021     101021     100001          3          1 
    394639     449998     102021     101021     100001          3          1 
    438604     454653     102022     101686     100150        143          6 
    382227     450008     102021     101021     100002          5          0 
    382305     450000     102021     101021     100001          3          0 
    382214     450001     102021     101021     100001          3          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    395007     450419     102021     101021          0          0          8 
    394539     449997     102021     101021          0          0          2 
    394638     449997     102021     101021          0          0          2 
    394555     449997     102021     101021          0          0          2 
    394618     449998     102021     101021          0          0          2 
    394591     449997     102021     101021          0          0          2 
    394576     449998     102021     101021          0          0          2 
    394629     449997     102021     101021          0          0          2 
    394548     449998     102021     101021          0          0          2 
    422033     452965     102021     101397          5          8         97 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    395005     450416     102021     101021       1008          0     101036 
    394560     449996     102021     101021       1006          0     101034 
    394608     449997     102021     101021       1005          0     101034 
    394598     449997     102021     101021       1000          0     101024 
    394570     449998     102021     101021       1001          0     101025 
    394636     449997     102021     101021       1001          0     101025 
    395165     450704     102021     101117       1052          0     101335 
    394645     449997     102021     101021       1000          0     101024 
    426240     452818     102021     101388       1120          2     101565 
    382211     449998     102021     101021       1000          0     101024 


Throughput: sqrtsd r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    526318     600208     102021     101042     101021     100003          0 
    526132     599998     102021     101030     101021     100001          0 
    526130     600001     102021     101032     101021     100001          0 
    526120     599997     102021     101032     101021     100001          0 
    553835     602851     102021     101585     101388     100077          0 
    509687     599999     102021     101024     101021     100001          0 
    509697     600000     102021     101025     101021     100001          0 
    509698     600000     102021     101025     101021     100001          0 
    509686     600001     102021     101025     101021     100001          0 
    537906     602878     102021     101588     101388     100077          0 


Latency: sqrtsd r128,r128 (best case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1371361    1563930     103021     102036     102021     100004          0 
   1371219    1563733     103021     102037     102025     100001          0 
   1372093    1566532     103021     102563     102388     100066          0 
   1337769    1564530     103022     102307     102222     100056          0 
   1357219    1567892     103022     103155     102677     100127          0 
   1288112    1563747     103021     102037     102025     100003          0 
   1293825    1566570     103021     102569     102388     100066          0 
   1250146    1563732     103021     102036     102025     100002          0 
   1250223    1563732     103021     102028     102025     100001          0 
   1250186    1563732     103021     102028     102025     100001          0 


Latency: sqrtsd r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1402138    1599061     103021     102027     102021     100004          0 
   1444067    1604243     103022     103221     102699     100137          0 
   1358280    1599001     103021     102039     102025     100002          0 
   1416847    1603949     103022     103234     102697     100147          0 
   1317110    1599006     103021     102025     102021     100003          0 
   1317110    1598991     103021     102028     102025     100001          0 
   1317134    1598991     103021     102028     102025     100001          0 
   1317157    1598991     103021     102028     102025     100001          0 
   1317136    1598991     103021     102028     102025     100001          0 
   1317108    1598991     103021     102029     102025     100001          0 


Throughput with memory operand: sqrtsd r128,[m128] (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    394697     450060     102021     201021     100005          9      50001 
    438159     451988     102022     201311     100093         77      50104 
    394568     450001     102021     201021     100001          3      50002 
    394606     450002     102021     201021     100001          3      50002 
    397119     452917     102021     201237     100068         31      50153 
    403083     460864     102021     201693     100212        107      50506 
    394644     450000     102021     201021     100001          3      50002 
    394550     450001     102021     201021     100001          3      50002 
    394624     450002     102021     201021     100001          3      50002 
    394586     450001     102021     201021     100001          3      50002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    460845     455199     102021     201487      50088         10        139 
    437197     450334     102021     201045      50004          2         15 
    438070     451409     102021     201120      50052          2         45 
    437080     450248     102021     201053      50003          1         25 
    439073     452269     102021     201253      50095          2         91 
    438756     452616     102021     201204      50084          2         59 
    469892     455594     102021     201550      50097         11        167 
    421960     450285     102021     201045      50003          1         21 
    423091     451678     102021     201097      50017          2         35 
    422773     451121     102021     201115      50036          2         43 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    360254     450567     102021     201021       1009          0     101042 
    393086     452887     102021     201388       1125          2     101550 
    370700     450005     102021     201021       1006          0     101034 
    370719     450002     102021     201021       1005          0     101034 
    370656     450003     102021     201021       1000          0     101024 
    370668     450003     102021     201021       1000          0     101024 
    370727     450003     102021     201021       1000          0     101024 
    370690     450001     102021     201021       1000          0     101024 
    370648     450003     102021     201021       1000          0     101024 
    391688     452520     102021     201394       1146          2     101568 


Throughput with memory operand: sqrtsd r128,[m128] (worst case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    526318     600229     102021     201021     100004          9      50002 
    526120     600002     102021     201021     100001          3      50001 
    560757     602051     102022     201322     100096         84      50105 
    526140     600003     102021     201021     100001          3      50002 
    532700     607490     102021     201519     100145         71      50355 
    526126     600002     102021     201021     100001          3      50002 
    526127     600004     102021     201021     100001          3      50002 
    526122     600003     102021     201021     100001          3      50002 
    526121     600002     102021     201021     100001          3      50002 
    558686     605149     102022     201681     100174        147      50172 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    547957     604990     102021     201348      50211          0         92 
    550332     607316     102021     201516      50375          0        117 
    543639     600004     102021     201021      50001          0          2 
    543645     600004     102021     201021      50002          0          2 
    579650     604573     102022     201675      50174         10        149 
    509693     600005     102021     201021      50002          0          2 
    509677     600005     102021     201021      50002          0          2 
    509670     600006     102021     201021      50002          0          2 
    509658     600005     102021     201021      50002          0          2 
    509650     600005     102021     201021      50002          0          2 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    562757     600384     102021     201021       1005          0     101035 
    562428     600003     102021     201021       1006          0     101034 
    601257     602063     102022     201317       1138          2     101545 
    562383     600002     102021     201021       1005          0     101034 
    562450     600003     102021     201021       1001          0     101025 
    562379     600004     102021     201021       1001          0     101025 
    562452     600003     102021     201021       1001          0     101025 
    587701     602401     102021     201388       1130          2     101539 
    543652     600005     102021     201021       1001          0     101025 
    543623     600003     102021     201021       1000          0     101024 


Throughput: sqrtps r128,r128 (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    263345     300324     102021     101021     100005          9          0 
    263066     300001     102021     101021     100001          3          0 
    263070     300005     102021     101021     100001          3          0 
    263068     300003     102021     101021     100001          3          0 
    263072     300002     102021     101021     100001          3          0 
    263076     300003     102021     101021     100001          3          0 
    263076     300004     102021     101021     100001          3          0 
    263072     300002     102021     101021     100001          3          0 
    263070     300004     102021     101021     100001          3          0 
    263072     300004     102021     101021     100001          3          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    272221     300405     102021     101021          0          0          8 
    271841     300002     102021     101021          0          0          2 
    271824     300001     102021     101021          0          0          2 
    271813     300004     102021     101021          0          0          2 
    271825     300002     102021     101021          0          0          2 
    271838     300002     102021     101021          0          0          2 
    271854     300002     102021     101021          0          0          2 
    271856     300003     102021     101021          0          0          2 
    271838     300002     102021     101021          0          0          2 
    271821     300002     102021     101021          0          0          2 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    272046     300260     102021     101021       1003          0     101027 
    271816     300002     102021     101021       1004          0     101033 
    271835     300002     102021     101021       1004          0     101030 
    271850     300001     102021     101021       1001          0     101023 
    271858     300002     102021     101021       1001          0     101023 
    271842     300001     102021     101021       1001          0     101023 
    271826     300001     102021     101021       1001          0     101023 
    271810     300002     102021     101021       1001          0     101023 
    277070     305869     102021     101469       1234          0     102309 
    276398     305073     102021     101363       1172          0     102095 


Throughput: sqrtps r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    263253     300224     102021     101035     101021     100005          0 
    264357     301487     102021     101424     101132     100046          0 
    263060     300002     102021     101036     101021     100001          0 
    263064     300002     102021     101021     101021     100001          0 
    263066     300002     102021     101021     101021     100001          0 
    281699     302246     102022     101625     101319     100096          0 
    263084     300015     102021     101021     101021     100003          0 
    263072     300003     102021     101021     101021     100001          0 
    263072     300002     102021     101021     101021     100001          0 
    263070     300003     102021     101021     101021     100001          0 


Latency: sqrtps r128,r128 (best case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1055928    1204222     103021     102031     102021     100004          0 
   1055749    1203990     103021     102033     102021     100001          0 
   1096572    1208440     103022     103119     102677     100136          0 
   1022779    1204001     103021     102024     102021     100002          0 
   1022735    1203992     103021     102028     102021     100001          0 
   1022719    1203990     103021     102020     102021     100001          0 
   1022751    1203991     103021     102020     102021     100001          0 
   1022783    1203990     103021     102020     102021     100001          0 
   1028062    1207239     103021     102521     102386     100069          0 
    991702    1203991     103021     102020     102021     100001          0 


Latency: sqrtps r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1055934    1204229     103021     102030     102021     100004          0 
   1055736    1203992     103021     102023     102021     100001          0 
   1085910    1208639     103022     103203     102701     100134          0 
   1022737    1204000     103021     102023     102021     100002          0 
   1047677    1204598     103022     102305     102222     100057          0 
   1026544    1206849     103021     102569     102391     100070          0 
    991779    1203991     103021     102020     102021     100001          0 
    991712    1203991     103021     102020     102021     100001          0 
    991799    1203990     103021     102020     102021     100001          0 
    991702    1203991     103021     102020     102021     100001          0 


Throughput with memory operand: sqrtps r128,[m128] (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    255204     300431     102021     201021     100009          9      50002 
    254835     300003     102021     201021     100001          3      50001 
    254833     300004     102021     201021     100001          3      50002 
    254831     300003     102021     201021     100001          3      50002 
    254835     300002     102021     201021     100001          3      50002 
    254836     300002     102021     201021     100001          3      50002 
    254843     300003     102021     201021     100001          3      50002 
    254837     300002     102021     201021     100001          3      50002 
    254845     300002     102021     201021     100001          3      50002 
    254848     300002     102021     201021     100001          3      50002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    263449     300444     102021     201021      50002          0          8 
    263068     300008     102021     201021      50001          0          2 
    263070     300007     102021     201021      50002          0          2 
    263070     300007     102021     201021      50002          0          2 
    263072     300010     102021     201021      50002          0          2 
    263074     300007     102021     201021      50002          0          2 
    263074     300007     102021     201021      50002          0          2 
    263076     300006     102021     201021      50002          0          2 
    263076     300009     102021     201021      50002          0          2 
    263074     300007     102021     201021      50002          0          2 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    263272     300237     102021     201021       1009          0     101040 
    263076     300009     102021     201021       1005          0     101033 
    263078     300010     102021     201021       1005          0     101033 
    263074     300009     102021     201021       1002          0     101021 
    263072     300008     102021     201021       1002          0     101023 
    263076     300008     102021     201021       1002          0     101023 
    263078     300010     102021     201021       1002          0     101021 
    263078     300008     102021     201021       1002          0     101023 
    263076     300008     102021     201021       1002          0     101023 
    263076     300008     102021     201021       1002          0     101023 


Throughput with memory operand: sqrtps r128,[m128] (worst case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    263244     300208     102021     201021     100005          7      50002 
    265937     303314     102021     201272     100093         43      50166 
    263064     300005     102021     201021     100001          3      50002 
    263064     300003     102021     201021     100001          3      50002 
    263066     300003     102021     201021     100001          3      50002 
    263068     300003     102021     201021     100001          3      50002 
    263068     300005     102021     201021     100001          3      50001 
    263070     300003     102021     201021     100001          3      50002 
    263072     300003     102021     201021     100001          3      50002 
    263070     300003     102021     201021     100001          3      50002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    263328     300296     102021     201021      50002          0          8 
    263070     300002     102021     201021      50001          0          2 
    263068     300002     102021     201021      50002          0          2 
    263066     300002     102021     201021      50001          0          2 
    263068     300003     102021     201021      50001          0          2 
    263062     300002     102021     201021      50000          0          2 
    263062     300001     102021     201021      50001          0          2 
    263064     300000     102021     201021      50001          0          2 
    263062     300002     102021     201021      50001          0          2 
    263060     300002     102021     201021      50000          0          2 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    263265     300235     102021     201021       1007          0     101034 
    263063     300003     102021     201021       1004          0     101028 
    263058     300002     102021     201021       1007          0     101034 
    263058     300003     102021     201021       1004          0     101033 
    263056     300002     102021     201021       1001          0     101023 
    263060     300001     102021     201021       1001          0     101023 
    263058     300002     102021     201021       1001          0     101021 
    304079     305156     102022     201680       1246          4     102060 
    254833     300004     102021     201021       1001          0     101023 
    254827     300003     102021     201021       1001          0     101023 


Throughput: sqrtpd r128,r128 (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    395036     450457     102021     101021     100005          9          0 
    427503     452475     102021     101394     100076         67          1 
    382213     450002     102021     101021     100001          3          0 
    382301     450000     102021     101021     100001          3          0 
    393667     463552     102021     101988     100295        126          2 
    392905     462586     102021     101896     100299        121          1 
    382230     450027     102021     101021     100004          7          0 
    382295     450004     102021     101021     100001          3          0 
    382242     450001     102021     101021     100001          3          0 
    382242     450002     102021     101021     100001          3          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    394745     450231     102021     101021          0          0          8 
    407091     452145     102022     101312          3          3         63 
    394596     450005     102021     101021          1          0          4 
    394576     449999     102021     101021          1          0          2 
    394630     450002     102021     101021          1          0          2 
    394551     450002     102021     101021          1          0          2 
    394644     450000     102021     101021          1          0          2 
    422317     452384     102021     101388          6          8         89 
    390544     451891     102022     101306          4          2         61 
    382293     450006     102021     101021          1          0          4 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    437122     450279     102021     101025       1025          1     101045 
    702732     627623     120505     124282       8607       2491     127086 
    437110     450296     102021     101021       1013          2     101033 
    436984     450121     102021     101023       1025          3     101051 
    436978     450191     102021     101021       1002         -1     101033 
    437857     451047     102021     101129       1061          4     101304 
    438322     451527     102021     101165       1067          2     101360 
    437254     450498     102021     101057       1016          3     101112 
    442610     456179     102021     101637       1262          3     102522 
    440641     454088     102021     101453       1176          2     102045 


Throughput: sqrtpd r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    494529     600400     102021     101035     101021     100005          0 
    494261     600000     102021     101034     101021     100001          0 
    494273     600000     102021     101034     101021     100001          0 
    516243     602491     102021     101622     101394     100072          0 
    479652     600003     102021     101033     101021     100001          0 
    479752     600005     102021     101024     101021     100001          0 
    479654     600006     102021     101024     101021     100001          0 
    479750     600005     102021     101024     101021     100001          0 
    537048     605806     102023     102472     101881     100229          0 
    465997     600014     102021     101024     101021     100003          0 


Latency: sqrtpd r128,r128 (best case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1494651    1566914     103021     102566     102389     100069          0 
   1416874    1563733     103021     102040     102025     100002          0 
   1436735    1566098     103021     102576     102388     100063          0 
   1371191    1563731     103021     102029     102025     100001          0 
   1388846    1566541     103021     102574     102388     100066          0 
   1328297    1563732     103021     102028     102025     100001          0 
   1365107    1568346     103022     103144     102675     100138          0 
   1303080    1575013     103022     104062     102747     100149          0 
   1288081    1563745     103021     102024     102021     100003          0 
   1292216    1564386     103022     102304     102222     100052          0 


Latency: sqrtpd r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1317310    1599234     103021     102026     102021     100004          0 
   1339030    1601821     103021     102575     102388     100066          0 
   1278363    1598992     103021     102041     102025     100001          0 
   1332610    1604269     103022     103234     102698     100141          0 
   1241856    1599000     103021     102040     102025     100002          0 
   1241831    1598991     103021     102028     102025     100001          0 
   1241908    1598991     103021     102028     102025     100001          0 
   1241860    1598991     103021     102028     102025     100001          0 
   1241826    1598991     103021     102028     102025     100001          0 
   1241898    1598991     103021     102028     102025     100001          0 


Throughput with memory operand: sqrtpd r128,[m128] (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    406843     453109     102021     201388     100081         77      50066 
    370727     450009     102021     201021     100002          3      50001 
    370668     450009     102021     201021     100002          3      50002 
    370653     450010     102021     201021     100002          3      50002 
    370715     450011     102021     201021     100002          3      50002 
    370704     450010     102021     201021     100002          3      50002 
    370649     450010     102021     201021     100002          3      50002 
    399369     452467     102021     201388     100076         65      50070 
    359773     450009     102021     201021     100002          3      50002 
    359752     450010     102021     201021     100002          3      50002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    383284     451259     102021     201021      50001          0          8 
    382309     450000     102021     201021      50002          0          2 
    382229     450003     102021     201021      50002          0          2 
    410006     452885     102021     201388      50071          8         90 
    370636     450005     102021     201021      50002          0          2 
    370671     450004     102021     201021      50002          0          2 
    370718     450004     102021     201021      50002          0          2 
    370664     450004     102021     201021      50002          0          2 
    370642     450005     102021     201021      50002          0          2 
    370702     450004     102021     201021      50002          0          2 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    370878     450242     102021     201021       1007          0     101035 
    370722     450003     102021     201021       1005          0     101033 
    370670     450002     102021     201021       1005          0     101033 
    370650     450004     102021     201021       1001          0     101024 
    370706     450001     102021     201021       1001          0     101024 
    402950     452849     102022     201342       1141          2     101595 
    370696     450001     102021     201021       1001          0     101024 
    370717     450004     102021     201021       1001          0     101024 
    370654     450003     102021     201021       1001          0     101024 
    370660     450004     102021     201021       1001          0     101024 


Throughput with memory operand: sqrtpd r128,[m128] (worst case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    509918     600244     102021     201021     100010          9      50002 
    509707     600008     102021     201021     100002          3      50001 
    509698     600011     102021     201021     100002          3      50001 
    509684     600010     102021     201021     100002          3      50002 
    509675     600009     102021     201021     100002          3      50002 
    509676     600009     102021     201021     100002          3      50002 
    509692     600011     102021     201021     100002          3      50002 
    509699     600010     102021     201021     100002          3      50002 
    509711     600008     102021     201021     100002          3      50002 
    551513     605241     102022     201684     100166        146      50169 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    608294     603844     102022     201589      50107         10        134 
    543657     600009     102021     201021      50001          0          2 
    543631     600013     102021     201021      50002          0          2 
    543689     600011     102021     201021      50002          0          2 
    543694     600011     102021     201021      50002          0          2 
    562710     602865     102021     201388      50073          8         89 
    526128     600012     102021     201021      50002          0          2 
    526128     600010     102021     201021      50002          0          2 
    526132     600012     102021     201021      50002          0          2 
    559705     602422     102021     201388      50070          8         89 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    526320     600213     102021     201021       1010          0     101042 
    526140     600002     102021     201021       1007          0     101034 
    553940     602866     102021     201388       1126          2     101555 
    509695     600005     102021     201021       1005          0     101033 
    509683     600003     102021     201021       1001          0     101024 
    509674     600005     102021     201021       1001          0     101024 
    509660     600005     102021     201021       1001          0     101024 
    582019     605607     102022     201705       1278          4     102121 
    494270     600005     102021     201021       1001          0     101024 
    494236     600005     102021     201021       1001          0     101024 


Throughput: vsqrtss r128,r128 (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    263426     300414     102015     101015     100001          9          1 
    263061     299997     102015     101015     100001          3          1 
    289427     302843     102015     101382     100086         71          2 
    254825     299998     102015     101015     100001          3          0 
    254823     299999     102015     101015     100001          3          0 
    254825     299999     102015     101015     100001          3          0 
    254823     299998     102015     101015     100001          3          0 
    254831     299998     102015     101015     100001          3          0 
    254829     299998     102015     101015     100001          3          0 
    254835     299998     102015     101015     100001          3          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    263534     300532     102015     101015          0          0          9 
    263066     299998     102015     101015          0          0          3 
    263070     299999     102015     101015          0          0          3 
    263068     299997     102015     101015          0          0          3 
    263068     299998     102015     101015          0          0          3 
    263068     299997     102015     101015          0          0          3 
    263066     299998     102015     101015          0          0          3 
    263062     300001     102015     101015          0          0          3 
    263060     299998     102015     101015          0          0          3 
    263063     300001     102015     101015          0          0          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    264818     302174     102015     101111       1057         -2     101336 
    263053     299955     102015     101015       1016          0     101037 
    263050     299956     102015     101015       1015          0     101037 
    263052     299956     102015     101015       1010          0     101022 
    263050     299956     102015     101015       1010          0     101022 
    264367     301673     102015     101145       1081          0     101389 
    264541     301682     102015     101168       1088          0     101446 
    263066     299972     102015     101015       1010          0     101022 
    263053     299956     102015     101015       1010          0     101022 
    263052     299956     102015     101015       1010          0     101022 


Throughput: vsqrtss r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    263274     300239     102015     101029     101015     100001          0 
    263058     300000     102015     101031     101015     100001          0 
    263058     299999     102015     101030     101015     100001          0 
    263062     300001     102015     101015     101015     100001          0 
    263058     300001     102015     101015     101015     100001          0 
    263060     299999     102015     101015     101015     100001          0 
    263066     299999     102015     101015     101015     100001          0 
    263062     299999     102015     101015     101015     100001          0 
    263066     299999     102015     101015     101015     100001          0 
    263066     299999     102015     101015     101015     100001          0 


Latency: vsqrtss r128,r128 (best case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1128777    1204219     103015     102026     102015     100002          0 
   1128565    1203991     103015     102025     102019     100001          0 
   1160685    1207527     103016     102830     102583     100121          0 
   1090906    1204000     103015     102021     102019     100001          0 
   1123658    1205941     103016     102637     102323     100070          0 
   1115811    1204808     103016     102298     102216     100056          0 
   1094696    1208141     103015     103024     102324     100054          0 
   1114072    1214894     103015     104515     102970     100161          0 
   1055785    1204019     103015     102014     102015     100001          0 
   1055736    1203992     103015     102021     102019     100001          0 


Latency: vsqrtss r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1055973    1204215     103015     102035     102015     100001          0 
   1055769    1203991     103015     102025     102019     100001          0 
   1092373    1207094     103016     102861     102396     100098          0 
   1059664    1206365     103015     102563     102382     100061          0 
   1022721    1203991     103015     102021     102019     100001          0 
   1047585    1206798     103015     102559     102382     100064          0 
    991789    1203992     103015     102021     102019     100001          0 
    991708    1203991     103015     102021     102019     100001          0 
   1009362    1206819     103015     102549     102382     100066          0 
    962563    1203992     103015     102021     102019     100001          0 


Throughput with memory operand: vsqrtss r128,[m128] (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    271985     300191     102015     201015     100001          9      50002 
    271831     300005     102015     201015     100001          3      50001 
    271844     300004     102015     201015     100001          3      50002 
    271860     300004     102015     201015     100001          3      50002 
    271849     300003     102015     201015     100001          3      50001 
    271834     300003     102015     201015     100001          3      50001 
    298295     302829     102015     201382     100083         68      50071 
    263060     300003     102015     201015     100001          3      50000 
    263064     300004     102015     201015     100001          3      50000 
    263064     300003     102015     201015     100001          3      50000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    263262     300230     102015     201015      50002          0          9 
    263062     300002     102015     201015      50001          0          3 
    263064     300003     102015     201015      50002          0          3 
    263068     300003     102015     201015      50002          0          3 
    263070     300005     102015     201015      50001          0          3 
    263070     300006     102015     201015      50001          0          3 
    263072     300006     102015     201015      50001          0          3 
    263072     300004     102015     201015      50001          0          3 
    273353     302133     102016     201307      50099          2         64 
    291186     302423     102015     201382      50070          8         90 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    263264     300233     102015     201015       1004          0     101029 
    263062     300004     102015     201015       1005          0     101030 
    263060     300004     102015     201015       1006          0     101030 
    263062     300002     102015     201015       1000          0     101015 
    263058     300003     102015     201015       1000          0     101015 
    263058     300003     102015     201015       1000          0     101015 
    263060     300003     102015     201015       1000          0     101015 
    303684     302043     102016     201310       1135          1     101536 
    263349     300346     102015     201066       1023          0     101130 
    294762     311019     102015     201913       1382          3     102679 


Throughput with memory operand: vsqrtss r128,[m128] (worst case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    263266     300234     102015     201015     100001          9      50002 
    263062     300004     102015     201015     100001          3      50002 
    263060     300002     102015     201015     100001          3      50001 
    263061     300003     102015     201015     100001          3      50001 
    263060     300003     102015     201015     100001          3      50001 
    263059     300003     102015     201015     100001          3      50001 
    293558     302405     102015     201382     100078         66      50065 
    254831     300003     102015     201015     100001          3      50000 
    254837     300005     102015     201015     100001          3      50000 
    254837     300004     102015     201015     100001          3      50000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    281451     300219     102015     201015      50002          0          9 
    281212     300008     102015     201015      50002          0          3 
    281178     300008     102015     201015      50002          0          3 
    281217     300009     102015     201015      50001          0          3 
    281253     300009     102015     201015      50001          0          3 
    281211     300009     102015     201015      50001          0          3 
    281180     300009     102015     201015      50001          0          3 
    281219     300009     102015     201015      50001          0          3 
    281253     300009     102015     201015      50001          0          3 
    281211     300009     102015     201015      50001          0          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    263746     300772     102015     201015       1011          0     101039 
    263066     300002     102015     201015       1004          0     101025 
    263070     300003     102015     201015       1008          0     101033 
    263068     300003     102015     201015       1008          0     101037 
    263066     300002     102015     201015       1000          0     101015 
    281517     303409     102016     201330       1144          2     101590 
    263066     300004     102015     201015       1000          0     101015 
    290801     302401     102015     201382       1135          2     101539 
    254828     300005     102015     201015       1000          0     101015 
    254831     300004     102015     201015       1000          0     101015 


Throughput: vsqrtsd r128,r128 (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    394983     450435     102015     101015     100001          9          0 
    394563     449997     102015     101015     100001          3          0 
    394632     449998     102015     101015     100001          3          0 
    394545     449999     102015     101015     100001          3          0 
    394640     449997     102015     101015     100001          3          0 
    427709     452386     102015     101382     100072         65          1 
    390478     451908     102016     101302     100089         70          4 
    382309     450006     102015     101015     100001          5          0 
    382220     449997     102015     101015     100001          3          0 
    382268     449997     102015     101015     100001          3          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    413808     472802     102015     102542          2          2        409 
    394658     449991     102015     101015          3          0          8 
    394536     449950     102015     101015          3          0          2 
    394596     449949     102015     101015          3          0          2 
    428785     450716     102016     101216          6          3         49 
    416636     452364     102015     101382          7          8         93 
    382192     449951     102015     101015          3          0          2 
    382271     449949     102015     101015          3          0          2 
    382227     449950     102015     101015          3          0          2 
    382219     449949     102015     101015          3          0          2 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    395336     450806     102015     101015       1006          0     101035 
    394549     449999     102015     101015       1005          0     101022 
    394644     449998     102015     101015       1003          0     101030 
    394545     449996     102015     101015       1000          0     101015 
    394636     449997     102015     101015       1007          0     101033 
    434581     454979     102016     101676       1249          4     102165 
    382226     450008     102015     101015       1000          0     101015 
    382307     449998     102015     101015       1000          0     101015 
    382212     449998     102015     101015       1000          0     101015 
    382289     449998     102015     101015       1000          0     101015 


Throughput: vsqrtsd r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    526336     600242     102015     101029     101015     100001          0 
    565271     603276     102016     101885     101414     100118          0 
    536785     602056     102016     101613     101302     100086          0 
    545274     602847     102015     101584     101382     100076          0 
    509691     600004     102015     101015     101015     100001          0 
    509682     600004     102015     101015     101015     100001          0 
    509667     600004     102015     101015     101015     100001          0 
    509661     600004     102015     101015     101015     100001          0 
    509674     600004     102015     101015     101015     100001          0 
    509681     600002     102015     101015     101015     100001          0 


Latency: vsqrtsd r128,r128 (best case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1466028    1563988     103015     102026     102015     100002          0 
   1470001    1566489     103015     102572     102382     100066          0 
   1416865    1563731     103015     102021     102019     100001          0 
   1418343    1566510     103015     102569     102382     100066          0 
   1371154    1563730     103015     102021     102019     100001          0 
   1368769    1566188     103015     102611     102391     100070          0 
   1344196    1565631     103016     102595     102304     100064          0 
   1329187    1566556     103015     102570     102382     100064          0 
   1288097    1563730     103015     102021     102019     100001          0 
   1294215    1566613     103015     102578     102388     100067          0 


Latency: vsqrtsd r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1426970    1604198     103016     103163     102675     100133          0 
   1358270    1598999     103015     102027     102019     100001          0 
   1372011    1601808     103015     102572     102382     100066          0 
   1317146    1598989     103015     102021     102019     100001          0 
   1317156    1598989     103015     102021     102019     100001          0 
   1334510    1600935     103016     102607     102314     100071          0 
   1345063    1599831     103016     102298     102216     100057          0 
   1341292    1600113     103017     102580     102419     100092          0 
   1351040    1602470     103016     102853     102585     100114          0 
   1290139    1599564     103016     102295     102218     100048          0 


Throughput with memory operand: vsqrtsd r128,[m128] (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    395095     450544     102015     201015     100001          9      50001 
    394594     450003     102015     201015     100001          3      50001 
    394578     450001     102015     201015     100001          3      50002 
    394632     450001     102015     201015     100001          3      50000 
    430385     455176     102016     201683     100161        145      50167 
    382237     450004     102015     201015     100001          3      50001 
    382259     450003     102015     201015     100001          3      50001 
    382289     450003     102015     201015     100001          3      50001 
    382216     450003     102015     201015     100001          3      50001 
    382309     450003     102015     201015     100001          3      50001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    395040     450555     102015     201015      50002          0          9 
    394648     450001     102015     201015      50001          0          3 
    394549     450001     102015     201015      50002          0          3 
    394646     450001     102015     201015      50002          0          3 
    398260     454242     102015     201310      50193          1         82 
    395794     451379     102015     201109      50069          0         22 
    394622     450002     102015     201015      50000          0          3 
    405896     452340     102016     201302      50103          2         64 
    418603     452911     102015     201388      50070          8         97 
    382287     450002     102015     201015      50000          0          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    395015     450420     102015     201015       1003          0     101027 
    394547     450001     102015     201015       1002          0     101022 
    394640     450004     102015     201015       1001          0     101022 
    394566     450001     102015     201015       1004          0     101031 
    394614     450001     102015     201015       1003          0     101028 
    394604     450002     102015     201015       1000          0     101015 
    394571     450004     102015     201015       1000          0     101015 
    394638     450001     102015     201015       1000          0     101015 
    429383     451356     102016     201258       1106          2     101410 
    420330     452409     102015     201382       1134          2     101551 


Throughput with memory operand: vsqrtsd r128,[m128] (worst case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    526337     600233     102015     201015     100001          7      50002 
    526143     600004     102015     201015     100001          3      50001 
    526137     600003     102015     201015     100001          3      50002 
    526135     600004     102015     201015     100001          3      50002 
    526133     600006     102015     201015     100001          3      50001 
    526131     600007     102015     201015     100001          3      50001 
    526125     600007     102015     201015     100001          3      50001 
    526121     600005     102015     201015     100001          3      50001 
    563086     605109     102016     201682     100167        138      50170 
    509667     600006     102015     201015     100001          3      50000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    526312     600225     102015     201015      50002          0          9 
    526124     600004     102015     201015      50001          0          3 
    526132     600004     102015     201015      50002          0          3 
    526134     600002     102015     201015      50001          0          3 
    548110     602883     102015     201383      50069          8         91 
    509670     600008     102015     201015      50000          0          3 
    509667     600008     102015     201015      50000          0          3 
    509680     600008     102015     201015      50000          0          3 
    509688     600008     102015     201015      50000          0          3 
    509700     600008     102015     201015      50000          0          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    526330     600240     102015     201015       1005          0     101026 
    526134     600009     102015     201015       1002          0     101020 
    526140     600010     102015     201015       1004          0     101026 
    526148     600016     102015     201015       1001          0     101015 
    563408     602307     102016     201314       1138          2     101528 
    526120     600009     102015     201015       1000          0     101015 
    558269     605194     102016     201671       1241          3     102042 
    509668     600007     102015     201015       1000          0     101015 
    509680     600007     102015     201015       1000          0     101015 
    509689     600008     102015     201015       1000          0     101015 


Throughput: vsqrtps r128,r128 (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    263274     300235     102015     101015     100003          9          0 
    263068     300000     102015     101015     100001          3          0 
    263066     300001     102015     101015     100001          3          0 
    290029     302829     102015     101382     100085         69          1 
    254843     300002     102015     101015     100001          3          0 
    254841     300002     102015     101015     100001          3          0 
    254839     300002     102015     101015     100001          3          0 
    254837     300002     102015     101015     100001          3          0 
    254835     300002     102015     101015     100001          3          0 
    254829     300002     102015     101015     100001          3          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    263314     300282     102015     101015          1          0          9 
    263066     300002     102015     101015          1          0          3 
    263062     299999     102015     101015          1          0          3 
    263060     300001     102015     101015          1          0          3 
    263060     300001     102015     101015          1          0          3 
    263062     300001     102015     101015          1          0          3 
    303016     302007     102016     101314          6          3         66 
    263076     300013     102015     101015          1          0          7 
    263064     300001     102015     101015          1          0          3 
    263070     300002     102015     101015          1          0          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    263267     300231     102015     101015       1006          0     101029 
    263060     299999     102015     101015       1008          0     101032 
    296116     302162     102016     101307       1136          1     101629 
    263078     300012     102015     101015       1000          0     101015 
    292264     302408     102015     101385       1139          2     101579 
    254838     300001     102015     101015       1000          0     101015 
    254835     300001     102015     101015       1000          0     101015 
    254829     300001     102015     101015       1000          0     101015 
    254827     300001     102015     101015       1000          0     101015 
    254826     300001     102015     101015       1000          0     101015 


Throughput: vsqrtps r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    292844     303044     102015     101570     101382     100082          0 
    263067     300001     102015     101025     101015     100001          0 
    263069     300000     102015     101030     101015     100001          0 
    263075     300001     102015     101030     101015     100001          0 
    263071     300001     102015     101015     101015     100001          0 
    263075     300001     102015     101015     101015     100001          0 
    303983     301975     102016     101589     101306     100102          0 
    263079     300007     102015     101015     101015     100001          0 
    263069     300001     102015     101015     101015     100001          0 
    272151     301887     102016     101602     101300     100101          0 


Latency: vsqrtps r128,r128 (best case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1091758    1205909     103015     102021     102015     100001          0 
   1090989    1203991     103015     102029     102019     100001          0 
   1132504    1206083     103016     102659     102329     100079          0 
   1095564    1208515     103016     103146     102675     100131          0 
   1022717    1203998     103015     102014     102015     100001          0 
   1022743    1203992     103015     102021     102019     100001          0 
   1022775    1203992     103015     102021     102019     100001          0 
   1022763    1203991     103015     102021     102019     100001          0 
   1044453    1206759     103015     102551     102382     100064          0 
    991696    1203991     103015     102021     102019     100001          0 


Latency: vsqrtps r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1055943    1204234     103015     102022     102015     100001          0 
   1055727    1203992     103015     102025     102019     100001          0 
   1055751    1203989     103015     102031     102019     100001          0 
   1065792    1206171     103016     102583     102307     100063          0 
   1030722    1206899     103015     102585     102388     100067          0 
   1017254    1204686     103016     102296     102216     100062          0 
   1017111    1206442     103015     102561     102385     100061          0 
    962559    1203992     103015     102021     102019     100001          0 
    962567    1203991     103015     102021     102019     100001          0 
    962580    1203991     103015     102021     102019     100001          0 


Throughput with memory operand: vsqrtps r128,[m128] (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    293574     302607     102015     201382     100082         72      50063 
    263072     300003     102015     201015     100001          3      50001 
    263073     300003     102015     201015     100001          3      50000 
    263074     300004     102015     201015     100001          3      50002 
    263076     300004     102015     201015     100001          3      50000 
    263076     300004     102015     201015     100001          3      50000 
    263078     300003     102015     201015     100001          3      50002 
    263082     300004     102015     201015     100001          3      50000 
    263078     300003     102015     201015     100001          3      50000 
    272200     301833     102016     201302     100090         67      50101 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    264313     301435     102015     201015      50002          0          9 
    263066     300008     102015     201015      50002          0          3 
    263064     300009     102015     201015      50001          0          3 
    263070     300009     102015     201015      50001          0          3 
    263070     300010     102015     201015      50001          0          3 
    263072     300010     102015     201015      50001          0          3 
    263070     300008     102015     201015      50001          0          3 
    263070     300008     102015     201015      50001          0          3 
    263074     300008     102015     201015      50001          0          3 
    263074     300008     102015     201015      50001          0          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    263265     300227     102015     201015       1009          0     101036 
    263062     300003     102015     201015       1003          0     101025 
    263066     300003     102015     201015       1006          0     101030 
    263063     300003     102015     201015       1000          0     101015 
    263062     300003     102015     201015       1000          0     101015 
    263059     300003     102015     201015       1000          0     101015 
    263062     300003     102015     201015       1000          0     101015 
    263063     300003     102015     201015       1000          0     101015 
    263066     300003     102015     201015       1000          0     101015 
    273548     302145     102016     201306       1127          1     101538 


Throughput with memory operand: vsqrtps r128,[m128] (worst case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    263264     300231     102015     201015     100005          9      50002 
    263062     300003     102015     201015     100001          3      50001 
    263068     300004     102015     201015     100001          3      50002 
    263066     300003     102015     201015     100001          3      50001 
    263065     300003     102015     201015     100001          3      50001 
    289930     302417     102015     201382     100079         66      50069 
    254835     300004     102015     201015     100001          3      50000 
    254831     300004     102015     201015     100001          3      50000 
    254829     300003     102015     201015     100001          3      50000 
    254827     300003     102015     201015     100001          3      50000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    272019     300217     102015     201015      50001          0          9 
    271810     300003     102015     201015      50002          0          3 
    271819     300003     102015     201015      50002          0          3 
    271838     300003     102015     201015      50000          0          3 
    271852     300003     102015     201015      50000          0          3 
    271856     300003     102015     201015      50000          0          3 
    271837     300003     102015     201015      50000          0          3 
    271826     300003     102015     201015      50000          0          3 
    271811     300003     102015     201015      50000          0          3 
    271825     300003     102015     201015      50000          0          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    263433     300423     102015     201015       1011          0     101038 
    263062     300005     102015     201015       1003          0     101025 
    263064     300006     102015     201015       1006          0     101030 
    263060     300001     102015     201015       1000          0     101015 
    263062     300003     102015     201015       1000          0     101015 
    263064     300003     102015     201015       1000          0     101015 
    263062     300003     102015     201015       1000          0     101015 
    263064     300003     102015     201015       1000          0     101015 
    263068     300003     102015     201015       1000          0     101015 
    297263     302674     102016     201304       1131          1     101529 


Throughput: vsqrtps r256,r256 (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    527250     601272     102015     101015     100005          6          1 
    526126     599998     102015     101015     100001          3          1 
    526124     599998     102015     101015     100001          3          1 
    526120     599998     102015     101015     100001          3          1 
    549809     602835     102015     101382     100077         68          2 
    516127     607662     102015     101595     100152         82          2 
    511133     601738     102015     101103     100023         18          0 
    509699     599999     102015     101015     100001          3          0 
    544533     601377     102016     101237     100070         70          3 
    509692     600012     102015     101015     100001          5          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    494715     600568     102015     101015          0          0          5 
    494275     600000     102015     101015          0          0          3 
    494211     599999     102015     101015          0          0          3 
    494214     599997     102015     101015          0          0          3 
    494277     599999     102015     101015          0          0          3 
    494240     600000     102015     101015          0          0          3 
    494199     600000     102015     101015          0          0          3 
    494258     599998     102015     101015          0          0          3 
    494268     599998     102015     101015          0          0          3 
    529165     602353     102016     101332          4          3         68 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    494684     600558     102015     101015       1004          0     101027 
    494281     599999     102015     101015       1002          0     101022 
    494243     599999     102015     101015       1002          0     101022 
    524638     602553     102016     101342       1155          2     101656 
    525125     602910     102015     101383       1142          3     101533 
    479648     599998     102015     101015       1000          0     101015 
    479748     599998     102015     101015       1000          0     101015 
    479650     599998     102015     101015       1000          0     101015 
    479736     599998     102015     101015       1000          0     101015 
    479666     599998     102015     101015       1000          0     101015 


Throughput: vsqrtps r256,r256 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    509997     600368     102015     101029     101015     100004          0 
    509696     599998     102015     101022     101015     100001          0 
    509709     599999     102015     101022     101015     100001          0 
    509701     599998     102015     101030     101015     100001          0 
    531861     602858     102015     101561     101382     100073          0 
    494258     599999     102015     101015     101015     100001          0 
    494193     599999     102015     101015     101015     100001          0 
    494228     599999     102015     101015     101015     100001          0 
    494274     599999     102015     101015     101015     100001          0 
    523331     602917     102015     101582     101382     100077          0 


Latency: vsqrtps r256,r256 (best case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1056084    1204345     103015     102021     102015     100005          0 
   1055749    1203991     103015     102027     102019     100001          0 
   1068391    1206861     103015     102555     102382     100066          0 
   1022781    1203993     103015     102027     102019     100001          0 
   1022775    1203992     103015     102021     102019     100001          0 
   1025990    1206370     103015     102558     102382     100061          0 
    991726    1203992     103015     102021     102019     100001          0 
   1019488    1206250     103016     102668     102327     100077          0 
    991742    1204034     103015     102014     102015     100001          0 
    991803    1203993     103015     102021     102019     100001          0 


Latency: vsqrtps r256,r256 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1037780    1207365     103015     102551     102382     100070          0 
    991712    1203992     103015     102027     102019     100001          0 
    991813    1203991     103015     102027     102019     100001          0 
    998787    1206832     103015     102557     102382     100066          0 
    962588    1203992     103015     102021     102019     100001          0 
    962595    1203992     103015     102021     102019     100001          0 
    962602    1203992     103015     102021     102019     100001          0 
    962604    1203993     103015     102021     102019     100001          0 
    985386    1206858     103015     102555     102382     100066          0 
    935103    1203992     103015     102021     102019     100001          0 


Throughput with memory operand: vsqrtps r256,[m256] (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    526487     600399     102015     201015     100009          6      50002 
    526148     600008     102015     201015     100002          3      50001 
    526144     600008     102015     201015     100002          3      50001 
    526142     600008     102015     201015     100002          3      50002 
    556562     602410     102015     201382     100071         66      50070 
    509707     600008     102015     201015     100002          3      50001 
    509704     600011     102015     201015     100002          3      50001 
    509696     600009     102015     201015     100002          3      50001 
    509676     600007     102015     201015     100002          3      50001 
    509669     600009     102015     201015     100002          3      50001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    510049     600403     102015     201015      50001          0          5 
    535435     602428     102015     201382      50069          8         90 
    494274     600002     102015     201015      50000          0          3 
    494215     600002     102015     201015      50000          0          3 
    494204     600002     102015     201015      50000          0          3 
    494272     600002     102015     201015      50000          0          3 
    494248     600005     102015     201015      50000          0          3 
    494193     600003     102015     201015      50000          0          3 
    494248     600001     102015     201015      50000          0          3 
    494272     600003     102015     201015      50000          0          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    541557     603542     102016     201342       1166          1     101578 
    541107     606298     102016     201777       1323          6     102179 
    494207     600002     102015     201015       1004          0     101030 
    494270     600001     102015     201015       1000          0     101015 
    494239     600002     102015     201015       1000          0     101015 
    494192     600001     102015     201015       1000          0     101015 
    494250     600002     102015     201015       1000          0     101015 
    494266     600001     102015     201015       1000          0     101015 
    494199     600002     102015     201015       1000          0     101015 
    494222     600001     102015     201015       1000          0     101015 


Throughput with memory operand: vsqrtps r256,[m256] (worst case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    495338     601305     102015     201015     100007          6      50002 
    494272     600002     102015     201015     100001          3      50001 
    494204     600001     102015     201015     100001          3      50001 
    494233     600001     102015     201015     100001          3      50002 
    535211     605297     102016     201686     100167        141      50168 
    479747     600005     102015     201015     100001          3      50000 
    479660     600003     102015     201015     100001          3      50000 
    479728     600002     102015     201015     100001          3      50000 
    479682     600003     102015     201015     100001          3      50000 
    479703     600002     102015     201015     100001          3      50000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    526473     600388     102015     201015      50001          0          5 
    548360     602916     102015     201382      50067          8         92 
    509706     600002     102015     201015      50002          0          3 
    509694     600003     102015     201015      50002          0          3 
    509681     600002     102015     201015      50001          0          3 
    509670     600002     102015     201015      50001          0          3 
    509662     600002     102015     201015      50001          0          3 
    509665     600002     102015     201015      50001          0          3 
    509680     600002     102015     201015      50001          0          3 
    509686     600002     102015     201015      50001          0          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    526469     600389     102015     201015       1004          0     101027 
    526128     600001     102015     201015       1000          0     101015 
    526120     600001     102015     201015       1002          0     101020 
    526119     600004     102015     201015       1004          0     101030 
    526116     600002     102015     201015       1000          0     101015 
    526117     600002     102015     201015       1004          0     101030 
    526122     600002     102015     201015       1000          0     101015 
    543248     602404     102015     201382       1131          2     101535 
    509666     600003     102015     201015       1000          0     101015 
    509678     600003     102015     201015       1000          0     101015 


Throughput: vsqrtpd r128,r128 (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    382629     450441     102015     101015     100003          9          0 
    382300     450000     102015     101015     100001          3          0 
    382217     449999     102015     101015     100001          3          0 
    382314     450000     102015     101015     100001          3          0 
    382230     450001     102015     101015     100001          3          0 
    411815     452864     102015     101382     100080         69          1 
    387537     452604     102017     101507     100142        134          6 
    370722     450007     102015     101015     100001          5          0 
    370675     450000     102015     101015     100001          3          0 
    370637     450000     102015     101015     100001          3          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    394981     450453     102015     101015          1          0          9 
    394624     450000     102015     101015          1          0          3 
    394551     450000     102015     101015          1          0          3 
    394644     450002     102015     101015          1          0          3 
    420023     452899     102015     101382          6          8         93 
    382241     450002     102015     101015          1          0          3 
    382247     450003     102015     101015          1          0          3 
    382295     450003     102015     101015          1          0          3 
    382211     450002     102015     101015          1          0          3 
    416849     452214     102016     101341          3          4         75 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    394941     450433     102015     101015       1007          0     101029 
    394612     449999     102015     101015       1004          0     101028 
    394606     449999     102015     101015       1000          0     101015 
    394569     450000     102015     101015       1000          0     101015 
    394638     450000     102015     101015       1000          0     101015 
    394547     450000     102015     101015       1000          0     101015 
    422089     452843     102015     101382       1118          2     101551 
    382278     450000     102015     101015       1000          0     101015 
    382267     450000     102015     101015       1000          0     101015 
    382231     450001     102015     101015       1000          0     101015 


Throughput: vsqrtpd r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    526348     600266     102015     101034     101015     100003          0 
    526124     600002     102015     101020     101015     100001          0 
    554770     602873     102015     101591     101385     100078          0 
    509660     600001     102015     101030     101015     100001          0 
    509670     600003     102015     101015     101015     100001          0 
    509683     600004     102015     101015     101015     100001          0 
    509697     600005     102015     101015     101015     100001          0 
    509707     600006     102015     101015     101015     100001          0 
    527890     602894     102015     101579     101382     100079          0 
    494268     600006     102015     101015     101015     100001          0 


Latency: vsqrtpd r128,r128 (best case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1403303    1566762     103015     102568     102382     100067          0 
   1328354    1563733     103015     102027     102019     100002          0 
   1356793    1569050     103016     103467     102560     100116          0 
   1321399    1566783     103015     102620     102395     100067          0 
   1288078    1563731     103015     102021     102019     100001          0 
   1283242    1566660     103015     102567     102382     100062          0 
   1250229    1563730     103015     102021     102019     100001          0 
   1250145    1563731     103015     102021     102019     100001          0 
   1250242    1563730     103015     102021     102019     100001          0 
   1258917    1566672     103015     102556     102382     100062          0 


Latency: vsqrtpd r128,r128 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1392461    1602005     103015     102549     102380     100064          0 
   1388598    1599867     103016     102301     102216     100061          0 
   1350138    1601817     103015     102581     102386     100066          0 
   1348175    1601948     103015     102606     102394     100076          0 
   1278353    1598991     103015     102021     102019     100001          0 
   1278410    1598990     103015     102021     102019     100001          0 
   1278407    1598990     103015     102021     102019     100001          0 
   1278349    1598990     103015     102021     102019     100001          0 
   1280487    1601844     103015     102568     102382     100066          0 
   1258425    1601963     103016     102983     102415     100097          0 


Throughput with memory operand: vsqrtpd r128,[m128] (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    395000     450407     102015     201015     100005          9      50002 
    394547     450004     102015     201015     100001          3      50002 
    394638     450001     102015     201015     100001          3      50002 
    394570     450000     102015     201015     100001          3      50001 
    394602     450000     102015     201015     100001          3      50001 
    423845     452837     102015     201382     100078         69      50068 
    382220     450002     102015     201015     100001          3      50000 
    382307     450002     102015     201015     100001          3      50000 
    382211     450002     102015     201015     100001          3      50000 
    382293     450002     102015     201015     100001          3      50000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    395147     450585     102015     201015      50002          0          9 
    394572     450008     102015     201015      50002          0          3 
    394607     450008     102015     201015      50001          0          3 
    394618     450009     102015     201015      50001          0          3 
    420907     452837     102015     201382      50069          8         91 
    382297     450010     102015     201015      50001          0          3 
    382214     450010     102015     201015      50001          0          3 
    382312     450010     102015     201015      50001          0          3 
    382224     450010     102015     201015      50001          0          3 
    382281     450010     102015     201015      50001          0          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    422176     450398     102015     201015       1007          0     101029 
    421823     450009     102015     201015       1007          0     101030 
    421836     450006     102015     201015       1007          0     101030 
    465830     452158     102016     201344       1153          2     101573 
    447432     452382     102015     201382       1130          2     101538 
    407706     450003     102015     201015       1000          0     101015 
    407774     450003     102015     201015       1000          0     101015 
    407771     450003     102015     201015       1000          0     101015 
    407706     450003     102015     201015       1000          0     101015 
    407739     450003     102015     201015       1000          0     101015 


Throughput with memory operand: vsqrtpd r128,[m128] (worst case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    526162     600314     102015     201015     100007          9      50001 
    526134     600001     102015     201015     100001          3      50001 
    526140     600003     102015     201015     100001          3      50001 
    526142     600005     102015     201015     100001          3      50002 
    537432     602309     102016     201310     100074         78      50105 
    544583     602862     102015     201382     100076         69      50069 
    509705     600006     102015     201015     100001          3      50000 
    509699     600006     102015     201015     100001          3      50000 
    518113     610030     102015     201683     100227         98      50459 
    510816     601397     102015     201109     100030         19      50067 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    526152     600037     102015     201015      50001          0          9 
    526128     600004     102015     201015      50002          0          3 
    526130     600003     102015     201015      50001          0          3 
    526134     600004     102015     201015      50002          0          3 
    526140     600004     102015     201015      50001          0          3 
    526138     600004     102015     201015      50001          0          3 
    526144     600003     102015     201015      50001          0          3 
    526140     600003     102015     201015      50001          0          3 
    568821     605200     102016     201680      50177         11        158 
    509693     600004     102015     201015      50000          0          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    526976     600962     102015     201015       1009          0     101034 
    526130     600002     102015     201015       1000          0     101015 
    526128     600004     102015     201015       1002          0     101021 
    526124     600004     102015     201015       1000          0     101015 
    532934     607827     102015     201248       1110          0     101550 
    527702     601918     102015     201174       1075         -1     101336 
    526124     600005     102015     201015       1000          0     101015 
    536421     602299     102016     201304       1123          1     101520 
    546424     602436     102015     201382       1132          2     101542 
    509675     600006     102015     201015       1000          0     101015 


Throughput: vsqrtpd r256,r256 (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    832531     902866     102015     101382     100068         69          2 
    789182     899999     102015     101015     100001          3          0 
    789190     899998     102015     101015     100001          3          0 
    816631     902835     102015     101380     100066         65          1 
    764512     899998     102015     101015     100001          3          0 
    764488     899998     102015     101015     100001          3          0 
    764487     899998     102015     101015     100001          3          0 
    764519     899998     102015     101015     100001          3          0 
    764539     899998     102015     101015     100001          3          0 
    795786     902326     102016     101324     100093         85          3 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    815949     900551     102015     101015          0          0          5 
    815531     899997     102015     101015          0          0          3 
    815485     899997     102015     101015          0          0          3 
    844802     902791     102015     101382          5          8         91 
    789176     899996     102015     101015          1          0          3 
    789170     899996     102015     101015          1          0          3 
    789164     899996     102015     101015          1          0          3 
    803219     902879     102015     101382          6          8         91 
    764516     899999     102015     101015          1          0          3 
    795032     901048     102016     101237          4          3         48 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    789664     900535     102015     101015       1004          0     101025 
    789200     899998     102015     101015       1004          0     101026 
    789204     899998     102015     101015       1000          0     101015 
    789194     899996     102015     101015       1000          0     101015 
    823018     904935     102016     101677       1247          4     102175 
    764546     900005     102015     101015       1000          0     101015 
    799320     902029     102016     101303       1123          1     101605 
    764566     900037     102015     101015       1000          0     101015 
    764552     899999     102015     101015       1000          0     101015 
    764522     899997     102015     101015       1000          0     101015 


Throughput: vsqrtpd r256,r256 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1024272    1205805     102015     102499     101476     100107          0 
   1035336    1218807     102015     111297     104215     100713          0 
   1112423    1247342     102018     126031     109158     101772          0 
   1022932    1204183     102015     102772     101544     100126          0 
   1020173    1200901     102015     101540     101175     100035          0 
   1028199    1201531     102017     101729     101478     100114          0 
   1020047    1200827     102015     101328     101111     100025          0 
   1037398    1204504     102015     102430     101644     100134          0 
   1131074    1202317     102016     101983     101430     100101          0 
   1023128    1203748     102015     101890     101484     100096          0 


Latency: vsqrtpd r256,r256 (best case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1328730    1564125     103015     102028     102015     100005          0 
   1328335    1563733     103015     102027     102019     100002          0 
   1349577    1565263     103016     102509     102281     100072          0 
   1328377    1563748     103015     102013     102015     100001          0 
   1328309    1563731     103015     102021     102019     100001          0 
   1327326    1566618     103015     102592     102388     100065          0 
   1288071    1563731     103015     102021     102019     100001          0 
   1289453    1566574     103015     102558     102382     100066          0 
   1250242    1563732     103015     102021     102019     100001          0 
   1258067    1566603     103015     102570     102382     100067          0 


Latency: vsqrtpd r256,r256 (worst case)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   1432450    1602148     103015     102560     102382     100071          0 
   1358266    1598992     103015     102027     102019     100001          0 
   1368914    1601901     103016     102577     102308     100058          0 
   1351730    1601815     103015     102568     102382     100066          0 
   1317142    1598992     103015     102021     102019     100001          0 
   1317116    1598992     103015     102021     102019     100001          0 
   1335654    1600918     103016     102606     102309     100075          0 
   1313261    1601867     103015     102576     102382     100064          0 
   1304355    1601847     103015     102570     102382     100066          0 
   1241864    1598992     103015     102021     102019     100001          0 


Throughput with memory operand: vsqrtpd r256,[m256] (best case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    789519     900384     102015     201015     100007          6      50002 
    816117     902369     102016     201337     100093         86      50121 
    799978     902849     102015     201382     100073         69      50069 
    764493     900000     102015     201015     100001          3      50001 
    764522     900000     102015     201015     100001          3      50001 
    764552     900002     102015     201015     100001          3      50001 
    764542     900000     102015     201015     100001          3      50001 
    764515     900000     102015     201015     100001          3      50001 
    764491     900001     102015     201015     100001          3      50001 
    775321     902981     102015     201391     100081         70      50068 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    764884     900394     102015     201015      50002          0          5 
    764521     900000     102015     201015      50001          0          3 
    764499     900001     102015     201015      50001          0          3 
    764517     900000     102015     201015      50002          0          3 
    764544     900000     102015     201015      50000          0          3 
    764563     900001     102015     201015      50000          0          3 
    764543     900005     102015     201015      50000          0          3 
    794545     902908     102015     201383      50071          8         91 
    741325     900000     102015     201015      50001          0          3 
    765353     902103     102016     201311      50100          4         75 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    789680     900548     102015     201015       1005          0     101027 
    789202     900009     102015     201015       1003          0     101020 
    789189     900009     102015     201015       1005          0     101028 
    789186     900010     102015     201015       1005          0     101026 
    789190     900010     102015     201015       1001          0     101015 
    789194     900010     102015     201015       1001          0     101015 
    789202     900010     102015     201015       1001          0     101015 
    816669     904863     102016     201673       1251          3     102044 
    764515     900007     102015     201015       1001          0     101015 
    792824     902054     102016     201303       1118          1     101525 


Throughput with memory operand: vsqrtpd r256,[m256] (worst case)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
   1125286    1200489     102015     201015     100008          6      50002 
   1122096    1202839     102015     201385     100071         70      50066 
   1087280    1200004     102015     201015     100001          3      50002 
   1087363    1200004     102015     201015     100001          3      50002 
   1087300    1200004     102015     201015     100001          3      50001 
   1120433    1202884     102015     201382     100075         69      50068 
   1052264    1200004     102015     201015     100001          3      50000 
   1077463    1202289     102016     201307     100089         77      50108 
   1070671    1202870     102015     201382     100069         69      50067 
   1019371    1200004     102015     201015     100001          3      50001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
   1483054    1200286     102015     201015      50002          0          4 
   1482713    1200002     102015     201015      50001          0          3 
   1482722    1200002     102015     201015      50002          0          3 
   1482731    1200002     102015     201015      50002          0          3 
   1514343    1202189     102016     201309      50102          3         69 
   1482717    1200004     102015     201015      50001          0          3 
   1482711    1200002     102015     201015      50001          0          3 
   1323274    1202742     102015     201382      50072          8         91 
   1254619    1200004     102015     201015      50001          0          3 
   1254519    1200003     102015     201015      50001          0          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
   1019743    1200393     102015     201015       1004          0     101025 
   1019371    1200002     102015     201015       1004          0     101026 
   1019334    1200002     102015     201015       1000          0     101014 
   1019374    1200002     102015     201015       1000          0     101014 
   1036769    1202899     102015     201382       1119          2     101538 
    997081    1200826     102016     201216       1086          2     101302 
   1007593    1201951     102016     201303       1123          1     101520 
    988518    1200002     102015     201015       1000          0     101014 
    988453    1200002     102015     201015       1000          0     101014 
   1018469    1202973     102015     201388       1134          2     101559 



reciprocal, etc.


Throughput: rcpss r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87883     100229     102021     101021     100004          9          0 
     87680      99993     102021     101021     100001          3          0 
    120058     102371     102021     101388     100089         66          1 
     84933      99996     102021     101021     100001          3          0 
     84931      99994     102021     101021     100001          3          0 
     84933      99994     102021     101021     100001          3          0 
     84931      99994     102021     101021     100001          3          0 
     84934      99995     102021     101021     100001          3          0 
     84932      99994     102021     101021     100001          3          0 
     84932      99994     102021     101021     100001          3          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87891     100234     102021     101021          0          0          8 
     87682      99995     102021     101021          0          0          2 
     87682      99995     102021     101021          0          0          2 
     87686      99994     102021     101021          0          0          2 
     87684      99994     102021     101021          0          0          2 
     87684      99995     102021     101021          0          0          2 
     87680      99995     102021     101021          0          0          2 
     87680      99992     102021     101021          0          0          2 
     87684      99996     102021     101021          0          0          2 
     87682      99994     102021     101021          0          0          2 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87855     100192     102021     101021       1017          0     101069 
     87682      99995     102021     101021       1011          0     101050 
     87678      99993     102021     101021       1002          0     101033 
     87682      99995     102021     101021       1012          0     101056 
     87680      99991     102021     101021       1001          0     101032 
     87680      99994     102021     101021       1002          0     101033 
     87677      99992     102021     101021       1002          0     101033 
     87680      99993     102021     101021       1002          0     101033 
     87674      99991     102021     101021       1001          0     101032 
     87678      99994     102021     101021       1002          0     101033 


Latency: rcpss r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    355411     405315     103021     102038     102021     100003          0 
    383407     406808     103021     102560     102389     100070          0 
    389113     408304     103022     103142     102685     100141          0 
    354257     403999     103021     102028     102025     100002          0 
    354259     403990     103021     102028     102025     100001          0 
    354267     403990     103021     102028     102025     100001          0 
    354263     403990     103021     102028     102025     100001          0 
    354263     403992     103021     102028     102025     100001          0 
    354253     403990     103021     102028     102025     100001          0 
    354249     403990     103021     102028     102025     100001          0 


Throughput with memory operand: rcpss r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     88814     101286     102021     201021     100004          7      50003 
     87686     100002     102021     201021     100002          3      50002 
     87691     100002     102021     201021     100002          3      50003 
     87690     100001     102021     201021     100002          3      50003 
     87686     100001     102021     201021     100002          3      50003 
     87688     100001     102021     201021     100002          3      50003 
     87688     100001     102021     201021     100002          3      50003 
     87688     100001     102021     201021     100002          3      50003 
     87688     100001     102021     201021     100002          3      50003 
     87688     100001     102021     201021     100002          3      50003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     88047     100414     102021     201021      50002          0          8 
     87684      99998     102021     201021      50002          0          2 
     87682      99997     102021     201021      50004          0          2 
     87682      99996     102021     201021      50004          0          2 
     87682      99996     102021     201021      50004          0          2 
     87684      99996     102021     201021      50004          0          2 
     87684      99997     102021     201021      50004          0          2 
     87684      99997     102021     201021      50003          0          2 
     87682      99996     102021     201021      50004          0          2 
     87684      99996     102021     201021      50004          0          2 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     88019     100378     102021     201021       1011          0     101057 
     87682      99996     102021     201021       1011          0     101051 
     87688      99997     102021     201021       1010          0     101051 
     87686      99996     102021     201021       1001          0     101028 
     87687      99996     102021     201021       1001          0     101028 
     87684      99996     102021     201021       1001          0     101028 
     87686      99996     102021     201021       1001          0     101028 
     87688      99996     102021     201021       1001          0     101028 
     87686      99996     102021     201021       1001          0     101028 
     87686      99996     102021     201021       1001          0     101028 


Throughput: rcpps r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87906     100252     102021     101021     100006          9          1 
     87682      99994     102021     101021     100001          3          1 
     87678      99993     102021     101021     100001          3          1 
     87684      99993     102021     101021     100001          3          1 
     87684      99995     102021     101021     100001          3          1 
     87682      99995     102021     101021     100001          3          1 
     87682      99993     102021     101021     100001          3          1 
     87686      99994     102021     101021     100001          3          1 
     87680      99993     102021     101021     100001          3          1 
     87683      99995     102021     101021     100001          3          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87886     100228     102021     101021          0          0          8 
     87677      99994     102021     101021          0          0          2 
     87682      99993     102021     101021          0          0          2 
     87683      99993     102021     101021          0          0          2 
     87680      99993     102021     101021          0          0          2 
     87681      99994     102021     101021          0          0          2 
     87682      99993     102021     101021          0          0          2 
     87676      99992     102021     101021          0          0          2 
     87678      99993     102021     101021          0          0          2 
     87682      99994     102021     101021          0          0          2 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     88814     101282     102021     101021       1010          0     101046 
     87682      99993     102021     101021       1011          0     101051 
     87678      99994     102021     101021       1010          0     101050 
     87682      99995     102021     101021       1001          0     101027 
     87686      99997     102021     101021       1001          0     101027 
     87680      99995     102021     101021       1001          0     101027 
     87684      99996     102021     101021       1001          0     101029 
     87680      99995     102021     101021       1001          0     101027 
     87682      99997     102021     101021       1001          0     101027 
     87682      99996     102021     101021       1001          0     101029 


Latency: rcpps r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    354467     404229     103021     102021     102021     100004          0 
    385751     406862     103021     102550     102388     100069          0 
    353514     405670     103022     102503     102288     100069          0 
    387674     406345     103021     102547     102388     100065          0 
    354249     403992     103021     102023     102021     100001          0 
    354239     403991     103021     102023     102021     100001          0 
    354235     403992     103021     102023     102021     100001          0 
    354241     403991     103021     102023     102021     100001          0 
    354249     403992     103021     102023     102021     100001          0 
    354257     403991     103021     102023     102021     100001          0 


Throughput with memory operand: rcpps r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87864     100204     102021     201021     100010          7      50004 
     87686      99996     102021     201021     100001          3      50002 
     87684      99998     102021     201021     100001          3      50002 
     87684      99996     102021     201021     100001          3      50004 
     87688      99997     102021     201021     100001          3      50000 
     87684      99995     102021     201021     100001          3      50001 
     87682      99997     102021     201021     100001          3      50001 
     87684      99996     102021     201021     100001          3      50001 
     87686      99997     102021     201021     100001          3      50001 
     87686      99995     102021     201021     100001          3      50001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     88070     100434     102021     201021      50004          0          8 
     87688      99999     102021     201021      50004          0          2 
     87687      99996     102021     201021      50004          0          2 
    131673     101255     102022     201260      50037          3         55 
     88792     101278     102021     201105      50054          0         20 
     87690      99996     102021     201021      50001          0          2 
     87690      99998     102021     201021      50004          0          2 
     87686      99995     102021     201021      50001          0          2 
     87688      99998     102021     201021      50002          0          2 
     87688      99997     102021     201021      50004          0          2 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     85310     100426     102021     201021       1016          0     101062 
     84952     100002     102021     201021       1012          0     101054 
     84956     100006     102021     201021       1012          0     101052 
     84954     100004     102021     201021       1002          0     101031 
     84952     100003     102021     201021       1002          0     101031 
     84952     100004     102021     201021       1002          0     101031 
     84956     100004     102021     201021       1002          0     101027 
     84948     100002     102021     201021       1002          0     101027 
     84950     100002     102021     201021       1002          0     101027 
     84953     100004     102021     201021       1002          0     101031 


Throughput: vrcpss r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87870     100210     102021     101021     100004          9          1 
     87680      99993     102021     101021     100001          3          1 
     87680      99994     102021     101021     100001          3          1 
     88709     101167     102021     101113     100057         19          1 
     87680      99994     102021     101021     100001          3          0 
     87680      99992     102021     101021     100001          3          0 
     87682      99994     102021     101021     100001          3          0 
     87680      99992     102021     101021     100001          3          0 
     87680      99994     102021     101021     100001          3          0 
     87682      99992     102021     101021     100001          3          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87888     100225     102021     101021          0          0          8 
     87684      99992     102021     101021          0          0          2 
     87684      99994     102021     101021          0          0          2 
     87686      99994     102021     101021          0          0          2 
     87686      99992     102021     101021          0          0          2 
     87684      99993     102021     101021          0          0          2 
     87682      99993     102021     101021          0          0          2 
     87682      99993     102021     101021          0          0          2 
     87682      99992     102021     101021          0          0          2 
     87684      99993     102021     101021          0          0          2 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     80137     100220     102021     101021       1011          0     101051 
     79959      99994     102021     101021       1012          0     101056 
     79955      99994     102021     101021       1000          0     101028 
     79952      99995     102021     101021       1000          0     101028 
     79951      99995     102021     101021       1001          0     101032 
    107424     102500     102022     101342       1150          2     101643 
     79991     100032     102021     101021       1010          0     101054 
     79958      99995     102021     101021       1012          0     101049 
     79955      99995     102021     101021       1010          0     101051 
     79949      99993     102021     101021       1011          0     101054 


Latency: vrcpss r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    366380     404380     103021     102040     102021     100004          0 
    366045     403992     103021     102044     102025     100001          0 
    366083     403990     103021     102038     102025     100001          0 
    396955     406332     103021     102549     102388     100066          0 
    354237     403990     103021     102028     102025     100001          0 
    354245     403990     103021     102028     102025     100001          0 
    354249     403990     103021     102028     102025     100001          0 
    354255     403990     103021     102028     102025     100001          0 
    382900     405106     103022     102300     102222     100058          0 
    354261     404028     103021     102025     102021     100004          0 


Throughput with memory operand: vrcpss r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     85312     100431     102021     201021     100004          9      50004 
     84946      99997     102021     201021     100001          3      50003 
     84946      99998     102021     201021     100001          3      50004 
     84942      99997     102021     201021     100001          3      50003 
     84942      99996     102021     201021     100001          3      50003 
     84942      99996     102021     201021     100001          3      50003 
     84946      99996     102021     201021     100001          3      50003 
     84942      99997     102021     201021     100001          3      50003 
     84944      99996     102021     201021     100001          3      50003 
     84942      99996     102021     201021     100001          3      50003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     85305     100421     102021     201021      50004          0          8 
     84947      99996     102021     201021      50003          0          2 
     84944      99997     102021     201021      50004          0          2 
     84944      99998     102021     201021      50003          0          2 
     84942      99997     102021     201021      50004          0          2 
     84944      99995     102021     201021      50004          0          2 
     84945      99996     102021     201021      50004          0          2 
     84939      99995     102021     201021      50004          0          2 
     84947      99997     102021     201021      50004          0          2 
     84939      99995     102021     201021      50004          0          2 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     92884     106328     102021     201390       1167         -1     101962 
     88127     100478     102021     201117       1070          0     101389 
     88130     100480     102021     201117       1073          0     101394 
     87829     100137     102021     201053       1036          0     101162 
     87680      99966     102021     201021       1020          0     101056 
     87680      99966     102021     201021       1011          0     101036 
     87978     100307     102021     201085       1043          0     101254 
     87986     100313     102021     201085       1043          0     101257 
     88875     101330     102021     201277       1146          0     101929 
     88138     100486     102021     201117       1063          0     101369 


Throughput: vrcpps r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87865     100200     102021     101021     100006          9          1 
     87686      99995     102021     101021     100001          3          1 
     87686      99992     102021     101021     100001          3          1 
     87682      99992     102021     101021     100001          3          1 
     87684      99992     102021     101021     100001          3          1 
     87686      99995     102021     101021     100001          3          1 
     87684      99992     102021     101021     100001          3          1 
     87684      99992     102021     101021     100001          3          1 
     87684      99992     102021     101021     100001          3          1 
     87684      99994     102021     101021     100001          3          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     85142     100232     102021     101021          0          0          8 
     84936      99993     102021     101021          0          0          2 
     84940      99994     102021     101021          0          0          2 
     84936      99992     102021     101021          0          0          2 
     84938      99992     102021     101021          0          0          2 
     84940      99993     102021     101021          0          0          2 
     84940      99992     102021     101021          0          0          2 
     84938      99992     102021     101021          0          0          2 
     84940      99992     102021     101021          0          0          2 
     84941      99993     102021     101021          0          0          2 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     88132     100508     102021     101021       1012          0     101056 
     87682      99995     102021     101021       1011          0     101054 
     87680      99994     102021     101021       1011          0     101055 
     87682      99993     102021     101021       1001          0     101032 
     87681      99993     102021     101021       1001          0     101032 
     87680      99992     102021     101021       1001          0     101032 
     87680      99993     102021     101021       1001          0     101032 
     87678      99993     102021     101021       1001          0     101032 
     98893     102035     102022     101316       1129          2     101612 
     87688     100001     102021     101021       1001          0     101028 


Latency: vrcpps r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    354447     404219     103021     102034     102021     100004          0 
    385642     406336     103021     102570     102388     100060          0 
    343171     403990     103021     102046     102025     100001          0 
    343169     403990     103021     102039     102025     100001          0 
    343171     403990     103021     102028     102025     100001          0 
    343173     403990     103021     102028     102025     100001          0 
    378788     405835     103022     102584     102318     100076          0 
    343195     404027     103021     102024     102021     100004          0 
    343165     403990     103021     102028     102025     100001          0 
    343163     403990     103021     102028     102025     100001          0 


Throughput with memory operand: vrcpps r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     85117     100203     102021     201021     100010          7      50004 
     84941      99996     102021     201021     100001          3      50004 
     84941      99996     102021     201021     100001          3      50004 
     84943      99996     102021     201021     100001          3      50004 
     84941      99998     102021     201021     100001          3      50004 
     84941      99997     102021     201021     100001          3      50004 
     84939      99996     102021     201021     100001          3      50004 
     84941      99996     102021     201021     100001          3      50004 
     84941      99998     102021     201021     100001          3      50004 
     84939      99997     102021     201021     100001          3      50004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     94131     100404     102021     201021      50004          0          8 
     93746      99995     102021     201021      50003          0          2 
     93740      99997     102021     201021      50004          0          2 
     93734      99999     102021     201021      50004          0          2 
     93725      99997     102021     201021      50004          0          2 
     93722      99996     102021     201021      50004          0          2 
     93723      99997     102021     201021      50004          0          2 
     93728      99999     102021     201021      50004          0          2 
     93736      99997     102021     201021      50004          0          2 
     93741      99997     102021     201021      50004          0          2 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     88920     101400     102021     201021       1006          0     101038 
     87695      99999     102021     201021       1011          0     101048 
     87691      99995     102021     201021       1011          0     101055 
     87689      99997     102021     201021       1011          0     101055 
     87687      99997     102021     201021       1001          0     101032 
     87693      99998     102021     201021       1001          0     101032 
     87689      99997     102021     201021       1001          0     101032 
     87691      99996     102021     201021       1001          0     101032 
     87689      99997     102021     201021       1001          0     101032 
     87687      99999     102021     201021       1001          0     101032 


Throughput: vrcpps r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     88025     100389     102015     101015     100005          6          0 
     87680      99993     102015     101015     100001          3          0 
     87680      99993     102015     101015     100001          3          0 
     87681      99991     102015     101015     100001          3          0 
     87676      99991     102015     101015     100001          3          0 
     87678      99993     102015     101015     100001          3          0 
     87678      99994     102015     101015     100001          3          0 
     87678      99991     102015     101015     100001          3          0 
     87680      99995     102015     101015     100001          3          0 
     87674      99991     102015     101015     100001          3          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     88152     100528     102015     101015          0          0          5 
    120377     102456     102015     101391          5          8         98 
     84937      99995     102015     101015          1          0          3 
     84937      99993     102015     101015          1          0          3 
     84935      99993     102015     101015          1          0          3 
     84935      99993     102015     101015          1          0          3 
     84935      99993     102015     101015          1          0          3 
     84935      99993     102015     101015          1          0          3 
     84937      99993     102015     101015          1          0          3 
     84935      99994     102015     101015          1          0          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     88045     100411     102015     101015       1015          0     101062 
     87678      99992     102015     101015       1009          0     101039 
     87680      99995     102015     101015       1010          0     101050 
     87680      99993     102015     101015       1000          0     101019 
     87678      99993     102015     101015       1000          0     101019 
     87678      99992     102015     101015       1000          0     101019 
     87677      99993     102015     101015       1000          0     101019 
     87676      99992     102015     101015       1000          0     101019 
    118278     102372     102015     101382       1132          2     101557 
     84935      99993     102015     101015       1000          0     101019 


Latency: vrcpps r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    354596     404373     103015     102034     102015     100005          0 
    354253     403991     103015     102024     102019     100001          0 
    390758     405846     103016     102580     102310     100079          0 
    354257     403999     103015     102015     102015     100001          0 
    354259     403991     103015     102019     102019     100001          0 
    354263     403991     103015     102019     102019     100001          0 
    393022     408706     103016     103100     102672     100146          0 
    343183     404000     103015     102015     102015     100001          0 
    343177     403992     103015     102020     102019     100001          0 
    343177     403992     103015     102019     102019     100001          0 


Throughput with memory operand: vrcpps r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     94411     100723     102015     201015     100015          6      50004 
     93719      99996     102015     201015     100001          3      50003 
     93720      99997     102015     201015     100001          3      50004 
     93720      99997     102015     201015     100001          3      50004 
     93728      99998     102015     201015     100001          3      50003 
     93739      99999     102015     201015     100001          3      50003 
     93747      99999     102015     201015     100001          3      50003 
     93751      99997     102015     201015     100001          3      50003 
     93742      99997     102015     201015     100001          3      50003 
     93737      99997     102015     201015     100001          3      50003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     90183     103073     102015     201037      50002          1         28 
     89155     101741     102015     201155      50063          2         35 
     88786     101271     102015     201117      50056          0         24 
     89753     102394     102015     201218      50132          2         54 
     89022     101545     102015     201055      50002          0         16 
     89737     102379     102015     201053      50003          0         14 
     90342     103108     102015     201045      50009          0         13 
     90146     103076     102015     201205      50095          2         53 
     89712     102314     102015     201152      50089          1         28 
     87962     100300     102015     201015      50005          0          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87977     100328     102015     201015       1010          0     101049 
     87688      99997     102015     201015       1009          0     101039 
     87689      99999     102015     201015       1010          0     101046 
     87688      99999     102015     201015       1010          0     101050 
     87688      99998     102015     201015       1000          0     101023 
     87688      99998     102015     201015       1000          0     101023 
    120036     102384     102015     201382       1131          2     101533 
     84940      99999     102015     201015       1000          0     101019 
     84942      99999     102015     201015       1000          0     101019 
     84946      99999     102015     201015       1000          0     101019 


Throughput: rsqrtss r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87862     100201     102021     101021     100003          7          0 
     87680      99996     102021     101021     100001          3          0 
     87684      99994     102021     101021     100001          3          0 
     87682      99996     102021     101021     100001          3          0 
     87682      99994     102021     101021     100001          3          0 
     87684      99995     102021     101021     100001          3          0 
     87682      99992     102021     101021     100001          3          0 
     87686      99997     102021     101021     100001          3          0 
    114967     101729     102022     101283     100111         79          7 
     88445     100887     102021     101123     100057         12          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87852     100188     102021     101021          0          0          8 
     87684      99993     102021     101021          0          0          2 
     87685      99995     102021     101021          0          0          2 
     87685      99995     102021     101021          0          0          2 
     87683      99994     102021     101021          0          0          2 
     87685      99995     102021     101021          0          0          2 
     87687      99994     102021     101021          0          0          2 
     87683      99995     102021     101021          0          0          2 
     87685      99993     102021     101021          0          0          2 
     87687      99995     102021     101021          0          0          2 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87865     100203     102021     101021       1011          0     101055 
     87684      99992     102021     101021       1010          0     101054 
     87684      99993     102021     101021       1011          0     101053 
     87682      99993     102021     101021       1011          0     101052 
     87682      99993     102021     101021       1000          0     101028 
     87684      99993     102021     101021       1000          0     101028 
     87686      99993     102021     101021       1000          0     101028 
     87684      99993     102021     101021       1000          0     101028 
     87684      99993     102021     101021       1000          0     101028 
     87688      99993     102021     101021       1000          0     101028 


Latency: rsqrtss r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    366223     404185     103021     102032     102021     100003          0 
    366090     403990     103021     102044     102025     100001          0 
    366084     403993     103021     102038     102025     100001          0 
    366039     403991     103021     102028     102025     100001          0 
    366033     403990     103021     102028     102025     100001          0 
    366073     403991     103021     102028     102025     100001          0 
    366092     403990     103021     102028     102025     100001          0 
    394860     406323     103021     102552     102388     100064          0 
    354249     403991     103021     102028     102025     100001          0 
    354257     403991     103021     102028     102025     100001          0 


Throughput with memory operand: rsqrtss r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     88452     100874     102021     201021     100004          9      50003 
     87680      99997     102021     201021     100001          3      50004 
     87686      99996     102021     201021     100001          3      50004 
     87684      99997     102021     201021     100001          3      50004 
     87684      99997     102021     201021     100001          3      50003 
    125140     102278     102022     201323     100126         75      50089 
     87690     100000     102021     201021     100001          3      50003 
     87688      99997     102021     201021     100001          3      50002 
     87688      99996     102021     201021     100001          3      50002 
     87692      99997     102021     201021     100001          3      50002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     88449     100863     102021     201021      50003          0          8 
     87687      99997     102021     201021      50003          0          2 
    118906     102387     102021     201388      50060          8         89 
     84937      99996     102021     201021      50002          0          2 
     84941      99998     102021     201021      50002          0          2 
     84939      99997     102021     201021      50002          0          2 
     84937      99996     102021     201021      50004          0          2 
     84937      99996     102021     201021      50002          0          2 
     84941      99998     102021     201021      50002          0          2 
     84939      99997     102021     201021      50002          0          2 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     85126     100213     102021     201021       1016          0     101066 
     84943      99996     102021     201021       1011          0     101050 
     84939      99996     102021     201021       1010          0     101051 
     84939      99995     102021     201021       1000          0     101028 
     84941      99994     102021     201021       1000          0     101028 
     84943      99996     102021     201021       1000          0     101028 
     84941      99995     102021     201021       1000          0     101028 
     84938      99995     102021     201021       1000          0     101028 
     84940      99994     102021     201021       1000          0     101028 
     84940      99996     102021     201021       1000          0     101028 


Throughput: rsqrtps r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87867     100203     102021     101021     100004          7          1 
     87687      99995     102021     101021     100001          3          1 
     87686      99995     102021     101021     100001          3          1 
     87686      99993     102021     101021     100001          3          1 
     87684      99993     102021     101021     100001          3          1 
     87686      99994     102021     101021     100001          3          1 
     87684      99993     102021     101021     100001          3          1 
     87684      99992     102021     101021     100001          3          1 
     87686      99993     102021     101021     100001          3          1 
     87688      99994     102021     101021     100001          3          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     85269     100372     102021     101021          0          0          8 
     84949      99996     102021     101021          0          0          2 
     84947      99992     102021     101021          0          0          2 
     84947      99993     102021     101021          0          0          2 
     84945      99992     102021     101021          0          0          2 
     96197     101716     102022     101288          4          2         58 
     84952     100000     102021     101021          1          0          4 
     84942      99993     102021     101021          1          0          2 
     84944      99993     102021     101021          1          0          2 
     84944      99994     102021     101021          1          0          2 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     90987     100421     102021     101021       1020          0     101075 
     90601      99996     102021     101021       1010          0     101050 
     90606      99993     102021     101021       1001          0     101031 
     90606      99993     102021     101021       1001          0     101031 
     90608      99992     102021     101021       1001          0     101031 
     90613      99994     102021     101021       1001          0     101031 
     90612      99993     102021     101021       1001          0     101031 
     90614      99993     102021     101021       1001          0     101031 
     90612      99992     102021     101021       1001          0     101031 
     90609      99994     102021     101021       1001          0     101031 


Latency: rsqrtps r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    354615     404403     103021     102030     102021     100004          0 
    354244     403990     103021     102035     102021     100001          0 
    354238     403992     103021     102037     102021     100001          0 
    354234     403989     103021     102032     102021     100001          0 
    354239     403991     103021     102023     102021     100001          0 
    354246     403990     103021     102023     102021     100001          0 
    354254     403991     103021     102023     102021     100001          0 
    383527     406342     103021     102548     102388     100064          0 
    343172     403990     103021     102023     102021     100001          0 
    343173     403991     103021     102023     102021     100001          0 


Throughput with memory operand: rsqrtps r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     85116     100188     102021     201021     100012          7      50003 
     84959     100003     102021     201021     100002          3      50003 
     84958     100005     102021     201021     100002          3      50004 
     84956     100002     102021     201021     100002          3      50003 
     84954     100003     102021     201021     100002          3      50003 
     84958     100004     102021     201021     100002          3      50002 
     84956     100002     102021     201021     100002          3      50003 
     84954     100003     102021     201021     100002          3      50002 
     84960     100005     102021     201021     100002          3      50002 
    108918     102229     102022     201350     100132         89      50091 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87870     100205     102021     201021      50002          0          6 
     87692     100000     102021     201021      50003          0          2 
     87692     100003     102021     201021      50003          0          2 
     87690     100004     102021     201021      50003          0          2 
     87692     100002     102021     201021      50002          0          2 
     87694     100003     102021     201021      50003          0          2 
     87690     100002     102021     201021      50003          0          2 
     87692     100004     102021     201021      50003          0          2 
     87693     100002     102021     201021      50002          0          2 
     87692     100003     102021     201021      50003          0          2 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     88234     100629     102021     201021       1010          0     101043 
     87686     100003     102021     201021       1012          0     101050 
     88976     101472     102021     201135       1069          0     101359 
     87692     100003     102021     201021       1002          0     101027 
     87690     100002     102021     201021       1012          0     101048 
     87688     100001     102021     201021       1002          0     101025 
     87688     100005     102021     201021       1002          0     101027 
     87688     100003     102021     201021       1002          0     101027 
     87688     100002     102021     201021       1002          0     101027 
     87690     100002     102021     201021       1002          0     101027 


Throughput: vrsqrtss r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87856     100195     102021     101021     100004          9          1 
     87680      99993     102021     101021     100001          3          1 
     87682      99995     102021     101021     100001          3          1 
     87680      99992     102021     101021     100001          3          1 
     87676      99993     102021     101021     100001          3          1 
     87676      99992     102021     101021     100001          3          1 
     87680      99994     102021     101021     100001          3          1 
     87682      99994     102021     101021     100001          3          1 
     87680      99993     102021     101021     100001          3          1 
     87681      99992     102021     101021     100001          3          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87884     100226     102021     101021          1          0          8 
     87682      99994     102021     101021          1          0          2 
     87680      99993     102021     101021          1          0          2 
     87684      99994     102021     101021          1          0          2 
     87681      99996     102021     101021          1          0          2 
     87684      99994     102021     101021          1          0          2 
     87679      99994     102021     101021          1          0          2 
     87682      99994     102021     101021          1          0          2 
     87684      99996     102021     101021          1          0          2 
     87680      99994     102021     101021          1          0          2 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     88047     100621     102021     101021       1006          0     101043 
     87682      99995     102021     101021       1011          0     101054 
     87679      99994     102021     101021       1011          0     101051 
     87680      99995     102021     101021       1005          0     101042 
     87677      99995     102021     101021       1001          0     101032 
     87680      99996     102021     101021       1001          0     101032 
     87679      99993     102021     101021       1001          0     101032 
     87680      99996     102021     101021       1001          0     101032 
     87683      99995     102021     101021       1001          0     101032 
     87680      99996     102021     101021       1001          0     101032 


Latency: vrsqrtss r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    343369     404223     103021     102038     102021     100004          0 
    343169     403990     103021     102040     102025     100001          0 
    343171     403991     103021     102036     102025     100001          0 
    343174     403990     103021     102040     102025     100001          0 
    393597     408837     103022     103110     102682     100140          0 
    354247     403999     103021     102028     102025     100002          0 
    354243     403991     103021     102028     102025     100001          0 
    354253     403990     103021     102028     102025     100001          0 
    354259     403990     103021     102028     102025     100001          0 
    354263     403991     103021     102028     102025     100001          0 


Throughput with memory operand: vrsqrtss r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87890     100229     102021     201021     100004          9      50003 
     87686      99996     102021     201021     100001          3      50002 
     87686      99996     102021     201021     100001          3      50003 
     87686      99996     102021     201021     100001          3      50004 
     87683      99996     102021     201021     100001          3      50004 
     87684      99996     102021     201021     100001          3      50004 
     87688      99995     102021     201021     100001          3      50004 
     87686      99997     102021     201021     100001          3      50004 
     87686      99997     102021     201021     100001          3      50004 
     87684      99996     102021     201021     100001          3      50004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     88071     100430     102021     201021      50003          0          6 
     87690      99998     102021     201021      50004          0          2 
     87690      99997     102021     201021      50004          0          2 
     87688      99995     102021     201021      50004          0          2 
     87686      99996     102021     201021      50003          0          2 
     87688      99997     102021     201021      50004          0          2 
     87688      99996     102021     201021      50004          0          2 
     87690      99995     102021     201021      50004          0          2 
     87690      99997     102021     201021      50004          0          2 
     87687      99997     102021     201021      50004          0          2 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     88075     100441     102021     201021       1011          0     101050 
     87690     100000     102021     201021       1010          0     101048 
     87684      99997     102021     201021       1010          0     101050 
     87684      99996     102021     201021       1009          0     101049 
     87686      99996     102021     201021       1000          0     101028 
     87686      99996     102021     201021       1000          0     101028 
     87684      99996     102021     201021       1000          0     101028 
     87686      99998     102021     201021       1000          0     101028 
     87686      99997     102021     201021       1001          0     101029 
     87684      99997     102021     201021       1000          0     101028 


Throughput: vrsqrtps r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     85325     100444     102021     101021     100006          9          1 
     84941      99993     102021     101021     100001          3          1 
     84941      99993     102021     101021     100001          3          1 
     84941      99994     102021     101021     100001          3          1 
     84941      99992     102021     101021     100001          3          1 
     84939      99992     102021     101021     100001          3          1 
     84941      99993     102021     101021     100001          3          1 
     84941      99992     102021     101021     100001          3          1 
     84940      99993     102021     101021     100001          3          1 
     96133     101604     102022     101269     100104         71          5 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     88848     101326     102021     101021          0          0          8 
     87682      99994     102021     101021          0          0          2 
     87680      99992     102021     101021          0          0          2 
     87684      99993     102021     101021          0          0          2 
    125567     100783     102022     101222          3          2         45 
     87696     100002     102021     101021          0          0          4 
     87686      99993     102021     101021          0          0          2 
     87686      99993     102021     101021          0          0          2 
     87686      99993     102021     101021          0          0          2 
     87688      99994     102021     101021          0          0          2 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87920     100261     102021     101021       1016          0     101062 
     87684      99994     102021     101021       1011          0     101052 
     87684      99995     102021     101021       1011          0     101053 
     87682      99992     102021     101021       1001          0     101032 
     87684      99994     102021     101021       1001          0     101032 
     87684      99993     102021     101021       1001          0     101032 
     87684      99994     102021     101021       1001          0     101032 
     87682      99992     102021     101021       1001          0     101032 
     87686      99994     102021     101021       1001          0     101032 
     87686      99993     102021     101021       1001          0     101032 


Latency: vrsqrtps r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    354460     404220     103021     102040     102021     100003          0 
    354255     403990     103021     102044     102025     100001          0 
    354247     403990     103021     102038     102025     100001          0 
    354239     403990     103021     102028     102025     100001          0 
    354237     403991     103021     102028     102025     100001          0 
    354238     403990     103021     102028     102025     100001          0 
    354247     403990     103021     102028     102025     100001          0 
    354251     403991     103021     102028     102025     100001          0 
    354259     403990     103021     102028     102025     100001          0 
    395376     408573     103022     103098     102682     100146          0 


Throughput with memory operand: vrsqrtps r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     85143     100234     102021     201021     100015          9      50004 
     84943     100000     102021     201021     100001          3      50004 
     84939      99995     102021     201021     100001          3      50004 
     84939      99995     102021     201021     100001          3      50004 
     84939      99995     102021     201021     100001          3      50004 
     84941      99997     102021     201021     100001          3      50004 
     84939      99995     102021     201021     100001          3      50004 
     84941      99995     102021     201021     100001          3      50004 
     84943      99995     102021     201021     100001          3      50004 
     84942      99997     102021     201021     100001          3      50004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87891     100232     102021     201021      50003          0          8 
     87688      99996     102021     201021      50003          0          2 
     87690      99998     102021     201021      50002          0          2 
     87690      99997     102021     201021      50004          0          2 
     87684      99995     102021     201021      50004          0          2 
     87686      99996     102021     201021      50004          0          2 
     87684      99996     102021     201021      50004          0          2 
    121786     102360     102022     201337      50109          3         59 
     87684      99997     102021     201021      50004          0          2 
     87682      99995     102021     201021      50004          0          2 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     85139     100228     102021     201021       1016          0     101064 
     84945      99996     102021     201021       1011          0     101054 
     84947      99999     102021     201021       1011          0     101053 
     84947      99996     102021     201021       1011          0     101053 
     84943      99997     102021     201021       1001          0     101032 
     84945      99997     102021     201021       1001          0     101032 
     84945      99997     102021     201021       1001          0     101032 
     84947      99996     102021     201021       1001          0     101032 
     84943      99997     102021     201021       1001          0     101032 
     84943      99997     102021     201021       1001          0     101032 


Throughput: vrsqrtps r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     88019     100381     102015     101015     100005          6          1 
     87682      99992     102015     101015     100001          3          1 
     87682      99994     102015     101015     100001          3          1 
     87684      99994     102015     101015     100001          3          1 
     87684      99993     102015     101015     100001          3          1 
     87684      99992     102015     101015     100001          3          1 
     87680      99992     102015     101015     100001          3          1 
     87682      99992     102015     101015     100001          3          1 
     87682      99992     102015     101015     100001          3          1 
     87682      99992     102015     101015     100001          3          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     85277     100386     102015     101015          0          0          5 
     84938      99991     102015     101015          0          0          3 
     84936      99993     102015     101015          0          0          3 
     84938      99993     102015     101015          0          0          3 
     84939      99992     102015     101015          0          0          3 
     84935      99992     102015     101015          0          0          3 
     84939      99992     102015     101015          0          0          3 
     84935      99992     102015     101015          0          0          3 
     84937      99992     102015     101015          0          0          3 
     84937      99992     102015     101015          0          0          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     82668     100366     102015     101015       1010          0     101045 
     82361      99995     102015     101015       1010          0     101050 
     82361      99992     102015     101015       1000          0     101023 
     82363      99992     102015     101015       1000          0     101023 
     82366      99992     102015     101015       1000          0     101023 
     82368      99993     102015     101015       1000          0     101023 
     82366      99992     102015     101015       1000          0     101023 
     82373      99994     102015     101015       1000          0     101023 
     82371      99993     102015     101015       1000          0     101023 
     82373      99992     102015     101015       1000          0     101023 


Latency: vrsqrtps r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    354577     404368     103015     102024     102015     100005          0 
    354251     403991     103015     102023     102019     100001          0 
    354259     403990     103015     102027     102019     100001          0 
    354265     403991     103015     102027     102019     100001          0 
    354265     403992     103015     102019     102019     100001          0 
    354257     403990     103015     102019     102019     100001          0 
    354249     403991     103015     102019     102019     100001          0 
    354245     403991     103015     102019     102019     100001          0 
    354239     403992     103015     102019     102019     100001          0 
    354236     403991     103015     102019     102019     100001          0 


Throughput with memory operand: vrsqrtps r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     85261     100368     102015     201015     100015          6      50004 
     84947      99997     102015     201015     100001          3      50003 
     84945      99997     102015     201015     100001          3      50004 
     84947      99997     102015     201015     100001          3      50004 
     84947      99998     102015     201015     100001          3      50003 
     84950      99998     102015     201015     100001          3      50003 
     84948      99998     102015     201015     100001          3      50003 
     84946      99998     102015     201015     100001          3      50003 
     84946      99998     102015     201015     100001          3      50003 
     84946      99998     102015     201015     100001          3      50003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     88007     100359     102015     201015      50003          0          5 
     87689      99997     102015     201015      50003          0          3 
    128437     101236     102016     201217      50038          3         49 
     87685      99998     102015     201015      50004          0          3 
     87686      99996     102015     201015      50003          0          3 
     87685      99997     102015     201015      50003          0          3 
     87686      99997     102015     201015      50003          0          3 
     87683      99997     102015     201015      50003          0          3 
     87684      99997     102015     201015      50003          0          3 
     87689      99998     102015     201015      50003          0          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     88008     100361     102015     201015       1015          0     101060 
     87687      99998     102015     201015       1009          0     101043 
     87690      99999     102015     201015       1010          0     101044 
     87689      99997     102015     201015       1000          0     101023 
     87687     100000     102015     201015       1000          0     101023 
     87689      99998     102015     201015       1000          0     101023 
     87689      99999     102015     201015       1000          0     101023 
     87691     100001     102015     201015       1000          0     101023 
     87687     100000     102015     201015       1000          0     101023 
     87687      99997     102015     201015       1000          0     101023 


