<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: AMDGPUInstrInfo.cpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('AMDGPUInstrInfo_8cpp_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">AMDGPUInstrInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUInstrInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- AMDGPUInstrInfo.cpp - Base class for AMD GPU InstrInfo ------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \brief Implementation of the TargetInstrInfo class that is common to all</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/// AMD GPUs.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"></span><span class="comment">//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPURegisterInfo_8h.html">AMDGPURegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="AMDGPUInstrInfo_8cpp.html#a5d99008fb7e5cdc4774786d0743a2c4f">   23</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_CTOR_DTOR</span></div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="AMDGPUInstrInfo_8cpp.html#a16f11ade4c7901484baa40cab9d0d011">   24</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_NAMED_OPS</span></div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="AMDGPUInstrInfo_8cpp.html#a68cd09032654ae05bb2a11b7c60a1cdd">   25</a></span>&#160;<span class="preprocessor">#define GET_INSTRMAP_INFO</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenInstrInfo.inc&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// Pin the vtable to this file.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keywordtype">void</span> AMDGPUInstrInfo::anchor() {}</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#acfe7b23c2d93d3bc70d81f54af71237b">   34</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#acfe7b23c2d93d3bc70d81f54af71237b">AMDGPUInstrInfo::AMDGPUInstrInfo</a>(<a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;tm)</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  : <a class="code" href="classAMDGPUGenInstrInfo.html">AMDGPUGenInstrInfo</a>(-1,-1), RI(tm), <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a8be174821a853a8166c14fa44a8fba64">TM</a>(tm) { }</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a76592c8eef5f3496cfdc43368880371f">   37</a></span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html">AMDGPURegisterInfo</a> &amp;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a76592c8eef5f3496cfdc43368880371f">AMDGPUInstrInfo::getRegisterInfo</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  <span class="keywordflow">return</span> RI;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;}</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a360265f8b2178d1354b394db471e77bc">   41</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a360265f8b2178d1354b394db471e77bc">AMDGPUInstrInfo::isCoalescableExtInstr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>,</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;                                           <span class="keywordtype">unsigned</span> &amp;SrcReg, <span class="keywordtype">unsigned</span> &amp;DstReg,</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;                                           <span class="keywordtype">unsigned</span> &amp;SubIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">// TODO: Implement this function</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;}</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a4151279ace46422f320ea00168005ba3">   48</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a4151279ace46422f320ea00168005ba3">AMDGPUInstrInfo::isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>,</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                                             <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">// TODO: Implement this function</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;}</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a6a241bf63a31c38e6305e2ab3fb7347c">   54</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a6a241bf63a31c38e6305e2ab3fb7347c">AMDGPUInstrInfo::isLoadFromStackSlotPostFE</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>,</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                                                   <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">// TODO: Implement this function</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;}</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#aec5a03e7f3e7df0d3ac48039b8768223">   60</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#aec5a03e7f3e7df0d3ac48039b8768223">AMDGPUInstrInfo::hasLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;MMO,</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                                          <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">// TODO: Implement this function</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;}</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#ad07122fc4a7c80c85acfb78381944c48">   66</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#ad07122fc4a7c80c85acfb78381944c48">AMDGPUInstrInfo::isStoreFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>,</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                                              <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">// TODO: Implement this function</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;}</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#ae80e25b498543ac8e3ba829b2c3f39a3">   71</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#ae80e25b498543ac8e3ba829b2c3f39a3">AMDGPUInstrInfo::isStoreFromStackSlotPostFE</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                                                    <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// TODO: Implement this function</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;}</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a414227bd606c05e0afbdff99c7075408">   76</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a414227bd606c05e0afbdff99c7075408">AMDGPUInstrInfo::hasStoreFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>,</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;MMO,</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                                           <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">// TODO: Implement this function</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;}</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a2783e64098b00db21f65ad37d44bb5de">   84</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a2783e64098b00db21f65ad37d44bb5de">AMDGPUInstrInfo::convertToThreeAddress</a>(<a class="code" href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> &amp;MFI,</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                                      <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI,</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                                      <a class="code" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV)<span class="keyword"> const </span>{</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">// TODO: Implement this function</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;}</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="keywordtype">bool</span> AMDGPUInstrInfo::getNextBranchInstr(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;iter,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keywordflow">while</span> (iter != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()) {</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keywordflow">switch</span> (iter-&gt;getOpcode()) {</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="keywordflow">case</span> AMDGPU::BRANCH_COND_i32:</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">case</span> AMDGPU::BRANCH_COND_f32:</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="keywordflow">case</span> AMDGPU::BRANCH:</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    };</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    ++iter;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  }</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;}</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#afbd52ae2b4f5c82cac91683f21078039">  107</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#afbd52ae2b4f5c82cac91683f21078039">AMDGPUInstrInfo::storeRegToStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                                    <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                                    <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill,</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                                    <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  assert(!<span class="stringliteral">&quot;Not Implemented&quot;</span>);</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;}</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#abd90797762412081551c6b7eca92de0a">  117</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#abd90797762412081551c6b7eca92de0a">AMDGPUInstrInfo::loadRegFromStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                                     <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>,</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                                     <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  assert(!<span class="stringliteral">&quot;Not Implemented&quot;</span>);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;}</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#abaf523c57158238414a5f12d69e26327">  125</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#abaf523c57158238414a5f12d69e26327">AMDGPUInstrInfo::expandPostRAPseudo</a> (<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>();</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;   <span class="keywordtype">int</span> OffsetOpIdx =</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;       <a class="code" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">AMDGPU::getNamedOperandIdx</a>(MI-&gt;getOpcode(), AMDGPU::OpName::addr);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;   <span class="comment">// addr is a custom operand with multiple MI operands, and only the</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;   <span class="comment">// first MI operand is given a name.</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keywordtype">int</span> RegOpIdx = OffsetOpIdx + 1;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keywordtype">int</span> ChanOpIdx =</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">AMDGPU::getNamedOperandIdx</a>(MI-&gt;getOpcode(), AMDGPU::OpName::chan);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#ad79cd3ceb75195eaa8575901993057b2">isRegisterLoad</a>(*MI)) {</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordtype">int</span> DstOpIdx =</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">AMDGPU::getNamedOperandIdx</a>(MI-&gt;getOpcode(), AMDGPU::OpName::dst);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="keywordtype">unsigned</span> RegIndex = MI-&gt;getOperand(RegOpIdx).getImm();</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordtype">unsigned</span> Channel = MI-&gt;getOperand(ChanOpIdx).getImm();</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="keywordtype">unsigned</span> Address = <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#ad568e7cafe11152d84bc91da24e1fa20">calculateIndirectAddress</a>(RegIndex, Channel);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="keywordtype">unsigned</span> OffsetReg = MI-&gt;getOperand(OffsetOpIdx).getReg();</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keywordflow">if</span> (OffsetReg == AMDGPU::INDIRECT_BASE_ADDR) {</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;      <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a4dd3274adf847c8498e68477749de20d">buildMovInstr</a>(MBB, MI, MI-&gt;getOperand(DstOpIdx).getReg(),</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                    <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a92318009134773a0f9e5a348f4175680">getIndirectAddrRegClass</a>()-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a39c785261a4ae01068d801a8b62c6b52">getRegister</a>(Address));</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;      <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#ac206a9e05497ffaa6378d1a152953ab7">buildIndirectRead</a>(MBB, MI, MI-&gt;getOperand(DstOpIdx).getReg(),</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                        Address, OffsetReg);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    }</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a5b692e8b0d9c8ba1c6360eac7b7498f8">isRegisterStore</a>(*MI)) {</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keywordtype">int</span> ValOpIdx =</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">AMDGPU::getNamedOperandIdx</a>(MI-&gt;getOpcode(), <a class="code" href="Target_2SystemZ_2README_8txt.html#a5f380c569497eab93980e5994c60df31">AMDGPU::OpName::val</a>);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">AMDGPU::getNamedOperandIdx</a>(MI-&gt;getOpcode(), AMDGPU::OpName::dst);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="keywordtype">unsigned</span> RegIndex = MI-&gt;getOperand(RegOpIdx).getImm();</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keywordtype">unsigned</span> Channel = MI-&gt;getOperand(ChanOpIdx).getImm();</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="keywordtype">unsigned</span> Address = <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#ad568e7cafe11152d84bc91da24e1fa20">calculateIndirectAddress</a>(RegIndex, Channel);</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keywordtype">unsigned</span> OffsetReg = MI-&gt;getOperand(OffsetOpIdx).getReg();</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="keywordflow">if</span> (OffsetReg == AMDGPU::INDIRECT_BASE_ADDR) {</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;      <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a4dd3274adf847c8498e68477749de20d">buildMovInstr</a>(MBB, MI, <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a92318009134773a0f9e5a348f4175680">getIndirectAddrRegClass</a>()-&gt;getRegister(Address),</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                    MI-&gt;getOperand(ValOpIdx).getReg());</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;      <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a512b0ea372fdcec9afe4a47f376b63ce">buildIndirectWrite</a>(MBB, MI, MI-&gt;getOperand(ValOpIdx).getReg(),</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                         <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#ad568e7cafe11152d84bc91da24e1fa20">calculateIndirectAddress</a>(RegIndex, Channel),</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                         OffsetReg);</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    }</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  }</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a537a9265c55392ab47d44954f27db538">erase</a>(MI);</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;}</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a2ba66a29278456cd7070e9868871f3a7">  175</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a2ba66a29278456cd7070e9868871f3a7">AMDGPUInstrInfo::foldMemoryOperandImpl</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;Ops,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                                      <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">// TODO: Implement this function</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;}</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>*</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a04f8a2b85dec0be27382429510e1660c">  183</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a2ba66a29278456cd7070e9868871f3a7">AMDGPUInstrInfo::foldMemoryOperandImpl</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                                      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>,</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;Ops,</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                                      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LoadMI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="comment">// TODO: Implement this function</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;}</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a326b1aff8710530a3d6bfdf45060259f">  191</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a326b1aff8710530a3d6bfdf45060259f">AMDGPUInstrInfo::canFoldMemoryOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>,</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;Ops)<span class="keyword"> const </span>{</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="comment">// TODO: Implement this function</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;}</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a6d580624c5a1812b8dec7ed4ee253412">  197</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a6d580624c5a1812b8dec7ed4ee253412">AMDGPUInstrInfo::unfoldMemoryOperand</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>,</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                                 <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, <span class="keywordtype">bool</span> UnfoldLoad,</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                                 <span class="keywordtype">bool</span> UnfoldStore,</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                                 <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr*&gt;</a> &amp;NewMIs)<span class="keyword"> const </span>{</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="comment">// TODO: Implement this function</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;}</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#af344ed96c23dc20c147d6a45288d2661">  206</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a6d580624c5a1812b8dec7ed4ee253412">AMDGPUInstrInfo::unfoldMemoryOperand</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDNode*&gt;</a> &amp;NewNodes)<span class="keyword"> const </span>{</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="comment">// TODO: Implement this function</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;}</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="keywordtype">unsigned</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a25d69bd7d512ac98ce80cd9b906a7a62">  213</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a25d69bd7d512ac98ce80cd9b906a7a62">AMDGPUInstrInfo::getOpcodeAfterMemoryUnfold</a>(<span class="keywordtype">unsigned</span> Opc,</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                                           <span class="keywordtype">bool</span> UnfoldLoad, <span class="keywordtype">bool</span> UnfoldStore,</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                                           <span class="keywordtype">unsigned</span> *LoadRegIndex)<span class="keyword"> const </span>{</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="comment">// TODO: Implement this function</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;}</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#ace2884c270084d7e90eba5a2ab7d5d10">  220</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#ace2884c270084d7e90eba5a2ab7d5d10">AMDGPUInstrInfo::shouldScheduleLoadsNear</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load2,</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                                             int64_t Offset1, int64_t Offset2,</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                                             <span class="keywordtype">unsigned</span> NumLoads)<span class="keyword"> const </span>{</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  assert(Offset2 &gt; Offset1</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;         &amp;&amp; <span class="stringliteral">&quot;Second offset should be larger than first offset!&quot;</span>);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="comment">// If we have less than 16 loads in a row, and the offsets are within 16,</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="comment">// then schedule together.</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="comment">// TODO: Make the loads schedule near if it fits in a cacheline</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="keywordflow">return</span> (NumLoads &lt; 16 &amp;&amp; (Offset2 - Offset1) &lt; 16);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;}</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#ab93ea6290440943337fbd87d376e144c">  232</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#ab93ea6290440943337fbd87d376e144c">AMDGPUInstrInfo::ReverseBranchCondition</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond)<span class="keyword"></span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="keyword">  const </span>{</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="comment">// TODO: Implement this function</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;}</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#afab6535b5f27043efd2bfa5e04489bdb">  237</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#afab6535b5f27043efd2bfa5e04489bdb">AMDGPUInstrInfo::insertNoop</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                                <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="comment">// TODO: Implement this function</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;}</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#abea59318692f008a1a100e4b99c713e2">  242</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#abea59318692f008a1a100e4b99c713e2">AMDGPUInstrInfo::isPredicated</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="comment">// TODO: Implement this function</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;}</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a91edfa6ad83993482bcc7dbe76ef02d6">  247</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a91edfa6ad83993482bcc7dbe76ef02d6">AMDGPUInstrInfo::SubsumesPredicate</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Pred1,</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Pred2)<span class="keyword"></span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="keyword">  const </span>{</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="comment">// TODO: Implement this function</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;}</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a7ebe52f47d4fe269bbec2ef933f1ac56">  254</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a7ebe52f47d4fe269bbec2ef933f1ac56">AMDGPUInstrInfo::DefinesPredicate</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>,</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                                      std::vector&lt;MachineOperand&gt; &amp;Pred)<span class="keyword"> const </span>{</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="comment">// TODO: Implement this function</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;}</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#adb7950e2619b4e76c914054f22cd3ac8">  260</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#adb7950e2619b4e76c914054f22cd3ac8">AMDGPUInstrInfo::isPredicable</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="comment">// TODO: Implement this function</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="keywordflow">return</span> MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a6b5a647ad7de4a9bdb8249a1856e171d">isPredicable</a>();</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;}</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a4532d1b1ef1f3d8871891ba73fd39007">  266</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a4532d1b1ef1f3d8871891ba73fd39007">AMDGPUInstrInfo::isSafeToMoveRegClassDefs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="comment">// TODO: Implement this function</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;}</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a5b692e8b0d9c8ba1c6360eac7b7498f8">  271</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a5b692e8b0d9c8ba1c6360eac7b7498f8">AMDGPUInstrInfo::isRegisterStore</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">get</span>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()).TSFlags &amp; <a class="code" href="AMDGPUInstrInfo_8h.html#a17438b3efcbd57fc9a51b0457be9a9ae">AMDGPU_FLAG_REGISTER_STORE</a>;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;}</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#ad79cd3ceb75195eaa8575901993057b2">  275</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#ad79cd3ceb75195eaa8575901993057b2">AMDGPUInstrInfo::isRegisterLoad</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">get</span>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()).TSFlags &amp; <a class="code" href="AMDGPUInstrInfo_8h.html#a7f43da6e9d1904877c1eca85afb79510">AMDGPU_FLAG_REGISTER_LOAD</a>;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;}</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">  279</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">AMDGPUInstrInfo::getIndirectIndexBegin</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">getFrameInfo</a>();</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="keywordtype">int</span> Offset = -1;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="keywordflow">if</span> (MFI-&gt;<a class="code" href="classllvm_1_1MachineFrameInfo.html#afe55f128fef09e7b94d294bce6bbf248">getNumObjects</a>() == 0) {</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  }</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#afc3fbc2c69e7a73deb6dcaa7081cf558">livein_empty</a>()) {</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  }</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *IndirectRC = <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a92318009134773a0f9e5a348f4175680">getIndirectAddrRegClass</a>();</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">MachineRegisterInfo::livein_iterator</a> LI = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#adb8e83c4e03a80fa7d24357b522e25ff">livein_begin</a>(),</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                                            <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a98d7f1cf15bd78fd7c7c68e6543a9588">LE</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0e18d247091e29fe2c2c3f5bd59843fb">livein_end</a>();</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                                            LI != <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a98d7f1cf15bd78fd7c7c68e6543a9588">LE</a>; ++LI) {</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = LI-&gt;first;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(Reg) ||</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        !IndirectRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a18659a1da7db1674fa972c28846a3958">contains</a>(Reg))</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="keywordtype">unsigned</span> RegIndex;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="keywordtype">unsigned</span> RegEnd;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="keywordflow">for</span> (RegIndex = 0, RegEnd = IndirectRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#afca05003ab96838dace0b075e176f731">getNumRegs</a>(); RegIndex != RegEnd;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                                                          ++RegIndex) {</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;      <span class="keywordflow">if</span> (IndirectRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a39c785261a4ae01068d801a8b62c6b52">getRegister</a>(RegIndex) == <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>)</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    }</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    Offset = std::max(Offset, (<span class="keywordtype">int</span>)RegIndex);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  }</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keywordflow">return</span> Offset + 1;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;}</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a31cbc052d92742c2b149cd5c40baf11d">  314</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a31cbc052d92742c2b149cd5c40baf11d">AMDGPUInstrInfo::getIndirectIndexEnd</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="keywordtype">int</span> Offset = 0;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">getFrameInfo</a>();</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="comment">// Variable sized objects are not supported</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  assert(!MFI-&gt;<a class="code" href="classllvm_1_1MachineFrameInfo.html#a5cd76eb2aeed3ae46da1bb1b132f1831">hasVarSizedObjects</a>());</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <span class="keywordflow">if</span> (MFI-&gt;<a class="code" href="classllvm_1_1MachineFrameInfo.html#afe55f128fef09e7b94d294bce6bbf248">getNumObjects</a>() == 0) {</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  }</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  Offset = <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a8be174821a853a8166c14fa44a8fba64">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">getFrameLowering</a>()-&gt;<a class="code" href="classllvm_1_1TargetFrameLowering.html#ab459463adf75c4036fcfc00ae21bd10d">getFrameIndexOffset</a>(MF, -1);</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">getIndirectIndexBegin</a>(MF) + Offset;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;}</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a1b599d370879f07e61be9b5a66b83103">  331</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a1b599d370879f07e61be9b5a66b83103">AMDGPUInstrInfo::convertToISA</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp; <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL)<span class="keyword"> const </span>{</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html">AMDGPURegisterInfo</a> &amp; RI = <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a76592c8eef5f3496cfdc43368880371f">getRegisterInfo</a>();</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>++) {</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <span class="comment">// Convert dst regclass to one that is supported by the ISA</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">isDef</a>()) {</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())) {</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * oldRegClass = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>());</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * newRegClass = RI.<a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#af67840b5a4361706653760e380b3d83c">getISARegClass</a>(oldRegClass);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        assert(newRegClass);</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(), newRegClass);</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;      }</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    }</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  }</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;}</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a771052863e62bcef0be2aeac85173006">  352</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a771052863e62bcef0be2aeac85173006">AMDGPUInstrInfo::getMaskedMIMGOp</a>(uint16_t Opcode, <span class="keywordtype">unsigned</span> Channels)<span class="keyword"> const </span>{</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="keywordflow">switch</span> (Channels) {</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> Opcode;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="keywordflow">case</span> 1: <span class="keywordflow">return</span> AMDGPU::getMaskedMIMGOp(Opcode, AMDGPU::Channels_1);</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keywordflow">case</span> 2: <span class="keywordflow">return</span> AMDGPU::getMaskedMIMGOp(Opcode, AMDGPU::Channels_2);</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="keywordflow">case</span> 3: <span class="keywordflow">return</span> AMDGPU::getMaskedMIMGOp(Opcode, AMDGPU::Channels_3);</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  }</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;}</div><div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a537a9265c55392ab47d44954f27db538"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a537a9265c55392ab47d44954f27db538">llvm::MachineBasicBlock::erase</a></div><div class="ttdeci">instr_iterator erase(instr_iterator I)</div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a771052863e62bcef0be2aeac85173006"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a771052863e62bcef0be2aeac85173006">llvm::AMDGPUInstrInfo::getMaskedMIMGOp</a></div><div class="ttdeci">int getMaskedMIMGOp(uint16_t Opcode, unsigned Channels) const </div><div class="ttdoc">Given a MIMG Opcode that writes all 4 channels, return the equivalent opcode that writes Channels Cha...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00352">AMDGPUInstrInfo.cpp:352</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a98d7f1cf15bd78fd7c7c68e6543a9588"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a98d7f1cf15bd78fd7c7c68e6543a9588">llvm::A64CC::LE</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00044">AArch64BaseInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html"><div class="ttname"><a href="classllvm_1_1LiveVariables.html">llvm::LiveVariables</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00046">LiveVariables.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_ab93ea6290440943337fbd87d376e144c"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#ab93ea6290440943337fbd87d376e144c">llvm::AMDGPUInstrInfo::ReverseBranchCondition</a></div><div class="ttdeci">bool ReverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00232">AMDGPUInstrInfo.cpp:232</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a39c785261a4ae01068d801a8b62c6b52"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a39c785261a4ae01068d801a8b62c6b52">llvm::TargetRegisterClass::getRegister</a></div><div class="ttdeci">unsigned getRegister(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00070">TargetRegisterInfo.h:70</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0e18d247091e29fe2c2c3f5bd59843fb"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a0e18d247091e29fe2c2c3f5bd59843fb">llvm::MachineRegisterInfo::livein_end</a></div><div class="ttdeci">livein_iterator livein_end() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00530">MachineRegisterInfo.h:530</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html_a17438b3efcbd57fc9a51b0457be9a9ae"><div class="ttname"><a href="AMDGPUInstrInfo_8h.html#a17438b3efcbd57fc9a51b0457be9a9ae">AMDGPU_FLAG_REGISTER_STORE</a></div><div class="ttdeci">#define AMDGPU_FLAG_REGISTER_STORE</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00210">AMDGPUInstrInfo.h:210</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html_a7f43da6e9d1904877c1eca85afb79510"><div class="ttname"><a href="AMDGPUInstrInfo_8h.html#a7f43da6e9d1904877c1eca85afb79510">AMDGPU_FLAG_REGISTER_LOAD</a></div><div class="ttdeci">#define AMDGPU_FLAG_REGISTER_LOAD</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00209">AMDGPUInstrInfo.h:209</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_afe55f128fef09e7b94d294bce6bbf248"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#afe55f128fef09e7b94d294bce6bbf248">llvm::MachineFrameInfo::getNumObjects</a></div><div class="ttdeci">unsigned getNumObjects() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00292">MachineFrameInfo.h:292</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a803a7424877fd049679b9aa2f07597b5"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00257">MachineInstr.h:257</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00028">DebugLoc.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a2783e64098b00db21f65ad37d44bb5de"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a2783e64098b00db21f65ad37d44bb5de">llvm::AMDGPUInstrInfo::convertToThreeAddress</a></div><div class="ttdeci">MachineInstr * convertToThreeAddress(MachineFunction::iterator &amp;MFI, MachineBasicBlock::iterator &amp;MBBI, LiveVariables *LV) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00084">AMDGPUInstrInfo.cpp:84</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00238">MachineBasicBlock.h:238</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a2ba66a29278456cd7070e9868871f3a7"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a2ba66a29278456cd7070e9868871f3a7">llvm::AMDGPUInstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr *MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops, int FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00175">AMDGPUInstrInfo.cpp:175</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a414227bd606c05e0afbdff99c7075408"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a414227bd606c05e0afbdff99c7075408">llvm::AMDGPUInstrInfo::hasStoreFromStackSlot</a></div><div class="ttdeci">bool hasStoreFromStackSlot(const MachineInstr *MI, const MachineMemOperand *&amp;MMO, int &amp;FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00076">AMDGPUInstrInfo.cpp:76</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_acfe7b23c2d93d3bc70d81f54af71237b"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#acfe7b23c2d93d3bc70d81f54af71237b">llvm::AMDGPUInstrInfo::AMDGPUInstrInfo</a></div><div class="ttdeci">AMDGPUInstrInfo(TargetMachine &amp;tm)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00034">AMDGPUInstrInfo.cpp:34</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a546839a5c4bcf9f9450967155f48de41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a></div><div class="ttdeci">Reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00428">X86DisassemblerDecoder.h:428</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00082">MachineMemOperand.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a76592c8eef5f3496cfdc43368880371f"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a76592c8eef5f3496cfdc43368880371f">llvm::AMDGPUInstrInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const AMDGPURegisterInfo &amp; getRegisterInfo() const =0</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00037">AMDGPUInstrInfo.cpp:37</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl&lt; unsigned &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00224">MachineOperand.h:224</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab3904d3601dbe52865d5f2e33a06d80d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00342">MachineRegisterInfo.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">Abstract Stack Frame Information. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00080">MachineFrameInfo.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a25d69bd7d512ac98ce80cd9b906a7a62"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a25d69bd7d512ac98ce80cd9b906a7a62">llvm::AMDGPUInstrInfo::getOpcodeAfterMemoryUnfold</a></div><div class="ttdeci">unsigned getOpcodeAfterMemoryUnfold(unsigned Opc, bool UnfoldLoad, bool UnfoldStore, unsigned *LoadRegIndex=0) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00213">AMDGPUInstrInfo.cpp:213</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7b5fe96d88954efc855e6c466207e535"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00265">MachineInstr.h:265</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a6b5a647ad7de4a9bdb8249a1856e171d"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a6b5a647ad7de4a9bdb8249a1856e171d">llvm::MCInstrDesc::isPredicable</a></div><div class="ttdeci">bool isPredicable() const </div><div class="ttdoc">Return true if this instruction has a predicate operand that controls execution. It may be set to &amp;#39;al...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00310">MCInstrDesc.h:310</a></div></div>
<div class="ttc" id="AMDGPURegisterInfo_8h_html"><div class="ttname"><a href="AMDGPURegisterInfo_8h.html">AMDGPURegisterInfo.h</a></div><div class="ttdoc">TargetRegisterInfo interface that is implemented by all hw codegen targets. </div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00261">MachineInstr.h:261</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_abd90797762412081551c6b7eca92de0a"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#abd90797762412081551c6b7eca92de0a">llvm::AMDGPUInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00117">AMDGPUInstrInfo.cpp:117</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_adb7950e2619b4e76c914054f22cd3ac8"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#adb7950e2619b4e76c914054f22cd3ac8">llvm::AMDGPUInstrInfo::isPredicable</a></div><div class="ttdeci">bool isPredicable(MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00260">AMDGPUInstrInfo.cpp:260</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a91edfa6ad83993482bcc7dbe76ef02d6"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a91edfa6ad83993482bcc7dbe76ef02d6">llvm::AMDGPUInstrInfo::SubsumesPredicate</a></div><div class="ttdeci">bool SubsumesPredicate(const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred1, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred2) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00247">AMDGPUInstrInfo.cpp:247</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_ad568e7cafe11152d84bc91da24e1fa20"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#ad568e7cafe11152d84bc91da24e1fa20">llvm::AMDGPUInstrInfo::calculateIndirectAddress</a></div><div class="ttdeci">virtual unsigned calculateIndirectAddress(unsigned RegIndex, unsigned Channel) const =0</div><div class="ttdoc">Calculate the &quot;Indirect Address&quot; for the given RegIndex and Channel. </div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a326b1aff8710530a3d6bfdf45060259f"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a326b1aff8710530a3d6bfdf45060259f">llvm::AMDGPUInstrInfo::canFoldMemoryOperand</a></div><div class="ttdeci">bool canFoldMemoryOperand(const MachineInstr *MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00191">AMDGPUInstrInfo.cpp:191</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html">llvm::AMDGPURegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8h_source.html#l00031">AMDGPURegisterInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a512b0ea372fdcec9afe4a47f376b63ce"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a512b0ea372fdcec9afe4a47f376b63ce">llvm::AMDGPUInstrInfo::buildIndirectWrite</a></div><div class="ttdeci">virtual MachineInstrBuilder buildIndirectWrite(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const =0</div><div class="ttdoc">Build instruction(s) for an indirect register write. </div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_afab6535b5f27043efd2bfa5e04489bdb"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#afab6535b5f27043efd2bfa5e04489bdb">llvm::AMDGPUInstrInfo::insertNoop</a></div><div class="ttdeci">void insertNoop(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00237">AMDGPUInstrInfo.cpp:237</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00267">MachineInstr.h:267</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a8be174821a853a8166c14fa44a8fba64"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a8be174821a853a8166c14fa44a8fba64">llvm::AMDGPUInstrInfo::TM</a></div><div class="ttdeci">TargetMachine &amp; TM</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00048">AMDGPUInstrInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_ad79cd3ceb75195eaa8575901993057b2"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#ad79cd3ceb75195eaa8575901993057b2">llvm::AMDGPUInstrInfo::isRegisterLoad</a></div><div class="ttdeci">bool isRegisterLoad(const MachineInstr &amp;MI) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00275">AMDGPUInstrInfo.cpp:275</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_abaf523c57158238414a5f12d69e26327"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#abaf523c57158238414a5f12d69e26327">llvm::AMDGPUInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">virtual bool expandPostRAPseudo(MachineBasicBlock::iterator MI) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00125">AMDGPUInstrInfo.cpp:125</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="Target_2SystemZ_2README_8txt_html_a5f380c569497eab93980e5994c60df31"><div class="ttname"><a href="Target_2SystemZ_2README_8txt.html#a5f380c569497eab93980e5994c60df31">val</a></div><div class="ttdeci">it doesn t get to see the original constraint This means that it must conservatively treat all asm constraints as the most restricted R If an asm ties an i32 r result to an i64 the input will be treated as an leaving the upper bits uninitialised For i64 store i32 val</div><div class="ttdef"><b>Definition:</b> <a href="Target_2SystemZ_2README_8txt_source.html#l00022">Target/SystemZ/README.txt:22</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a4151279ace46422f320ea00168005ba3"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a4151279ace46422f320ea00168005ba3">llvm::AMDGPUInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr *MI, int &amp;FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00048">AMDGPUInstrInfo.cpp:48</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a92318009134773a0f9e5a348f4175680"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a92318009134773a0f9e5a348f4175680">llvm::AMDGPUInstrInfo::getIndirectAddrRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getIndirectAddrRegClass() const =0</div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a4dd3274adf847c8498e68477749de20d"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a4dd3274adf847c8498e68477749de20d">llvm::AMDGPUInstrInfo::buildMovInstr</a></div><div class="ttdeci">virtual MachineInstr * buildMovInstr(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned DstReg, unsigned SrcReg) const =0</div><div class="ttdoc">Build a MOV instruction. </div></div>
<div class="ttc" id="AMDGPUTargetMachine_8h_html"><div class="ttname"><a href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a></div><div class="ttdoc">The AMDGPU TargetMachine interface definition for hw codgen targets. </div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a6a241bf63a31c38e6305e2ab3fb7347c"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a6a241bf63a31c38e6305e2ab3fb7347c">llvm::AMDGPUInstrInfo::isLoadFromStackSlotPostFE</a></div><div class="ttdeci">unsigned isLoadFromStackSlotPostFE(const MachineInstr *MI, int &amp;FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00054">AMDGPUInstrInfo.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a02aa9d4cbd6ffcc70dfe1143ec0995ef"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">llvm::TargetMachine::getFrameLowering</a></div><div class="ttdeci">virtual const TargetFrameLowering * getFrameLowering() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00120">Target/TargetMachine.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_abea59318692f008a1a100e4b99c713e2"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#abea59318692f008a1a100e4b99c713e2">llvm::AMDGPUInstrInfo::isPredicated</a></div><div class="ttdeci">bool isPredicated(const MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00242">AMDGPUInstrInfo.cpp:242</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html_ab459463adf75c4036fcfc00ae21bd10d"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#ab459463adf75c4036fcfc00ae21bd10d">llvm::TargetFrameLowering::getFrameIndexOffset</a></div><div class="ttdeci">virtual int getFrameIndexOffset(const MachineFunction &amp;MF, int FI) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLoweringImpl_8cpp_source.html#l00028">TargetFrameLoweringImpl.cpp:28</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00029">Target/README.txt:29</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00169">SelectionDAG.h:169</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_aec5a03e7f3e7df0d3ac48039b8768223"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#aec5a03e7f3e7df0d3ac48039b8768223">llvm::AMDGPUInstrInfo::hasLoadFromStackSlot</a></div><div class="ttdeci">bool hasLoadFromStackSlot(const MachineInstr *MI, const MachineMemOperand *&amp;MMO, int &amp;FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00060">AMDGPUInstrInfo.cpp:60</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_ad07122fc4a7c80c85acfb78381944c48"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#ad07122fc4a7c80c85acfb78381944c48">llvm::AMDGPUInstrInfo::isStoreFromStackSlot</a></div><div class="ttdeci">unsigned isStoreFromStackSlot(const MachineInstr *MI, int &amp;FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00066">AMDGPUInstrInfo.cpp:66</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8de7d5cf38939044471c6ee60a01a3df"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00274">MachineOperand.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_adb8e83c4e03a80fa7d24357b522e25ff"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#adb8e83c4e03a80fa7d24357b522e25ff">llvm::MachineRegisterInfo::livein_begin</a></div><div class="ttdeci">livein_iterator livein_begin() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00529">MachineRegisterInfo.h:529</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a4ad4295a88187ea1ae12ecfcfa18a70f"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo * getFrameInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00174">MachineFunction.h:174</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00306">SelectionDAGNodes.h:306</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a1b599d370879f07e61be9b5a66b83103"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a1b599d370879f07e61be9b5a66b83103">llvm::AMDGPUInstrInfo::convertToISA</a></div><div class="ttdeci">virtual void convertToISA(MachineInstr &amp;MI, MachineFunction &amp;MF, DebugLoc DL) const </div><div class="ttdoc">Convert the AMDIL MachineInstr to a supported ISA MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00331">AMDGPUInstrInfo.cpp:331</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_ae80e25b498543ac8e3ba829b2c3f39a3"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#ae80e25b498543ac8e3ba829b2c3f39a3">llvm::AMDGPUInstrInfo::isStoreFromStackSlotPostFE</a></div><div class="ttdeci">unsigned isStoreFromStackSlotPostFE(const MachineInstr *MI, int &amp;FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00071">AMDGPUInstrInfo.cpp:71</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_afca05003ab96838dace0b075e176f731"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#afca05003ab96838dace0b075e176f731">llvm::TargetRegisterClass::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00066">TargetRegisterInfo.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a7ebe52f47d4fe269bbec2ef933f1ac56"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a7ebe52f47d4fe269bbec2ef933f1ac56">llvm::AMDGPUInstrInfo::DefinesPredicate</a></div><div class="ttdeci">bool DefinesPredicate(MachineInstr *MI, std::vector&lt; MachineOperand &gt; &amp;Pred) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00254">AMDGPUInstrInfo.cpp:254</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a31cbc052d92742c2b149cd5c40baf11d"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a31cbc052d92742c2b149cd5c40baf11d">llvm::AMDGPUInstrInfo::getIndirectIndexEnd</a></div><div class="ttdeci">virtual int getIndirectIndexEnd(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00314">AMDGPUInstrInfo.cpp:314</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html"><div class="ttname"><a href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a></div><div class="ttdoc">Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. </div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00030">MachineRegisterInfo.h:30</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00050">MachineInstr.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00167">MachineFunction.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a6d580624c5a1812b8dec7ed4ee253412"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a6d580624c5a1812b8dec7ed4ee253412">llvm::AMDGPUInstrInfo::unfoldMemoryOperand</a></div><div class="ttdeci">bool unfoldMemoryOperand(MachineFunction &amp;MF, MachineInstr *MI, unsigned Reg, bool UnfoldLoad, bool UnfoldStore, SmallVectorImpl&lt; MachineInstr * &gt; &amp;NewMIs) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00197">AMDGPUInstrInfo.cpp:197</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_afbd52ae2b4f5c82cac91683f21078039"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#afbd52ae2b4f5c82cac91683f21078039">llvm::AMDGPUInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00107">AMDGPUInstrInfo.cpp:107</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a5b692e8b0d9c8ba1c6360eac7b7498f8"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a5b692e8b0d9c8ba1c6360eac7b7498f8">llvm::AMDGPUInstrInfo::isRegisterStore</a></div><div class="ttdeci">bool isRegisterStore(const MachineInstr &amp;MI) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00271">AMDGPUInstrInfo.cpp:271</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_af67840b5a4361706653760e380b3d83c"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#af67840b5a4361706653760e380b3d83c">llvm::AMDGPURegisterInfo::getISARegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getISARegClass(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8h_source.html#l00044">AMDGPURegisterInfo.h:44</a></div></div>
<div class="ttc" id="classAMDGPUGenInstrInfo_html"><div class="ttname"><a href="classAMDGPUGenInstrInfo.html">AMDGPUGenInstrInfo</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a5cd76eb2aeed3ae46da1bb1b132f1831"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a5cd76eb2aeed3ae46da1bb1b132f1831">llvm::MachineFrameInfo::hasVarSizedObjects</a></div><div class="ttdeci">bool hasVarSizedObjects() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00254">MachineFrameInfo.h:254</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a80b58d5afb19164c6199077bf8f8ea1a"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">llvm::MachineRegisterInfo::livein_iterator</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; unsigned, unsigned &gt; &gt;::const_iterator livein_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00528">MachineRegisterInfo.h:528</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00259">MachineOperand.h:259</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_afc3fbc2c69e7a73deb6dcaa7081cf558"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#afc3fbc2c69e7a73deb6dcaa7081cf558">llvm::MachineRegisterInfo::livein_empty</a></div><div class="ttdeci">bool livein_empty() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00531">MachineRegisterInfo.h:531</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_aeb3a2c4e0d9761fadeb987d4e723a0ea"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">llvm::AMDGPUInstrInfo::getIndirectIndexBegin</a></div><div class="ttdeci">virtual int getIndirectIndexBegin(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00279">AMDGPUInstrInfo.cpp:279</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">llvm::A64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00035">AArch64BaseInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a340712de3e78fec11c338735cab17df7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">llvm::MachineFunction::iterator</a></div><div class="ttdeci">BasicBlockListType::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00303">MachineFunction.h:303</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00061">Target/TargetMachine.h:61</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a96fc2c48f4966f446aa082e866338c23"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIndex)</div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_ace2884c270084d7e90eba5a2ab7d5d10"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#ace2884c270084d7e90eba5a2ab7d5d10">llvm::AMDGPUInstrInfo::shouldScheduleLoadsNear</a></div><div class="ttdeci">bool shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00220">AMDGPUInstrInfo.cpp:220</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abc2f27ea446a79159a27f3fb39840847"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">llvm::MachineRegisterInfo::setRegClass</a></div><div class="ttdeci">void setRegClass(unsigned Reg, const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00046">MachineRegisterInfo.cpp:46</a></div></div>
<div class="ttc" id="MCModuleYAML_8cpp_html_a5e410df3f6875c5af4a7f2be284f235d"><div class="ttname"><a href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a></div><div class="ttdeci">const MCRegisterInfo &amp; MRI</div><div class="ttdef"><b>Definition:</b> <a href="MCModuleYAML_8cpp_source.html#l00056">MCModuleYAML.cpp:56</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_ac206a9e05497ffaa6378d1a152953ab7"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#ac206a9e05497ffaa6378d1a152953ab7">llvm::AMDGPUInstrInfo::buildIndirectRead</a></div><div class="ttdeci">virtual MachineInstrBuilder buildIndirectRead(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const =0</div><div class="ttdoc">Build instruction(s) for an indirect register read. </div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a360265f8b2178d1354b394db471e77bc"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a360265f8b2178d1354b394db471e77bc">llvm::AMDGPUInstrInfo::isCoalescableExtInstr</a></div><div class="ttdeci">bool isCoalescableExtInstr(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00041">AMDGPUInstrInfo.cpp:41</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a4532d1b1ef1f3d8871891ba73fd39007"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a4532d1b1ef1f3d8871891ba73fd39007">llvm::AMDGPUInstrInfo::isSafeToMoveRegClassDefs</a></div><div class="ttdeci">bool isSafeToMoveRegClassDefs(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00266">AMDGPUInstrInfo.cpp:266</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a18659a1da7db1674fa972c28846a3958"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a18659a1da7db1674fa972c28846a3958">llvm::TargetRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00076">TargetRegisterInfo.h:76</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 22:58:00 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
