<root><simulation><result_generated_time />2023-05-16 18:04:18<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 150, 'OX': 150, 'IY': 150, 'IX': 150, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />737280000<total_data_size_element />{'W': 32768, 'I': 2880000, 'O': 5760000}<total_data_reuse />{'W': 22500, 'I': 256.0, 'O': 128}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />55/57</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [512, 1, 1], 'I': [256, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 2)]], [[('C', 8), ('K', 4)], [('C', 16)]], [], []]<I />[[[('K', 4)], []], [[('C', 8)], [('OY', 2), ('C', 16)]], [], []]<O />[[[('C', 8)], [('C', 16)]], [[('K', 4)], [('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 30), ('K', 16), ('OX', 5), ('OY', 25)], [('K', 4), ('OY', 3)], []]<I />[[('OX', 30), ('K', 16)], [('OX', 5), ('OY', 25), ('K', 4)], [('OY', 3)]]<O />[[], [('OX', 30), ('K', 16), ('OX', 5), ('OY', 25), ('K', 4)], [('OY', 3)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [2.0, 3750, 3, 1], 'I': [4.0, 16.0, 4.0, 1.0], 'O': [128.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 262144, 262144], 'I': [240, 7680000, 23040000], 'O': [8, 15360000, 46080000], 'O_partial': [0, 0, 0], 'O_final': [8, 15360000, 46080000]}<actual_mem_utilization_individual />{'W': [0.25, 0.01, 0.0], 'I': [0.47, 0.23, 0.0], 'O': [0.02, 0.46, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.69, 0.0], 'I': [0.47, 0.69, 0.0], 'O': [0.02, 0.69, 0.0]}<effective_mem_size_bit />{'W': [128, 262144, 262144], 'I': [240, 7680000, 23040000], 'O': [8, 512000, 15360000], 'O_partial': [0, 0, 0], 'O_final': [8, 512000, 15360000]}<total_unit_count />{'W': [1024, 512, 1, 1], 'I': [1024, 256, 1, 1], 'O': [1024, 8, 1, 1]}<unique_unit_count />{'W': [512, 512, 1, 1], 'I': [256, 256, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [2.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [128.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[12288000, 98304], [98304, 32768], [32768, 0]]<I />[[184320000, 11520000], [11520000, 2880000], [2880000, 0]]<O />[[(0, 5760000), (5760000, 0)], [(0, 5760000), (5760000, 0)], [(0, 5760000), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 5760000), (5760000, 0)], [(0, 5760000), (5760000, 0)], [(0, 5760000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1536000, 12288], [1536, 512], [128, 0]]<I />[[23040000, 1440000], [180000, 45000], [11250, 0]]<O />[[(0, 720000), (720000, 0)], [(0, 90000), (90000, 0)], [(0, 22500), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 720000], [720000, 0]), ([0, 90000], [90000, 0]), ([0, 22500], [0, 0])]</mem_access_count_word><mac_count><active />737280000<idle />0</mac_count></basic_info><energy><total_energy />1611789669.7<mem_energy_breakdown><W />[520.6, 209.3, 170.5]<I />[8267.0, 23131.1, 14983.3]<O />[504.4, 17836.9, 29966.6]</mem_energy_breakdown><MAC_energy><active_MAC />1611694080.0<idle_MAC />0.0<total />1611694080.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9788<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9788<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />735632<latency_cycle_without_data_loading />720000<ideal_computing_cycle />720000<data_loading><load_cycle_total />15632<load_cycle_individual />{'W': [128, 512, 0], 'I': [120, 15000, 0]}<load_cycle_combined />{'W': 512, 'I': 15000}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-719999], [-659978, -658592], [-720000, -720000]], 'I': [[-719999], [-713524, -539640], [-450000, -472500]], 'O': [[-720000], [-720000, -720000], [-630000, -697500]]}<mem_stall_cycle_shared />{'W': [[-719999], [-659978, 0], [0, 0]], 'I': [[-719999], [-713524, 0], [0, 0]], 'O': [[-720000], [-720000, -720000], [-630000, -697500]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 262144, 262144], 'I': [240, 7680000, 23040000], 'O': [8, 15360000, 46080000], 'O_partial': [0, 0, 0], 'O_final': [8, 15360000, 46080000]}<data_size_each_level_total />{'W': [65536, 262144, 262144], 'I': [61440, 7680000, 23040000], 'O': [64, 15360000, 46080000]}<loop_cycles_each_level />{'W': [60000, 720000, 720000], 'I': [480, 240000, 720000], 'O': [1, 240000, 720000]}<top_ir_loop_size />{'W': [125, 3, 1], 'I': [16, 4, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [1.1, 0.4], [0.4, 0.4]], 'I': [[8.0, 0.5], [128.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 8.0], [64.0, 64.0], [64.0, 64.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.3], [136.5, 1.1], [1.1, 0.4]], 'I': [[8.0, 8.0], [2048.0, 128.0], [128.0, 32.0]], 'O': [[8.0, 8.0], [64.0, 64.0], [64.0, 64.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [1.1, 0.4], [0.4, 0]], 'I': [[8.0, 0.5], [128.0, 32.0], [32.0, 0]], 'O': [[8.0, 8.0], [64.0, 64.0], [64.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [193.1, 96.4], [32.4, 64.0]], 'I': [[8.0, 0.5], [193.1, 96.4], [32.4, 64.0]], 'O': [[8.0, 8.0], [193.1, 96.4], [32.4, 64.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 720000], [60000, 60000, 12], [720000, 720000, 1]], 'I': [[1, 1, 720000], [480, 480, 1500], [240000, 240000, 3]], 'O': [[1, 1, 720000], [1, 1, 720000], [240000, 240000, 3]]}<trans_time_real />{'W': [[0, 1, 720000], [[2, 60000, 12], [128, 60000, 12]], [[512, 720000, 1], [128, 720000, 1]]], 'I': [[0, 1, 720000], [[4, 480, 1500], [120, 480, 1500]], [[15000, 240000, 3], [3750, 240000, 3]]], 'O': [[0, 1, 720000], [[0, 1, 720000], [0, 1, 720000]], [[30000, 240000, 3], [7500, 240000, 3]]]}<single_stall_cycle />{'W': [[-1], [-59998, -59872], [-719488, -719872]], 'I': [[-1], [-476, -360], [-225000, -236250]], 'O': [[-1], [-1, -1], [-210000, -232500]]}<single_stall_count />{'W': [719999, 11, 0], 'I': [719999, 1499, 2], 'O': [720000, 720000, 3]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [30000, 0], 'O': [90000, 0]}, 1: {'W': [1408, 0], 'I': [179880, 30000], 'O': [0, 90000]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-690000, -720000], [-630000, -720000]], 1: [[-538712, -690000], [-720000, -630000]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.8<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>