<map id="lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h" name="lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h">
<area shape="rect" id="node2" href="$SIISelLowering_8h.html" title="SI DAG Lowering interface definition. " alt="" coords="3364,95,3543,136"/>
<area shape="rect" id="node8" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target. " alt="" coords="7289,363,7514,404"/>
<area shape="rect" id="node42" href="$SIMachineFunctionInfo_8cpp.html" title="lib/Target/AMDGPU/SIMachine\lFunctionInfo.cpp" alt="" coords="7551,273,7756,315"/>
<area shape="rect" id="node47" href="$AMDGPUArgumentUsageInfo_8cpp.html" title="lib/Target/AMDGPU/AMDGPUArgument\lUsageInfo.cpp" alt="" coords="7615,95,7873,136"/>
<area shape="rect" id="node48" href="$SIMachineFunctionInfo_8h.html" title="lib/Target/AMDGPU/SIMachine\lFunctionInfo.h" alt="" coords="6688,184,6893,225"/>
<area shape="rect" id="node49" href="$AMDGPUInstructionSelector_8h.html" title="This file declares the targeting of the InstructionSelector class for AMDGPU. " alt="" coords="8034,273,8297,315"/>
<area shape="rect" id="node50" href="$AMDGPULegalizerInfo_8h.html" title="This file declares the targeting of the Machinelegalizer class for AMDGPU. " alt="" coords="8373,273,8627,315"/>
<area shape="rect" id="node3" href="$AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="3319,191,3588,218"/>
<area shape="rect" id="node17" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI. " alt="" coords="1059,363,1237,404"/>
<area shape="rect" id="node20" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel. " alt="" coords="846,273,1071,315"/>
<area shape="rect" id="node4" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets. " alt="" coords="3255,273,3494,315"/>
<area shape="rect" id="node5" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code. " alt="" coords="4249,363,4479,404"/>
<area shape="rect" id="node6" href="$AMDGPUCodeGenPrepare_8cpp.html" title="This pass does misc. " alt="" coords="2898,363,3131,404"/>
<area shape="rect" id="node7" href="$AMDGPUInstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AMDGPU. " alt="" coords="7538,363,7801,404"/>
<area shape="rect" id="node9" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets. " alt="" coords="3950,363,4175,404"/>
<area shape="rect" id="node11" href="$AMDGPULowerKernelArguments_8cpp.html" title="lib/Target/AMDGPU/AMDGPULower\lKernelArguments.cpp" alt="" coords="3156,363,3393,404"/>
<area shape="rect" id="node12" href="$AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst. " alt="" coords="3417,363,3663,404"/>
<area shape="rect" id="node14" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget. " alt="" coords="7825,370,8108,397"/>
<area shape="rect" id="node16" href="$AMDGPUTargetTransformInfo_8h.html" title="This file a TargetTransformInfo::Concept conforming object specific to the AMDGPU target machine..." alt="" coords="3687,363,3926,404"/>
<area shape="rect" id="node18" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title="lib/Target/AMDGPU/AMDGPUAnnotate\lKernelFeatures.cpp" alt="" coords="57,273,311,315"/>
<area shape="rect" id="node19" href="$AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="336,273,579,315"/>
<area shape="rect" id="node21" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer. " alt="" coords="5450,273,5734,315"/>
<area shape="rect" id="node22" href="$AMDGPULibCalls_8cpp.html" title="This file does AMD library function optimizations. " alt="" coords="603,273,821,315"/>
<area shape="rect" id="node23" href="$AMDGPULowerIntrinsics_8cpp.html" title="lib/Target/AMDGPU/AMDGPULower\lIntrinsics.cpp" alt="" coords="1095,273,1332,315"/>
<area shape="rect" id="node24" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title="lib/Target/AMDGPU/AMDGPUMachine\lCFGStructurizer.cpp" alt="" coords="1356,273,1607,315"/>
<area shape="rect" id="node25" href="$AMDGPUMachineFunction_8cpp.html" title="lib/Target/AMDGPU/AMDGPUMachine\lFunction.cpp" alt="" coords="1631,273,1881,315"/>
<area shape="rect" id="node26" href="$AMDGPUMacroFusion_8cpp.html" title="lib/Target/AMDGPU/AMDGPUMacro\lFusion.cpp" alt="" coords="1906,273,2145,315"/>
<area shape="rect" id="node27" href="$AMDGPUPromoteAlloca_8cpp.html" title="lib/Target/AMDGPU/AMDGPUPromote\lAlloca.cpp" alt="" coords="2169,273,2420,315"/>
<area shape="rect" id="node28" href="$AMDGPUPropagateAttributes_8cpp.html" title="This pass propagates attributes from kernels to the non&#45;entry functions. " alt="" coords="2444,273,2705,315"/>
<area shape="rect" id="node29" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU. " alt="" coords="6665,273,6916,315"/>
<area shape="rect" id="node30" href="$GCNRegPressure_8h.html" title="lib/Target/AMDGPU/GCNReg\lPressure.h" alt="" coords="2729,273,2927,315"/>
<area shape="rect" id="node31" href="$GCNIterativeScheduler_8cpp.html" title="lib/Target/AMDGPU/GCNIterative\lScheduler.cpp" alt="" coords="2442,363,2662,404"/>
<area shape="rect" id="node32" href="$SIFormMemoryClauses_8cpp.html" title="This pass creates bundles of SMEM and VMEM instructions forming memory clauses if XNACK is enabled..." alt="" coords="2687,363,2873,404"/>
<area shape="rect" id="node33" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions..." alt="" coords="6941,281,7222,307"/>
<area shape="rect" id="node34" href="$GCNRegBankReassign_8cpp.html" title="Try to reassign registers on GFX10+ to reduce register bank conflicts. " alt="" coords="3721,273,3919,315"/>
<area shape="rect" id="node35" href="$GCNSchedStrategy_8cpp.html" title="This contains a MachineSchedStrategy implementation for maximizing wave occupancy on GCN hardware..." alt="" coords="3943,273,4153,315"/>
<area shape="rect" id="node36" href="$SIFoldOperands_8cpp.html" title="lib/Target/AMDGPU/SIFold\lOperands.cpp" alt="" coords="4177,273,4359,315"/>
<area shape="rect" id="node37" href="$SIFrameLowering_8cpp.html" title="lib/Target/AMDGPU/SIFrame\lLowering.cpp" alt="" coords="4383,273,4577,315"/>
<area shape="rect" id="node38" href="$SIInsertSkips_8cpp.html" title="This pass inserts branches on the 0 exec mask over divergent branches branches when it&#39;s expected tha..." alt="" coords="4601,273,4791,315"/>
<area shape="rect" id="node39" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes. " alt="" coords="4815,273,5004,315"/>
<area shape="rect" id="node40" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo. " alt="" coords="5029,273,5211,315"/>
<area shape="rect" id="node41" href="$SILowerSGPRSpills_8cpp.html" title="lib/Target/AMDGPU/SILower\lSGPRSpills.cpp" alt="" coords="5235,273,5426,315"/>
<area shape="rect" id="node43" href="$SIModeRegister_8cpp.html" title="This pass inserts changes to the Mode register settings as required. " alt="" coords="5758,273,5946,315"/>
<area shape="rect" id="node44" href="$SIPreAllocateWWMRegs_8cpp.html" title="Pass to pre&#45;allocated WWM registers. " alt="" coords="5970,273,6193,315"/>
<area shape="rect" id="node45" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class. " alt="" coords="6217,273,6423,315"/>
<area shape="rect" id="node46" href="$SIWholeQuadMode_8cpp.html" title="This pass adds instructions to enable whole quad mode for pixel shaders, and whole wavefront mode for..." alt="" coords="6447,273,6641,315"/>
<area shape="rect" id="node10" href="$AMDGPULegalizerInfo_8cpp.html" title="This file implements the targeting of the Machinelegalizer class for AMDGPU. " alt="" coords="8207,363,8462,404"/>
<area shape="rect" id="node13" href="$AMDGPURegisterInfo_8cpp.html" title="Parent TargetRegisterInfo class common to all hw codegen targets. " alt="" coords="5748,363,5999,404"/>
<area shape="rect" id="node15" href="$AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="8046,452,8285,493"/>
</map>
