INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalLogic/1024BitsLargeMultiplication/1024BitsLargeMultiplication.sim/ParallelMul_TB/impl/timing/xsim/ParallelMul_TB_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_Parallel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalLogic/Module/1024BitsLargeMultiplication/Algorithm/Count256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Count256
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalLogic/1024BitsLargeMultiplication/1024BitsLargeMultiplication.srcs/sources_1/imports/1024BitsLargeMultiplication/Algorithm/ParallelMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ParallelMul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalLogic/Module/1024BitsLargeMultiplication/Algorithm/SerialMul256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SerialMul256
INFO: [VRFC 10-2458] undeclared symbol resten, assumed default net type wire [D:/DigitalLogic/Module/1024BitsLargeMultiplication/Algorithm/SerialMul256.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalLogic/Sim/1024BitsLargeMultiplication/ParallelMul_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ParallelMul_TB
