# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# vsim -gui -modelsimini C:/Users/Mirko/AppData/Local/Temp/SigasiCompileCache5473281235153511543/CacheCoherence/mentor/modelsim.ini work.tb_cache(behavior) 
# Start time: 00:28:09 on Nov 09,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.logpack(body)
# Loading work.tb_cache(behavior)
# Loading work.cache_memory(rtl)
add wave -position end  sim:/tb_cache/clk
add wave -position end  sim:/tb_cache/reset
add wave -position end  sim:/tb_cache/enable
add wave -position end  sim:/tb_cache/addr
add wave -position end  sim:/tb_cache/op
add wave -position end  sim:/tb_cache/data
add wave -position end  sim:/tb_cache/hit
add wave -position end  sim:/tb_cache/q
add wave -position end  sim:/tb_cache/uut/mem
add wave -position end  sim:/tb_cache/uut/tag_table
add wave -position end  sim:/tb_cache/uut/valid_vector
run
# End time: 00:29:41 on Nov 09,2015, Elapsed time: 0:01:32
# Errors: 0, Warnings: 0
