[*]
[*] GTKWave Analyzer v3.3.100 (w)1999-2019 BSI
[*] Thu Mar 23 23:10:29 2023
[*]
[dumpfile] "C:\Users\nolan\Duke\ece350-32bit-cpu\Tests\CPU Test Files\Output FIles\sort_nop.vcd"
[dumpfile_mtime] "Thu Mar 23 22:59:05 2023"
[dumpfile_size] 15923374
[savefile] "C:\Users\nolan\Duke\ece350-32bit-cpu\Tests\CPU Test Files\Output FIles\sort_config.gtkw"
[timestart] 8330200
[size] 2560 1352
[pos] -10 -10
*-15.338066 8462700 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] Wrapper_tb.
[treeopen] Wrapper_tb.CPU.
[sst_width] 239
[signals_width] 294
[sst_expanded] 1
[sst_vpaned_height] 410
@28
Wrapper_tb.CPU.programCounter.clock
@800200
-Fetch
@22
[color] 3
+{Instruction} Wrapper_tb.CPU.fetchDecodeLatch.newIR[31:0]
@24
+{PC} Wrapper_tb.CPU.programCounter.oldPC[31:0]
@28
Wrapper_tb.CPU.programCountController.branch
@24
+{branchAddr} Wrapper_tb.CPU.programCountController.branchAddr[31:0]
@28
Wrapper_tb.CPU.interlockStall
@1000200
-Fetch
@800200
-Decode
@22
[color] 3
+{Instruction} Wrapper_tb.CPU.fetchDecodeLatch.oldIR[31:0]
@24
+{reg_A} Wrapper_tb.RegisterFile.ctrl_readRegA[4:0]
+{reg_B} Wrapper_tb.RegisterFile.ctrl_readRegB[4:0]
@420
+{data_A} Wrapper_tb.RegisterFile.data_readRegA[31:0]
+{data_B} Wrapper_tb.RegisterFile.data_readRegB[31:0]
@1000200
-Decode
@800200
-Execute
@22
[color] 3
+{Instruction} Wrapper_tb.CPU.decodeExecuteLatch.oldIR[31:0]
@420
+{Latch_A} Wrapper_tb.CPU.decodeExecuteLatch.oldA[31:0]
+{Latch_B} Wrapper_tb.CPU.decodeExecuteLatch.oldB[31:0]
@c00420
+{ALU_A} Wrapper_tb.CPU.mainALU.data_operandA[31:0]
@28
(0)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(1)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(2)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(3)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(4)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(5)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(6)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(7)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(8)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(9)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(10)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(11)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(12)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(13)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(14)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(15)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(16)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(17)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(18)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(19)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(20)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(21)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(22)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(23)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(24)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(25)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(26)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(27)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(28)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(29)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(30)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
(31)Wrapper_tb.CPU.mainALU.data_operandA[31:0]
@1401200
-group_end
@420
+{ALU_B} Wrapper_tb.CPU.mainALU.data_operandB[31:0]
+{ALU_Out} Wrapper_tb.CPU.mainALU.data_result[31:0]
@28
Wrapper_tb.CPU.programCountController.lt
Wrapper_tb.CPU.programCountController.neq
@1000200
-Execute
@c00200
-bypass
@28
Wrapper_tb.CPU.bypass.ALU_A_bypass[1:0]
@c00028
Wrapper_tb.CPU.bypass.ALU_B_bypass[1:0]
@28
(0)Wrapper_tb.CPU.bypass.ALU_B_bypass[1:0]
(1)Wrapper_tb.CPU.bypass.ALU_B_bypass[1:0]
@1401200
-group_end
@28
Wrapper_tb.CPU.bypass.altInstruction
@24
Wrapper_tb.CPU.bypass.executeRD[4:0]
Wrapper_tb.CPU.bypass.executeRS1[4:0]
Wrapper_tb.CPU.bypass.executeRS2[4:0]
Wrapper_tb.CPU.bypass.memoryRD[4:0]
Wrapper_tb.CPU.bypass.writebackRD[4:0]
@1401200
-bypass
@800200
-memory
@22
[color] 3
+{Instruction} Wrapper_tb.CPU.executeMemoryLatch.oldIR[31:0]
@24
Wrapper_tb.ProcMem.addr[11:0]
@420
Wrapper_tb.ProcMem.dataIn[31:0]
Wrapper_tb.ProcMem.dataOut[31:0]
@28
Wrapper_tb.ProcMem.wEn
@1000200
-memory
@800200
-writeback
@22
[color] 3
+{Instruction} Wrapper_tb.CPU.memoryWritebackLatch.oldIR[31:0]
@24
+{reg} Wrapper_tb.RegisterFile.ctrl_writeReg[4:0]
@420
+{data} Wrapper_tb.RegisterFile.data_writeReg[31:0]
@28
+{writeEnable} Wrapper_tb.RegisterFile.ctrl_writeEnable
@1000200
-writeback
[pattern_trace] 1
[pattern_trace] 0
