--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 536 paths analyzed, 140 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.413ns.
--------------------------------------------------------------------------------
Slack:                  15.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_hold_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.242ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.589 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_hold_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y24.SR      net (fanout=8)        3.254   M_reset_cond_out
    SLICE_X16Y24.CLK     Tsrck                 0.470   M_hold_q[15]
                                                       M_hold_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.242ns (0.988ns logic, 3.254ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  15.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_hold_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.233ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.589 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_hold_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y24.SR      net (fanout=8)        3.254   M_reset_cond_out
    SLICE_X16Y24.CLK     Tsrck                 0.461   M_hold_q[15]
                                                       M_hold_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.233ns (0.979ns logic, 3.254ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  15.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_hold_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.222ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.589 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_hold_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y24.SR      net (fanout=8)        3.254   M_reset_cond_out
    SLICE_X16Y24.CLK     Tsrck                 0.450   M_hold_q[15]
                                                       M_hold_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.222ns (0.968ns logic, 3.254ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  15.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_hold_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.225ns (Levels of Logic = 0)
  Clock Path Skew:      -0.129ns (0.596 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_hold_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y27.SR      net (fanout=8)        3.246   M_reset_cond_out
    SLICE_X16Y27.CLK     Tsrck                 0.461   M_hold_q[26]
                                                       M_hold_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.225ns (0.979ns logic, 3.246ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  15.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_hold_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.214ns (Levels of Logic = 0)
  Clock Path Skew:      -0.129ns (0.596 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_hold_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y27.SR      net (fanout=8)        3.246   M_reset_cond_out
    SLICE_X16Y27.CLK     Tsrck                 0.450   M_hold_q[26]
                                                       M_hold_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.214ns (0.968ns logic, 3.246ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  15.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_hold_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.200ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.589 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_hold_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y24.SR      net (fanout=8)        3.254   M_reset_cond_out
    SLICE_X16Y24.CLK     Tsrck                 0.428   M_hold_q[15]
                                                       M_hold_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.200ns (0.946ns logic, 3.254ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  15.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_hold_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.192ns (Levels of Logic = 0)
  Clock Path Skew:      -0.129ns (0.596 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_hold_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y27.SR      net (fanout=8)        3.246   M_reset_cond_out
    SLICE_X16Y27.CLK     Tsrck                 0.428   M_hold_q[26]
                                                       M_hold_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.192ns (0.946ns logic, 3.246ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  15.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hold_q_19 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.212ns (Levels of Logic = 3)
  Clock Path Skew:      0.005ns (0.620 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hold_q_19 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.DQ      Tcko                  0.525   M_hold_q[19]
                                                       M_hold_q_19
    SLICE_X17Y25.D1      net (fanout=2)        0.747   M_hold_q[19]
    SLICE_X17Y25.D       Tilo                  0.259   M_hold_q[26]_GND_1_o_equal_40_o<26>3
                                                       M_hold_q[26]_GND_1_o_equal_40_o<26>4
    SLICE_X17Y25.A6      net (fanout=1)        0.799   M_hold_q[26]_GND_1_o_equal_40_o<26>3
    SLICE_X17Y25.A       Tilo                  0.259   M_hold_q[26]_GND_1_o_equal_40_o<26>3
                                                       M_hold_q[26]_GND_1_o_equal_40_o<26>6
    SLICE_X11Y21.D3      net (fanout=12)       1.250   M_hold_q[26]_GND_1_o_equal_40_o
    SLICE_X11Y21.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.212ns (1.416ns logic, 2.796ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  15.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hold_q_21 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.187ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.620 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hold_q_21 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.BQ      Tcko                  0.525   M_hold_q[23]
                                                       M_hold_q_21
    SLICE_X17Y25.D2      net (fanout=2)        0.722   M_hold_q[21]
    SLICE_X17Y25.D       Tilo                  0.259   M_hold_q[26]_GND_1_o_equal_40_o<26>3
                                                       M_hold_q[26]_GND_1_o_equal_40_o<26>4
    SLICE_X17Y25.A6      net (fanout=1)        0.799   M_hold_q[26]_GND_1_o_equal_40_o<26>3
    SLICE_X17Y25.A       Tilo                  0.259   M_hold_q[26]_GND_1_o_equal_40_o<26>3
                                                       M_hold_q[26]_GND_1_o_equal_40_o<26>6
    SLICE_X11Y21.D3      net (fanout=12)       1.250   M_hold_q[26]_GND_1_o_equal_40_o
    SLICE_X11Y21.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.187ns (1.416ns logic, 2.771ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  15.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_hold_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.047ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns (0.593 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_hold_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y26.SR      net (fanout=8)        3.059   M_reset_cond_out
    SLICE_X16Y26.CLK     Tsrck                 0.470   M_hold_q[23]
                                                       M_hold_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.047ns (0.988ns logic, 3.059ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  15.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hold_q_19 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.179ns (Levels of Logic = 3)
  Clock Path Skew:      0.005ns (0.620 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hold_q_19 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.DQ      Tcko                  0.525   M_hold_q[19]
                                                       M_hold_q_19
    SLICE_X17Y25.D1      net (fanout=2)        0.747   M_hold_q[19]
    SLICE_X17Y25.D       Tilo                  0.259   M_hold_q[26]_GND_1_o_equal_40_o<26>3
                                                       M_hold_q[26]_GND_1_o_equal_40_o<26>4
    SLICE_X17Y25.A6      net (fanout=1)        0.799   M_hold_q[26]_GND_1_o_equal_40_o<26>3
    SLICE_X17Y25.A       Tilo                  0.259   M_hold_q[26]_GND_1_o_equal_40_o<26>3
                                                       M_hold_q[26]_GND_1_o_equal_40_o<26>6
    SLICE_X11Y21.C3      net (fanout=12)       1.217   M_hold_q[26]_GND_1_o_equal_40_o
    SLICE_X11Y21.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.179ns (1.416ns logic, 2.763ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  15.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_hold_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.038ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns (0.593 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_hold_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y26.SR      net (fanout=8)        3.059   M_reset_cond_out
    SLICE_X16Y26.CLK     Tsrck                 0.461   M_hold_q[23]
                                                       M_hold_q_22
    -------------------------------------------------  ---------------------------
    Total                                      4.038ns (0.979ns logic, 3.059ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  15.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_hold_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.027ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns (0.593 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_hold_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y26.SR      net (fanout=8)        3.059   M_reset_cond_out
    SLICE_X16Y26.CLK     Tsrck                 0.450   M_hold_q[23]
                                                       M_hold_q_21
    -------------------------------------------------  ---------------------------
    Total                                      4.027ns (0.968ns logic, 3.059ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  15.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_hold_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.021ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.589 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_hold_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y23.SR      net (fanout=8)        3.033   M_reset_cond_out
    SLICE_X16Y23.CLK     Tsrck                 0.470   M_hold_q[11]
                                                       M_hold_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.021ns (0.988ns logic, 3.033ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  15.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hold_q_21 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.154ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.620 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hold_q_21 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.BQ      Tcko                  0.525   M_hold_q[23]
                                                       M_hold_q_21
    SLICE_X17Y25.D2      net (fanout=2)        0.722   M_hold_q[21]
    SLICE_X17Y25.D       Tilo                  0.259   M_hold_q[26]_GND_1_o_equal_40_o<26>3
                                                       M_hold_q[26]_GND_1_o_equal_40_o<26>4
    SLICE_X17Y25.A6      net (fanout=1)        0.799   M_hold_q[26]_GND_1_o_equal_40_o<26>3
    SLICE_X17Y25.A       Tilo                  0.259   M_hold_q[26]_GND_1_o_equal_40_o<26>3
                                                       M_hold_q[26]_GND_1_o_equal_40_o<26>6
    SLICE_X11Y21.C3      net (fanout=12)       1.217   M_hold_q[26]_GND_1_o_equal_40_o
    SLICE_X11Y21.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.154ns (1.416ns logic, 2.738ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  15.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_hold_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.012ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.589 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_hold_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y23.SR      net (fanout=8)        3.033   M_reset_cond_out
    SLICE_X16Y23.CLK     Tsrck                 0.461   M_hold_q[11]
                                                       M_hold_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.012ns (0.979ns logic, 3.033ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  15.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_hold_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.001ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.589 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_hold_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y23.SR      net (fanout=8)        3.033   M_reset_cond_out
    SLICE_X16Y23.CLK     Tsrck                 0.450   M_hold_q[11]
                                                       M_hold_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.001ns (0.968ns logic, 3.033ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  15.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_hold_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.005ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns (0.593 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_hold_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y26.SR      net (fanout=8)        3.059   M_reset_cond_out
    SLICE_X16Y26.CLK     Tsrck                 0.428   M_hold_q[23]
                                                       M_hold_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.005ns (0.946ns logic, 3.059ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  15.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_hold_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.979ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.589 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_hold_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y23.SR      net (fanout=8)        3.033   M_reset_cond_out
    SLICE_X16Y23.CLK     Tsrck                 0.428   M_hold_q[11]
                                                       M_hold_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.979ns (0.946ns logic, 3.033ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  15.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hold_q_11 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.105ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.620 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hold_q_11 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.DQ      Tcko                  0.525   M_hold_q[11]
                                                       M_hold_q_11
    SLICE_X17Y23.D1      net (fanout=2)        0.740   M_hold_q[11]
    SLICE_X17Y23.D       Tilo                  0.259   M_hold_q[26]_GND_1_o_equal_40_o<26>1
                                                       M_hold_q[26]_GND_1_o_equal_40_o<26>2
    SLICE_X17Y25.A4      net (fanout=1)        0.699   M_hold_q[26]_GND_1_o_equal_40_o<26>1
    SLICE_X17Y25.A       Tilo                  0.259   M_hold_q[26]_GND_1_o_equal_40_o<26>3
                                                       M_hold_q[26]_GND_1_o_equal_40_o<26>6
    SLICE_X11Y21.D3      net (fanout=12)       1.250   M_hold_q[26]_GND_1_o_equal_40_o
    SLICE_X11Y21.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.105ns (1.416ns logic, 2.689ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  15.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hold_q_11 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.072ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.620 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hold_q_11 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.DQ      Tcko                  0.525   M_hold_q[11]
                                                       M_hold_q_11
    SLICE_X17Y23.D1      net (fanout=2)        0.740   M_hold_q[11]
    SLICE_X17Y23.D       Tilo                  0.259   M_hold_q[26]_GND_1_o_equal_40_o<26>1
                                                       M_hold_q[26]_GND_1_o_equal_40_o<26>2
    SLICE_X17Y25.A4      net (fanout=1)        0.699   M_hold_q[26]_GND_1_o_equal_40_o<26>1
    SLICE_X17Y25.A       Tilo                  0.259   M_hold_q[26]_GND_1_o_equal_40_o<26>3
                                                       M_hold_q[26]_GND_1_o_equal_40_o<26>6
    SLICE_X11Y21.C3      net (fanout=12)       1.217   M_hold_q[26]_GND_1_o_equal_40_o
    SLICE_X11Y21.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.072ns (1.416ns logic, 2.656ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  15.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hold_q_0 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.056ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.620 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hold_q_0 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.AQ      Tcko                  0.525   M_hold_q[3]
                                                       M_hold_q_0
    SLICE_X17Y25.B2      net (fanout=2)        1.160   M_hold_q[0]
    SLICE_X17Y25.B       Tilo                  0.259   M_hold_q[26]_GND_1_o_equal_40_o<26>3
                                                       M_hold_q[26]_GND_1_o_equal_40_o<26>1
    SLICE_X17Y25.A5      net (fanout=1)        0.230   M_hold_q[26]_GND_1_o_equal_40_o[26]
    SLICE_X17Y25.A       Tilo                  0.259   M_hold_q[26]_GND_1_o_equal_40_o<26>3
                                                       M_hold_q[26]_GND_1_o_equal_40_o<26>6
    SLICE_X11Y21.D3      net (fanout=12)       1.250   M_hold_q[26]_GND_1_o_equal_40_o
    SLICE_X11Y21.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.056ns (1.416ns logic, 2.640ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  15.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hold_q_23 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.050ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.620 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hold_q_23 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.DQ      Tcko                  0.525   M_hold_q[23]
                                                       M_hold_q_23
    SLICE_X17Y25.D3      net (fanout=2)        0.585   M_hold_q[23]
    SLICE_X17Y25.D       Tilo                  0.259   M_hold_q[26]_GND_1_o_equal_40_o<26>3
                                                       M_hold_q[26]_GND_1_o_equal_40_o<26>4
    SLICE_X17Y25.A6      net (fanout=1)        0.799   M_hold_q[26]_GND_1_o_equal_40_o<26>3
    SLICE_X17Y25.A       Tilo                  0.259   M_hold_q[26]_GND_1_o_equal_40_o<26>3
                                                       M_hold_q[26]_GND_1_o_equal_40_o<26>6
    SLICE_X11Y21.D3      net (fanout=12)       1.250   M_hold_q[26]_GND_1_o_equal_40_o
    SLICE_X11Y21.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.050ns (1.416ns logic, 2.634ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  15.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hold_q_0 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.023ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.620 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hold_q_0 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.AQ      Tcko                  0.525   M_hold_q[3]
                                                       M_hold_q_0
    SLICE_X17Y25.B2      net (fanout=2)        1.160   M_hold_q[0]
    SLICE_X17Y25.B       Tilo                  0.259   M_hold_q[26]_GND_1_o_equal_40_o<26>3
                                                       M_hold_q[26]_GND_1_o_equal_40_o<26>1
    SLICE_X17Y25.A5      net (fanout=1)        0.230   M_hold_q[26]_GND_1_o_equal_40_o[26]
    SLICE_X17Y25.A       Tilo                  0.259   M_hold_q[26]_GND_1_o_equal_40_o<26>3
                                                       M_hold_q[26]_GND_1_o_equal_40_o<26>6
    SLICE_X11Y21.C3      net (fanout=12)       1.217   M_hold_q[26]_GND_1_o_equal_40_o
    SLICE_X11Y21.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.023ns (1.416ns logic, 2.607ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  15.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hold_q_23 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.017ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.620 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hold_q_23 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.DQ      Tcko                  0.525   M_hold_q[23]
                                                       M_hold_q_23
    SLICE_X17Y25.D3      net (fanout=2)        0.585   M_hold_q[23]
    SLICE_X17Y25.D       Tilo                  0.259   M_hold_q[26]_GND_1_o_equal_40_o<26>3
                                                       M_hold_q[26]_GND_1_o_equal_40_o<26>4
    SLICE_X17Y25.A6      net (fanout=1)        0.799   M_hold_q[26]_GND_1_o_equal_40_o<26>3
    SLICE_X17Y25.A       Tilo                  0.259   M_hold_q[26]_GND_1_o_equal_40_o<26>3
                                                       M_hold_q[26]_GND_1_o_equal_40_o<26>6
    SLICE_X11Y21.C3      net (fanout=12)       1.217   M_hold_q[26]_GND_1_o_equal_40_o
    SLICE_X11Y21.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (1.416ns logic, 2.601ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  15.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_hold_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.854ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (0.591 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_hold_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y25.SR      net (fanout=8)        2.866   M_reset_cond_out
    SLICE_X16Y25.CLK     Tsrck                 0.470   M_hold_q[19]
                                                       M_hold_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.854ns (0.988ns logic, 2.866ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  15.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_hold_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.845ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (0.591 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_hold_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y25.SR      net (fanout=8)        2.866   M_reset_cond_out
    SLICE_X16Y25.CLK     Tsrck                 0.461   M_hold_q[19]
                                                       M_hold_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.845ns (0.979ns logic, 2.866ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  15.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_hold_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.834ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (0.591 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_hold_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y25.SR      net (fanout=8)        2.866   M_reset_cond_out
    SLICE_X16Y25.CLK     Tsrck                 0.450   M_hold_q[19]
                                                       M_hold_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.834ns (0.968ns logic, 2.866ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  15.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_hold_q_3 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.969ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.620 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_hold_q_3 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.DQ      Tcko                  0.525   M_hold_q[3]
                                                       M_hold_q_3
    SLICE_X17Y25.B4      net (fanout=2)        1.073   M_hold_q[3]
    SLICE_X17Y25.B       Tilo                  0.259   M_hold_q[26]_GND_1_o_equal_40_o<26>3
                                                       M_hold_q[26]_GND_1_o_equal_40_o<26>1
    SLICE_X17Y25.A5      net (fanout=1)        0.230   M_hold_q[26]_GND_1_o_equal_40_o[26]
    SLICE_X17Y25.A       Tilo                  0.259   M_hold_q[26]_GND_1_o_equal_40_o<26>3
                                                       M_hold_q[26]_GND_1_o_equal_40_o<26>6
    SLICE_X11Y21.D3      net (fanout=12)       1.250   M_hold_q[26]_GND_1_o_equal_40_o
    SLICE_X11Y21.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.969ns (1.416ns logic, 2.553ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  16.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_hold_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.828ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (0.591 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_hold_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y4.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y22.SR      net (fanout=8)        2.840   M_reset_cond_out
    SLICE_X16Y22.CLK     Tsrck                 0.470   M_hold_q[7]
                                                       M_hold_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.828ns (0.988ns logic, 2.840ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hold_q[3]/CLK
  Logical resource: M_hold_q_0/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hold_q[3]/CLK
  Logical resource: M_hold_q_1/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hold_q[3]/CLK
  Logical resource: M_hold_q_2/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hold_q[3]/CLK
  Logical resource: M_hold_q_3/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hold_q[7]/CLK
  Logical resource: M_hold_q_4/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hold_q[7]/CLK
  Logical resource: M_hold_q_5/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hold_q[7]/CLK
  Logical resource: M_hold_q_6/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hold_q[7]/CLK
  Logical resource: M_hold_q_7/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hold_q[11]/CLK
  Logical resource: M_hold_q_8/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hold_q[11]/CLK
  Logical resource: M_hold_q_9/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hold_q[11]/CLK
  Logical resource: M_hold_q_10/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hold_q[11]/CLK
  Logical resource: M_hold_q_11/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hold_q[15]/CLK
  Logical resource: M_hold_q_12/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hold_q[15]/CLK
  Logical resource: M_hold_q_13/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hold_q[15]/CLK
  Logical resource: M_hold_q_14/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hold_q[15]/CLK
  Logical resource: M_hold_q_15/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hold_q[19]/CLK
  Logical resource: M_hold_q_16/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hold_q[19]/CLK
  Logical resource: M_hold_q_17/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hold_q[19]/CLK
  Logical resource: M_hold_q_18/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hold_q[19]/CLK
  Logical resource: M_hold_q_19/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hold_q[23]/CLK
  Logical resource: M_hold_q_20/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hold_q[23]/CLK
  Logical resource: M_hold_q_21/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hold_q[23]/CLK
  Logical resource: M_hold_q_22/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hold_q[23]/CLK
  Logical resource: M_hold_q_23/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hold_q[26]/CLK
  Logical resource: M_hold_q_24/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hold_q[26]/CLK
  Logical resource: M_hold_q_25/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_hold_q[26]/CLK
  Logical resource: M_hold_q_26/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X1Y4.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.413|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 536 paths, 0 nets, and 106 connections

Design statistics:
   Minimum period:   4.413ns{1}   (Maximum frequency: 226.603MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 09 11:36:14 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 217 MB



