Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\workspace\qprojects\eth2opt_ctrl\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_cmupll_core\a10_sata_xcvr_cmupll_core.qsys --synthesis=VERILOG --output-directory=D:\workspace\qprojects\eth2opt_ctrl\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_cmupll_core\a10_sata_xcvr_cmupll_core --family="Arria 10" --part=10AX016C3U19I2SG
Progress: Loading a10_sata_xcvr_cmupll_core/a10_sata_xcvr_cmupll_core.qsys
Progress: Reading input file
Progress: Adding xcvr_cdr_pll_a10_0 [altera_xcvr_cdr_pll_a10 17.1]
Progress: Parameterizing module xcvr_cdr_pll_a10_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: a10_sata_xcvr_cmupll_core.xcvr_cdr_pll_a10_0: Please note that the Arria 10 Transceiver CMU PLL does not support feedback compensation bonding or xN/x6 clock line usage (bonded or non-bonded modes).
Info: a10_sata_xcvr_cmupll_core.xcvr_cdr_pll_a10_0: For the selected device(10AX016C3U19I2SG), transceiver PLL speed grade is 3.
Info: a10_sata_xcvr_cmupll_core: "Transforming system: a10_sata_xcvr_cmupll_core"
Info: a10_sata_xcvr_cmupll_core: Running transform generation_view_transform
Info: a10_sata_xcvr_cmupll_core: Running transform generation_view_transform took 0.000s
Info: xcvr_cdr_pll_a10_0: Running transform generation_view_transform
Info: xcvr_cdr_pll_a10_0: Running transform generation_view_transform took 0.000s
Info: a10_sata_xcvr_cmupll_core: Running transform merlin_avalon_transform
Info: a10_sata_xcvr_cmupll_core: Running transform merlin_avalon_transform took 0.036s
Info: a10_sata_xcvr_cmupll_core: "Naming system components in system: a10_sata_xcvr_cmupll_core"
Info: a10_sata_xcvr_cmupll_core: "Processing generation queue"
Info: a10_sata_xcvr_cmupll_core: "Generating: a10_sata_xcvr_cmupll_core"
Info: a10_sata_xcvr_cmupll_core: "Generating: altera_xcvr_cdr_pll_a10"
Info: xcvr_cdr_pll_a10_0: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: xcvr_cdr_pll_a10_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: xcvr_cdr_pll_a10_0: add_fileset_file ./altera_xcvr_cdr_pll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_cdr_pll_a10.sv
Info: xcvr_cdr_pll_a10_0: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: xcvr_cdr_pll_a10_0: add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv
Info: xcvr_cdr_pll_a10_0: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv
Info: xcvr_cdr_pll_a10_0: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv
Info: a10_sata_xcvr_cmupll_core: Done "a10_sata_xcvr_cmupll_core" with 2 modules, 10 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
