

================================================================
== Vivado HLS Report for 'set'
================================================================
* Date:           Tue Feb 02 21:35:59 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        set
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.50|      7.44|        1.06|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 7.44ns
ST_1: val_read [1/1] 0.00ns
:0  %val_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %val_r)

ST_1: key_read [1/1] 0.00ns
:1  %key_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %key)

ST_1: data_read [1/1] 0.00ns
:2  %data_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data)

ST_1: data1 [1/1] 0.00ns
:3  %data1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %data_read, i32 2, i32 31)

ST_1: stg_7 [2/2] 7.44ns
:11  call fastcc void @set_assign_val(i32* %gmem, i30 %data1, i32 %key_read, i32 %val_read)


 <State 2>: 0.00ns
ST_2: stg_8 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !1

ST_2: stg_9 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %key) nounwind, !map !7

ST_2: stg_10 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %val_r) nounwind, !map !13

ST_2: stg_11 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !17

ST_2: stg_12 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @set_str) nounwind

ST_2: stg_13 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 65535, [1 x i8]* @p_str) nounwind

ST_2: stg_14 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [7 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_2: stg_15 [1/2] 0.00ns
:11  call fastcc void @set_assign_val(i32* %gmem, i30 %data1, i32 %key_read, i32 %val_read)

ST_2: stg_16 [1/1] 0.00ns
:12  ret i32 0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x26da660; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x26daed0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ key]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x26dab70; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ val_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x26da810; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
val_read  (read         ) [ 001]
key_read  (read         ) [ 001]
data_read (read         ) [ 000]
data1     (partselect   ) [ 001]
stg_8     (specbitsmap  ) [ 000]
stg_9     (specbitsmap  ) [ 000]
stg_10    (specbitsmap  ) [ 000]
stg_11    (specbitsmap  ) [ 000]
stg_12    (spectopmodule) [ 000]
stg_13    (speclatency  ) [ 000]
stg_14    (specinterface) [ 000]
stg_15    (call         ) [ 000]
stg_16    (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="key">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="val_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="set_assign_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="set_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="val_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="key_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="data_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_set_assign_val_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="30" slack="0"/>
<pin id="62" dir="0" index="3" bw="32" slack="0"/>
<pin id="63" dir="0" index="4" bw="32" slack="0"/>
<pin id="64" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_7/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="data1_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="30" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="0" index="2" bw="3" slack="0"/>
<pin id="73" dir="0" index="3" bw="6" slack="0"/>
<pin id="74" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data1/1 "/>
</bind>
</comp>

<comp id="80" class="1005" name="val_read_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_read "/>
</bind>
</comp>

<comp id="85" class="1005" name="key_read_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="1"/>
<pin id="87" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="key_read "/>
</bind>
</comp>

<comp id="90" class="1005" name="data1_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="30" slack="1"/>
<pin id="92" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="data1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="67"><net_src comp="46" pin="2"/><net_sink comp="58" pin=3"/></net>

<net id="68"><net_src comp="40" pin="2"/><net_sink comp="58" pin=4"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="76"><net_src comp="52" pin="2"/><net_sink comp="69" pin=1"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="69" pin=2"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="69" pin=3"/></net>

<net id="79"><net_src comp="69" pin="4"/><net_sink comp="58" pin=2"/></net>

<net id="83"><net_src comp="40" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="58" pin=4"/></net>

<net id="88"><net_src comp="46" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="58" pin=3"/></net>

<net id="93"><net_src comp="69" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="58" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {1 2 }
  - Chain level:
	State 1
		stg_7 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   call   | grp_set_assign_val_fu_58 |  3.142  |    32   |    64   |
|----------|--------------------------|---------|---------|---------|
|          |    val_read_read_fu_40   |    0    |    0    |    0    |
|   read   |    key_read_read_fu_46   |    0    |    0    |    0    |
|          |   data_read_read_fu_52   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|        data1_fu_69       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |  3.142  |    32   |    64   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|  data1_reg_90 |   30   |
|key_read_reg_85|   32   |
|val_read_reg_80|   32   |
+---------------+--------+
|     Total     |   94   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
| grp_set_assign_val_fu_58 |  p2  |   2  |  30  |   60   ||    30   |
| grp_set_assign_val_fu_58 |  p3  |   2  |  32  |   64   ||    32   |
| grp_set_assign_val_fu_58 |  p4  |   2  |  32  |   64   ||    32   |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   188  ||  4.713  ||    94   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   32   |   64   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   94   |
|  Register |    -   |   94   |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   126  |   158  |
+-----------+--------+--------+--------+
