{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 0,
    "design__inferred_latch__count": 0,
    "design__instance__count": 1721,
    "design__instance__area": 9669.27,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 16,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.00040685769636183977,
    "power__switching__total": 0.00030523736495524645,
    "power__leakage__total": 1.0765915270383175e-08,
    "power__total": 0.0007121058297343552,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.025417169088858813,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.025417169088858813,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.752929850889272,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 8.92510091094912,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 43,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 16,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.03629030512149226,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.03629030512149226,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 1.6970937357995532,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 2.6589478038622216,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 16,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.0193717825041947,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.0193717825041947,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.3829646708149781,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 11.015043411386825,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count": 47,
    "design__max_fanout_violation__count": 16,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.01662772744334837,
    "clock__skew__worst_setup": -0.040887794307642146,
    "timing__hold__ws": 0.3699462507711887,
    "timing__setup__ws": 2.4198661537288118,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": Infinity,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": Infinity,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 170.0 170.0",
    "design__core__bbox": "5.52 10.88 164.22 157.76",
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__io": 44,
    "design__die__area": 28900,
    "design__core__area": 23309.9,
    "design__instance__count__stdcell": 1721,
    "design__instance__area__stdcell": 9669.27,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.414815,
    "design__instance__utilization__stdcell": 0.414815,
    "design__power_grid_violation__count__net:vssd1": 0,
    "design__power_grid_violation__count__net:vccd1": 0,
    "design__power_grid_violation__count": 0,
    "floorplan__design__io": 42,
    "design__io__hpwl": 1226093,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 57065.1,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 31,
    "antenna__violating__nets": 12,
    "antenna__violating__pins": 12,
    "route__antenna_violation__count": 12,
    "route__net": 1393,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 1525,
    "route__wirelength__iter:1": 66779,
    "route__drc_errors__iter:2": 1030,
    "route__wirelength__iter:2": 66425,
    "route__drc_errors__iter:3": 1097,
    "route__wirelength__iter:3": 66316,
    "route__drc_errors__iter:4": 254,
    "route__wirelength__iter:4": 66318,
    "route__drc_errors__iter:5": 24,
    "route__wirelength__iter:5": 66336,
    "route__drc_errors__iter:6": 14,
    "route__wirelength__iter:6": 66332,
    "route__drc_errors__iter:7": 0,
    "route__wirelength__iter:7": 66328,
    "route__drc_errors": 0,
    "route__wirelength": 66328,
    "route__vias": 11763,
    "route__vias__singlecut": 11763,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 423.11,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 2,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 2,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 2,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 16,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.022006758149786632,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.022006758149786632,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.7382847320237956,
    "timing__setup__ws__corner:min_tt_025C_1v80": 9.051510908108058,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 2,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 17,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 16,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.032192527332858975,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.032192527332858975,
    "timing__hold__ws__corner:min_ss_100C_1v60": 1.658440320903313,
    "timing__setup__ws__corner:min_ss_100C_1v60": 2.8900020972113527,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 2,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 16,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.01662772744334837,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.01662772744334837,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.3699462507711887,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 11.032352232919468,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 2,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 16,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.0289780430075987,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.0289780430075987,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.7547557792383626,
    "timing__setup__ws__corner:max_tt_025C_1v80": 8.800226574321274,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 2,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 47,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 16,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.040887794307642146,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.040887794307642146,
    "timing__hold__ws__corner:max_ss_100C_1v60": 1.736599579958209,
    "timing__setup__ws__corner:max_ss_100C_1v60": 2.4198661537288118,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 2,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 16,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.022406716005719425,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.022406716005719425,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.39825377456410144,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 10.997151056615936,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 2,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 2,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.79935,
    "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 1.79983,
    "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 0.000650729,
    "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000763144,
    "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 0.000160302,
    "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000763144,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 0.000174,
    "ir__drop__worst": 0.000651,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}