

================================================================
== Vitis HLS Report for 'srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6'
================================================================
* Date:           Sun Oct 12 22:06:28 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.183 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2407|     2407|  24.070 us|  24.070 us|  2407|  2407|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6  |     2405|     2405|         9|          3|          3|   800|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     590|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     155|    -|
|Register         |        -|     -|     166|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     166|     745|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln19_1_fu_290_p2      |         +|   0|  0|  13|           6|           1|
    |add_ln19_fu_275_p2        |         +|   0|  0|  17|          10|           1|
    |add_ln20_1_fu_644_p2      |         +|   0|  0|  13|           6|           1|
    |add_ln20_fu_412_p2        |         +|   0|  0|  10|           3|           1|
    |add_ln21_2_fu_366_p2      |         +|   0|  0|  16|           9|           3|
    |add_ln21_3_fu_472_p2      |         +|   0|  0|  10|           3|           2|
    |add_ln21_4_fu_482_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln21_fu_221_p2        |         +|   0|  0|  10|           3|           3|
    |add_ln23_fu_638_p2        |         +|   0|  0|  10|           3|           1|
    |add_ln25_fu_575_p2        |         +|   0|  0|  10|           3|           3|
    |add_ln28_1_fu_444_p2      |         +|   0|  0|  18|           9|           9|
    |add_ln28_2_fu_466_p2      |         +|   0|  0|  18|          10|          10|
    |add_ln28_3_fu_532_p2      |         +|   0|  0|  23|          16|          16|
    |add_ln28_4_fu_564_p2      |         +|   0|  0|  18|          10|          10|
    |add_ln28_5_fu_627_p2      |         +|   0|  0|  21|          21|          21|
    |add_ln28_fu_360_p2        |         +|   0|  0|  18|           9|           9|
    |ix_raw_fu_585_p2          |         +|   0|  0|  17|          10|          10|
    |iy_raw_fu_231_p2          |         +|   0|  0|  17|          10|          10|
    |sub_ln28_1_fu_554_p2      |         -|   0|  0|  21|          21|          21|
    |sub_ln28_fu_338_p2        |         -|   0|  0|  22|          15|          15|
    |and_ln19_fu_406_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln19_fu_269_p2       |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln200_1_fu_591_p2    |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln200_2_fu_488_p2    |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln200_fu_237_p2      |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln20_fu_296_p2       |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln224_1_fu_609_p2    |      icmp|   0|  0|  17|          10|           1|
    |icmp_ln224_2_fu_372_p2    |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln224_3_fu_506_p2    |      icmp|   0|  0|  17|          10|           1|
    |icmp_ln224_fu_255_p2      |      icmp|   0|  0|  17|          10|           1|
    |icmp_ln23_fu_400_p2       |      icmp|   0|  0|  10|           3|           3|
    |or_ln20_fu_418_p2         |        or|   0|  0|   2|           1|           1|
    |ix_fu_615_p3              |    select|   0|  0|   9|           1|           9|
    |iy_fu_261_p3              |    select|   0|  0|   9|           1|           9|
    |select_ln19_1_fu_310_p3   |    select|   0|  0|   6|           1|           6|
    |select_ln19_2_fu_386_p3   |    select|   0|  0|   9|           1|           9|
    |select_ln19_fu_302_p3     |    select|   0|  0|   3|           1|           1|
    |select_ln20_1_fu_432_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln20_2_fu_520_p3   |    select|   0|  0|   9|           1|           9|
    |select_ln20_3_fu_650_p3   |    select|   0|  0|   6|           1|           1|
    |select_ln20_fu_424_p3     |    select|   0|  0|   3|           1|           1|
    |select_ln224_1_fu_597_p3  |    select|   0|  0|  10|           1|           8|
    |select_ln224_2_fu_494_p3  |    select|   0|  0|  10|           1|           8|
    |select_ln224_fu_243_p3    |    select|   0|  0|  10|           1|           8|
    |select_ln22_1_fu_512_p3   |    select|   0|  0|   9|           1|           9|
    |select_ln22_fu_378_p3     |    select|   0|  0|   9|           1|           9|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln19_fu_394_p2        |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 590|         293|         298|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |acc_fu_90                               |   9|          2|   32|         64|
    |ap_NS_fsm                               |  20|          4|    1|          4|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_load_1             |   9|          2|   32|         64|
    |ap_sig_allocacmp_ic_load                |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten60_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten99_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_kx_load                |   9|          2|    3|          6|
    |ap_sig_allocacmp_ky_1                   |   9|          2|    3|          6|
    |ic_fu_106                               |   9|          2|    6|         12|
    |indvar_flatten60_fu_102                 |   9|          2|    6|         12|
    |indvar_flatten99_fu_110                 |   9|          2|   10|         20|
    |kx_fu_94                                |   9|          2|    3|          6|
    |ky_fu_98                                |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 155|         34|  124|        250|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_fu_90                         |  32|   0|   32|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |conv3_weights_load_reg_762        |  32|   0|   32|          0|
    |feat2_load_reg_757                |  32|   0|   32|          0|
    |ic_fu_106                         |   6|   0|    6|          0|
    |icmp_ln19_reg_743                 |   1|   0|    1|          0|
    |icmp_ln19_reg_743_pp0_iter1_reg   |   1|   0|    1|          0|
    |indvar_flatten60_fu_102           |   6|   0|    6|          0|
    |indvar_flatten99_fu_110           |  10|   0|   10|          0|
    |kx_fu_94                          |   3|   0|    3|          0|
    |ky_fu_98                          |   3|   0|    3|          0|
    |mul_i1_reg_772                    |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 166|   0|  166|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6|  return value|
|grp_fu_479_p_din0       |  out|   32|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6|  return value|
|grp_fu_479_p_din1       |  out|   32|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6|  return value|
|grp_fu_479_p_opcode     |  out|    2|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6|  return value|
|grp_fu_479_p_dout0      |   in|   32|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6|  return value|
|grp_fu_479_p_ce         |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6|  return value|
|grp_fu_483_p_din0       |  out|   32|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6|  return value|
|grp_fu_483_p_din1       |  out|   32|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6|  return value|
|grp_fu_483_p_dout0      |   in|   32|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6|  return value|
|grp_fu_483_p_ce         |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6|  return value|
|acc_1                   |   in|   32|     ap_none|                                                           acc_1|        scalar|
|zext_ln14_1             |   in|    8|     ap_none|                                                     zext_ln14_1|        scalar|
|conv3_weights_address0  |  out|   10|   ap_memory|                                                   conv3_weights|         array|
|conv3_weights_ce0       |  out|    1|   ap_memory|                                                   conv3_weights|         array|
|conv3_weights_q0        |   in|   32|   ap_memory|                                                   conv3_weights|         array|
|zext_ln15_2             |   in|    8|     ap_none|                                                     zext_ln15_2|        scalar|
|acc_5_out               |  out|   32|      ap_vld|                                                       acc_5_out|       pointer|
|acc_5_out_ap_vld        |  out|    1|      ap_vld|                                                       acc_5_out|       pointer|
|feat2_address0          |  out|   21|   ap_memory|                                                           feat2|         array|
|feat2_ce0               |  out|    1|   ap_memory|                                                           feat2|         array|
|feat2_q0                |   in|   32|   ap_memory|                                                           feat2|         array|
+------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

