#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun  3 17:02:23 2024
# Process ID: 11696
# Current directory: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20456 C:\Users\Half Blood Prince\Desktop\Multi-Cycle-MIPS-Basic-IO2\Multi-Cycle-MIPS-Basic-IO.xpr
# Log file: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/vivado.log
# Journal file: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Applications/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 728.535 ; gain = 104.480
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_IO_NEXYS_A7_100T' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_IO_NEXYS_A7_100T_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol Add_Overflow, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Sign, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Carry, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALUcontrol.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4_Marked.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4_Marked
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/new/CLK_DIV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/DataPath_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/DataRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Decoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Extender.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/InstructionRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MIPS_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX3X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX6X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX6X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/MUX7SEG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX7SEG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MemoryDecoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryDecoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Memory_IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ProgramCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/RegisterFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Top_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_IO_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sim_1/new/TestBench_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_IO_NEXYS_A7_100T
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 844.012 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xelab -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv
Compiling module xil_defaultlib.CLK_div(N=100000)
Compiling module xil_defaultlib.Decoder_NEXYS_A7_100T
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.DataRegister
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX4X32_PC
Compiling module xil_defaultlib.MUX2X5
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.MUX3X32_Data
Compiling module xil_defaultlib.MUX4X32_Data
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.CLA4
Compiling module xil_defaultlib.CLA4_Marked
Compiling module xil_defaultlib.CLA32
Compiling module xil_defaultlib.MUX2X1
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.MUX6X32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataPath_NEXYS_A7_100T
Compiling module xil_defaultlib.MIPS_NEXYS_A7_100T
Compiling module xil_defaultlib.Memory_IO
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.MUX7SEG
Compiling module xil_defaultlib.MemoryDecoder_NEXYS_A7_100T
Compiling module xil_defaultlib.Top_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.TestBench_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_IO_NEXYS_A7_100T_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Half -notrace
invalid command name "[1028:4010][2023-06-15T18:36:18]i001:"
    while executing
"[1028:4010][2023-06-15T18:36:18]i001: Burn v3.10.4.4718, Windows v10.0 (Build 22000: Service Pack 0), path: C:\WINDOWS\Temp\{20909DB1-EEE9-4163-A0E7-9..."
    (file "C:/Users/Half" line 1)
INFO: [Common 17-206] Exiting Webtalk at Mon Jun  3 17:06:18 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_IO_NEXYS_A7_100T_behav -key {Behavioral:sim_1:Functional:TestBench_IO_NEXYS_A7_100T} -tclbatch {TestBench_IO_NEXYS_A7_100T.tcl} -view {{C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/TestBench_IO_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/TestBench_IO_behav.wcfg}
WARNING: Simulation object /TestBench_IO/clk was not found in the design.
WARNING: Simulation object /TestBench_IO/reset was not found in the design.
WARNING: Simulation object /TestBench_IO/buttonL was not found in the design.
WARNING: Simulation object /TestBench_IO/buttonR was not found in the design.
WARNING: Simulation object /TestBench_IO/switch was not found in the design.
WARNING: Simulation object /TestBench_IO/AN was not found in the design.
WARNING: Simulation object /TestBench_IO/A2G was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/digit was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/mux7seg/current_digit was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/mux7seg/refresh_counter was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/pReadData was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/MemReadData was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/ReadData was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/ReadData_select was not found in the design.
source TestBench_IO_NEXYS_A7_100T.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_IO_NEXYS_A7_100T_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 844.012 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_IO_NEXYS_A7_100T' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_IO_NEXYS_A7_100T_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol Add_Overflow, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Sign, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Carry, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALUcontrol.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4_Marked.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4_Marked
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/new/CLK_DIV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/DataPath_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/DataRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Decoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Extender.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/InstructionRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MIPS_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX3X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX6X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX6X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/MUX7SEG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX7SEG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MemoryDecoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryDecoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Memory_IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ProgramCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/RegisterFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Top_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_IO_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sim_1/new/TestBench_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_IO_NEXYS_A7_100T
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 844.012 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 844.012 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xelab -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv
Compiling module xil_defaultlib.CLK_div(N=100000)
Compiling module xil_defaultlib.Decoder_NEXYS_A7_100T
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.DataRegister
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX4X32_PC
Compiling module xil_defaultlib.MUX2X5
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.MUX3X32_Data
Compiling module xil_defaultlib.MUX4X32_Data
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.CLA4
Compiling module xil_defaultlib.CLA4_Marked
Compiling module xil_defaultlib.CLA32
Compiling module xil_defaultlib.MUX2X1
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.MUX6X32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataPath_NEXYS_A7_100T
Compiling module xil_defaultlib.MIPS_NEXYS_A7_100T
Compiling module xil_defaultlib.Memory_IO
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.MUX7SEG
Compiling module xil_defaultlib.MemoryDecoder_NEXYS_A7_100T
Compiling module xil_defaultlib.Top_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.TestBench_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_IO_NEXYS_A7_100T_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 844.012 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_IO_NEXYS_A7_100T' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_IO_NEXYS_A7_100T_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol Add_Overflow, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Sign, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Carry, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALUcontrol.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4_Marked.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4_Marked
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/new/CLK_DIV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/DataPath_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/DataRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Decoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Extender.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/InstructionRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MIPS_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX3X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX6X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX6X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/MUX7SEG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX7SEG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MemoryDecoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryDecoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Memory_IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ProgramCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/RegisterFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Top_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_IO_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sim_1/new/TestBench_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_IO_NEXYS_A7_100T
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 844.012 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 844.012 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xelab -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv
Compiling module xil_defaultlib.CLK_div(N=1)
Compiling module xil_defaultlib.Decoder_NEXYS_A7_100T
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.DataRegister
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX4X32_PC
Compiling module xil_defaultlib.MUX2X5
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.MUX3X32_Data
Compiling module xil_defaultlib.MUX4X32_Data
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.CLA4
Compiling module xil_defaultlib.CLA4_Marked
Compiling module xil_defaultlib.CLA32
Compiling module xil_defaultlib.MUX2X1
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.MUX6X32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataPath_NEXYS_A7_100T
Compiling module xil_defaultlib.MIPS_NEXYS_A7_100T
Compiling module xil_defaultlib.Memory_IO
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.MUX7SEG
Compiling module xil_defaultlib.MemoryDecoder_NEXYS_A7_100T
Compiling module xil_defaultlib.Top_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.TestBench_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_IO_NEXYS_A7_100T_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 844.012 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_IO_NEXYS_A7_100T' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_IO_NEXYS_A7_100T_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol Add_Overflow, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Sign, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Carry, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALUcontrol.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4_Marked.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4_Marked
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/new/CLK_DIV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/DataPath_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/DataRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Decoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Extender.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/InstructionRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MIPS_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX3X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX6X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX6X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/MUX7SEG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX7SEG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MemoryDecoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryDecoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Memory_IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ProgramCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/RegisterFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Top_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_IO_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sim_1/new/TestBench_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_IO_NEXYS_A7_100T
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 844.012 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 844.012 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xelab -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv
Compiling module xil_defaultlib.CLK_div(N=2)
Compiling module xil_defaultlib.Decoder_NEXYS_A7_100T
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.DataRegister
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX4X32_PC
Compiling module xil_defaultlib.MUX2X5
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.MUX3X32_Data
Compiling module xil_defaultlib.MUX4X32_Data
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.CLA4
Compiling module xil_defaultlib.CLA4_Marked
Compiling module xil_defaultlib.CLA32
Compiling module xil_defaultlib.MUX2X1
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.MUX6X32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataPath_NEXYS_A7_100T
Compiling module xil_defaultlib.MIPS_NEXYS_A7_100T
Compiling module xil_defaultlib.Memory_IO
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.MUX7SEG
Compiling module xil_defaultlib.MemoryDecoder_NEXYS_A7_100T
Compiling module xil_defaultlib.Top_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.TestBench_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_IO_NEXYS_A7_100T_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 844.012 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_IO_NEXYS_A7_100T' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_IO_NEXYS_A7_100T_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol Add_Overflow, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Sign, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Carry, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALUcontrol.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4_Marked.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4_Marked
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/new/CLK_DIV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/DataPath_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/DataRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Decoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Extender.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/InstructionRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MIPS_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX3X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX6X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX6X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/MUX7SEG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX7SEG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MemoryDecoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryDecoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Memory_IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ProgramCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/RegisterFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Top_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_IO_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sim_1/new/TestBench_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_IO_NEXYS_A7_100T
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 844.012 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 844.012 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xelab -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv
Compiling module xil_defaultlib.CLK_div(N=5)
Compiling module xil_defaultlib.Decoder_NEXYS_A7_100T
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.DataRegister
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX4X32_PC
Compiling module xil_defaultlib.MUX2X5
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.MUX3X32_Data
Compiling module xil_defaultlib.MUX4X32_Data
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.CLA4
Compiling module xil_defaultlib.CLA4_Marked
Compiling module xil_defaultlib.CLA32
Compiling module xil_defaultlib.MUX2X1
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.MUX6X32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataPath_NEXYS_A7_100T
Compiling module xil_defaultlib.MIPS_NEXYS_A7_100T
Compiling module xil_defaultlib.Memory_IO
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.MUX7SEG
Compiling module xil_defaultlib.MemoryDecoder_NEXYS_A7_100T
Compiling module xil_defaultlib.Top_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.TestBench_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_IO_NEXYS_A7_100T_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 844.012 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jun  3 17:14:20 2024] Launched synth_1...
Run output will be captured here: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/synth_1/runme.log
[Mon Jun  3 17:14:20 2024] Launched impl_1...
Run output will be captured here: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1093.512 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.253 . Memory (MB): peak = 1772.250 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1772.250 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1772.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM64M => RAM64M (RAMD64E(x4)): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1896.074 ; gain = 1042.863
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2004.406 ; gain = 13.246
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF435A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3206.227 ; gain = 1201.820
set_property PROGRAM.FILE {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/Top_IO_NEXYS_A7_100T.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/Top_IO_NEXYS_A7_100T.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_compile_order -fileset sources_1
reset_run synth_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_IO_NEXYS_A7_100T' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_IO_NEXYS_A7_100T_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol Add_Overflow, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Sign, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Carry, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALUcontrol.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4_Marked.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4_Marked
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/new/CLK_DIV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/DataPath_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/DataRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Decoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Extender.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/InstructionRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MIPS_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX3X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX6X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX6X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/MUX7SEG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX7SEG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MemoryDecoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryDecoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Memory_IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ProgramCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/RegisterFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Top_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_IO_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sim_1/new/TestBench_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_IO_NEXYS_A7_100T
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3274.094 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xelab -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv
Compiling module xil_defaultlib.CLK_div
Compiling module xil_defaultlib.Decoder_NEXYS_A7_100T
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.DataRegister
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX4X32_PC
Compiling module xil_defaultlib.MUX2X5
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.MUX3X32_Data
Compiling module xil_defaultlib.MUX4X32_Data
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.CLA4
Compiling module xil_defaultlib.CLA4_Marked
Compiling module xil_defaultlib.CLA32
Compiling module xil_defaultlib.MUX2X1
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.MUX6X32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataPath_NEXYS_A7_100T
Compiling module xil_defaultlib.MIPS_NEXYS_A7_100T
Compiling module xil_defaultlib.Memory_IO
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.MUX7SEG
Compiling module xil_defaultlib.MemoryDecoder_NEXYS_A7_100T
Compiling module xil_defaultlib.Top_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.TestBench_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_IO_NEXYS_A7_100T_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_IO_NEXYS_A7_100T_behav -key {Behavioral:sim_1:Functional:TestBench_IO_NEXYS_A7_100T} -tclbatch {TestBench_IO_NEXYS_A7_100T.tcl} -view {{C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/TestBench_IO_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/TestBench_IO_behav.wcfg}
WARNING: Simulation object /TestBench_IO/clk was not found in the design.
WARNING: Simulation object /TestBench_IO/reset was not found in the design.
WARNING: Simulation object /TestBench_IO/buttonL was not found in the design.
WARNING: Simulation object /TestBench_IO/buttonR was not found in the design.
WARNING: Simulation object /TestBench_IO/switch was not found in the design.
WARNING: Simulation object /TestBench_IO/AN was not found in the design.
WARNING: Simulation object /TestBench_IO/A2G was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/digit was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/mux7seg/current_digit was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/mux7seg/refresh_counter was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/pReadData was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/MemReadData was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/ReadData was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/ReadData_select was not found in the design.
source TestBench_IO_NEXYS_A7_100T.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_IO_NEXYS_A7_100T_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 3280.488 ; gain = 6.395
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_IO_NEXYS_A7_100T' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_IO_NEXYS_A7_100T_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol Add_Overflow, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Sign, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Carry, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALUcontrol.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4_Marked.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4_Marked
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/new/CLK_DIV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/DataPath_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/DataRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Decoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Extender.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/InstructionRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MIPS_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX3X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX6X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX6X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/MUX7SEG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX7SEG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MemoryDecoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryDecoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Memory_IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ProgramCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/RegisterFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Top_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_IO_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sim_1/new/TestBench_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_IO_NEXYS_A7_100T
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3284.125 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3284.125 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xelab -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv
Compiling module xil_defaultlib.CLK_div
Compiling module xil_defaultlib.Decoder_NEXYS_A7_100T
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.DataRegister
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX4X32_PC
Compiling module xil_defaultlib.MUX2X5
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.MUX3X32_Data
Compiling module xil_defaultlib.MUX4X32_Data
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.CLA4
Compiling module xil_defaultlib.CLA4_Marked
Compiling module xil_defaultlib.CLA32
Compiling module xil_defaultlib.MUX2X1
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.MUX6X32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataPath_NEXYS_A7_100T
Compiling module xil_defaultlib.MIPS_NEXYS_A7_100T
Compiling module xil_defaultlib.Memory_IO
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.MUX7SEG
Compiling module xil_defaultlib.MemoryDecoder_NEXYS_A7_100T
Compiling module xil_defaultlib.Top_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.TestBench_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_IO_NEXYS_A7_100T_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3284.125 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_IO_NEXYS_A7_100T' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_IO_NEXYS_A7_100T_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol Add_Overflow, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Sign, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Carry, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALUcontrol.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4_Marked.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4_Marked
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/new/CLK_DIV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/DataPath_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/DataRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Decoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Extender.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/InstructionRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MIPS_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX3X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX6X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX6X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/MUX7SEG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX7SEG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MemoryDecoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryDecoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Memory_IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ProgramCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/RegisterFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Top_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_IO_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sim_1/new/TestBench_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_IO_NEXYS_A7_100T
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3286.199 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3286.199 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xelab -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv
Compiling module xil_defaultlib.CLK_div
Compiling module xil_defaultlib.Decoder_NEXYS_A7_100T
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.DataRegister
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.MUX4X32_PC
Compiling module xil_defaultlib.MUX2X5
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.MUX3X32_Data
Compiling module xil_defaultlib.MUX4X32_Data
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.CLA4
Compiling module xil_defaultlib.CLA4_Marked
Compiling module xil_defaultlib.CLA32
Compiling module xil_defaultlib.MUX2X1
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.MUX6X32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataPath_NEXYS_A7_100T
Compiling module xil_defaultlib.MIPS_NEXYS_A7_100T
Compiling module xil_defaultlib.Memory_IO
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.MUX7SEG
Compiling module xil_defaultlib.MemoryDecoder_NEXYS_A7_100T
Compiling module xil_defaultlib.Top_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.TestBench_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_IO_NEXYS_A7_100T_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3286.199 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/TestBench_IO_NEXYS_A7_100T/top_nexys/mips}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/TestBench_IO_NEXYS_A7_100T/top_nexys/MemoryDecoder_Nexys}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_IO_NEXYS_A7_100T' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_IO_NEXYS_A7_100T_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xelab -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3286.305 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jun  3 17:27:16 2024] Launched synth_1...
Run output will be captured here: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/synth_1/runme.log
[Mon Jun  3 17:27:16 2024] Launched impl_1...
Run output will be captured here: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3343.129 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.353 . Memory (MB): peak = 3350.820 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.354 . Memory (MB): peak = 3350.820 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3350.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM64M => RAM64M (RAMD64E(x4)): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3350.820 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF435A
set_property PROGRAM.FILE {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/Top_IO_NEXYS_A7_100T.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/Top_IO_NEXYS_A7_100T.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jun  3 17:33:48 2024] Launched synth_1...
Run output will be captured here: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/synth_1/runme.log
[Mon Jun  3 17:33:48 2024] Launched impl_1...
Run output will be captured here: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/runme.log
close_design
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3367.371 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF435A
set_property PROGRAM.FILE {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/Top_IO_NEXYS_A7_100T.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/Top_IO_NEXYS_A7_100T.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
add_files -norecurse -scan_for_includes {{C:/Users/Half Blood Prince/Desktop/TestIO_00.dat}}
import_files -norecurse {{C:/Users/Half Blood Prince/Desktop/TestIO_00.dat}}
close [ open {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/ProgramCounter_NEXYS_A7_100T.sv} w ]
add_files {{C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/ProgramCounter_NEXYS_A7_100T.sv}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Memory_NEXYS_A7_100T.sv} w ]
add_files {{C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Memory_NEXYS_A7_100T.sv}}
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_IO_NEXYS_A7_100T' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO_00.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_IO_NEXYS_A7_100T_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol Add_Overflow, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Sign, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Carry, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALUcontrol.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4_Marked.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4_Marked
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/new/CLK_DIV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/DataPath_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/DataRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Decoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Extender.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/InstructionRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MIPS_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX3X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX6X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX6X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/MUX7SEG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX7SEG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MemoryDecoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryDecoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Memory_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/ProgramCounter_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/RegisterFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Top_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_IO_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sim_1/new/TestBench_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_IO_NEXYS_A7_100T
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3367.371 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xelab -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv
Compiling module xil_defaultlib.CLK_div
Compiling module xil_defaultlib.Decoder_NEXYS_A7_100T
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.DataRegister
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.ProgramCounter_NEXYS_A7_100T
Compiling module xil_defaultlib.MUX4X32_PC
Compiling module xil_defaultlib.MUX2X5
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.MUX3X32_Data
Compiling module xil_defaultlib.MUX4X32_Data
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.CLA4
Compiling module xil_defaultlib.CLA4_Marked
Compiling module xil_defaultlib.CLA32
Compiling module xil_defaultlib.MUX2X1
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.MUX6X32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataPath_NEXYS_A7_100T
Compiling module xil_defaultlib.MIPS_NEXYS_A7_100T
Compiling module xil_defaultlib.Memory_NEXYS_A7_100T
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.MUX7SEG
Compiling module xil_defaultlib.MemoryDecoder_NEXYS_A7_100T
Compiling module xil_defaultlib.Top_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.TestBench_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_IO_NEXYS_A7_100T_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_IO_NEXYS_A7_100T_behav -key {Behavioral:sim_1:Functional:TestBench_IO_NEXYS_A7_100T} -tclbatch {TestBench_IO_NEXYS_A7_100T.tcl} -view {{C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/TestBench_IO_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/TestBench_IO_behav.wcfg}
WARNING: Simulation object /TestBench_IO/clk was not found in the design.
WARNING: Simulation object /TestBench_IO/reset was not found in the design.
WARNING: Simulation object /TestBench_IO/buttonL was not found in the design.
WARNING: Simulation object /TestBench_IO/buttonR was not found in the design.
WARNING: Simulation object /TestBench_IO/switch was not found in the design.
WARNING: Simulation object /TestBench_IO/AN was not found in the design.
WARNING: Simulation object /TestBench_IO/A2G was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/digit was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/mux7seg/current_digit was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/mux7seg/refresh_counter was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/pReadData was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/MemReadData was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/ReadData was not found in the design.
WARNING: Simulation object /TestBench_IO/top_IO/MemoryDecoder/ReadData_select was not found in the design.
source TestBench_IO_NEXYS_A7_100T.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_IO_NEXYS_A7_100T_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 3367.371 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_IO_NEXYS_A7_100T' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO_00.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_IO_NEXYS_A7_100T_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol Add_Overflow, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Sign, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Carry, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALUcontrol.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4_Marked.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4_Marked
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/new/CLK_DIV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/DataPath_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/DataRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Decoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Extender.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/InstructionRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MIPS_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX3X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX6X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX6X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/MUX7SEG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX7SEG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MemoryDecoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryDecoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Memory_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/ProgramCounter_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/RegisterFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Top_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_IO_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sim_1/new/TestBench_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_IO_NEXYS_A7_100T
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3367.371 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3367.371 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xelab -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv
Compiling module xil_defaultlib.CLK_div
Compiling module xil_defaultlib.Decoder_NEXYS_A7_100T
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.DataRegister
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.ProgramCounter_NEXYS_A7_100T
Compiling module xil_defaultlib.MUX4X32_PC
Compiling module xil_defaultlib.MUX2X5
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.MUX3X32_Data
Compiling module xil_defaultlib.MUX4X32_Data
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.CLA4
Compiling module xil_defaultlib.CLA4_Marked
Compiling module xil_defaultlib.CLA32
Compiling module xil_defaultlib.MUX2X1
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.MUX6X32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataPath_NEXYS_A7_100T
Compiling module xil_defaultlib.MIPS_NEXYS_A7_100T
Compiling module xil_defaultlib.Memory_NEXYS_A7_100T
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.MUX7SEG
Compiling module xil_defaultlib.MemoryDecoder_NEXYS_A7_100T
Compiling module xil_defaultlib.Top_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.TestBench_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_IO_NEXYS_A7_100T_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 3367.371 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/TestBench_IO_NEXYS_A7_100T/top_nexys/mips}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/TestBench_IO_NEXYS_A7_100T/top_nexys/MemoryDecoder_Nexys}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_IO_NEXYS_A7_100T' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO_00.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_IO_NEXYS_A7_100T_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol Add_Overflow, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Sign, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Carry, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALUcontrol.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4_Marked.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4_Marked
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/new/CLK_DIV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/DataPath_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/DataRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Decoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Extender.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/InstructionRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MIPS_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX3X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX6X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX6X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/MUX7SEG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX7SEG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MemoryDecoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryDecoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Memory_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/ProgramCounter_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/RegisterFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Top_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_IO_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sim_1/new/TestBench_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_IO_NEXYS_A7_100T
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3367.371 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3367.371 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xelab -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv
Compiling module xil_defaultlib.CLK_div
Compiling module xil_defaultlib.Decoder_NEXYS_A7_100T
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.DataRegister
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.ProgramCounter_NEXYS_A7_100T
Compiling module xil_defaultlib.MUX4X32_PC
Compiling module xil_defaultlib.MUX2X5
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.MUX3X32_Data
Compiling module xil_defaultlib.MUX4X32_Data
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.CLA4
Compiling module xil_defaultlib.CLA4_Marked
Compiling module xil_defaultlib.CLA32
Compiling module xil_defaultlib.MUX2X1
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.MUX6X32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataPath_NEXYS_A7_100T
Compiling module xil_defaultlib.MIPS_NEXYS_A7_100T
Compiling module xil_defaultlib.Memory_NEXYS_A7_100T
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.MUX7SEG
Compiling module xil_defaultlib.MemoryDecoder_NEXYS_A7_100T
Compiling module xil_defaultlib.Top_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.TestBench_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_IO_NEXYS_A7_100T_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3367.371 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {100000ns} -objects [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_IO_NEXYS_A7_100T' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO_00.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_IO_NEXYS_A7_100T_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xelab -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3367.371 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/TestBench_IO_NEXYS_A7_100T/top_nexys/mips/DP/Instruction}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/TestBench_IO_NEXYS_A7_100T/top_nexys/mips/DP/PC}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/TestBench_IO_NEXYS_A7_100T/top_nexys/mips/DP/ALUresult}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/TestBench_IO_NEXYS_A7_100T/top_nexys/MemoryDecoder_Nexys/mux7seg/digit}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/TestBench_IO_NEXYS_A7_100T/top_nexys/MemoryDecoder_Nexys/mux7seg/current_digit}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/TestBench_IO_NEXYS_A7_100T/top_nexys/MemoryDecoder_Nexys/mux7seg/refresh_counter}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_IO_NEXYS_A7_100T' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO_00.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_IO_NEXYS_A7_100T_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xelab -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3367.371 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/TestBench_IO_NEXYS_A7_100T/top_nexys/MemoryDecoder_Nexys/digit}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_IO_NEXYS_A7_100T' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO_00.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_IO_NEXYS_A7_100T_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xelab -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3367.371 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_IO_NEXYS_A7_100T' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO_00.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_IO_NEXYS_A7_100T_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol Add_Overflow, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Sign, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Carry, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALUcontrol.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4_Marked.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4_Marked
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/new/CLK_DIV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/DataPath_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/DataRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Decoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Extender.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/InstructionRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MIPS_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX3X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX6X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX6X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/MUX7SEG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX7SEG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MemoryDecoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryDecoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Memory_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/ProgramCounter_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/RegisterFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Top_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_IO_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sim_1/new/TestBench_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_IO_NEXYS_A7_100T
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3367.371 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3367.371 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xelab -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv
Compiling module xil_defaultlib.CLK_div
Compiling module xil_defaultlib.Decoder_NEXYS_A7_100T
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.DataRegister
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.ProgramCounter_NEXYS_A7_100T
Compiling module xil_defaultlib.MUX4X32_PC
Compiling module xil_defaultlib.MUX2X5
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.MUX3X32_Data
Compiling module xil_defaultlib.MUX4X32_Data
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.CLA4
Compiling module xil_defaultlib.CLA4_Marked
Compiling module xil_defaultlib.CLA32
Compiling module xil_defaultlib.MUX2X1
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.MUX6X32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataPath_NEXYS_A7_100T
Compiling module xil_defaultlib.MIPS_NEXYS_A7_100T
Compiling module xil_defaultlib.Memory_NEXYS_A7_100T
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.MUX7SEG
Compiling module xil_defaultlib.MemoryDecoder_NEXYS_A7_100T
Compiling module xil_defaultlib.Top_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.TestBench_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_IO_NEXYS_A7_100T_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 3367.371 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench_IO_NEXYS_A7_100T' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/TestIO_00.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_IO_NEXYS_A7_100T_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol Add_Overflow, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Sign, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2458] undeclared symbol Add_Carry, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALU.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/ALUcontrol.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/new/CLA4_Marked.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4_Marked
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/new/CLK_DIV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/DataPath_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/DataRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Decoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Extender.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/InstructionRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MIPS_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX2X5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX3X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MUX4X32_PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4X32_PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/MUX6X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX6X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/sources_1/imports/new/MUX7SEG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX7SEG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/MemoryDecoder_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryDecoder_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Memory_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/ProgramCounter_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/RegisterFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/new/Top_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_IO_NEXYS_A7_100T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.srcs/sim_1/new/TestBench_IO_NEXYS_A7_100T.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_IO_NEXYS_A7_100T
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3367.371 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3367.371 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.sim/sim_1/behav/xsim'
"xelab -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto caae246dfcdc4a1daf81e3e04cb1552d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_NEXYS_A7_100T_behav xil_defaultlib.TestBench_IO_NEXYS_A7_100T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv
Compiling module xil_defaultlib.CLK_div
Compiling module xil_defaultlib.Decoder_NEXYS_A7_100T
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.DataRegister
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.ProgramCounter_NEXYS_A7_100T
Compiling module xil_defaultlib.MUX4X32_PC
Compiling module xil_defaultlib.MUX2X5
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.MUX3X32_Data
Compiling module xil_defaultlib.MUX4X32_Data
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.CLA4
Compiling module xil_defaultlib.CLA4_Marked
Compiling module xil_defaultlib.CLA32
Compiling module xil_defaultlib.MUX2X1
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.MUX6X32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataPath_NEXYS_A7_100T
Compiling module xil_defaultlib.MIPS_NEXYS_A7_100T
Compiling module xil_defaultlib.Memory_NEXYS_A7_100T
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.MUX7SEG
Compiling module xil_defaultlib.MemoryDecoder_NEXYS_A7_100T
Compiling module xil_defaultlib.Top_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.TestBench_IO_NEXYS_A7_100T
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_IO_NEXYS_A7_100T_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3367.371 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jun  3 17:58:47 2024] Launched synth_1...
Run output will be captured here: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/synth_1/runme.log
[Mon Jun  3 17:58:47 2024] Launched impl_1...
Run output will be captured here: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3367.371 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF435A
set_property PROGRAM.FILE {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/Top_IO_NEXYS_A7_100T.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/Top_IO_NEXYS_A7_100T.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jun  3 18:02:35 2024] Launched synth_1...
Run output will be captured here: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/synth_1/runme.log
[Mon Jun  3 18:02:35 2024] Launched impl_1...
Run output will be captured here: C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3367.371 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF435A
set_property PROGRAM.FILE {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/Top_IO_NEXYS_A7_100T.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO2/Multi-Cycle-MIPS-Basic-IO.runs/impl_1/Top_IO_NEXYS_A7_100T.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF435A
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun  3 18:06:31 2024...
