Flow Status : Successful - Tue Jul 25 17:54:38 2006
Quartus II Version : 4.2 Build 157 12/07/2004 SJ Full Version
Revision Name : clk_card
Top-level Entity Name : clk_card
Family : Stratix
Device : EP1S30F780C5
Timing Models : Final
Met timing requirements : N/A
Total logic elements : 9,343 / 32,470 ( 28 % )
Total pins : 155 / 598 ( 25 % )
Total virtual pins : 0
Total memory bits : 675,840 / 3,317,184 ( 20 % )
DSP block 9-bit elements : 8 / 96 ( 8 % )
Total PLLs : 1 / 6 ( 16 % )
Total DLLs : 0 / 2 ( 0 % )
