--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml passthru.twx passthru.ncd -o passthru.twr passthru.pcf

Design file:              passthru.ncd
Physical constraint file: passthru.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: ts_fxclk = PERIOD TIMEGRP "fxclk" 48 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: ts_fxclk = PERIOD TIMEGRP "fxclk" 48 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.833ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 2.000ns (500.000MHz) (Tdcmper_CLKIN)
  Physical resource: clock_generation/dcm_sp_inst/CLKIN
  Logical resource: clock_generation/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock_generation/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 25.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.666ns
  Low pulse: 20.833ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clock_generation/dcm_sp_inst/CLKIN
  Logical resource: clock_generation/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock_generation/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 25.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.666ns
  High pulse: 20.833ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clock_generation/dcm_sp_inst/CLKIN
  Logical resource: clock_generation/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock_generation/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generation_clkdv = PERIOD TIMEGRP 
"clock_generation_clkdv" ts_fxclk /         24 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 210 paths analyzed, 68 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.842ns.
--------------------------------------------------------------------------------

Paths for end point led2_cnt_0 (SLICE_X0Y14.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     495.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt2_5 (FF)
  Destination:          led2_cnt_0 (FF)
  Requirement:          500.000ns
  Data Path Delay:      4.800ns (Levels of Logic = 2)
  Clock Path Skew:      0.143ns (0.629 - 0.486)
  Source Clock:         enc_clk rising at 0.000ns
  Destination Clock:    enc_clk rising at 500.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt2_5 to led2_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y31.BQ      Tcko                  0.525   cnt2<7>
                                                       cnt2_5
    SLICE_X23Y31.D2      net (fanout=2)        0.539   cnt2<5>
    SLICE_X23Y31.D       Tilo                  0.259   N8
                                                       GND_1_o_GND_1_o_equal_3_o<9>_SW0
    SLICE_X23Y31.C6      net (fanout=1)        0.143   N8
    SLICE_X23Y31.C       Tilo                  0.259   N8
                                                       GND_1_o_GND_1_o_equal_3_o<9>
    SLICE_X0Y14.CE       net (fanout=3)        2.761   GND_1_o_GND_1_o_equal_3_o
    SLICE_X0Y14.CLK      Tceck                 0.314   led2_cnt<3>
                                                       led2_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      4.800ns (1.357ns logic, 3.443ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     495.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt2_1 (FF)
  Destination:          led2_cnt_0 (FF)
  Requirement:          500.000ns
  Data Path Delay:      4.745ns (Levels of Logic = 2)
  Clock Path Skew:      0.144ns (0.629 - 0.485)
  Source Clock:         enc_clk rising at 0.000ns
  Destination Clock:    enc_clk rising at 500.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt2_1 to led2_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.BQ      Tcko                  0.525   cnt2<3>
                                                       cnt2_1
    SLICE_X23Y31.D4      net (fanout=2)        0.484   cnt2<1>
    SLICE_X23Y31.D       Tilo                  0.259   N8
                                                       GND_1_o_GND_1_o_equal_3_o<9>_SW0
    SLICE_X23Y31.C6      net (fanout=1)        0.143   N8
    SLICE_X23Y31.C       Tilo                  0.259   N8
                                                       GND_1_o_GND_1_o_equal_3_o<9>
    SLICE_X0Y14.CE       net (fanout=3)        2.761   GND_1_o_GND_1_o_equal_3_o
    SLICE_X0Y14.CLK      Tceck                 0.314   led2_cnt<3>
                                                       led2_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      4.745ns (1.357ns logic, 3.388ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     495.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt2_2 (FF)
  Destination:          led2_cnt_0 (FF)
  Requirement:          500.000ns
  Data Path Delay:      4.689ns (Levels of Logic = 2)
  Clock Path Skew:      0.144ns (0.629 - 0.485)
  Source Clock:         enc_clk rising at 0.000ns
  Destination Clock:    enc_clk rising at 500.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt2_2 to led2_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.CQ      Tcko                  0.525   cnt2<3>
                                                       cnt2_2
    SLICE_X23Y31.D5      net (fanout=2)        0.428   cnt2<2>
    SLICE_X23Y31.D       Tilo                  0.259   N8
                                                       GND_1_o_GND_1_o_equal_3_o<9>_SW0
    SLICE_X23Y31.C6      net (fanout=1)        0.143   N8
    SLICE_X23Y31.C       Tilo                  0.259   N8
                                                       GND_1_o_GND_1_o_equal_3_o<9>
    SLICE_X0Y14.CE       net (fanout=3)        2.761   GND_1_o_GND_1_o_equal_3_o
    SLICE_X0Y14.CLK      Tceck                 0.314   led2_cnt<3>
                                                       led2_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      4.689ns (1.357ns logic, 3.332ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point led2_cnt_3 (SLICE_X0Y14.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     495.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt2_5 (FF)
  Destination:          led2_cnt_3 (FF)
  Requirement:          500.000ns
  Data Path Delay:      4.777ns (Levels of Logic = 2)
  Clock Path Skew:      0.143ns (0.629 - 0.486)
  Source Clock:         enc_clk rising at 0.000ns
  Destination Clock:    enc_clk rising at 500.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt2_5 to led2_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y31.BQ      Tcko                  0.525   cnt2<7>
                                                       cnt2_5
    SLICE_X23Y31.D2      net (fanout=2)        0.539   cnt2<5>
    SLICE_X23Y31.D       Tilo                  0.259   N8
                                                       GND_1_o_GND_1_o_equal_3_o<9>_SW0
    SLICE_X23Y31.C6      net (fanout=1)        0.143   N8
    SLICE_X23Y31.C       Tilo                  0.259   N8
                                                       GND_1_o_GND_1_o_equal_3_o<9>
    SLICE_X0Y14.CE       net (fanout=3)        2.761   GND_1_o_GND_1_o_equal_3_o
    SLICE_X0Y14.CLK      Tceck                 0.291   led2_cnt<3>
                                                       led2_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      4.777ns (1.334ns logic, 3.443ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     495.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt2_1 (FF)
  Destination:          led2_cnt_3 (FF)
  Requirement:          500.000ns
  Data Path Delay:      4.722ns (Levels of Logic = 2)
  Clock Path Skew:      0.144ns (0.629 - 0.485)
  Source Clock:         enc_clk rising at 0.000ns
  Destination Clock:    enc_clk rising at 500.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt2_1 to led2_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.BQ      Tcko                  0.525   cnt2<3>
                                                       cnt2_1
    SLICE_X23Y31.D4      net (fanout=2)        0.484   cnt2<1>
    SLICE_X23Y31.D       Tilo                  0.259   N8
                                                       GND_1_o_GND_1_o_equal_3_o<9>_SW0
    SLICE_X23Y31.C6      net (fanout=1)        0.143   N8
    SLICE_X23Y31.C       Tilo                  0.259   N8
                                                       GND_1_o_GND_1_o_equal_3_o<9>
    SLICE_X0Y14.CE       net (fanout=3)        2.761   GND_1_o_GND_1_o_equal_3_o
    SLICE_X0Y14.CLK      Tceck                 0.291   led2_cnt<3>
                                                       led2_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      4.722ns (1.334ns logic, 3.388ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     495.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt2_2 (FF)
  Destination:          led2_cnt_3 (FF)
  Requirement:          500.000ns
  Data Path Delay:      4.666ns (Levels of Logic = 2)
  Clock Path Skew:      0.144ns (0.629 - 0.485)
  Source Clock:         enc_clk rising at 0.000ns
  Destination Clock:    enc_clk rising at 500.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt2_2 to led2_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.CQ      Tcko                  0.525   cnt2<3>
                                                       cnt2_2
    SLICE_X23Y31.D5      net (fanout=2)        0.428   cnt2<2>
    SLICE_X23Y31.D       Tilo                  0.259   N8
                                                       GND_1_o_GND_1_o_equal_3_o<9>_SW0
    SLICE_X23Y31.C6      net (fanout=1)        0.143   N8
    SLICE_X23Y31.C       Tilo                  0.259   N8
                                                       GND_1_o_GND_1_o_equal_3_o<9>
    SLICE_X0Y14.CE       net (fanout=3)        2.761   GND_1_o_GND_1_o_equal_3_o
    SLICE_X0Y14.CLK      Tceck                 0.291   led2_cnt<3>
                                                       led2_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      4.666ns (1.334ns logic, 3.332ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point led2_cnt_2 (SLICE_X0Y14.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     495.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt2_5 (FF)
  Destination:          led2_cnt_2 (FF)
  Requirement:          500.000ns
  Data Path Delay:      4.775ns (Levels of Logic = 2)
  Clock Path Skew:      0.143ns (0.629 - 0.486)
  Source Clock:         enc_clk rising at 0.000ns
  Destination Clock:    enc_clk rising at 500.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt2_5 to led2_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y31.BQ      Tcko                  0.525   cnt2<7>
                                                       cnt2_5
    SLICE_X23Y31.D2      net (fanout=2)        0.539   cnt2<5>
    SLICE_X23Y31.D       Tilo                  0.259   N8
                                                       GND_1_o_GND_1_o_equal_3_o<9>_SW0
    SLICE_X23Y31.C6      net (fanout=1)        0.143   N8
    SLICE_X23Y31.C       Tilo                  0.259   N8
                                                       GND_1_o_GND_1_o_equal_3_o<9>
    SLICE_X0Y14.CE       net (fanout=3)        2.761   GND_1_o_GND_1_o_equal_3_o
    SLICE_X0Y14.CLK      Tceck                 0.289   led2_cnt<3>
                                                       led2_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      4.775ns (1.332ns logic, 3.443ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     495.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt2_1 (FF)
  Destination:          led2_cnt_2 (FF)
  Requirement:          500.000ns
  Data Path Delay:      4.720ns (Levels of Logic = 2)
  Clock Path Skew:      0.144ns (0.629 - 0.485)
  Source Clock:         enc_clk rising at 0.000ns
  Destination Clock:    enc_clk rising at 500.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt2_1 to led2_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.BQ      Tcko                  0.525   cnt2<3>
                                                       cnt2_1
    SLICE_X23Y31.D4      net (fanout=2)        0.484   cnt2<1>
    SLICE_X23Y31.D       Tilo                  0.259   N8
                                                       GND_1_o_GND_1_o_equal_3_o<9>_SW0
    SLICE_X23Y31.C6      net (fanout=1)        0.143   N8
    SLICE_X23Y31.C       Tilo                  0.259   N8
                                                       GND_1_o_GND_1_o_equal_3_o<9>
    SLICE_X0Y14.CE       net (fanout=3)        2.761   GND_1_o_GND_1_o_equal_3_o
    SLICE_X0Y14.CLK      Tceck                 0.289   led2_cnt<3>
                                                       led2_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      4.720ns (1.332ns logic, 3.388ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     495.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt2_2 (FF)
  Destination:          led2_cnt_2 (FF)
  Requirement:          500.000ns
  Data Path Delay:      4.664ns (Levels of Logic = 2)
  Clock Path Skew:      0.144ns (0.629 - 0.485)
  Source Clock:         enc_clk rising at 0.000ns
  Destination Clock:    enc_clk rising at 500.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt2_2 to led2_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.CQ      Tcko                  0.525   cnt2<3>
                                                       cnt2_2
    SLICE_X23Y31.D5      net (fanout=2)        0.428   cnt2<2>
    SLICE_X23Y31.D       Tilo                  0.259   N8
                                                       GND_1_o_GND_1_o_equal_3_o<9>_SW0
    SLICE_X23Y31.C6      net (fanout=1)        0.143   N8
    SLICE_X23Y31.C       Tilo                  0.259   N8
                                                       GND_1_o_GND_1_o_equal_3_o<9>
    SLICE_X0Y14.CE       net (fanout=3)        2.761   GND_1_o_GND_1_o_equal_3_o
    SLICE_X0Y14.CLK      Tceck                 0.289   led2_cnt<3>
                                                       led2_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      4.664ns (1.332ns logic, 3.332ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_generation_clkdv = PERIOD TIMEGRP "clock_generation_clkdv" ts_fxclk /
        24 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point led2_cnt_1 (SLICE_X0Y14.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led2_cnt_1 (FF)
  Destination:          led2_cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         enc_clk rising at 500.000ns
  Destination Clock:    enc_clk rising at 500.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led2_cnt_1 to led2_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y14.BQ       Tcko                  0.200   led2_cnt<3>
                                                       led2_cnt_1
    SLICE_X0Y14.B5       net (fanout=2)        0.079   led2_cnt<1>
    SLICE_X0Y14.CLK      Tah         (-Th)    -0.234   led2_cnt<3>
                                                       led2_cnt<1>_rt
                                                       Mcount_led2_cnt_cy<3>
                                                       led2_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.434ns logic, 0.079ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------

Paths for end point led2_cnt_5 (SLICE_X0Y15.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led2_cnt_5 (FF)
  Destination:          led2_cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         enc_clk rising at 500.000ns
  Destination Clock:    enc_clk rising at 500.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led2_cnt_5 to led2_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y15.BQ       Tcko                  0.200   led2_cnt<7>
                                                       led2_cnt_5
    SLICE_X0Y15.B5       net (fanout=2)        0.079   led2_cnt<5>
    SLICE_X0Y15.CLK      Tah         (-Th)    -0.234   led2_cnt<7>
                                                       led2_cnt<5>_rt
                                                       Mcount_led2_cnt_cy<7>
                                                       led2_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.434ns logic, 0.079ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------

Paths for end point led2_cnt_9 (SLICE_X0Y16.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led2_cnt_9 (FF)
  Destination:          led2_cnt_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         enc_clk rising at 500.000ns
  Destination Clock:    enc_clk rising at 500.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led2_cnt_9 to led2_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y16.BQ       Tcko                  0.200   led2_cnt<9>
                                                       led2_cnt_9
    SLICE_X0Y16.B5       net (fanout=2)        0.079   led2_cnt<9>
    SLICE_X0Y16.CLK      Tah         (-Th)    -0.234   led2_cnt<9>
                                                       led2_cnt<9>_rt
                                                       Mcount_led2_cnt_xor<9>
                                                       led2_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.434ns logic, 0.079ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generation_clkdv = PERIOD TIMEGRP "clock_generation_clkdv" ts_fxclk /
        24 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 497.334ns (period - min period limit)
  Period: 500.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clock_generation/clkout1_buf/I0
  Logical resource: clock_generation/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clock_generation/clkdv
--------------------------------------------------------------------------------
Slack: 499.520ns (period - min period limit)
  Period: 500.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cnt2<3>/CLK
  Logical resource: cnt2_0/CK
  Location pin: SLICE_X22Y30.CLK
  Clock network: enc_clk
--------------------------------------------------------------------------------
Slack: 499.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 500.000ns
  High pulse: 250.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: cnt2<3>/SR
  Logical resource: cnt2_0/SR
  Location pin: SLICE_X22Y30.SR
  Clock network: reset_n_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generation_clkfx = PERIOD TIMEGRP 
"clock_generation_clkfx" ts_fxclk *         0.166666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 214 paths analyzed, 70 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.981ns.
--------------------------------------------------------------------------------

Paths for end point led3_cnt_2 (SLICE_X15Y35.D3), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     120.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led3_cnt_2 (FF)
  Destination:          led3_cnt_2 (FF)
  Requirement:          125.000ns
  Data Path Delay:      4.221ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         dec_clk rising at 0.000ns
  Destination Clock:    dec_clk rising at 125.000ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.449ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led3_cnt_2 to led3_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.DQ      Tcko                  0.430   led3_cnt<2>
                                                       led3_cnt_2
    SLICE_X0Y34.C4       net (fanout=3)        1.615   led3_cnt<2>
    SLICE_X0Y34.CMUX     Topcc                 0.469   Mcount_led3_cnt_cy<3>
                                                       led3_cnt<2>_rt
                                                       Mcount_led3_cnt_cy<3>
    SLICE_X15Y35.D3      net (fanout=1)        1.334   Result<2>3
    SLICE_X15Y35.CLK     Tas                   0.373   led3_cnt<2>
                                                       led3_cnt_2_dpot
                                                       led3_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      4.221ns (1.272ns logic, 2.949ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     120.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led3_cnt_0 (FF)
  Destination:          led3_cnt_2 (FF)
  Requirement:          125.000ns
  Data Path Delay:      3.984ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         dec_clk rising at 0.000ns
  Destination Clock:    dec_clk rising at 125.000ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.449ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led3_cnt_0 to led3_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.430   led3_cnt<2>
                                                       led3_cnt_0
    SLICE_X0Y34.A4       net (fanout=3)        1.211   led3_cnt<0>
    SLICE_X0Y34.CMUX     Topac                 0.636   Mcount_led3_cnt_cy<3>
                                                       Mcount_led3_cnt_lut<0>_INV_0
                                                       Mcount_led3_cnt_cy<3>
    SLICE_X15Y35.D3      net (fanout=1)        1.334   Result<2>3
    SLICE_X15Y35.CLK     Tas                   0.373   led3_cnt<2>
                                                       led3_cnt_2_dpot
                                                       led3_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.984ns (1.439ns logic, 2.545ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     120.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led3_cnt_1 (FF)
  Destination:          led3_cnt_2 (FF)
  Requirement:          125.000ns
  Data Path Delay:      3.922ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         dec_clk rising at 0.000ns
  Destination Clock:    dec_clk rising at 125.000ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.449ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led3_cnt_1 to led3_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.CQ      Tcko                  0.430   led3_cnt<2>
                                                       led3_cnt_1
    SLICE_X0Y34.B5       net (fanout=3)        1.172   led3_cnt<1>
    SLICE_X0Y34.CMUX     Topbc                 0.613   Mcount_led3_cnt_cy<3>
                                                       led3_cnt<1>_rt
                                                       Mcount_led3_cnt_cy<3>
    SLICE_X15Y35.D3      net (fanout=1)        1.334   Result<2>3
    SLICE_X15Y35.CLK     Tas                   0.373   led3_cnt<2>
                                                       led3_cnt_2_dpot
                                                       led3_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.922ns (1.416ns logic, 2.506ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point led3_cnt_3 (SLICE_X14Y35.D4), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     120.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led3_cnt_2 (FF)
  Destination:          led3_cnt_3 (FF)
  Requirement:          125.000ns
  Data Path Delay:      4.129ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.192 - 0.203)
  Source Clock:         dec_clk rising at 0.000ns
  Destination Clock:    dec_clk rising at 125.000ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.449ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led3_cnt_2 to led3_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.DQ      Tcko                  0.430   led3_cnt<2>
                                                       led3_cnt_2
    SLICE_X0Y34.C4       net (fanout=3)        1.615   led3_cnt<2>
    SLICE_X0Y34.DMUX     Topcd                 0.493   Mcount_led3_cnt_cy<3>
                                                       led3_cnt<2>_rt
                                                       Mcount_led3_cnt_cy<3>
    SLICE_X14Y35.D4      net (fanout=1)        1.252   Result<3>3
    SLICE_X14Y35.CLK     Tas                   0.339   led3_cnt<3>
                                                       led3_cnt_3_dpot
                                                       led3_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      4.129ns (1.262ns logic, 2.867ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     120.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led3_cnt_3 (FF)
  Destination:          led3_cnt_3 (FF)
  Requirement:          125.000ns
  Data Path Delay:      4.048ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         dec_clk rising at 0.000ns
  Destination Clock:    dec_clk rising at 125.000ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.449ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led3_cnt_3 to led3_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.DQ      Tcko                  0.525   led3_cnt<3>
                                                       led3_cnt_3
    SLICE_X0Y34.D2       net (fanout=3)        1.486   led3_cnt<3>
    SLICE_X0Y34.DMUX     Topdd                 0.446   Mcount_led3_cnt_cy<3>
                                                       led3_cnt<3>_rt
                                                       Mcount_led3_cnt_cy<3>
    SLICE_X14Y35.D4      net (fanout=1)        1.252   Result<3>3
    SLICE_X14Y35.CLK     Tas                   0.339   led3_cnt<3>
                                                       led3_cnt_3_dpot
                                                       led3_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      4.048ns (1.310ns logic, 2.738ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     120.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led3_cnt_0 (FF)
  Destination:          led3_cnt_3 (FF)
  Requirement:          125.000ns
  Data Path Delay:      3.899ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.192 - 0.203)
  Source Clock:         dec_clk rising at 0.000ns
  Destination Clock:    dec_clk rising at 125.000ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.449ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led3_cnt_0 to led3_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.430   led3_cnt<2>
                                                       led3_cnt_0
    SLICE_X0Y34.A4       net (fanout=3)        1.211   led3_cnt<0>
    SLICE_X0Y34.DMUX     Topad                 0.667   Mcount_led3_cnt_cy<3>
                                                       Mcount_led3_cnt_lut<0>_INV_0
                                                       Mcount_led3_cnt_cy<3>
    SLICE_X14Y35.D4      net (fanout=1)        1.252   Result<3>3
    SLICE_X14Y35.CLK     Tas                   0.339   led3_cnt<3>
                                                       led3_cnt_3_dpot
                                                       led3_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      3.899ns (1.436ns logic, 2.463ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point led3_cnt_0 (SLICE_X15Y35.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     120.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led3_cnt_0 (FF)
  Destination:          led3_cnt_0 (FF)
  Requirement:          125.000ns
  Data Path Delay:      3.704ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         dec_clk rising at 0.000ns
  Destination Clock:    dec_clk rising at 125.000ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.449ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led3_cnt_0 to led3_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.430   led3_cnt<2>
                                                       led3_cnt_0
    SLICE_X0Y34.A4       net (fanout=3)        1.211   led3_cnt<0>
    SLICE_X0Y34.AMUX     Topaa                 0.449   Mcount_led3_cnt_cy<3>
                                                       Mcount_led3_cnt_lut<0>_INV_0
                                                       Mcount_led3_cnt_cy<3>
    SLICE_X15Y35.A4      net (fanout=1)        1.241   Result<0>3
    SLICE_X15Y35.CLK     Tas                   0.373   led3_cnt<2>
                                                       led3_cnt_0_dpot
                                                       led3_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      3.704ns (1.252ns logic, 2.452ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_generation_clkfx = PERIOD TIMEGRP "clock_generation_clkfx" ts_fxclk *
        0.166666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point led3_cnt_3 (SLICE_X14Y35.CE), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt3_2 (FF)
  Destination:          led3_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.205 - 0.188)
  Source Clock:         dec_clk rising at 125.000ns
  Destination Clock:    dec_clk rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt3_2 to led3_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y35.CQ      Tcko                  0.200   cnt3<3>
                                                       cnt3_2
    SLICE_X14Y35.C6      net (fanout=2)        0.132   cnt3<2>
    SLICE_X14Y35.C       Tilo                  0.156   led3_cnt<3>
                                                       GND_1_o_GND_1_o_equal_9_o<9>_SW0
    SLICE_X14Y35.CE      net (fanout=3)        0.018   N6
    SLICE_X14Y35.CLK     Tckce       (-Th)     0.108   led3_cnt<3>
                                                       led3_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.248ns logic, 0.150ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt3_1 (FF)
  Destination:          led3_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.205 - 0.188)
  Source Clock:         dec_clk rising at 125.000ns
  Destination Clock:    dec_clk rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt3_1 to led3_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y35.BQ      Tcko                  0.200   cnt3<3>
                                                       cnt3_1
    SLICE_X14Y35.C5      net (fanout=2)        0.173   cnt3<1>
    SLICE_X14Y35.C       Tilo                  0.156   led3_cnt<3>
                                                       GND_1_o_GND_1_o_equal_9_o<9>_SW0
    SLICE_X14Y35.CE      net (fanout=3)        0.018   N6
    SLICE_X14Y35.CLK     Tckce       (-Th)     0.108   led3_cnt<3>
                                                       led3_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.248ns logic, 0.191ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt3_5 (FF)
  Destination:          led3_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.546ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns (0.205 - 0.186)
  Source Clock:         dec_clk rising at 125.000ns
  Destination Clock:    dec_clk rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt3_5 to led3_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.BQ      Tcko                  0.200   cnt3<7>
                                                       cnt3_5
    SLICE_X14Y35.C4      net (fanout=2)        0.280   cnt3<5>
    SLICE_X14Y35.C       Tilo                  0.156   led3_cnt<3>
                                                       GND_1_o_GND_1_o_equal_9_o<9>_SW0
    SLICE_X14Y35.CE      net (fanout=3)        0.018   N6
    SLICE_X14Y35.CLK     Tckce       (-Th)     0.108   led3_cnt<3>
                                                       led3_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.546ns (0.248ns logic, 0.298ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point led3_cnt_2 (SLICE_X15Y35.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led3_cnt_2 (FF)
  Destination:          led3_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dec_clk rising at 125.000ns
  Destination Clock:    dec_clk rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led3_cnt_2 to led3_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.DQ      Tcko                  0.198   led3_cnt<2>
                                                       led3_cnt_2
    SLICE_X15Y35.D6      net (fanout=3)        0.027   led3_cnt<2>
    SLICE_X15Y35.CLK     Tah         (-Th)    -0.215   led3_cnt<2>
                                                       led3_cnt_2_dpot
                                                       led3_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point led3_cnt_0 (SLICE_X15Y35.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led3_cnt_0 (FF)
  Destination:          led3_cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dec_clk rising at 125.000ns
  Destination Clock:    dec_clk rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led3_cnt_0 to led3_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.198   led3_cnt<2>
                                                       led3_cnt_0
    SLICE_X15Y35.A6      net (fanout=3)        0.028   led3_cnt<0>
    SLICE_X15Y35.CLK     Tah         (-Th)    -0.215   led3_cnt<2>
                                                       led3_cnt_0_dpot
                                                       led3_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generation_clkfx = PERIOD TIMEGRP "clock_generation_clkfx" ts_fxclk *
        0.166666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 122.334ns (period - min period limit)
  Period: 125.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clock_generation/clkout2_buf/I0
  Logical resource: clock_generation/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clock_generation/clkfx
--------------------------------------------------------------------------------
Slack: 124.520ns (period - min period limit)
  Period: 125.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: led3_cnt<3>/CLK
  Logical resource: led3_cnt_3/CK
  Location pin: SLICE_X14Y35.CLK
  Clock network: dec_clk
--------------------------------------------------------------------------------
Slack: 124.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 125.000ns
  High pulse: 62.500ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: led3_cnt<3>/SR
  Logical resource: led3_cnt_3/SR
  Location pin: SLICE_X14Y35.SR
  Clock network: reset_n_inv
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for ts_fxclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|ts_fxclk                       |     20.833ns|     16.000ns|      0.830ns|            0|            0|            0|          424|
| TS_clock_generation_clkdv     |    500.000ns|      4.842ns|          N/A|            0|            0|          210|            0|
| TS_clock_generation_clkfx     |    125.000ns|      4.981ns|          N/A|            0|            0|          214|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fxclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fxclk          |    4.981|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 424 paths, 0 nets, and 114 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 12 15:17:21 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 273 MB



