\subsection{rx\+\_\+pll\+\_\+top Entity Reference}
\label{classrx__pll__top}\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}


Inheritance diagram for rx\+\_\+pll\+\_\+top\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=187pt]{d0/d62/classrx__pll__top__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for rx\+\_\+pll\+\_\+top\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=187pt]{dc/d76/classrx__pll__top__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\item 
{\bf altera\+\_\+mf} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\item 
{\bf altera\+\_\+mf\+\_\+components}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf bandwidth\+\_\+type} {\bfseries {\bfseries \textcolor{comment}{S\+T\+R\+I\+NG}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} A\+U\+T\+O \char`\"{}}\textcolor{vhdlchar}{ }}}
\item 
{\bf clk0\+\_\+divide\+\_\+by} {\bfseries {\bfseries \textcolor{comment}{N\+A\+T\+U\+R\+AL}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }}}
\item 
{\bf clk0\+\_\+duty\+\_\+cycle} {\bfseries {\bfseries \textcolor{comment}{N\+A\+T\+U\+R\+AL}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{50} \textcolor{vhdlchar}{ }}}
\item 
{\bf clk0\+\_\+multiply\+\_\+by} {\bfseries {\bfseries \textcolor{comment}{N\+A\+T\+U\+R\+AL}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }}}
\item 
{\bf clk0\+\_\+phase\+\_\+shift} {\bfseries {\bfseries \textcolor{comment}{S\+T\+R\+I\+NG}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0 \char`\"{}}\textcolor{vhdlchar}{ }}}
\item 
{\bf clk1\+\_\+divide\+\_\+by} {\bfseries {\bfseries \textcolor{comment}{N\+A\+T\+U\+R\+AL}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }}}
\item 
{\bf clk1\+\_\+duty\+\_\+cycle} {\bfseries {\bfseries \textcolor{comment}{N\+A\+T\+U\+R\+AL}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{50} \textcolor{vhdlchar}{ }}}
\item 
{\bf clk1\+\_\+multiply\+\_\+by} {\bfseries {\bfseries \textcolor{comment}{N\+A\+T\+U\+R\+AL}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }}}
\item 
{\bf clk1\+\_\+phase\+\_\+shift} {\bfseries {\bfseries \textcolor{comment}{S\+T\+R\+I\+NG}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0 \char`\"{}}\textcolor{vhdlchar}{ }}}
\item 
{\bf compensate\+\_\+clock} {\bfseries {\bfseries \textcolor{comment}{S\+T\+R\+I\+NG}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} C\+L\+K1 \char`\"{}}\textcolor{vhdlchar}{ }}}
\item 
{\bf inclk0\+\_\+input\+\_\+frequency} {\bfseries {\bfseries \textcolor{comment}{N\+A\+T\+U\+R\+AL}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6250} \textcolor{vhdlchar}{ }}}
\item 
{\bf intended\+\_\+device\+\_\+family} {\bfseries {\bfseries \textcolor{comment}{S\+T\+R\+I\+NG}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} Cyclone I\+V E \char`\"{}}\textcolor{vhdlchar}{ }}}
\item 
{\bf operation\+\_\+mode} {\bfseries {\bfseries \textcolor{comment}{S\+T\+R\+I\+NG}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} S\+O\+U\+R\+C\+E\+\_\+\+S\+Y\+N\+C\+H\+R\+O\+N\+O\+U\+S \char`\"{}}\textcolor{vhdlchar}{ }}}
\item 
{\bf scan\+\_\+chain\+\_\+mif\+\_\+file} {\bfseries {\bfseries \textcolor{comment}{S\+T\+R\+I\+NG}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} ip/pll/pll.\+mif \char`\"{}}\textcolor{vhdlchar}{ }}}
\item 
{\bf drct\+\_\+c0\+\_\+ndly} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }}}
\item 
{\bf drct\+\_\+c1\+\_\+ndly} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf pll\+\_\+inclk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+areset}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+logic\+\_\+reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inv\+\_\+c0}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf c0}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf c1}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+locked}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk\+\_\+ena}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf drct\+\_\+clk\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rcnfg\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rcnfig\+\_\+areset}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rcnfig\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rcnfig\+\_\+data}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{143} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rcnfig\+\_\+status}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dynps\+\_\+mode}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dynps\+\_\+areset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dynps\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dynps\+\_\+tst}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dynps\+\_\+dir}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dynps\+\_\+cnt\+\_\+sel}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dynps\+\_\+phase}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dynps\+\_\+step\+\_\+size}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dynps\+\_\+busy}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dynps\+\_\+done}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dynps\+\_\+status}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+cmp\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+cmp\+\_\+done}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+cmp\+\_\+error}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf busy}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 19} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.



\subsubsection{Member Data Documentation}
\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!altera\+\_\+mf@{altera\+\_\+mf}}
\index{altera\+\_\+mf@{altera\+\_\+mf}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{altera\+\_\+mf}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+mf}\hspace{0.3cm}{\ttfamily [Library]}}\label{classrx__pll__top_ad57cd8d31a38ff87ac163fb47757ffbf}


Definition at line {\bf 12} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!altera\+\_\+mf\+\_\+components@{altera\+\_\+mf\+\_\+components}}
\index{altera\+\_\+mf\+\_\+components@{altera\+\_\+mf\+\_\+components}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{altera\+\_\+mf\+\_\+components}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+mf\+\_\+components}\hspace{0.3cm}{\ttfamily [Package]}}\label{classrx__pll__top_a421d8a97945a4307e385df667430facb}


Definition at line {\bf 14} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!bandwidth\+\_\+type@{bandwidth\+\_\+type}}
\index{bandwidth\+\_\+type@{bandwidth\+\_\+type}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{bandwidth\+\_\+type}]{\setlength{\rightskip}{0pt plus 5cm}{\bf bandwidth\+\_\+type} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+R\+I\+NG}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} A\+U\+T\+O \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__pll__top_a1eb0b5954e47c20c8b6abeb257908550}


Definition at line {\bf 21} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!busy@{busy}}
\index{busy@{busy}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{busy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf busy} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_aae338b3a18acd4650d65866291f3aece}


Definition at line {\bf 76} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!c0@{c0}}
\index{c0@{c0}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{c0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c0} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_a51a13db7a16824f73cd8e8b973b0cced}


Definition at line {\bf 44} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!c1@{c1}}
\index{c1@{c1}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{c1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c1} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_a38653a6801eda9618dd3797b467967ca}


Definition at line {\bf 45} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!clk0\+\_\+divide\+\_\+by@{clk0\+\_\+divide\+\_\+by}}
\index{clk0\+\_\+divide\+\_\+by@{clk0\+\_\+divide\+\_\+by}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{clk0\+\_\+divide\+\_\+by}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk0\+\_\+divide\+\_\+by} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{N\+A\+T\+U\+R\+AL}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__pll__top_ae556f0d62525e10035cea39c60f01895}


Definition at line {\bf 22} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!clk0\+\_\+duty\+\_\+cycle@{clk0\+\_\+duty\+\_\+cycle}}
\index{clk0\+\_\+duty\+\_\+cycle@{clk0\+\_\+duty\+\_\+cycle}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{clk0\+\_\+duty\+\_\+cycle}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk0\+\_\+duty\+\_\+cycle} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{N\+A\+T\+U\+R\+AL}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{50} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__pll__top_a86fbe7f053dd9d8fba47f462e7c7bf7c}


Definition at line {\bf 23} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!clk0\+\_\+multiply\+\_\+by@{clk0\+\_\+multiply\+\_\+by}}
\index{clk0\+\_\+multiply\+\_\+by@{clk0\+\_\+multiply\+\_\+by}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{clk0\+\_\+multiply\+\_\+by}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk0\+\_\+multiply\+\_\+by} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{N\+A\+T\+U\+R\+AL}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__pll__top_a0ccddef17a8bdf246ca9a9c671ad276d}


Definition at line {\bf 24} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!clk0\+\_\+phase\+\_\+shift@{clk0\+\_\+phase\+\_\+shift}}
\index{clk0\+\_\+phase\+\_\+shift@{clk0\+\_\+phase\+\_\+shift}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{clk0\+\_\+phase\+\_\+shift}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk0\+\_\+phase\+\_\+shift} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+R\+I\+NG}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__pll__top_a1b67744133cbea0fe2816db3baaf3697}


Definition at line {\bf 25} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!clk1\+\_\+divide\+\_\+by@{clk1\+\_\+divide\+\_\+by}}
\index{clk1\+\_\+divide\+\_\+by@{clk1\+\_\+divide\+\_\+by}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{clk1\+\_\+divide\+\_\+by}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk1\+\_\+divide\+\_\+by} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{N\+A\+T\+U\+R\+AL}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__pll__top_a361c1166c193883567e0fb365c3ebd5a}


Definition at line {\bf 26} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!clk1\+\_\+duty\+\_\+cycle@{clk1\+\_\+duty\+\_\+cycle}}
\index{clk1\+\_\+duty\+\_\+cycle@{clk1\+\_\+duty\+\_\+cycle}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{clk1\+\_\+duty\+\_\+cycle}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk1\+\_\+duty\+\_\+cycle} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{N\+A\+T\+U\+R\+AL}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{50} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__pll__top_a575c74a373e925c86f09e33bb550860d}


Definition at line {\bf 27} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!clk1\+\_\+multiply\+\_\+by@{clk1\+\_\+multiply\+\_\+by}}
\index{clk1\+\_\+multiply\+\_\+by@{clk1\+\_\+multiply\+\_\+by}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{clk1\+\_\+multiply\+\_\+by}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk1\+\_\+multiply\+\_\+by} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{N\+A\+T\+U\+R\+AL}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__pll__top_a9f0ed960c40e74744160b8caf910ec0e}


Definition at line {\bf 28} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!clk1\+\_\+phase\+\_\+shift@{clk1\+\_\+phase\+\_\+shift}}
\index{clk1\+\_\+phase\+\_\+shift@{clk1\+\_\+phase\+\_\+shift}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{clk1\+\_\+phase\+\_\+shift}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk1\+\_\+phase\+\_\+shift} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+R\+I\+NG}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__pll__top_a231f2690f33889520fa9c16467349595}


Definition at line {\bf 29} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!clk\+\_\+ena@{clk\+\_\+ena}}
\index{clk\+\_\+ena@{clk\+\_\+ena}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{clk\+\_\+ena}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\+\_\+ena} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_ac6f90c7ea998696a7a1f9e7e6b465c80}


Definition at line {\bf 48} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!compensate\+\_\+clock@{compensate\+\_\+clock}}
\index{compensate\+\_\+clock@{compensate\+\_\+clock}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{compensate\+\_\+clock}]{\setlength{\rightskip}{0pt plus 5cm}{\bf compensate\+\_\+clock} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+R\+I\+NG}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} C\+L\+K1 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__pll__top_a61c2e834fdac9b6aab38013a70ad3d08}


Definition at line {\bf 30} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!drct\+\_\+c0\+\_\+ndly@{drct\+\_\+c0\+\_\+ndly}}
\index{drct\+\_\+c0\+\_\+ndly@{drct\+\_\+c0\+\_\+ndly}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{drct\+\_\+c0\+\_\+ndly}]{\setlength{\rightskip}{0pt plus 5cm}{\bf drct\+\_\+c0\+\_\+ndly} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__pll__top_a75dc6291d38ca6097230ebae1f41bd84}


Definition at line {\bf 35} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!drct\+\_\+c1\+\_\+ndly@{drct\+\_\+c1\+\_\+ndly}}
\index{drct\+\_\+c1\+\_\+ndly@{drct\+\_\+c1\+\_\+ndly}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{drct\+\_\+c1\+\_\+ndly}]{\setlength{\rightskip}{0pt plus 5cm}{\bf drct\+\_\+c1\+\_\+ndly} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__pll__top_a00fdb812af95b4f80934fd773cb18fa3}


Definition at line {\bf 37} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!drct\+\_\+clk\+\_\+en@{drct\+\_\+clk\+\_\+en}}
\index{drct\+\_\+clk\+\_\+en@{drct\+\_\+clk\+\_\+en}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{drct\+\_\+clk\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf drct\+\_\+clk\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_a7aabe3cb70a724485ea335f33c7f1cb5}


Definition at line {\bf 49} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!dynps\+\_\+areset\+\_\+n@{dynps\+\_\+areset\+\_\+n}}
\index{dynps\+\_\+areset\+\_\+n@{dynps\+\_\+areset\+\_\+n}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{dynps\+\_\+areset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dynps\+\_\+areset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_a7122e46c43dc24d8a61758db7951460f}


Definition at line {\bf 58} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!dynps\+\_\+busy@{dynps\+\_\+busy}}
\index{dynps\+\_\+busy@{dynps\+\_\+busy}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{dynps\+\_\+busy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dynps\+\_\+busy} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_a9935cf523f1b2b498437460a2ec9144a}


Definition at line {\bf 66} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!dynps\+\_\+cnt\+\_\+sel@{dynps\+\_\+cnt\+\_\+sel}}
\index{dynps\+\_\+cnt\+\_\+sel@{dynps\+\_\+cnt\+\_\+sel}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{dynps\+\_\+cnt\+\_\+sel}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dynps\+\_\+cnt\+\_\+sel} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_a44e023e8c1327ff6059dd56db693ddc0}


Definition at line {\bf 62} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!dynps\+\_\+dir@{dynps\+\_\+dir}}
\index{dynps\+\_\+dir@{dynps\+\_\+dir}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{dynps\+\_\+dir}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dynps\+\_\+dir} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_a944b1e5451f2efa84f5d0b43ddd0efa3}


Definition at line {\bf 61} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!dynps\+\_\+done@{dynps\+\_\+done}}
\index{dynps\+\_\+done@{dynps\+\_\+done}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{dynps\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dynps\+\_\+done} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_ab61437caf7f2a64ce9edbc616f30bdfe}


Definition at line {\bf 67} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!dynps\+\_\+en@{dynps\+\_\+en}}
\index{dynps\+\_\+en@{dynps\+\_\+en}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{dynps\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dynps\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_ac6ea2fb22c423b5264d4d118863c7cce}


Definition at line {\bf 59} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!dynps\+\_\+mode@{dynps\+\_\+mode}}
\index{dynps\+\_\+mode@{dynps\+\_\+mode}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{dynps\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dynps\+\_\+mode} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_a0e7ead97c72340546855513af1e9327c}


Definition at line {\bf 57} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!dynps\+\_\+phase@{dynps\+\_\+phase}}
\index{dynps\+\_\+phase@{dynps\+\_\+phase}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{dynps\+\_\+phase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dynps\+\_\+phase} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_a19c80de3cd484f081a259d3e1aded208}


Definition at line {\bf 64} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!dynps\+\_\+status@{dynps\+\_\+status}}
\index{dynps\+\_\+status@{dynps\+\_\+status}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{dynps\+\_\+status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dynps\+\_\+status} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_a92a1e4dd63fb8d6acd147225862e988f}


Definition at line {\bf 68} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!dynps\+\_\+step\+\_\+size@{dynps\+\_\+step\+\_\+size}}
\index{dynps\+\_\+step\+\_\+size@{dynps\+\_\+step\+\_\+size}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{dynps\+\_\+step\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dynps\+\_\+step\+\_\+size} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_ac430f1b1109fbf529bb476ec93e819a5}


Definition at line {\bf 65} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!dynps\+\_\+tst@{dynps\+\_\+tst}}
\index{dynps\+\_\+tst@{dynps\+\_\+tst}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{dynps\+\_\+tst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dynps\+\_\+tst} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_a35193a3859cb653478bfe84382a3d262}


Definition at line {\bf 60} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!ieee@{ieee}}
\index{ieee@{ieee}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classrx__pll__top_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!inclk0\+\_\+input\+\_\+frequency@{inclk0\+\_\+input\+\_\+frequency}}
\index{inclk0\+\_\+input\+\_\+frequency@{inclk0\+\_\+input\+\_\+frequency}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{inclk0\+\_\+input\+\_\+frequency}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inclk0\+\_\+input\+\_\+frequency} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{N\+A\+T\+U\+R\+AL}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6250} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__pll__top_aae36384c73496e29a552646813b5b486}


Definition at line {\bf 31} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!intended\+\_\+device\+\_\+family@{intended\+\_\+device\+\_\+family}}
\index{intended\+\_\+device\+\_\+family@{intended\+\_\+device\+\_\+family}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{intended\+\_\+device\+\_\+family}]{\setlength{\rightskip}{0pt plus 5cm}{\bf intended\+\_\+device\+\_\+family} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+R\+I\+NG}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} Cyclone I\+V E \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__pll__top_a20d7bb7bb47634f5afde4c667227c1b8}


Definition at line {\bf 32} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!inv\+\_\+c0@{inv\+\_\+c0}}
\index{inv\+\_\+c0@{inv\+\_\+c0}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{inv\+\_\+c0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inv\+\_\+c0} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_ab65cb9df345d2d44a5ca41bf7180e041}


Definition at line {\bf 43} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classrx__pll__top_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!operation\+\_\+mode@{operation\+\_\+mode}}
\index{operation\+\_\+mode@{operation\+\_\+mode}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{operation\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf operation\+\_\+mode} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+R\+I\+NG}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} S\+O\+U\+R\+C\+E\+\_\+\+S\+Y\+N\+C\+H\+R\+O\+N\+O\+U\+S \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__pll__top_a4b79c2b912ef47d8158514c542dd5102}


Definition at line {\bf 33} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!pll\+\_\+areset@{pll\+\_\+areset}}
\index{pll\+\_\+areset@{pll\+\_\+areset}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{pll\+\_\+areset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+areset} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_aa791373ad6423b972af713228ffedbd5}


Definition at line {\bf 41} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!pll\+\_\+inclk@{pll\+\_\+inclk}}
\index{pll\+\_\+inclk@{pll\+\_\+inclk}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{pll\+\_\+inclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+inclk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_a9244ff8fbe4e7d37feec8f6cb490f22d}


Definition at line {\bf 40} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!pll\+\_\+locked@{pll\+\_\+locked}}
\index{pll\+\_\+locked@{pll\+\_\+locked}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{pll\+\_\+locked}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+locked} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_a20ad7319777025c5ed65a33f46e63e11}


Definition at line {\bf 46} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!pll\+\_\+logic\+\_\+reset\+\_\+n@{pll\+\_\+logic\+\_\+reset\+\_\+n}}
\index{pll\+\_\+logic\+\_\+reset\+\_\+n@{pll\+\_\+logic\+\_\+reset\+\_\+n}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{pll\+\_\+logic\+\_\+reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+logic\+\_\+reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_aaa326fc2a274fc920323383778c38860}


Definition at line {\bf 42} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!rcnfg\+\_\+clk@{rcnfg\+\_\+clk}}
\index{rcnfg\+\_\+clk@{rcnfg\+\_\+clk}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{rcnfg\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rcnfg\+\_\+clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_aefb0e3a32f171ab0f0a94dfbc5ef3a3b}


Definition at line {\bf 51} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!rcnfig\+\_\+areset@{rcnfig\+\_\+areset}}
\index{rcnfig\+\_\+areset@{rcnfig\+\_\+areset}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{rcnfig\+\_\+areset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rcnfig\+\_\+areset} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_a628aee3b42b899d0f4f844555f782667}


Definition at line {\bf 52} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!rcnfig\+\_\+data@{rcnfig\+\_\+data}}
\index{rcnfig\+\_\+data@{rcnfig\+\_\+data}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{rcnfig\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rcnfig\+\_\+data} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{143} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_a06768059e0a34ee289aeabe6bc30e563}


Definition at line {\bf 54} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!rcnfig\+\_\+en@{rcnfig\+\_\+en}}
\index{rcnfig\+\_\+en@{rcnfig\+\_\+en}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{rcnfig\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rcnfig\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_a09432d49dfd03c276a443ba4c97dab8d}


Definition at line {\bf 53} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!rcnfig\+\_\+status@{rcnfig\+\_\+status}}
\index{rcnfig\+\_\+status@{rcnfig\+\_\+status}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{rcnfig\+\_\+status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rcnfig\+\_\+status} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_a93be1cd5177aebe884c102390e1cd57d}


Definition at line {\bf 55} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!scan\+\_\+chain\+\_\+mif\+\_\+file@{scan\+\_\+chain\+\_\+mif\+\_\+file}}
\index{scan\+\_\+chain\+\_\+mif\+\_\+file@{scan\+\_\+chain\+\_\+mif\+\_\+file}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{scan\+\_\+chain\+\_\+mif\+\_\+file}]{\setlength{\rightskip}{0pt plus 5cm}{\bf scan\+\_\+chain\+\_\+mif\+\_\+file} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+R\+I\+NG}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} ip/pll/pll.\+mif \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__pll__top_a76bfe033408dba3ebfa9a68bbade3652}


Definition at line {\bf 34} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!smpl\+\_\+cmp\+\_\+done@{smpl\+\_\+cmp\+\_\+done}}
\index{smpl\+\_\+cmp\+\_\+done@{smpl\+\_\+cmp\+\_\+done}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{smpl\+\_\+cmp\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+cmp\+\_\+done} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_a7cefce4dde1ccb9ca521e02c5f2f9044}


Definition at line {\bf 71} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!smpl\+\_\+cmp\+\_\+en@{smpl\+\_\+cmp\+\_\+en}}
\index{smpl\+\_\+cmp\+\_\+en@{smpl\+\_\+cmp\+\_\+en}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{smpl\+\_\+cmp\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+cmp\+\_\+en} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_abde511db8e14b8bf12a4d291e0991cb1}


Definition at line {\bf 70} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!smpl\+\_\+cmp\+\_\+error@{smpl\+\_\+cmp\+\_\+error}}
\index{smpl\+\_\+cmp\+\_\+error@{smpl\+\_\+cmp\+\_\+error}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{smpl\+\_\+cmp\+\_\+error}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+cmp\+\_\+error} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pll__top_ab89caaf9e342c725af6f87ac27d615ef}


Definition at line {\bf 72} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.

\index{rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!rx\+\_\+pll\+\_\+top@{rx\+\_\+pll\+\_\+top}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classrx__pll__top_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf rx\+\_\+pll\+\_\+top.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+pll\+\_\+top/synth/{\bf rx\+\_\+pll\+\_\+top.\+vhd}\end{DoxyCompactItemize}
