# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/imports/univ_sseg.v" \

sv xil_defaultlib  \
"../../../../Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/imports/new/FA.sv" \
"../../../../Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/imports/new/MUX.sv" \
"../../../../Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/imports/new/RCA_FA.sv" \
"../../../../Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/new/REG.sv" \
"../../../../Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/new/REG4b.sv" \
"../../../../Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/imports/new/Reg_Adder_Subtractor.sv" \
"../../../../Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/imports/new/Validity_Check.sv" \
"../../../../Lab-5-Segment-Adder-Subtractor-Register.srcs/sim_1/new/Reg_Adder_Subtractor_TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
