// Seed: 3848452513
module module_0 (
    output wire id_0,
    input supply1 id_1,
    input supply1 id_2,
    input uwire id_3,
    input uwire id_4
);
  wire id_6;
  wire id_7;
  wire id_8;
endprogram
program module_1 (
    input tri id_0,
    input wand id_1,
    input wand id_2,
    output uwire id_3,
    input tri id_4,
    input wand id_5,
    id_16,
    input wor id_6,
    id_17,
    input tri id_7,
    input supply1 id_8,
    input wor id_9,
    output tri id_10,
    input tri0 id_11,
    output tri id_12,
    input logic id_13,
    output uwire id_14
);
  assign id_10 = id_0;
  if (id_13 && "" == -1) assign id_3 = id_11 == -1;
  else begin : LABEL_0
    assign id_12 = -1'b0;
  end
  assign id_10 = -1 == -1 * 1;
  localparam id_18 = 1;
  bit id_19 = id_19, id_20, id_21;
  initial id_20 <= id_13;
  assign id_12 = 1;
  wire id_22;
  wire id_23, id_24;
  assign id_14 = 1;
  module_0 modCall_1 (
      id_14,
      id_4,
      id_7,
      id_5,
      id_2
  );
  assign modCall_1.id_4 = 0;
  assign id_20 = -1;
  wire \id_25 ;
endmodule
