// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dct_dct,hls_ip_2024_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.508000,HLS_SYN_LAT=5990,HLS_SYN_TPT=none,HLS_SYN_MEM=5,HLS_SYN_DSP=0,HLS_SYN_FF=286,HLS_SYN_LUT=972,HLS_VERSION=2024_2}" *)

module dct (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0
);

parameter    ap_ST_fsm_state1 = 27'd1;
parameter    ap_ST_fsm_state2 = 27'd2;
parameter    ap_ST_fsm_state3 = 27'd4;
parameter    ap_ST_fsm_state4 = 27'd8;
parameter    ap_ST_fsm_state5 = 27'd16;
parameter    ap_ST_fsm_state6 = 27'd32;
parameter    ap_ST_fsm_state7 = 27'd64;
parameter    ap_ST_fsm_state8 = 27'd128;
parameter    ap_ST_fsm_state9 = 27'd256;
parameter    ap_ST_fsm_state10 = 27'd512;
parameter    ap_ST_fsm_state11 = 27'd1024;
parameter    ap_ST_fsm_state12 = 27'd2048;
parameter    ap_ST_fsm_state13 = 27'd4096;
parameter    ap_ST_fsm_state14 = 27'd8192;
parameter    ap_ST_fsm_state15 = 27'd16384;
parameter    ap_ST_fsm_state16 = 27'd32768;
parameter    ap_ST_fsm_state17 = 27'd65536;
parameter    ap_ST_fsm_state18 = 27'd131072;
parameter    ap_ST_fsm_state19 = 27'd262144;
parameter    ap_ST_fsm_state20 = 27'd524288;
parameter    ap_ST_fsm_state21 = 27'd1048576;
parameter    ap_ST_fsm_state22 = 27'd2097152;
parameter    ap_ST_fsm_state23 = 27'd4194304;
parameter    ap_ST_fsm_state24 = 27'd8388608;
parameter    ap_ST_fsm_state25 = 27'd16777216;
parameter    ap_ST_fsm_state26 = 27'd33554432;
parameter    ap_ST_fsm_state27 = 27'd67108864;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] input_r_address0;
output   input_r_ce0;
input  [15:0] input_r_q0;
output  [5:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [15:0] output_r_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [26:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire  signed [14:0] dct_coeff_table_q0;
wire   [3:0] add_ln97_fu_392_p2;
reg   [3:0] add_ln97_reg_980;
wire    ap_CS_fsm_state2;
wire   [5:0] tmp_4_fu_402_p3;
reg   [5:0] tmp_4_reg_985;
wire   [3:0] add_ln100_fu_421_p2;
reg   [3:0] add_ln100_reg_1000;
wire    ap_CS_fsm_state3;
wire   [63:0] zext_ln103_1_fu_436_p1;
reg   [63:0] zext_ln103_1_reg_1005;
wire   [3:0] add_ln60_fu_454_p2;
reg   [3:0] add_ln60_reg_1018;
wire    ap_CS_fsm_state5;
wire   [5:0] tmp_7_fu_464_p3;
reg   [5:0] tmp_7_reg_1023;
wire   [3:0] add_ln39_fu_483_p2;
reg   [3:0] add_ln39_reg_1039;
wire    ap_CS_fsm_state6;
wire   [5:0] tmp_9_fu_497_p3;
reg   [5:0] tmp_9_reg_1044;
reg   [5:0] row_outbuf_addr_1_reg_1049;
wire   [3:0] add_ln42_fu_525_p2;
reg   [3:0] add_ln42_reg_1057;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire  signed [31:0] grp_fu_954_p3;
wire    ap_CS_fsm_state11;
wire   [3:0] add_ln66_fu_593_p2;
reg   [3:0] add_ln66_reg_1090;
wire    ap_CS_fsm_state12;
wire   [5:0] zext_ln73_fu_603_p1;
reg   [5:0] zext_ln73_reg_1095;
wire   [5:0] tmp_8_fu_607_p3;
reg   [5:0] tmp_8_reg_1100;
wire   [3:0] add_ln70_fu_626_p2;
reg   [3:0] add_ln70_reg_1115;
wire    ap_CS_fsm_state13;
wire   [5:0] add_ln73_1_fu_658_p2;
reg   [5:0] add_ln73_1_reg_1125;
wire   [3:0] add_ln76_fu_680_p2;
reg   [3:0] add_ln76_reg_1133;
wire    ap_CS_fsm_state15;
wire   [5:0] tmp_s_fu_690_p3;
reg   [5:0] tmp_s_reg_1138;
wire   [3:0] add_ln39_1_fu_709_p2;
reg   [3:0] add_ln39_1_reg_1154;
wire    ap_CS_fsm_state16;
wire   [5:0] tmp_6_fu_723_p3;
reg   [5:0] tmp_6_reg_1159;
reg   [5:0] col_outbuf_addr_1_reg_1164;
wire   [3:0] add_ln42_1_fu_751_p2;
reg   [3:0] add_ln42_1_reg_1172;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire  signed [31:0] grp_fu_962_p3;
wire    ap_CS_fsm_state21;
wire   [3:0] add_ln82_fu_819_p2;
reg   [3:0] add_ln82_reg_1205;
wire    ap_CS_fsm_state22;
wire   [5:0] zext_ln89_fu_829_p1;
reg   [5:0] zext_ln89_reg_1210;
wire   [5:0] tmp_5_fu_833_p3;
reg   [5:0] tmp_5_reg_1215;
wire   [3:0] add_ln86_fu_852_p2;
reg   [3:0] add_ln86_reg_1230;
wire    ap_CS_fsm_state23;
wire   [5:0] add_ln89_1_fu_884_p2;
reg   [5:0] add_ln89_1_reg_1240;
wire   [3:0] add_ln112_fu_906_p2;
reg   [3:0] add_ln112_reg_1248;
wire    ap_CS_fsm_state25;
wire   [5:0] tmp_10_fu_916_p3;
reg   [5:0] tmp_10_reg_1253;
wire   [3:0] add_ln115_fu_930_p2;
reg   [3:0] add_ln115_reg_1261;
wire    ap_CS_fsm_state26;
wire   [63:0] zext_ln118_1_fu_945_p1;
reg   [63:0] zext_ln118_1_reg_1266;
wire   [15:0] row_outbuf_d0;
wire   [15:0] row_outbuf_q0;
wire   [15:0] col_outbuf_d0;
wire   [15:0] col_outbuf_q0;
wire  signed [15:0] col_inbuf_q0;
wire  signed [15:0] buf_2d_in_q0;
wire   [15:0] buf_2d_out_q0;
reg   [3:0] c_reg_266;
wire   [0:0] icmp_ln97_fu_386_p2;
wire    ap_CS_fsm_state4;
reg   [3:0] k_reg_277;
wire   [0:0] icmp_ln60_fu_448_p2;
wire   [0:0] icmp_ln42_fu_519_p2;
reg   [3:0] n_reg_288;
wire   [0:0] icmp_ln39_fu_477_p2;
reg  signed [31:0] tmp_reg_299;
reg   [3:0] i_2_reg_311;
wire   [0:0] icmp_ln66_fu_587_p2;
wire    ap_CS_fsm_state14;
reg   [3:0] k_1_reg_322;
wire   [0:0] icmp_ln76_fu_674_p2;
wire   [0:0] icmp_ln42_1_fu_745_p2;
reg   [3:0] n_1_reg_333;
wire   [0:0] icmp_ln39_1_fu_703_p2;
reg  signed [31:0] tmp_2_reg_344;
reg   [3:0] i_3_reg_356;
wire   [0:0] icmp_ln82_fu_813_p2;
wire    ap_CS_fsm_state24;
reg   [3:0] c_1_reg_367;
wire   [0:0] icmp_ln112_fu_900_p2;
wire    ap_CS_fsm_state27;
wire   [0:0] icmp_ln100_fu_415_p2;
wire   [63:0] zext_ln47_fu_510_p1;
wire   [63:0] zext_ln44_2_fu_540_p1;
wire   [63:0] zext_ln45_fu_550_p1;
wire   [63:0] zext_ln73_2_fu_653_p1;
wire   [0:0] icmp_ln70_fu_620_p2;
wire   [63:0] zext_ln73_3_fu_667_p1;
wire   [63:0] zext_ln47_1_fu_736_p1;
wire   [63:0] zext_ln44_5_fu_766_p1;
wire   [63:0] zext_ln45_1_fu_776_p1;
wire   [63:0] zext_ln89_2_fu_879_p1;
wire   [0:0] icmp_ln86_fu_846_p2;
wire   [63:0] zext_ln89_3_fu_893_p1;
wire   [0:0] icmp_ln115_fu_924_p2;
reg   [3:0] r_fu_78;
reg   [3:0] i_fu_102;
reg   [3:0] j_fu_106;
reg   [3:0] i_1_fu_110;
reg   [3:0] j_1_fu_114;
reg   [3:0] r_1_fu_118;
reg    input_r_ce0_local;
reg    buf_2d_in_we0_local;
reg    buf_2d_in_ce0_local;
reg   [5:0] buf_2d_in_address0_local;
reg    dct_coeff_table_ce0_local;
reg   [5:0] dct_coeff_table_address0_local;
reg    row_outbuf_we0_local;
reg    row_outbuf_ce0_local;
reg   [5:0] row_outbuf_address0_local;
reg    col_inbuf_we0_local;
reg    col_inbuf_ce0_local;
reg   [5:0] col_inbuf_address0_local;
reg    col_outbuf_we0_local;
reg    col_outbuf_ce0_local;
reg   [5:0] col_outbuf_address0_local;
reg    buf_2d_out_we0_local;
reg    buf_2d_out_ce0_local;
reg   [5:0] buf_2d_out_address0_local;
reg    output_r_we0_local;
reg    output_r_ce0_local;
wire   [2:0] trunc_ln97_fu_398_p1;
wire   [5:0] zext_ln103_fu_427_p1;
wire   [5:0] add_ln103_fu_431_p2;
wire   [2:0] trunc_ln60_fu_460_p1;
wire   [2:0] trunc_ln39_fu_489_p1;
wire   [5:0] zext_ln44_fu_493_p1;
wire   [5:0] add_ln47_2_fu_505_p2;
wire   [5:0] zext_ln44_1_fu_531_p1;
wire   [5:0] add_ln44_fu_535_p2;
wire   [5:0] add_ln45_fu_545_p2;
wire   [28:0] trunc_ln42_fu_555_p1;
wire   [28:0] add_ln47_fu_559_p2;
wire   [2:0] trunc_ln66_fu_599_p1;
wire   [2:0] trunc_ln70_fu_632_p1;
wire   [5:0] tmp_1_fu_640_p3;
wire   [5:0] add_ln73_fu_648_p2;
wire   [5:0] zext_ln73_1_fu_636_p1;
wire   [2:0] trunc_ln76_fu_686_p1;
wire   [2:0] trunc_ln39_1_fu_715_p1;
wire   [5:0] zext_ln44_3_fu_719_p1;
wire   [5:0] add_ln47_3_fu_731_p2;
wire   [5:0] zext_ln44_4_fu_757_p1;
wire   [5:0] add_ln44_1_fu_761_p2;
wire   [5:0] add_ln45_2_fu_771_p2;
wire   [28:0] trunc_ln42_1_fu_781_p1;
wire   [28:0] add_ln47_1_fu_785_p2;
wire   [2:0] trunc_ln82_fu_825_p1;
wire   [2:0] trunc_ln86_fu_858_p1;
wire   [5:0] tmp_11_fu_866_p3;
wire   [5:0] add_ln89_fu_874_p2;
wire   [5:0] zext_ln89_1_fu_862_p1;
wire   [2:0] trunc_ln112_fu_912_p1;
wire   [5:0] zext_ln118_fu_936_p1;
wire   [5:0] add_ln118_fu_940_p2;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state20;
reg   [26:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 27'd1;
#0 r_fu_78 = 4'd0;
#0 i_fu_102 = 4'd0;
#0 j_fu_106 = 4'd0;
#0 i_1_fu_110 = 4'd0;
#0 j_1_fu_114 = 4'd0;
#0 r_1_fu_118 = 4'd0;
end

dct_dct_coeff_table_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
dct_coeff_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_address0_local),
    .ce0(dct_coeff_table_ce0_local),
    .q0(dct_coeff_table_q0)
);

dct_row_outbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
row_outbuf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(row_outbuf_address0_local),
    .ce0(row_outbuf_ce0_local),
    .we0(row_outbuf_we0_local),
    .d0(row_outbuf_d0),
    .q0(row_outbuf_q0)
);

dct_row_outbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
col_outbuf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(col_outbuf_address0_local),
    .ce0(col_outbuf_ce0_local),
    .we0(col_outbuf_we0_local),
    .d0(col_outbuf_d0),
    .q0(col_outbuf_q0)
);

dct_row_outbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
col_inbuf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(col_inbuf_address0_local),
    .ce0(col_inbuf_ce0_local),
    .we0(col_inbuf_we0_local),
    .d0(row_outbuf_q0),
    .q0(col_inbuf_q0)
);

dct_row_outbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_2d_in_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2d_in_address0_local),
    .ce0(buf_2d_in_ce0_local),
    .we0(buf_2d_in_we0_local),
    .d0(input_r_q0),
    .q0(buf_2d_in_q0)
);

dct_row_outbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_2d_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2d_out_address0_local),
    .ce0(buf_2d_out_ce0_local),
    .we0(buf_2d_out_we0_local),
    .d0(col_outbuf_q0),
    .q0(buf_2d_out_q0)
);

dct_mac_muladd_16s_15s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_15s_32s_32_4_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_2d_in_q0),
    .din1(dct_coeff_table_q0),
    .din2(tmp_reg_299),
    .ce(1'b1),
    .dout(grp_fu_954_p3)
);

dct_mac_muladd_16s_15s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_15s_32s_32_4_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(col_inbuf_q0),
    .din1(dct_coeff_table_q0),
    .din2(tmp_2_reg_344),
    .ce(1'b1),
    .dout(grp_fu_962_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        c_1_reg_367 <= add_ln115_reg_1261;
    end else if (((icmp_ln112_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        c_1_reg_367 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c_reg_266 <= add_ln100_reg_1000;
    end else if (((icmp_ln97_fu_386_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c_reg_266 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln66_fu_587_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        i_1_fu_110 <= 4'd0;
    end else if (((icmp_ln39_1_fu_703_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        i_1_fu_110 <= add_ln76_reg_1133;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        i_2_reg_311 <= add_ln70_reg_1115;
    end else if (((icmp_ln66_fu_587_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        i_2_reg_311 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        i_3_reg_356 <= add_ln86_reg_1230;
    end else if (((icmp_ln82_fu_813_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        i_3_reg_356 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln97_fu_386_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_fu_102 <= 4'd0;
    end else if (((icmp_ln39_fu_477_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        i_fu_102 <= add_ln60_reg_1018;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_fu_674_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        j_1_fu_114 <= 4'd0;
    end else if (((icmp_ln86_fu_846_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        j_1_fu_114 <= add_ln82_reg_1205;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln60_fu_448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        j_fu_106 <= 4'd0;
    end else if (((icmp_ln70_fu_620_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        j_fu_106 <= add_ln66_reg_1090;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln42_1_fu_745_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        k_1_reg_322 <= add_ln39_1_reg_1154;
    end else if (((icmp_ln76_fu_674_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        k_1_reg_322 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln42_fu_519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        k_reg_277 <= add_ln39_reg_1039;
    end else if (((icmp_ln60_fu_448_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        k_reg_277 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        n_1_reg_333 <= add_ln42_1_reg_1172;
    end else if (((icmp_ln39_1_fu_703_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        n_1_reg_333 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        n_reg_288 <= add_ln42_reg_1057;
    end else if (((icmp_ln39_fu_477_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        n_reg_288 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln82_fu_813_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        r_1_fu_118 <= 4'd0;
    end else if (((icmp_ln115_fu_924_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        r_1_fu_118 <= add_ln112_reg_1248;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        r_fu_78 <= 4'd0;
    end else if (((icmp_ln100_fu_415_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        r_fu_78 <= add_ln97_reg_980;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        tmp_2_reg_344 <= grp_fu_962_p3;
    end else if (((icmp_ln39_1_fu_703_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        tmp_2_reg_344 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_reg_299 <= grp_fu_954_p3;
    end else if (((icmp_ln39_fu_477_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_reg_299 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln100_reg_1000 <= add_ln100_fu_421_p2;
        zext_ln103_1_reg_1005[5 : 0] <= zext_ln103_1_fu_436_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln112_reg_1248 <= add_ln112_fu_906_p2;
        tmp_10_reg_1253[5 : 3] <= tmp_10_fu_916_p3[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln115_reg_1261 <= add_ln115_fu_930_p2;
        zext_ln118_1_reg_1266[5 : 0] <= zext_ln118_1_fu_945_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln39_1_reg_1154 <= add_ln39_1_fu_709_p2;
        col_outbuf_addr_1_reg_1164 <= zext_ln47_1_fu_736_p1;
        tmp_6_reg_1159[5 : 3] <= tmp_6_fu_723_p3[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln39_reg_1039 <= add_ln39_fu_483_p2;
        row_outbuf_addr_1_reg_1049 <= zext_ln47_fu_510_p1;
        tmp_9_reg_1044[5 : 3] <= tmp_9_fu_497_p3[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add_ln42_1_reg_1172 <= add_ln42_1_fu_751_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln42_reg_1057 <= add_ln42_fu_525_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln60_reg_1018 <= add_ln60_fu_454_p2;
        tmp_7_reg_1023[5 : 3] <= tmp_7_fu_464_p3[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln66_reg_1090 <= add_ln66_fu_593_p2;
        tmp_8_reg_1100[5 : 3] <= tmp_8_fu_607_p3[5 : 3];
        zext_ln73_reg_1095[3 : 0] <= zext_ln73_fu_603_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln70_reg_1115 <= add_ln70_fu_626_p2;
        add_ln73_1_reg_1125 <= add_ln73_1_fu_658_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln76_reg_1133 <= add_ln76_fu_680_p2;
        tmp_s_reg_1138[5 : 3] <= tmp_s_fu_690_p3[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        add_ln82_reg_1205 <= add_ln82_fu_819_p2;
        tmp_5_reg_1215[5 : 3] <= tmp_5_fu_833_p3[5 : 3];
        zext_ln89_reg_1210[3 : 0] <= zext_ln89_fu_829_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        add_ln86_reg_1230 <= add_ln86_fu_852_p2;
        add_ln89_1_reg_1240 <= add_ln89_1_fu_884_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln97_reg_980 <= add_ln97_fu_392_p2;
        tmp_4_reg_985[5 : 3] <= tmp_4_fu_402_p3[5 : 3];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln112_fu_900_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln112_fu_900_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_2d_in_address0_local = zext_ln45_fu_550_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2d_in_address0_local = zext_ln103_1_reg_1005;
    end else begin
        buf_2d_in_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state7))) begin
        buf_2d_in_ce0_local = 1'b1;
    end else begin
        buf_2d_in_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_2d_in_we0_local = 1'b1;
    end else begin
        buf_2d_in_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        buf_2d_out_address0_local = zext_ln118_1_fu_945_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        buf_2d_out_address0_local = zext_ln89_3_fu_893_p1;
    end else begin
        buf_2d_out_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state26))) begin
        buf_2d_out_ce0_local = 1'b1;
    end else begin
        buf_2d_out_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        buf_2d_out_we0_local = 1'b1;
    end else begin
        buf_2d_out_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        col_inbuf_address0_local = zext_ln45_1_fu_776_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        col_inbuf_address0_local = zext_ln73_3_fu_667_p1;
    end else begin
        col_inbuf_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state17))) begin
        col_inbuf_ce0_local = 1'b1;
    end else begin
        col_inbuf_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        col_inbuf_we0_local = 1'b1;
    end else begin
        col_inbuf_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        col_outbuf_address0_local = zext_ln89_2_fu_879_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        col_outbuf_address0_local = col_outbuf_addr_1_reg_1164;
    end else begin
        col_outbuf_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state17))) begin
        col_outbuf_ce0_local = 1'b1;
    end else begin
        col_outbuf_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln42_1_fu_745_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_outbuf_we0_local = 1'b1;
    end else begin
        col_outbuf_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        dct_coeff_table_address0_local = zext_ln44_5_fu_766_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dct_coeff_table_address0_local = zext_ln44_2_fu_540_p1;
    end else begin
        dct_coeff_table_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state7))) begin
        dct_coeff_table_ce0_local = 1'b1;
    end else begin
        dct_coeff_table_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_r_ce0_local = 1'b1;
    end else begin
        input_r_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        output_r_ce0_local = 1'b1;
    end else begin
        output_r_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        output_r_we0_local = 1'b1;
    end else begin
        output_r_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        row_outbuf_address0_local = zext_ln73_2_fu_653_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        row_outbuf_address0_local = row_outbuf_addr_1_reg_1049;
    end else begin
        row_outbuf_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state7))) begin
        row_outbuf_ce0_local = 1'b1;
    end else begin
        row_outbuf_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln42_fu_519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        row_outbuf_we0_local = 1'b1;
    end else begin
        row_outbuf_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln97_fu_386_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln100_fu_415_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln60_fu_448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln39_fu_477_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln42_fu_519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln66_fu_587_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((icmp_ln70_fu_620_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln76_fu_674_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln39_1_fu_703_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((icmp_ln42_1_fu_745_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state22 : begin
            if (((icmp_ln82_fu_813_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((icmp_ln86_fu_846_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln112_fu_900_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln115_fu_924_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln100_fu_421_p2 = (c_reg_266 + 4'd1);

assign add_ln103_fu_431_p2 = (tmp_4_reg_985 + zext_ln103_fu_427_p1);

assign add_ln112_fu_906_p2 = (r_1_fu_118 + 4'd1);

assign add_ln115_fu_930_p2 = (c_1_reg_367 + 4'd1);

assign add_ln118_fu_940_p2 = (tmp_10_reg_1253 + zext_ln118_fu_936_p1);

assign add_ln39_1_fu_709_p2 = (k_1_reg_322 + 4'd1);

assign add_ln39_fu_483_p2 = (k_reg_277 + 4'd1);

assign add_ln42_1_fu_751_p2 = (n_1_reg_333 + 4'd1);

assign add_ln42_fu_525_p2 = (n_reg_288 + 4'd1);

assign add_ln44_1_fu_761_p2 = (tmp_6_reg_1159 + zext_ln44_4_fu_757_p1);

assign add_ln44_fu_535_p2 = (tmp_9_reg_1044 + zext_ln44_1_fu_531_p1);

assign add_ln45_2_fu_771_p2 = (tmp_s_reg_1138 + zext_ln44_4_fu_757_p1);

assign add_ln45_fu_545_p2 = (tmp_7_reg_1023 + zext_ln44_1_fu_531_p1);

assign add_ln47_1_fu_785_p2 = (trunc_ln42_1_fu_781_p1 + 29'd4096);

assign add_ln47_2_fu_505_p2 = (tmp_7_reg_1023 + zext_ln44_fu_493_p1);

assign add_ln47_3_fu_731_p2 = (tmp_s_reg_1138 + zext_ln44_3_fu_719_p1);

assign add_ln47_fu_559_p2 = (trunc_ln42_fu_555_p1 + 29'd4096);

assign add_ln60_fu_454_p2 = (i_fu_102 + 4'd1);

assign add_ln66_fu_593_p2 = (j_fu_106 + 4'd1);

assign add_ln70_fu_626_p2 = (i_2_reg_311 + 4'd1);

assign add_ln73_1_fu_658_p2 = (tmp_8_reg_1100 + zext_ln73_1_fu_636_p1);

assign add_ln73_fu_648_p2 = (tmp_1_fu_640_p3 + zext_ln73_reg_1095);

assign add_ln76_fu_680_p2 = (i_1_fu_110 + 4'd1);

assign add_ln82_fu_819_p2 = (j_1_fu_114 + 4'd1);

assign add_ln86_fu_852_p2 = (i_3_reg_356 + 4'd1);

assign add_ln89_1_fu_884_p2 = (tmp_5_reg_1215 + zext_ln89_1_fu_862_p1);

assign add_ln89_fu_874_p2 = (tmp_11_fu_866_p3 + zext_ln89_reg_1210);

assign add_ln97_fu_392_p2 = (r_fu_78 + 4'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign col_outbuf_d0 = {{add_ln47_1_fu_785_p2[28:13]}};

assign icmp_ln100_fu_415_p2 = ((c_reg_266 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln112_fu_900_p2 = ((r_1_fu_118 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln115_fu_924_p2 = ((c_1_reg_367 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln39_1_fu_703_p2 = ((k_1_reg_322 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln39_fu_477_p2 = ((k_reg_277 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln42_1_fu_745_p2 = ((n_1_reg_333 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_519_p2 = ((n_reg_288 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln60_fu_448_p2 = ((i_fu_102 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln66_fu_587_p2 = ((j_fu_106 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln70_fu_620_p2 = ((i_2_reg_311 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_674_p2 = ((i_1_fu_110 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln82_fu_813_p2 = ((j_1_fu_114 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_846_p2 = ((i_3_reg_356 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln97_fu_386_p2 = ((r_fu_78 == 4'd8) ? 1'b1 : 1'b0);

assign input_r_address0 = zext_ln103_1_fu_436_p1;

assign input_r_ce0 = input_r_ce0_local;

assign output_r_address0 = zext_ln118_1_reg_1266;

assign output_r_ce0 = output_r_ce0_local;

assign output_r_d0 = buf_2d_out_q0;

assign output_r_we0 = output_r_we0_local;

assign row_outbuf_d0 = {{add_ln47_fu_559_p2[28:13]}};

assign tmp_10_fu_916_p3 = {{trunc_ln112_fu_912_p1}, {3'd0}};

assign tmp_11_fu_866_p3 = {{trunc_ln86_fu_858_p1}, {3'd0}};

assign tmp_1_fu_640_p3 = {{trunc_ln70_fu_632_p1}, {3'd0}};

assign tmp_4_fu_402_p3 = {{trunc_ln97_fu_398_p1}, {3'd0}};

assign tmp_5_fu_833_p3 = {{trunc_ln82_fu_825_p1}, {3'd0}};

assign tmp_6_fu_723_p3 = {{trunc_ln39_1_fu_715_p1}, {3'd0}};

assign tmp_7_fu_464_p3 = {{trunc_ln60_fu_460_p1}, {3'd0}};

assign tmp_8_fu_607_p3 = {{trunc_ln66_fu_599_p1}, {3'd0}};

assign tmp_9_fu_497_p3 = {{trunc_ln39_fu_489_p1}, {3'd0}};

assign tmp_s_fu_690_p3 = {{trunc_ln76_fu_686_p1}, {3'd0}};

assign trunc_ln112_fu_912_p1 = r_1_fu_118[2:0];

assign trunc_ln39_1_fu_715_p1 = k_1_reg_322[2:0];

assign trunc_ln39_fu_489_p1 = k_reg_277[2:0];

assign trunc_ln42_1_fu_781_p1 = tmp_2_reg_344[28:0];

assign trunc_ln42_fu_555_p1 = tmp_reg_299[28:0];

assign trunc_ln60_fu_460_p1 = i_fu_102[2:0];

assign trunc_ln66_fu_599_p1 = j_fu_106[2:0];

assign trunc_ln70_fu_632_p1 = i_2_reg_311[2:0];

assign trunc_ln76_fu_686_p1 = i_1_fu_110[2:0];

assign trunc_ln82_fu_825_p1 = j_1_fu_114[2:0];

assign trunc_ln86_fu_858_p1 = i_3_reg_356[2:0];

assign trunc_ln97_fu_398_p1 = r_fu_78[2:0];

assign zext_ln103_1_fu_436_p1 = add_ln103_fu_431_p2;

assign zext_ln103_fu_427_p1 = c_reg_266;

assign zext_ln118_1_fu_945_p1 = add_ln118_fu_940_p2;

assign zext_ln118_fu_936_p1 = c_1_reg_367;

assign zext_ln44_1_fu_531_p1 = n_reg_288;

assign zext_ln44_2_fu_540_p1 = add_ln44_fu_535_p2;

assign zext_ln44_3_fu_719_p1 = k_1_reg_322;

assign zext_ln44_4_fu_757_p1 = n_1_reg_333;

assign zext_ln44_5_fu_766_p1 = add_ln44_1_fu_761_p2;

assign zext_ln44_fu_493_p1 = k_reg_277;

assign zext_ln45_1_fu_776_p1 = add_ln45_2_fu_771_p2;

assign zext_ln45_fu_550_p1 = add_ln45_fu_545_p2;

assign zext_ln47_1_fu_736_p1 = add_ln47_3_fu_731_p2;

assign zext_ln47_fu_510_p1 = add_ln47_2_fu_505_p2;

assign zext_ln73_1_fu_636_p1 = i_2_reg_311;

assign zext_ln73_2_fu_653_p1 = add_ln73_fu_648_p2;

assign zext_ln73_3_fu_667_p1 = add_ln73_1_reg_1125;

assign zext_ln73_fu_603_p1 = j_fu_106;

assign zext_ln89_1_fu_862_p1 = i_3_reg_356;

assign zext_ln89_2_fu_879_p1 = add_ln89_fu_874_p2;

assign zext_ln89_3_fu_893_p1 = add_ln89_1_reg_1240;

assign zext_ln89_fu_829_p1 = j_1_fu_114;

always @ (posedge ap_clk) begin
    tmp_4_reg_985[2:0] <= 3'b000;
    zext_ln103_1_reg_1005[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_7_reg_1023[2:0] <= 3'b000;
    tmp_9_reg_1044[2:0] <= 3'b000;
    zext_ln73_reg_1095[5:4] <= 2'b00;
    tmp_8_reg_1100[2:0] <= 3'b000;
    tmp_s_reg_1138[2:0] <= 3'b000;
    tmp_6_reg_1159[2:0] <= 3'b000;
    zext_ln89_reg_1210[5:4] <= 2'b00;
    tmp_5_reg_1215[2:0] <= 3'b000;
    tmp_10_reg_1253[2:0] <= 3'b000;
    zext_ln118_1_reg_1266[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //dct
