# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../tp6/cpu_package.0.vhd" \
"../../../../../../tp6/test_memory.3.vhd" \

# Do not sort compile order
nosort
