<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="zerosevencounter.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="clkdiv18.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="clkdiv1ki.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="integration.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="integration.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="integration.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="integration.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="integration.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="integration.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="integration.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="integration.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="integration.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="integration.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="integration.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="integration.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="integration.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="integration.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="integration.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="integration.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="integration.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="integration.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="integration.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="integration.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="integration.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="integration.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="integration.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="integration.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="integration.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="integration_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="integration_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="integration_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="integration_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="integration_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="integration_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="integration_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="integration_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="integration_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="integration_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="integration_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="integration_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="integration_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="integration_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="integration_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ssd1d09.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1722922939" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1722922939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1722922943" xil_pn:in_ck="8963301490952720740" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-607633810600684910" xil_pn:start_ts="1722922939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clkdiv18.vf"/>
      <outfile xil_pn:name="clkdiv1ki.vf"/>
      <outfile xil_pn:name="integration.vf"/>
      <outfile xil_pn:name="ssd1d09.vf"/>
    </transform>
    <transform xil_pn:end_ts="1722922943" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="9102590814836834313" xil_pn:start_ts="1722922943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1722922943" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1722922943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1722922943" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2172780465587312340" xil_pn:start_ts="1722922943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1722922943" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1722922943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1722922943" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3891549656900093843" xil_pn:start_ts="1722922943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1722922948" xil_pn:in_ck="-3666264235822712036" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="8539647544943450513" xil_pn:start_ts="1722922943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="integration.jhd"/>
      <outfile xil_pn:name="integration.lso"/>
      <outfile xil_pn:name="integration.ngc"/>
      <outfile xil_pn:name="integration.ngr"/>
      <outfile xil_pn:name="integration.prj"/>
      <outfile xil_pn:name="integration.stx"/>
      <outfile xil_pn:name="integration.syr"/>
      <outfile xil_pn:name="integration.xst"/>
      <outfile xil_pn:name="integration_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1722922948" xil_pn:in_ck="-6324570949598901520" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5821114616030846234" xil_pn:start_ts="1722922948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1722922952" xil_pn:in_ck="-1048318334855446694" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7333566232234899702" xil_pn:start_ts="1722922948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="integration.bld"/>
      <outfile xil_pn:name="integration.ngd"/>
      <outfile xil_pn:name="integration_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1722922958" xil_pn:in_ck="4425685048231896379" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1722922952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="integration.pcf"/>
      <outfile xil_pn:name="integration_map.map"/>
      <outfile xil_pn:name="integration_map.mrp"/>
      <outfile xil_pn:name="integration_map.ncd"/>
      <outfile xil_pn:name="integration_map.ngm"/>
      <outfile xil_pn:name="integration_map.xrpt"/>
      <outfile xil_pn:name="integration_summary.xml"/>
      <outfile xil_pn:name="integration_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1722922965" xil_pn:in_ck="1787295630093377332" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1722922958">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="integration.ncd"/>
      <outfile xil_pn:name="integration.pad"/>
      <outfile xil_pn:name="integration.par"/>
      <outfile xil_pn:name="integration.ptwx"/>
      <outfile xil_pn:name="integration.unroutes"/>
      <outfile xil_pn:name="integration.xpi"/>
      <outfile xil_pn:name="integration_pad.csv"/>
      <outfile xil_pn:name="integration_pad.txt"/>
      <outfile xil_pn:name="integration_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1722922971" xil_pn:in_ck="-6324570949598909145" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1722922965">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="integration.bgn"/>
      <outfile xil_pn:name="integration.bit"/>
      <outfile xil_pn:name="integration.drc"/>
      <outfile xil_pn:name="integration.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1722922965" xil_pn:in_ck="1280257355375123767" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1722922962">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="integration.twr"/>
      <outfile xil_pn:name="integration.twx"/>
    </transform>
  </transforms>

</generated_project>
