// Seed: 3737380720
module module_0 (
    output wor   id_0,
    output uwire id_1
);
  pullup (-1'b0, id_1, id_1);
  integer id_3;
  logic   id_4;
  ;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input wor id_2,
    output tri1 id_3,
    input wand id_4,
    input supply0 id_5,
    output wor id_6,
    output wor id_7,
    output supply0 id_8,
    input supply1 id_9,
    output supply0 id_10,
    input supply0 id_11
);
  module_0 modCall_1 (
      id_10,
      id_10
  );
  assign modCall_1.id_1 = 0;
  final $clog2(83);
  ;
  static logic [1 : -1] id_13;
  ;
  assign id_8 = id_11;
endmodule
