Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Dec 19 02:24:20 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  16          
SYNTH-9    Warning   Small multiplier                            8           
TIMING-18  Warning   Missing input or output delay               25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.540        0.000                      0                 3951        0.059        0.000                      0                 3951        4.020        0.000                       0                  2067  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  vga_clk_gen  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin          0.540        0.000                      0                 3814        0.059        0.000                      0                 3814        4.020        0.000                       0                  2044  
  vga_clk_gen       15.178        0.000                      0                   63        0.237        0.000                      0                   63        9.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_gen   sys_clk_pin         3.302        0.000                      0                   68        0.418        0.000                      0                   68  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.535        0.000                      0                    6        1.827        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 pixel_y_core_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 1.992ns (21.121%)  route 7.439ns (78.879%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.548     5.100    clk_IBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  pixel_y_core_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.518     5.618 f  pixel_y_core_reg[0]/Q
                         net (fo=173, routed)         1.568     7.186    ram_coin100/coin_addr_reg[8][0]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.152     7.338 f  ram_coin100/coin_addr[8]_i_18__0/O
                         net (fo=2, routed)           1.022     8.360    ram_coin100/pixel_y_core_reg[0]
    SLICE_X28Y16         LUT6 (Prop_lut6_I1_O)        0.326     8.686 f  ram_coin100/coin_addr[8]_i_6__0/O
                         net (fo=23, routed)          0.954     9.639    ram_coin10/rgb_reg[5]_i_124_1
    SLICE_X12Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.763 r  ram_coin10/rgb_reg[7]_i_24/O
                         net (fo=1, routed)           0.670    10.433    ram_coin10/rgb_reg[7]_i_24_n_0
    SLICE_X12Y14         LUT3 (Prop_lut3_I0_O)        0.152    10.585 r  ram_coin10/rgb_reg[7]_i_9/O
                         net (fo=2, routed)           1.067    11.652    ram_coin10/RAM_reg_2
    SLICE_X28Y14         LUT4 (Prop_lut4_I1_O)        0.348    12.000 r  ram_coin10/rgb_reg[11]_i_61/O
                         net (fo=9, routed)           0.547    12.547    ram_coin1/rgb_reg[11]_i_7
    SLICE_X29Y12         LUT5 (Prop_lut5_I2_O)        0.124    12.671 r  ram_coin1/rgb_reg[11]_i_16/O
                         net (fo=12, routed)          0.655    13.327    coin_sel0/rgb_reg_reg[6]_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I2_O)        0.124    13.451 r  coin_sel0/rgb_reg[6]_i_3/O
                         net (fo=2, routed)           0.957    14.407    cart_list_render0/rgb_reg_reg[4]_1
    SLICE_X31Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.531 r  cart_list_render0/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    14.531    cart_list_render0_n_10
    SLICE_X31Y12         FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.444    14.816    clk_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X31Y12         FDRE (Setup_fdre_C_D)        0.032    15.071    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -14.531    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 avail_disp0/r_pixel_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.226ns  (logic 2.004ns (21.721%)  route 7.222ns (78.279%))
  Logic Levels:           9  (LUT2=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.635     5.187    avail_disp0/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  avail_disp0/r_pixel_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456     5.643 f  avail_disp0/r_pixel_x_reg[5]/Q
                         net (fo=61, routed)          1.229     6.872    avail_disp0/font_rom/BRAM_PC_VGA_0_4
    SLICE_X4Y40          LUT4 (Prop_lut4_I0_O)        0.152     7.024 r  avail_disp0/font_rom/BRAM_PC_VGA_0_i_93__0/O
                         net (fo=1, routed)           0.426     7.449    help_disp0/font_rom/BRAM_PC_VGA_0_i_50_1
    SLICE_X4Y39          LUT5 (Prop_lut5_I4_O)        0.326     7.775 f  help_disp0/font_rom/BRAM_PC_VGA_0_i_83/O
                         net (fo=3, routed)           0.602     8.377    avail_disp0/font_rom/BRAM_PC_VGA_0_i_15__2_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.326     8.703 r  avail_disp0/font_rom/BRAM_PC_VGA_0_i_47/O
                         net (fo=2, routed)           0.604     9.307    avail_disp0/font_rom/BRAM_PC_VGA_0_i_47_n_0
    SLICE_X5Y40          LUT2 (Prop_lut2_I0_O)        0.124     9.431 f  avail_disp0/font_rom/BRAM_PC_VGA_0_i_40/O
                         net (fo=8, routed)           0.608    10.039    avail_disp0/font_rom/BRAM_PC_VGA_0_i_40_n_0
    SLICE_X4Y41          LUT2 (Prop_lut2_I0_O)        0.124    10.163 f  avail_disp0/font_rom/BRAM_PC_VGA_0_i_19__0/O
                         net (fo=3, routed)           0.317    10.480    avail_disp0/font_rom/BRAM_PC_VGA_0_i_19__0_n_0
    SLICE_X5Y39          LUT2 (Prop_lut2_I1_O)        0.124    10.604 f  avail_disp0/font_rom/BRAM_PC_VGA_0_i_23__0/O
                         net (fo=2, routed)           0.544    11.148    help_disp0/font_rom/rgb_reg[11]_i_9
    SLICE_X7Y40          LUT4 (Prop_lut4_I2_O)        0.124    11.272 f  help_disp0/font_rom/rgb_reg[11]_i_21/O
                         net (fo=13, routed)          1.731    13.003    price_disp0/is_help_active
    SLICE_X36Y12         LUT6 (Prop_lut6_I1_O)        0.124    13.127 r  price_disp0/rgb_reg[11]_i_6/O
                         net (fo=12, routed)          1.162    14.289    anim_manager0/rgb_reg_reg[11]_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.413 r  anim_manager0/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000    14.413    anim_manager0_n_10
    SLICE_X33Y13         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.443    14.815    clk_IBUF_BUFG
    SLICE_X33Y13         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X33Y13         FDRE (Setup_fdre_C_D)        0.032    15.070    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -14.413    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 pixel_y_core_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.308ns  (logic 1.992ns (21.400%)  route 7.316ns (78.600%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.548     5.100    clk_IBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  pixel_y_core_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.518     5.618 f  pixel_y_core_reg[0]/Q
                         net (fo=173, routed)         1.568     7.186    ram_coin100/coin_addr_reg[8][0]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.152     7.338 f  ram_coin100/coin_addr[8]_i_18__0/O
                         net (fo=2, routed)           1.022     8.360    ram_coin100/pixel_y_core_reg[0]
    SLICE_X28Y16         LUT6 (Prop_lut6_I1_O)        0.326     8.686 f  ram_coin100/coin_addr[8]_i_6__0/O
                         net (fo=23, routed)          0.954     9.639    ram_coin10/rgb_reg[5]_i_124_1
    SLICE_X12Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.763 r  ram_coin10/rgb_reg[7]_i_24/O
                         net (fo=1, routed)           0.670    10.433    ram_coin10/rgb_reg[7]_i_24_n_0
    SLICE_X12Y14         LUT3 (Prop_lut3_I0_O)        0.152    10.585 r  ram_coin10/rgb_reg[7]_i_9/O
                         net (fo=2, routed)           1.067    11.652    ram_coin10/RAM_reg_2
    SLICE_X28Y14         LUT4 (Prop_lut4_I1_O)        0.348    12.000 r  ram_coin10/rgb_reg[11]_i_61/O
                         net (fo=9, routed)           0.826    12.826    ram_coin1/rgb_reg[11]_i_7
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124    12.950 f  ram_coin1/rgb_reg[11]_i_26/O
                         net (fo=6, routed)           0.373    13.323    ram_coin1/current_state_reg
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.124    13.447 r  ram_coin1/rgb_reg[11]_i_8/O
                         net (fo=4, routed)           0.837    14.284    ram_coin1/text_pixel_reg_3
    SLICE_X32Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.408 r  ram_coin1/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    14.408    ram_coin1_n_10
    SLICE_X32Y13         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.443    14.815    clk_IBUF_BUFG
    SLICE_X32Y13         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X32Y13         FDRE (Setup_fdre_C_D)        0.029    15.067    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -14.408    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 pixel_y_core_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.333ns  (logic 1.992ns (21.343%)  route 7.341ns (78.657%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.548     5.100    clk_IBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  pixel_y_core_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.518     5.618 r  pixel_y_core_reg[0]/Q
                         net (fo=173, routed)         1.568     7.186    ram_coin100/coin_addr_reg[8][0]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.152     7.338 r  ram_coin100/coin_addr[8]_i_18__0/O
                         net (fo=2, routed)           1.022     8.360    ram_coin100/pixel_y_core_reg[0]
    SLICE_X28Y16         LUT6 (Prop_lut6_I1_O)        0.326     8.686 r  ram_coin100/coin_addr[8]_i_6__0/O
                         net (fo=23, routed)          0.954     9.639    ram_coin10/rgb_reg[5]_i_124_1
    SLICE_X12Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.763 f  ram_coin10/rgb_reg[7]_i_24/O
                         net (fo=1, routed)           0.670    10.433    ram_coin10/rgb_reg[7]_i_24_n_0
    SLICE_X12Y14         LUT3 (Prop_lut3_I0_O)        0.152    10.585 f  ram_coin10/rgb_reg[7]_i_9/O
                         net (fo=2, routed)           1.067    11.652    ram_coin10/RAM_reg_2
    SLICE_X28Y14         LUT4 (Prop_lut4_I1_O)        0.348    12.000 f  ram_coin10/rgb_reg[11]_i_61/O
                         net (fo=9, routed)           0.547    12.547    ram_coin1/rgb_reg[11]_i_7
    SLICE_X29Y12         LUT5 (Prop_lut5_I2_O)        0.124    12.671 f  ram_coin1/rgb_reg[11]_i_16/O
                         net (fo=12, routed)          0.702    13.374    paid_text_render0/rgb_reg_reg[2]_5
    SLICE_X31Y12         LUT6 (Prop_lut6_I4_O)        0.124    13.498 f  paid_text_render0/rgb_reg[2]_i_3/O
                         net (fo=3, routed)           0.812    14.309    paid_text_render0/rgb_reg[2]_i_3_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.433 r  paid_text_render0/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.433    paid_text_render0_n_1
    SLICE_X34Y12         FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.443    14.815    clk_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X34Y12         FDRE (Setup_fdre_C_D)        0.081    15.119    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -14.433    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 avail_disp0/r_pixel_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.193ns  (logic 2.004ns (21.798%)  route 7.189ns (78.202%))
  Logic Levels:           9  (LUT2=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.635     5.187    avail_disp0/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  avail_disp0/r_pixel_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  avail_disp0/r_pixel_x_reg[5]/Q
                         net (fo=61, routed)          1.229     6.872    avail_disp0/font_rom/BRAM_PC_VGA_0_4
    SLICE_X4Y40          LUT4 (Prop_lut4_I0_O)        0.152     7.024 f  avail_disp0/font_rom/BRAM_PC_VGA_0_i_93__0/O
                         net (fo=1, routed)           0.426     7.449    help_disp0/font_rom/BRAM_PC_VGA_0_i_50_1
    SLICE_X4Y39          LUT5 (Prop_lut5_I4_O)        0.326     7.775 r  help_disp0/font_rom/BRAM_PC_VGA_0_i_83/O
                         net (fo=3, routed)           0.602     8.377    avail_disp0/font_rom/BRAM_PC_VGA_0_i_15__2_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.326     8.703 f  avail_disp0/font_rom/BRAM_PC_VGA_0_i_47/O
                         net (fo=2, routed)           0.604     9.307    avail_disp0/font_rom/BRAM_PC_VGA_0_i_47_n_0
    SLICE_X5Y40          LUT2 (Prop_lut2_I0_O)        0.124     9.431 r  avail_disp0/font_rom/BRAM_PC_VGA_0_i_40/O
                         net (fo=8, routed)           0.608    10.039    avail_disp0/font_rom/BRAM_PC_VGA_0_i_40_n_0
    SLICE_X4Y41          LUT2 (Prop_lut2_I0_O)        0.124    10.163 r  avail_disp0/font_rom/BRAM_PC_VGA_0_i_19__0/O
                         net (fo=3, routed)           0.317    10.480    avail_disp0/font_rom/BRAM_PC_VGA_0_i_19__0_n_0
    SLICE_X5Y39          LUT2 (Prop_lut2_I1_O)        0.124    10.604 r  avail_disp0/font_rom/BRAM_PC_VGA_0_i_23__0/O
                         net (fo=2, routed)           0.544    11.148    help_disp0/font_rom/rgb_reg[11]_i_9
    SLICE_X7Y40          LUT4 (Prop_lut4_I2_O)        0.124    11.272 r  help_disp0/font_rom/rgb_reg[11]_i_21/O
                         net (fo=13, routed)          2.138    13.411    cart_list_render0/is_help_active
    SLICE_X38Y11         LUT6 (Prop_lut6_I3_O)        0.124    13.535 r  cart_list_render0/rgb_reg[5]_i_2/O
                         net (fo=1, routed)           0.721    14.256    cart_list_render0/rgb_reg[5]_i_2_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.124    14.380 r  cart_list_render0/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    14.380    cart_list_render0_n_9
    SLICE_X35Y11         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.444    14.816    clk_IBUF_BUFG
    SLICE_X35Y11         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X35Y11         FDRE (Setup_fdre_C_D)        0.032    15.071    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -14.380    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 avail_disp0/r_pixel_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.189ns  (logic 2.004ns (21.809%)  route 7.185ns (78.191%))
  Logic Levels:           9  (LUT2=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.635     5.187    avail_disp0/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  avail_disp0/r_pixel_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  avail_disp0/r_pixel_x_reg[5]/Q
                         net (fo=61, routed)          1.229     6.872    avail_disp0/font_rom/BRAM_PC_VGA_0_4
    SLICE_X4Y40          LUT4 (Prop_lut4_I0_O)        0.152     7.024 f  avail_disp0/font_rom/BRAM_PC_VGA_0_i_93__0/O
                         net (fo=1, routed)           0.426     7.449    help_disp0/font_rom/BRAM_PC_VGA_0_i_50_1
    SLICE_X4Y39          LUT5 (Prop_lut5_I4_O)        0.326     7.775 r  help_disp0/font_rom/BRAM_PC_VGA_0_i_83/O
                         net (fo=3, routed)           0.602     8.377    avail_disp0/font_rom/BRAM_PC_VGA_0_i_15__2_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.326     8.703 f  avail_disp0/font_rom/BRAM_PC_VGA_0_i_47/O
                         net (fo=2, routed)           0.604     9.307    avail_disp0/font_rom/BRAM_PC_VGA_0_i_47_n_0
    SLICE_X5Y40          LUT2 (Prop_lut2_I0_O)        0.124     9.431 r  avail_disp0/font_rom/BRAM_PC_VGA_0_i_40/O
                         net (fo=8, routed)           0.608    10.039    avail_disp0/font_rom/BRAM_PC_VGA_0_i_40_n_0
    SLICE_X4Y41          LUT2 (Prop_lut2_I0_O)        0.124    10.163 r  avail_disp0/font_rom/BRAM_PC_VGA_0_i_19__0/O
                         net (fo=3, routed)           0.317    10.480    avail_disp0/font_rom/BRAM_PC_VGA_0_i_19__0_n_0
    SLICE_X5Y39          LUT2 (Prop_lut2_I1_O)        0.124    10.604 r  avail_disp0/font_rom/BRAM_PC_VGA_0_i_23__0/O
                         net (fo=2, routed)           0.544    11.148    help_disp0/font_rom/rgb_reg[11]_i_9
    SLICE_X7Y40          LUT4 (Prop_lut4_I2_O)        0.124    11.272 r  help_disp0/font_rom/rgb_reg[11]_i_21/O
                         net (fo=13, routed)          1.968    13.241    cart_list_render0/is_help_active
    SLICE_X38Y11         LUT6 (Prop_lut6_I3_O)        0.124    13.365 r  cart_list_render0/rgb_reg[3]_i_5/O
                         net (fo=1, routed)           0.887    14.252    ram_coin1/rgb_reg_reg[3]_3
    SLICE_X31Y13         LUT6 (Prop_lut6_I5_O)        0.124    14.376 r  ram_coin1/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.376    ram_coin1_n_12
    SLICE_X31Y13         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.443    14.815    clk_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X31Y13         FDRE (Setup_fdre_C_D)        0.031    15.069    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -14.376    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 pixel_y_core_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.204ns  (logic 1.860ns (20.210%)  route 7.344ns (79.790%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.555     5.107    clk_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  pixel_y_core_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     5.625 f  pixel_y_core_reg[2]_rep/Q
                         net (fo=116, routed)         1.316     6.941    cart_list_render0/p1_char_row_offset_reg[3]_0
    SLICE_X46Y18         LUT2 (Prop_lut2_I0_O)        0.146     7.087 f  cart_list_render0/p1_text_row_valid_i_14/O
                         net (fo=4, routed)           0.511     7.598    ram_coin100/coin_addr[8]_i_3__0_1
    SLICE_X39Y16         LUT6 (Prop_lut6_I2_O)        0.328     7.926 f  ram_coin100/coin_addr[8]_i_11__1/O
                         net (fo=1, routed)           0.740     8.666    ram_coin100/coin_addr[8]_i_11__1_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.790 f  ram_coin100/coin_addr[8]_i_3__0/O
                         net (fo=14, routed)          1.097     9.887    ram_coin100/pixel_y_core_reg[9]
    SLICE_X15Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.011 r  ram_coin100/rgb_reg[10]_i_12/O
                         net (fo=1, routed)           0.433    10.444    ram_coin1/rgb_reg[10]_i_3_0
    SLICE_X15Y13         LUT3 (Prop_lut3_I2_O)        0.124    10.568 r  ram_coin1/rgb_reg[10]_i_7/O
                         net (fo=3, routed)           0.942    11.510    ram_coin1/rgb_reg[10]_i_7_n_0
    SLICE_X28Y13         LUT4 (Prop_lut4_I0_O)        0.124    11.634 r  ram_coin1/rgb_reg[11]_i_59/O
                         net (fo=8, routed)           0.892    12.526    ram_coin1/rgb_reg[11]_i_59_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I1_O)        0.124    12.650 f  ram_coin1/rgb_reg[1]_i_7/O
                         net (fo=1, routed)           0.717    13.368    ram_coin1/rgb_reg[1]_i_7_n_0
    SLICE_X29Y11         LUT6 (Prop_lut6_I2_O)        0.124    13.492 r  ram_coin1/rgb_reg[1]_i_4/O
                         net (fo=1, routed)           0.695    14.186    paid_text_render0/rgb_reg_reg[1]_1
    SLICE_X33Y13         LUT6 (Prop_lut6_I5_O)        0.124    14.310 r  paid_text_render0/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.310    paid_text_render0_n_2
    SLICE_X33Y13         FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.443    14.815    clk_IBUF_BUFG
    SLICE_X33Y13         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X33Y13         FDRE (Setup_fdre_C_D)        0.031    15.069    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -14.310    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 pixel_y_core_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 1.992ns (21.635%)  route 7.215ns (78.365%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.548     5.100    clk_IBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  pixel_y_core_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.518     5.618 f  pixel_y_core_reg[0]/Q
                         net (fo=173, routed)         1.568     7.186    ram_coin100/coin_addr_reg[8][0]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.152     7.338 f  ram_coin100/coin_addr[8]_i_18__0/O
                         net (fo=2, routed)           1.022     8.360    ram_coin100/pixel_y_core_reg[0]
    SLICE_X28Y16         LUT6 (Prop_lut6_I1_O)        0.326     8.686 f  ram_coin100/coin_addr[8]_i_6__0/O
                         net (fo=23, routed)          0.954     9.639    ram_coin10/rgb_reg[5]_i_124_1
    SLICE_X12Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.763 r  ram_coin10/rgb_reg[7]_i_24/O
                         net (fo=1, routed)           0.670    10.433    ram_coin10/rgb_reg[7]_i_24_n_0
    SLICE_X12Y14         LUT3 (Prop_lut3_I0_O)        0.152    10.585 r  ram_coin10/rgb_reg[7]_i_9/O
                         net (fo=2, routed)           1.067    11.652    ram_coin10/RAM_reg_2
    SLICE_X28Y14         LUT4 (Prop_lut4_I1_O)        0.348    12.000 r  ram_coin10/rgb_reg[11]_i_61/O
                         net (fo=9, routed)           0.826    12.826    ram_coin1/rgb_reg[11]_i_7
    SLICE_X29Y12         LUT6 (Prop_lut6_I2_O)        0.124    12.950 f  ram_coin1/rgb_reg[11]_i_26/O
                         net (fo=6, routed)           0.628    13.579    ram0/rgb_reg_reg[7]_1
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.124    13.703 r  ram0/rgb_reg[7]_i_4/O
                         net (fo=1, routed)           0.481    14.183    coin_count_disp0/rgb_reg_reg[7]_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I2_O)        0.124    14.307 r  coin_count_disp0/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    14.307    coin_count_disp0_n_0
    SLICE_X33Y12         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.444    14.816    clk_IBUF_BUFG
    SLICE_X33Y12         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X33Y12         FDRE (Setup_fdre_C_D)        0.031    15.070    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -14.307    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 dispensed_coins_reg[2][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_change_disp0/coin_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.249ns  (logic 4.163ns (45.010%)  route 5.086ns (54.990%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.620     5.172    clk_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  dispensed_coins_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.419     5.591 f  dispensed_coins_reg[2][7]/Q
                         net (fo=4, routed)           0.851     6.441    disp_change_disp0/font_rom/r_coin_sel[0]_i_9_0[7]
    SLICE_X3Y24          LUT4 (Prop_lut4_I2_O)        0.299     6.740 f  disp_change_disp0/font_rom/r_coin_sel[0]_i_15/O
                         net (fo=1, routed)           0.433     7.173    disp_change_disp0/font_rom/r_coin_sel[0]_i_15_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.297 r  disp_change_disp0/font_rom/r_coin_sel[0]_i_9/O
                         net (fo=9, routed)           0.805     8.102    disp_change_disp0/font_rom/dispensed_coins_reg[2][0]
    SLICE_X5Y22          LUT3 (Prop_lut3_I2_O)        0.152     8.254 r  disp_change_disp0/font_rom/BRAM_PC_VGA_0_i_36__3/O
                         net (fo=22, routed)          0.880     9.135    disp_change_disp0/font_rom_n_17
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.332     9.467 r  disp_change_disp0/coin_addr[2]_i_36/O
                         net (fo=1, routed)           0.000     9.467    disp_change_disp0/coin_addr[2]_i_36_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.894 r  disp_change_disp0/coin_addr_reg[2]_i_20/O[1]
                         net (fo=3, routed)           0.571    10.464    disp_change_disp0/coin_addr_reg[2]_i_20_n_6
    SLICE_X7Y13          LUT2 (Prop_lut2_I1_O)        0.306    10.770 r  disp_change_disp0/coin_addr[2]_i_24/O
                         net (fo=1, routed)           0.000    10.770    disp_change_disp0/coin_addr[2]_i_24_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.320 r  disp_change_disp0/coin_addr_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.320    disp_change_disp0/coin_addr_reg[2]_i_18_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.542 r  disp_change_disp0/coin_addr_reg[8]_i_66/O[0]
                         net (fo=2, routed)           0.596    12.139    disp_change_disp0/coin_addr_reg[8]_i_66_n_7
    SLICE_X6Y13          LUT4 (Prop_lut4_I2_O)        0.299    12.438 r  disp_change_disp0/coin_addr[8]_i_33__0/O
                         net (fo=1, routed)           0.000    12.438    disp_change_disp0/coin_addr[8]_i_33__0_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.016 r  disp_change_disp0/coin_addr_reg[8]_i_16/O[2]
                         net (fo=1, routed)           0.287    13.302    disp_change_disp0/coin_addr_reg[8]_i_16_n_5
    SLICE_X5Y13          LUT5 (Prop_lut5_I2_O)        0.301    13.603 r  disp_change_disp0/coin_addr[8]_i_6/O
                         net (fo=1, routed)           0.664    14.267    disp_change_disp0/coin_addr[8]_i_6_n_0
    SLICE_X4Y13          LUT3 (Prop_lut3_I2_O)        0.154    14.421 r  disp_change_disp0/coin_addr[8]_i_2/O
                         net (fo=1, routed)           0.000    14.421    disp_change_disp0/p_1_in[8]
    SLICE_X4Y13          FDRE                                         r  disp_change_disp0/coin_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.515    14.887    disp_change_disp0/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  disp_change_disp0/coin_addr_reg[8]/C
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.110    
    SLICE_X4Y13          FDRE (Setup_fdre_C_D)        0.075    15.185    disp_change_disp0/coin_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -14.421    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 pixel_y_core_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.214ns  (logic 1.992ns (21.619%)  route 7.222ns (78.381%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.548     5.100    clk_IBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  pixel_y_core_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.518     5.618 r  pixel_y_core_reg[0]/Q
                         net (fo=173, routed)         1.568     7.186    ram_coin100/coin_addr_reg[8][0]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.152     7.338 r  ram_coin100/coin_addr[8]_i_18__0/O
                         net (fo=2, routed)           1.022     8.360    ram_coin100/pixel_y_core_reg[0]
    SLICE_X28Y16         LUT6 (Prop_lut6_I1_O)        0.326     8.686 r  ram_coin100/coin_addr[8]_i_6__0/O
                         net (fo=23, routed)          0.954     9.639    ram_coin10/rgb_reg[5]_i_124_1
    SLICE_X12Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.763 f  ram_coin10/rgb_reg[7]_i_24/O
                         net (fo=1, routed)           0.670    10.433    ram_coin10/rgb_reg[7]_i_24_n_0
    SLICE_X12Y14         LUT3 (Prop_lut3_I0_O)        0.152    10.585 f  ram_coin10/rgb_reg[7]_i_9/O
                         net (fo=2, routed)           1.067    11.652    ram_coin10/RAM_reg_2
    SLICE_X28Y14         LUT4 (Prop_lut4_I1_O)        0.348    12.000 f  ram_coin10/rgb_reg[11]_i_61/O
                         net (fo=9, routed)           0.547    12.547    ram_coin1/rgb_reg[11]_i_7
    SLICE_X29Y12         LUT5 (Prop_lut5_I2_O)        0.124    12.671 f  ram_coin1/rgb_reg[11]_i_16/O
                         net (fo=12, routed)          0.556    13.228    ram_coin1/current_state_reg_0
    SLICE_X32Y13         LUT5 (Prop_lut5_I0_O)        0.124    13.352 f  ram_coin1/rgb_reg[11]_i_5/O
                         net (fo=4, routed)           0.838    14.190    ram_coin1/is_on_sprite_p3_reg
    SLICE_X34Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.314 r  ram_coin1/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    14.314    ram_coin1_n_11
    SLICE_X34Y12         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.443    14.815    clk_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X34Y12         FDRE (Setup_fdre_C_D)        0.079    15.117    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -14.314    
  -------------------------------------------------------------------
                         slack                                  0.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 anim_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_anim_cola/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.206%)  route 0.158ns (52.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  anim_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  anim_addr_reg[8]/Q
                         net (fo=4, routed)           0.158     1.777    ram_anim_cola/Q[8]
    RAMB18_X1Y4          RAMB18E1                                     r  ram_anim_cola/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.875     2.033    ram_anim_cola/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  ram_anim_cola/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.718    ram_anim_cola/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 anim_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_anim_tea/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.206%)  route 0.158ns (52.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  anim_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  anim_addr_reg[8]/Q
                         net (fo=4, routed)           0.158     1.777    ram_anim_tea/Q[8]
    RAMB18_X1Y5          RAMB18E1                                     r  ram_anim_tea/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.875     2.033    ram_anim_tea/clk_IBUF_BUFG
    RAMB18_X1Y5          RAMB18E1                                     r  ram_anim_tea/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB18_X1Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.718    ram_anim_tea/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 cart_quantity_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stock_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.830%)  route 0.238ns (56.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.553     1.466    clk_IBUF_BUFG
    SLICE_X37Y23         FDCE                                         r  cart_quantity_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  cart_quantity_reg[0][0]/Q
                         net (fo=16, routed)          0.238     1.846    flat_cart_quantity[0]
    SLICE_X29Y22         LUT4 (Prop_lut4_I0_O)        0.045     1.891 r  stock[0][1]_i_1/O
                         net (fo=1, routed)           0.000     1.891    p_17_out[1]
    SLICE_X29Y22         FDCE                                         r  stock_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.822     1.980    clk_IBUF_BUFG
    SLICE_X29Y22         FDCE                                         r  stock_reg[0][1]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X29Y22         FDCE (Hold_fdce_C_D)         0.092     1.822    stock_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cart_quantity_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stock_reg[0][0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.727%)  route 0.239ns (56.273%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.553     1.466    clk_IBUF_BUFG
    SLICE_X37Y23         FDCE                                         r  cart_quantity_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  cart_quantity_reg[0][0]/Q
                         net (fo=16, routed)          0.239     1.847    flat_cart_quantity[0]
    SLICE_X29Y22         LUT2 (Prop_lut2_I0_O)        0.045     1.892 r  stock[0][0]_i_1/O
                         net (fo=1, routed)           0.000     1.892    p_17_out[0]
    SLICE_X29Y22         FDPE                                         r  stock_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.822     1.980    clk_IBUF_BUFG
    SLICE_X29Y22         FDPE                                         r  stock_reg[0][0]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X29Y22         FDPE (Hold_fdpe_C_D)         0.091     1.821    stock_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pixel_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.142%)  route 0.219ns (60.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.558     1.471    clk_IBUF_BUFG
    SLICE_X51Y21         FDRE                                         r  pixel_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  pixel_addr_reg[1]/Q
                         net (fo=2, routed)           0.219     1.832    ram0/RAM_reg_0_6[1]
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/RAM_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.865     2.023    ram0/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.479     1.545    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.728    ram0/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 cart_list_render0/p3_char_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cart_list_render0/font_rom/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.783%)  route 0.223ns (61.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.558     1.471    cart_list_render0/clk_IBUF_BUFG
    SLICE_X51Y27         FDRE                                         r  cart_list_render0/p3_char_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cart_list_render0/p3_char_code_reg[6]/Q
                         net (fo=2, routed)           0.223     1.835    cart_list_render0/font_rom/ADDR[9]
    RAMB18_X1Y10         RAMB18E1                                     r  cart_list_render0/font_rom/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.868     2.026    cart_list_render0/font_rom/clk_IBUF_BUFG
    RAMB18_X1Y10         RAMB18E1                                     r  cart_list_render0/font_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.479     1.548    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.731    cart_list_render0/font_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cart_list_render0/p3_char_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cart_list_render0/font_rom/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.669%)  route 0.224ns (61.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.558     1.471    cart_list_render0/clk_IBUF_BUFG
    SLICE_X51Y27         FDRE                                         r  cart_list_render0/p3_char_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cart_list_render0/p3_char_code_reg[1]/Q
                         net (fo=2, routed)           0.224     1.836    cart_list_render0/font_rom/ADDR[4]
    RAMB18_X1Y10         RAMB18E1                                     r  cart_list_render0/font_rom/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.868     2.026    cart_list_render0/font_rom/clk_IBUF_BUFG
    RAMB18_X1Y10         RAMB18E1                                     r  cart_list_render0/font_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.479     1.548    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.731    cart_list_render0/font_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 green_bg_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_green_bg/RAM_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.488%)  route 0.225ns (61.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  green_bg_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  green_bg_addr_reg[0]/Q
                         net (fo=1, routed)           0.225     1.840    ram_green_bg/Q[0]
    RAMB18_X1Y7          RAMB18E1                                     r  ram_green_bg/RAM_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.871     2.029    ram_green_bg/clk_IBUF_BUFG
    RAMB18_X1Y7          RAMB18E1                                     r  ram_green_bg/RAM_reg/CLKARDCLK
                         clock pessimism             -0.479     1.551    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.734    ram_green_bg/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 cart_list_render0/p3_char_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cart_list_render0/font_rom/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.473%)  route 0.207ns (59.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.556     1.469    cart_list_render0/clk_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  cart_list_render0/p3_char_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  cart_list_render0/p3_char_row_reg[3]/Q
                         net (fo=1, routed)           0.207     1.818    cart_list_render0/font_rom/ADDR[3]
    RAMB18_X1Y10         RAMB18E1                                     r  cart_list_render0/font_rom/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.868     2.026    cart_list_render0/font_rom/clk_IBUF_BUFG
    RAMB18_X1Y10         RAMB18E1                                     r  cart_list_render0/font_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.499     1.528    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.711    cart_list_render0/font_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 anim_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_anim_juice/RAM_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.768%)  route 0.214ns (60.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X49Y10         FDRE                                         r  anim_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  anim_addr_reg[0]/Q
                         net (fo=4, routed)           0.214     1.834    ram_anim_juice/Q[0]
    RAMB18_X1Y2          RAMB18E1                                     r  ram_anim_juice/RAM_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.879     2.037    ram_anim_juice/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  ram_anim_juice/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.539    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.722    ram_anim_juice/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y15  avail_disp0/font_rom/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4   avail_disp0/ram1/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4   avail_disp0/ram1/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2   avail_disp0/ram10/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2   avail_disp0/ram10/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1   avail_disp0/ram100/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1   avail_disp0/ram100/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3   avail_disp0/ram5/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3   avail_disp0/ram5/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10  cart_list_render0/font_rom/BRAM_PC_VGA_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y13  dropping_active_p2_reg_srl2___cart_list_render0_p2_item_id_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y13  dropping_active_p2_reg_srl2___cart_list_render0_p2_item_id_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y22  cart_list_render0/p2_item_id_reg[0]_srl2___cart_list_render0_p2_item_id_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y22  cart_list_render0/p2_item_id_reg[0]_srl2___cart_list_render0_p2_item_id_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y22  cart_list_render0/p2_item_id_reg[1]_srl2___cart_list_render0_p2_item_id_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y22  cart_list_render0/p2_item_id_reg[1]_srl2___cart_list_render0_p2_item_id_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y22  cart_list_render0/p2_item_id_reg[2]_srl2___cart_list_render0_p2_item_id_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y22  cart_list_render0/p2_item_id_reg[2]_srl2___cart_list_render0_p2_item_id_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y22  cart_list_render0/p2_item_id_reg[3]_srl2___cart_list_render0_p2_item_id_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y22  cart_list_render0/p2_item_id_reg[3]_srl2___cart_list_render0_p2_item_id_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y13  dropping_active_p2_reg_srl2___cart_list_render0_p2_item_id_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y13  dropping_active_p2_reg_srl2___cart_list_render0_p2_item_id_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y22  cart_list_render0/p2_item_id_reg[0]_srl2___cart_list_render0_p2_item_id_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y22  cart_list_render0/p2_item_id_reg[0]_srl2___cart_list_render0_p2_item_id_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y22  cart_list_render0/p2_item_id_reg[1]_srl2___cart_list_render0_p2_item_id_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y22  cart_list_render0/p2_item_id_reg[1]_srl2___cart_list_render0_p2_item_id_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y22  cart_list_render0/p2_item_id_reg[2]_srl2___cart_list_render0_p2_item_id_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y22  cart_list_render0/p2_item_id_reg[2]_srl2___cart_list_render0_p2_item_id_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y22  cart_list_render0/p2_item_id_reg[3]_srl2___cart_list_render0_p2_item_id_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y22  cart_list_render0/p2_item_id_reg[3]_srl2___cart_list_render0_p2_item_id_reg_r/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_gen
  To Clock:  vga_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       15.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.178ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 1.126ns (26.417%)  route 3.136ns (73.583%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.883ns = ( 25.883 - 20.000 ) 
    Source Clock Delay      (SCD):    6.380ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.556     5.108    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.816     6.380    vs0/CLK
    SLICE_X34Y27         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     6.898 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.852     7.750    vs0/pixel_x[0]
    SLICE_X34Y27         LUT5 (Prop_lut5_I2_O)        0.153     7.903 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.871     8.774    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.331     9.105 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.667     9.772    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.124     9.896 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.746    10.642    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X34Y27         FDRE                                         r  vs0/h_count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.438    24.810    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.367    25.177 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.706    25.883    vs0/CLK
    SLICE_X34Y27         FDRE                                         r  vs0/h_count_reg_reg[0]/C
                         clock pessimism              0.497    26.380    
                         clock uncertainty           -0.035    26.344    
    SLICE_X34Y27         FDRE (Setup_fdre_C_R)       -0.524    25.820    vs0/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.820    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                 15.178    

Slack (MET) :             15.178ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 1.126ns (26.417%)  route 3.136ns (73.583%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.883ns = ( 25.883 - 20.000 ) 
    Source Clock Delay      (SCD):    6.380ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.556     5.108    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.816     6.380    vs0/CLK
    SLICE_X34Y27         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     6.898 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.852     7.750    vs0/pixel_x[0]
    SLICE_X34Y27         LUT5 (Prop_lut5_I2_O)        0.153     7.903 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.871     8.774    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.331     9.105 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.667     9.772    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.124     9.896 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.746    10.642    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X34Y27         FDRE                                         r  vs0/h_count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.438    24.810    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.367    25.177 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.706    25.883    vs0/CLK
    SLICE_X34Y27         FDRE                                         r  vs0/h_count_reg_reg[1]/C
                         clock pessimism              0.497    26.380    
                         clock uncertainty           -0.035    26.344    
    SLICE_X34Y27         FDRE (Setup_fdre_C_R)       -0.524    25.820    vs0/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.820    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                 15.178    

Slack (MET) :             15.178ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 1.126ns (26.417%)  route 3.136ns (73.583%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.883ns = ( 25.883 - 20.000 ) 
    Source Clock Delay      (SCD):    6.380ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.556     5.108    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.816     6.380    vs0/CLK
    SLICE_X34Y27         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     6.898 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.852     7.750    vs0/pixel_x[0]
    SLICE_X34Y27         LUT5 (Prop_lut5_I2_O)        0.153     7.903 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.871     8.774    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.331     9.105 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.667     9.772    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.124     9.896 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.746    10.642    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X34Y27         FDRE                                         r  vs0/h_count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.438    24.810    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.367    25.177 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.706    25.883    vs0/CLK
    SLICE_X34Y27         FDRE                                         r  vs0/h_count_reg_reg[2]/C
                         clock pessimism              0.497    26.380    
                         clock uncertainty           -0.035    26.344    
    SLICE_X34Y27         FDRE (Setup_fdre_C_R)       -0.524    25.820    vs0/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.820    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                 15.178    

Slack (MET) :             15.178ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 1.126ns (26.417%)  route 3.136ns (73.583%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.883ns = ( 25.883 - 20.000 ) 
    Source Clock Delay      (SCD):    6.380ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.556     5.108    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.816     6.380    vs0/CLK
    SLICE_X34Y27         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     6.898 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.852     7.750    vs0/pixel_x[0]
    SLICE_X34Y27         LUT5 (Prop_lut5_I2_O)        0.153     7.903 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.871     8.774    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.331     9.105 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.667     9.772    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.124     9.896 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.746    10.642    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X34Y27         FDRE                                         r  vs0/h_count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.438    24.810    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.367    25.177 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.706    25.883    vs0/CLK
    SLICE_X34Y27         FDRE                                         r  vs0/h_count_reg_reg[3]/C
                         clock pessimism              0.497    26.380    
                         clock uncertainty           -0.035    26.344    
    SLICE_X34Y27         FDRE (Setup_fdre_C_R)       -0.524    25.820    vs0/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.820    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                 15.178    

Slack (MET) :             15.178ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 1.126ns (26.417%)  route 3.136ns (73.583%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.883ns = ( 25.883 - 20.000 ) 
    Source Clock Delay      (SCD):    6.380ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.556     5.108    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.816     6.380    vs0/CLK
    SLICE_X34Y27         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     6.898 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.852     7.750    vs0/pixel_x[0]
    SLICE_X34Y27         LUT5 (Prop_lut5_I2_O)        0.153     7.903 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.871     8.774    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.331     9.105 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.667     9.772    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.124     9.896 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.746    10.642    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X34Y27         FDRE                                         r  vs0/h_count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.438    24.810    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.367    25.177 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.706    25.883    vs0/CLK
    SLICE_X34Y27         FDRE                                         r  vs0/h_count_reg_reg[5]/C
                         clock pessimism              0.497    26.380    
                         clock uncertainty           -0.035    26.344    
    SLICE_X34Y27         FDRE (Setup_fdre_C_R)       -0.524    25.820    vs0/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         25.820    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                 15.178    

Slack (MET) :             15.251ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 1.126ns (26.417%)  route 3.136ns (73.583%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.883ns = ( 25.883 - 20.000 ) 
    Source Clock Delay      (SCD):    6.380ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.556     5.108    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.816     6.380    vs0/CLK
    SLICE_X34Y27         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     6.898 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.852     7.750    vs0/pixel_x[0]
    SLICE_X34Y27         LUT5 (Prop_lut5_I2_O)        0.153     7.903 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.871     8.774    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.331     9.105 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.667     9.772    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.124     9.896 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.746    10.642    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X35Y27         FDRE                                         r  vs0/h_count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.438    24.810    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.367    25.177 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.706    25.883    vs0/CLK
    SLICE_X35Y27         FDRE                                         r  vs0/h_count_reg_reg[4]/C
                         clock pessimism              0.475    26.358    
                         clock uncertainty           -0.035    26.322    
    SLICE_X35Y27         FDRE (Setup_fdre_C_R)       -0.429    25.893    vs0/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.893    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                 15.251    

Slack (MET) :             15.262ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.126ns (27.510%)  route 2.967ns (72.490%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 25.812 - 20.000 ) 
    Source Clock Delay      (SCD):    6.380ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.556     5.108    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.816     6.380    vs0/CLK
    SLICE_X34Y27         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     6.898 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.852     7.750    vs0/pixel_x[0]
    SLICE_X34Y27         LUT5 (Prop_lut5_I2_O)        0.153     7.903 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.871     8.774    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.331     9.105 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.667     9.772    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.124     9.896 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.577    10.473    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X31Y27         FDRE                                         r  vs0/h_count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.438    24.810    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.367    25.177 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.636    25.812    vs0/CLK
    SLICE_X31Y27         FDRE                                         r  vs0/h_count_reg_reg[6]/C
                         clock pessimism              0.387    26.200    
                         clock uncertainty           -0.035    26.164    
    SLICE_X31Y27         FDRE (Setup_fdre_C_R)       -0.429    25.735    vs0/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         25.735    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                 15.262    

Slack (MET) :             15.262ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.126ns (27.510%)  route 2.967ns (72.490%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 25.812 - 20.000 ) 
    Source Clock Delay      (SCD):    6.380ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.556     5.108    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.816     6.380    vs0/CLK
    SLICE_X34Y27         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     6.898 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.852     7.750    vs0/pixel_x[0]
    SLICE_X34Y27         LUT5 (Prop_lut5_I2_O)        0.153     7.903 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.871     8.774    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.331     9.105 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.667     9.772    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.124     9.896 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.577    10.473    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X31Y27         FDRE                                         r  vs0/h_count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.438    24.810    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.367    25.177 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.636    25.812    vs0/CLK
    SLICE_X31Y27         FDRE                                         r  vs0/h_count_reg_reg[7]/C
                         clock pessimism              0.387    26.200    
                         clock uncertainty           -0.035    26.164    
    SLICE_X31Y27         FDRE (Setup_fdre_C_R)       -0.429    25.735    vs0/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         25.735    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                 15.262    

Slack (MET) :             15.262ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.126ns (27.510%)  route 2.967ns (72.490%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 25.812 - 20.000 ) 
    Source Clock Delay      (SCD):    6.380ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.556     5.108    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.816     6.380    vs0/CLK
    SLICE_X34Y27         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     6.898 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.852     7.750    vs0/pixel_x[0]
    SLICE_X34Y27         LUT5 (Prop_lut5_I2_O)        0.153     7.903 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.871     8.774    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.331     9.105 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.667     9.772    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.124     9.896 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.577    10.473    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X31Y27         FDRE                                         r  vs0/h_count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.438    24.810    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.367    25.177 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.636    25.812    vs0/CLK
    SLICE_X31Y27         FDRE                                         r  vs0/h_count_reg_reg[8]/C
                         clock pessimism              0.387    26.200    
                         clock uncertainty           -0.035    26.164    
    SLICE_X31Y27         FDRE (Setup_fdre_C_R)       -0.429    25.735    vs0/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         25.735    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                 15.262    

Slack (MET) :             15.262ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.126ns (27.510%)  route 2.967ns (72.490%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 25.812 - 20.000 ) 
    Source Clock Delay      (SCD):    6.380ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.556     5.108    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.816     6.380    vs0/CLK
    SLICE_X34Y27         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     6.898 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.852     7.750    vs0/pixel_x[0]
    SLICE_X34Y27         LUT5 (Prop_lut5_I2_O)        0.153     7.903 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.871     8.774    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.331     9.105 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.667     9.772    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.124     9.896 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.577    10.473    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X31Y27         FDRE                                         r  vs0/h_count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.438    24.810    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.367    25.177 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.636    25.812    vs0/CLK
    SLICE_X31Y27         FDRE                                         r  vs0/h_count_reg_reg[9]/C
                         clock pessimism              0.387    26.200    
                         clock uncertainty           -0.035    26.164    
    SLICE_X31Y27         FDRE (Setup_fdre_C_R)       -0.429    25.735    vs0/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         25.735    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                 15.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.558     1.471    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.352     1.964    vs0/CLK
    SLICE_X34Y27         FDRE                                         r  vs0/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.164     2.128 r  vs0/h_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.149     2.278    vs0/pixel_x[5]
    SLICE_X34Y27         LUT6 (Prop_lut6_I5_O)        0.045     2.323 r  vs0/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.323    vs0/p_0_in[5]
    SLICE_X34Y27         FDRE                                         r  vs0/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.825     1.983    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.175     2.158 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.401     2.559    vs0/CLK
    SLICE_X34Y27         FDRE                                         r  vs0/h_count_reg_reg[5]/C
                         clock pessimism             -0.595     1.964    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.121     2.085    vs0/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.939%)  route 0.186ns (50.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.558     1.471    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.338     1.950    vs0/CLK
    SLICE_X28Y28         FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141     2.091 r  vs0/v_count_reg_reg[1]/Q
                         net (fo=11, routed)          0.186     2.278    vs0/pixel_y[1]
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.045     2.323 r  vs0/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.323    vs0/p_0_in__0[2]
    SLICE_X29Y27         FDRE                                         r  vs0/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.825     1.983    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.175     2.158 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.381     2.539    vs0/CLK
    SLICE_X29Y27         FDRE                                         r  vs0/v_count_reg_reg[2]/C
                         clock pessimism             -0.546     1.993    
    SLICE_X29Y27         FDRE (Hold_fdre_C_D)         0.091     2.084    vs0/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.202%)  route 0.192ns (50.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.558     1.471    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.333     1.945    vs0/CLK
    SLICE_X29Y27         FDRE                                         r  vs0/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.141     2.086 r  vs0/v_count_reg_reg[7]/Q
                         net (fo=8, routed)           0.192     2.278    vs0/pixel_y[7]
    SLICE_X30Y27         LUT6 (Prop_lut6_I1_O)        0.045     2.323 r  vs0/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     2.323    vs0/p_0_in__0[9]
    SLICE_X30Y27         FDRE                                         r  vs0/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.825     1.983    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.175     2.158 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.365     2.523    vs0/CLK
    SLICE_X30Y27         FDRE                                         r  vs0/v_count_reg_reg[9]/C
                         clock pessimism             -0.560     1.963    
    SLICE_X30Y27         FDRE (Hold_fdre_C_D)         0.121     2.084    vs0/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.189ns (46.528%)  route 0.217ns (53.472%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.558     1.471    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.333     1.945    vs0/CLK
    SLICE_X29Y27         FDRE                                         r  vs0/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.141     2.086 r  vs0/v_count_reg_reg[2]/Q
                         net (fo=11, routed)          0.217     2.303    vs0/pixel_y[2]
    SLICE_X28Y28         LUT4 (Prop_lut4_I0_O)        0.048     2.351 r  vs0/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.351    vs0/p_0_in__0[3]
    SLICE_X28Y28         FDRE                                         r  vs0/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.825     1.983    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.175     2.158 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.392     2.550    vs0/CLK
    SLICE_X28Y28         FDRE                                         r  vs0/v_count_reg_reg[3]/C
                         clock pessimism             -0.546     2.004    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.107     2.111    vs0/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.400%)  route 0.191ns (50.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.558     1.471    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.322     1.934    vs0/CLK
    SLICE_X31Y27         FDRE                                         r  vs0/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     2.075 r  vs0/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.191     2.266    vs0/pixel_x[9]
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.045     2.311 r  vs0/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     2.311    vs0/h_sync_next
    SLICE_X31Y28         FDRE                                         r  vs0/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.825     1.983    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.175     2.158 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.349     2.507    vs0/CLK
    SLICE_X31Y28         FDRE                                         r  vs0/h_sync_reg_reg/C
                         clock pessimism             -0.546     1.962    
    SLICE_X31Y28         FDRE (Hold_fdre_C_D)         0.091     2.053    vs0/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.213ns (51.582%)  route 0.200ns (48.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.558     1.471    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.322     1.934    vs0/CLK
    SLICE_X30Y27         FDRE                                         r  vs0/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     2.098 r  vs0/v_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.200     2.298    vs0/pixel_y[6]
    SLICE_X29Y27         LUT5 (Prop_lut5_I1_O)        0.049     2.347 r  vs0/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.347    vs0/p_0_in__0[8]
    SLICE_X29Y27         FDRE                                         r  vs0/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.825     1.983    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.175     2.158 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.381     2.539    vs0/CLK
    SLICE_X29Y27         FDRE                                         r  vs0/v_count_reg_reg[8]/C
                         clock pessimism             -0.560     1.979    
    SLICE_X29Y27         FDRE (Hold_fdre_C_D)         0.107     2.086    vs0/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.671%)  route 0.174ns (48.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.558     1.471    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.338     1.950    vs0/CLK
    SLICE_X28Y28         FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141     2.091 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.174     2.265    vs0/pixel_y[5]
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.045     2.310 r  vs0/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.310    vs0/p_0_in__0[5]
    SLICE_X28Y28         FDRE                                         r  vs0/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.825     1.983    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.175     2.158 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.392     2.550    vs0/CLK
    SLICE_X28Y28         FDRE                                         r  vs0/v_count_reg_reg[5]/C
                         clock pessimism             -0.600     1.950    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.092     2.042    vs0/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.108%)  route 0.200ns (48.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.558     1.471    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.322     1.934    vs0/CLK
    SLICE_X30Y27         FDRE                                         r  vs0/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     2.098 r  vs0/v_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.200     2.298    vs0/pixel_y[6]
    SLICE_X29Y27         LUT4 (Prop_lut4_I1_O)        0.045     2.343 r  vs0/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.343    vs0/p_0_in__0[7]
    SLICE_X29Y27         FDRE                                         r  vs0/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.825     1.983    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.175     2.158 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.381     2.539    vs0/CLK
    SLICE_X29Y27         FDRE                                         r  vs0/v_count_reg_reg[7]/C
                         clock pessimism             -0.560     1.979    
    SLICE_X29Y27         FDRE (Hold_fdre_C_D)         0.092     2.071    vs0/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/mod2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.558     1.471    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.333     1.945    vs0/CLK
    SLICE_X28Y27         FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141     2.086 f  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.185     2.271    vs0/pixel_tick
    SLICE_X28Y27         LUT2 (Prop_lut2_I0_O)        0.045     2.316 r  vs0/mod2_reg_i_1/O
                         net (fo=1, routed)           0.000     2.316    vs0/mod2_reg_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  vs0/mod2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.825     1.983    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.175     2.158 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.381     2.539    vs0/CLK
    SLICE_X28Y27         FDRE                                         r  vs0/mod2_reg_reg/C
                         clock pessimism             -0.594     1.945    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.091     2.036    vs0/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.184ns (47.226%)  route 0.206ns (52.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.558     1.471    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.322     1.934    vs0/CLK
    SLICE_X31Y27         FDRE                                         r  vs0/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     2.075 r  vs0/h_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.206     2.281    vs0/pixel_x[6]
    SLICE_X31Y27         LUT5 (Prop_lut5_I1_O)        0.043     2.324 r  vs0/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.324    vs0/p_0_in[8]
    SLICE_X31Y27         FDRE                                         r  vs0/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.825     1.983    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.175     2.158 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.365     2.523    vs0/CLK
    SLICE_X31Y27         FDRE                                         r  vs0/h_count_reg_reg[8]/C
                         clock pessimism             -0.589     1.934    
    SLICE_X31Y27         FDRE (Hold_fdre_C_D)         0.107     2.041    vs0/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_gen
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_divider0/clk_out_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X34Y27  vs0/h_count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X34Y27  vs0/h_count_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X34Y27  vs0/h_count_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X34Y27  vs0/h_count_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X35Y27  vs0/h_count_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X34Y27  vs0/h_count_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X31Y27  vs0/h_count_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X31Y27  vs0/h_count_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X31Y27  vs0/h_count_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X31Y27  vs0/h_count_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X34Y27  vs0/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X34Y27  vs0/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X34Y27  vs0/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X34Y27  vs0/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X34Y27  vs0/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X34Y27  vs0/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X34Y27  vs0/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X34Y27  vs0/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y27  vs0/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y27  vs0/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X34Y27  vs0/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X34Y27  vs0/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X34Y27  vs0/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X34Y27  vs0/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X34Y27  vs0/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X34Y27  vs0/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X34Y27  vs0/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X34Y27  vs0/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y27  vs0/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y27  vs0/h_count_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_gen
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 0.704ns (14.591%)  route 4.121ns (85.409%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.556     5.108    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.841     6.405    vs0/CLK
    SLICE_X28Y28         FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     6.861 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          1.738     8.599    vs0/pixel_y[5]
    SLICE_X30Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.723 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.670     9.393    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.517 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.713    11.230    rgb_reg
    SLICE_X31Y12         FDRE                                         r  rgb_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.444    14.816    clk_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.180    14.996    
                         clock uncertainty           -0.035    14.960    
    SLICE_X31Y12         FDRE (Setup_fdre_C_R)       -0.429    14.531    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.704ns (15.008%)  route 3.987ns (84.992%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.556     5.108    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.841     6.405    vs0/CLK
    SLICE_X28Y28         FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     6.861 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          1.738     8.599    vs0/pixel_y[5]
    SLICE_X30Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.723 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.670     9.393    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.517 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.579    11.096    rgb_reg
    SLICE_X34Y13         FDRE                                         r  rgb_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.442    14.814    clk_IBUF_BUFG
    SLICE_X34Y13         FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.180    14.994    
                         clock uncertainty           -0.035    14.958    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    14.434    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.704ns (15.008%)  route 3.987ns (84.992%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.556     5.108    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.841     6.405    vs0/CLK
    SLICE_X28Y28         FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     6.861 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          1.738     8.599    vs0/pixel_y[5]
    SLICE_X30Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.723 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.670     9.393    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.517 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.579    11.096    rgb_reg
    SLICE_X34Y13         FDRE                                         r  rgb_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.442    14.814    clk_IBUF_BUFG
    SLICE_X34Y13         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.180    14.994    
                         clock uncertainty           -0.035    14.958    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    14.434    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.437ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 0.704ns (15.011%)  route 3.986ns (84.989%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.556     5.108    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.841     6.405    vs0/CLK
    SLICE_X28Y28         FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     6.861 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          1.738     8.599    vs0/pixel_y[5]
    SLICE_X30Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.723 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.670     9.393    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.517 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.578    11.095    rgb_reg
    SLICE_X32Y12         FDRE                                         r  rgb_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.444    14.816    clk_IBUF_BUFG
    SLICE_X32Y12         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.180    14.996    
                         clock uncertainty           -0.035    14.960    
    SLICE_X32Y12         FDRE (Setup_fdre_C_R)       -0.429    14.531    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -11.095    
  -------------------------------------------------------------------
                         slack                                  3.437    

Slack (MET) :             3.441ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.704ns (15.025%)  route 3.982ns (84.975%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.556     5.108    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.841     6.405    vs0/CLK
    SLICE_X28Y28         FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     6.861 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          1.738     8.599    vs0/pixel_y[5]
    SLICE_X30Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.723 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.670     9.393    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.517 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.573    11.090    rgb_reg
    SLICE_X33Y12         FDRE                                         r  rgb_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.444    14.816    clk_IBUF_BUFG
    SLICE_X33Y12         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.180    14.996    
                         clock uncertainty           -0.035    14.960    
    SLICE_X33Y12         FDRE (Setup_fdre_C_R)       -0.429    14.531    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -11.090    
  -------------------------------------------------------------------
                         slack                                  3.441    

Slack (MET) :             3.470ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 0.704ns (15.121%)  route 3.952ns (84.879%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.556     5.108    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.841     6.405    vs0/CLK
    SLICE_X28Y28         FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     6.861 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          1.738     8.599    vs0/pixel_y[5]
    SLICE_X30Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.723 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.670     9.393    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.517 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.543    11.061    rgb_reg
    SLICE_X32Y13         FDRE                                         r  rgb_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.443    14.815    clk_IBUF_BUFG
    SLICE_X32Y13         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.180    14.995    
                         clock uncertainty           -0.035    14.959    
    SLICE_X32Y13         FDRE (Setup_fdre_C_R)       -0.429    14.530    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -11.061    
  -------------------------------------------------------------------
                         slack                                  3.470    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 0.704ns (15.135%)  route 3.947ns (84.865%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.556     5.108    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.841     6.405    vs0/CLK
    SLICE_X28Y28         FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     6.861 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          1.738     8.599    vs0/pixel_y[5]
    SLICE_X30Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.723 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.670     9.393    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.517 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.539    11.056    rgb_reg
    SLICE_X33Y13         FDRE                                         r  rgb_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.443    14.815    clk_IBUF_BUFG
    SLICE_X33Y13         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.180    14.995    
                         clock uncertainty           -0.035    14.959    
    SLICE_X33Y13         FDRE (Setup_fdre_C_R)       -0.429    14.530    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -11.056    
  -------------------------------------------------------------------
                         slack                                  3.474    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 0.704ns (15.135%)  route 3.947ns (84.865%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.556     5.108    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.841     6.405    vs0/CLK
    SLICE_X28Y28         FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     6.861 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          1.738     8.599    vs0/pixel_y[5]
    SLICE_X30Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.723 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.670     9.393    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.517 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.539    11.056    rgb_reg
    SLICE_X33Y13         FDRE                                         r  rgb_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.443    14.815    clk_IBUF_BUFG
    SLICE_X33Y13         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.180    14.995    
                         clock uncertainty           -0.035    14.959    
    SLICE_X33Y13         FDRE (Setup_fdre_C_R)       -0.429    14.530    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -11.056    
  -------------------------------------------------------------------
                         slack                                  3.474    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.704ns (15.361%)  route 3.879ns (84.639%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.556     5.108    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.841     6.405    vs0/CLK
    SLICE_X28Y28         FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     6.861 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          1.738     8.599    vs0/pixel_y[5]
    SLICE_X30Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.723 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.670     9.393    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.517 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.471    10.988    rgb_reg
    SLICE_X35Y11         FDRE                                         r  rgb_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.444    14.816    clk_IBUF_BUFG
    SLICE_X35Y11         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.180    14.996    
                         clock uncertainty           -0.035    14.960    
    SLICE_X35Y11         FDRE (Setup_fdre_C_R)       -0.429    14.531    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.704ns (16.129%)  route 3.661ns (83.871%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.556     5.108    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.841     6.405    vs0/CLK
    SLICE_X28Y28         FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     6.861 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          1.738     8.599    vs0/pixel_y[5]
    SLICE_X30Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.723 f  vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.670     9.393    vs0/rgb_reg[11]_i_3_n_0
    SLICE_X30Y27         LUT6 (Prop_lut6_I1_O)        0.124     9.517 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.252    10.769    rgb_reg
    SLICE_X34Y12         FDRE                                         r  rgb_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.443    14.815    clk_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.180    14.995    
                         clock uncertainty           -0.035    14.959    
    SLICE_X34Y12         FDRE (Setup_fdre_C_R)       -0.524    14.435    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -10.769    
  -------------------------------------------------------------------
                         slack                                  3.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.131%)  route 0.092ns (41.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.558     1.471    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.338     1.950    vs0/CLK
    SLICE_X28Y28         FDRE                                         r  vs0/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.128     2.078 r  vs0/v_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.092     2.171    coin_count_disp0/pixel_y[3]
    SLICE_X29Y28         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.823     1.981    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[3]/C
                         clock pessimism             -0.245     1.736    
    SLICE_X29Y28         FDRE (Hold_fdre_C_D)         0.016     1.752    coin_count_disp0/pixel_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.177%)  route 0.146ns (50.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.558     1.471    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.338     1.950    vs0/CLK
    SLICE_X28Y28         FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141     2.091 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.146     2.237    coin_count_disp0/pixel_y[5]
    SLICE_X29Y28         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.823     1.981    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[5]/C
                         clock pessimism             -0.245     1.736    
    SLICE_X29Y28         FDRE (Hold_fdre_C_D)         0.075     1.811    coin_count_disp0/pixel_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_y_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.846%)  route 0.159ns (49.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.558     1.471    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.322     1.934    vs0/CLK
    SLICE_X30Y27         FDRE                                         r  vs0/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     2.098 r  vs0/v_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.159     2.257    coin_count_disp0/pixel_y[6]
    SLICE_X30Y28         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.822     1.980    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[6]/C
                         clock pessimism             -0.245     1.735    
    SLICE_X30Y28         FDRE (Hold_fdre_C_D)         0.059     1.794    coin_count_disp0/pixel_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixel_x_core_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.163%)  route 0.157ns (48.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.558     1.471    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.352     1.964    vs0/CLK
    SLICE_X34Y27         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.164     2.128 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.157     2.285    pixel_x[0]
    SLICE_X35Y26         FDRE                                         r  pixel_x_core_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.818     1.976    clk_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  pixel_x_core_reg[0]/C
                         clock pessimism             -0.245     1.731    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.070     1.801    pixel_x_core_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixel_x_core_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.405%)  route 0.246ns (63.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.558     1.471    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.322     1.934    vs0/CLK
    SLICE_X31Y27         FDRE                                         r  vs0/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     2.075 r  vs0/h_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.246     2.321    pixel_x[6]
    SLICE_X31Y24         FDRE                                         r  pixel_x_core_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.818     1.976    clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  pixel_x_core_reg[6]/C
                         clock pessimism             -0.245     1.731    
    SLICE_X31Y24         FDRE (Hold_fdre_C_D)         0.070     1.801    pixel_x_core_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.839%)  route 0.219ns (57.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.558     1.471    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.352     1.964    vs0/CLK
    SLICE_X34Y27         FDRE                                         r  vs0/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.164     2.128 r  vs0/h_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.219     2.347    coin_count_disp0/pixel_x[5]
    SLICE_X31Y30         FDRE                                         r  coin_count_disp0/pixel_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.824     1.982    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  coin_count_disp0/pixel_x_reg_reg[5]/C
                         clock pessimism             -0.245     1.737    
    SLICE_X31Y30         FDRE (Hold_fdre_C_D)         0.070     1.807    coin_count_disp0/pixel_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixel_y_core_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.173%)  route 0.260ns (64.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.558     1.471    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.333     1.945    vs0/CLK
    SLICE_X29Y27         FDRE                                         r  vs0/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.141     2.086 r  vs0/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           0.260     2.346    pixel_y[4]
    SLICE_X31Y25         FDRE                                         r  pixel_y_core_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.818     1.976    clk_IBUF_BUFG
    SLICE_X31Y25         FDRE                                         r  pixel_y_core_reg[4]/C
                         clock pessimism             -0.245     1.731    
    SLICE_X31Y25         FDRE (Hold_fdre_C_D)         0.070     1.801    pixel_y_core_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixel_y_core_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.972%)  route 0.262ns (65.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.558     1.471    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.338     1.950    vs0/CLK
    SLICE_X28Y28         FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141     2.091 r  vs0/v_count_reg_reg[1]/Q
                         net (fo=11, routed)          0.262     2.354    pixel_y[1]
    SLICE_X32Y23         FDRE                                         r  pixel_y_core_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.819     1.977    clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  pixel_y_core_reg[1]/C
                         clock pessimism             -0.245     1.732    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.070     1.802    pixel_y_core_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_y_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.772%)  route 0.265ns (65.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.558     1.471    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.338     1.950    vs0/CLK
    SLICE_X28Y28         FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141     2.091 r  vs0/v_count_reg_reg[1]/Q
                         net (fo=11, routed)          0.265     2.356    coin_count_disp0/pixel_y[1]
    SLICE_X29Y28         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.823     1.981    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[1]/C
                         clock pessimism             -0.245     1.736    
    SLICE_X29Y28         FDRE (Hold_fdre_C_D)         0.066     1.802    coin_count_disp0/pixel_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_y_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.477%)  route 0.223ns (63.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.558     1.471    clk_divider0/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.333     1.945    vs0/CLK
    SLICE_X29Y27         FDRE                                         r  vs0/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.128     2.073 r  vs0/v_count_reg_reg[8]/Q
                         net (fo=7, routed)           0.223     2.296    coin_count_disp0/pixel_y[8]
    SLICE_X30Y29         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.823     1.981    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[8]/C
                         clock pessimism             -0.245     1.736    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.006     1.742    coin_count_disp0/pixel_y_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.554    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.827ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.535ns  (required time - arrival time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 1.070ns (21.371%)  route 3.937ns (78.629%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.553     5.105    main_state_machine/clk_IBUF_BUFG
    SLICE_X13Y23         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDCE (Prop_fdce_C_Q)         0.419     5.524 r  main_state_machine/current_state_reg/Q
                         net (fo=40, routed)          1.602     7.126    main_state_machine/current_state
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.323     7.449 f  main_state_machine/btn_right_d_i_2/O
                         net (fo=137, routed)         1.449     8.898    main_state_machine/transition_to_selection
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.328     9.226 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.886    10.112    fsm0/reset
    SLICE_X13Y19         FDCE                                         f  fsm0/selection_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.442    14.814    fsm0/clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  fsm0/selection_index_reg[0]/C
                         clock pessimism              0.273    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X13Y19         FDCE (Recov_fdce_C_CLR)     -0.405    14.646    fsm0/selection_index_reg[0]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -10.112    
  -------------------------------------------------------------------
                         slack                                  4.535    

Slack (MET) :             4.535ns  (required time - arrival time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 1.070ns (21.371%)  route 3.937ns (78.629%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.553     5.105    main_state_machine/clk_IBUF_BUFG
    SLICE_X13Y23         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDCE (Prop_fdce_C_Q)         0.419     5.524 r  main_state_machine/current_state_reg/Q
                         net (fo=40, routed)          1.602     7.126    main_state_machine/current_state
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.323     7.449 f  main_state_machine/btn_right_d_i_2/O
                         net (fo=137, routed)         1.449     8.898    main_state_machine/transition_to_selection
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.328     9.226 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.886    10.112    fsm0/reset
    SLICE_X13Y19         FDCE                                         f  fsm0/selection_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.442    14.814    fsm0/clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  fsm0/selection_index_reg[1]/C
                         clock pessimism              0.273    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X13Y19         FDCE (Recov_fdce_C_CLR)     -0.405    14.646    fsm0/selection_index_reg[1]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -10.112    
  -------------------------------------------------------------------
                         slack                                  4.535    

Slack (MET) :             4.535ns  (required time - arrival time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 1.070ns (21.371%)  route 3.937ns (78.629%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.553     5.105    main_state_machine/clk_IBUF_BUFG
    SLICE_X13Y23         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDCE (Prop_fdce_C_Q)         0.419     5.524 r  main_state_machine/current_state_reg/Q
                         net (fo=40, routed)          1.602     7.126    main_state_machine/current_state
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.323     7.449 f  main_state_machine/btn_right_d_i_2/O
                         net (fo=137, routed)         1.449     8.898    main_state_machine/transition_to_selection
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.328     9.226 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.886    10.112    fsm0/reset
    SLICE_X13Y19         FDCE                                         f  fsm0/selection_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.442    14.814    fsm0/clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  fsm0/selection_index_reg[2]/C
                         clock pessimism              0.273    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X13Y19         FDCE (Recov_fdce_C_CLR)     -0.405    14.646    fsm0/selection_index_reg[2]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -10.112    
  -------------------------------------------------------------------
                         slack                                  4.535    

Slack (MET) :             4.535ns  (required time - arrival time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 1.070ns (21.371%)  route 3.937ns (78.629%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.553     5.105    main_state_machine/clk_IBUF_BUFG
    SLICE_X13Y23         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDCE (Prop_fdce_C_Q)         0.419     5.524 r  main_state_machine/current_state_reg/Q
                         net (fo=40, routed)          1.602     7.126    main_state_machine/current_state
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.323     7.449 f  main_state_machine/btn_right_d_i_2/O
                         net (fo=137, routed)         1.449     8.898    main_state_machine/transition_to_selection
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.328     9.226 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.886    10.112    fsm0/reset
    SLICE_X13Y19         FDCE                                         f  fsm0/selection_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.442    14.814    fsm0/clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  fsm0/selection_index_reg[3]/C
                         clock pessimism              0.273    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X13Y19         FDCE (Recov_fdce_C_CLR)     -0.405    14.646    fsm0/selection_index_reg[3]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -10.112    
  -------------------------------------------------------------------
                         slack                                  4.535    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_left_d_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 1.070ns (21.371%)  route 3.937ns (78.629%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.553     5.105    main_state_machine/clk_IBUF_BUFG
    SLICE_X13Y23         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDCE (Prop_fdce_C_Q)         0.419     5.524 r  main_state_machine/current_state_reg/Q
                         net (fo=40, routed)          1.602     7.126    main_state_machine/current_state
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.323     7.449 f  main_state_machine/btn_right_d_i_2/O
                         net (fo=137, routed)         1.449     8.898    main_state_machine/transition_to_selection
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.328     9.226 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.886    10.112    fsm0/reset
    SLICE_X12Y19         FDCE                                         f  fsm0/btn_left_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.442    14.814    fsm0/clk_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  fsm0/btn_left_d_reg/C
                         clock pessimism              0.273    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X12Y19         FDCE (Recov_fdce_C_CLR)     -0.319    14.732    fsm0/btn_left_d_reg
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -10.112    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_right_d_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 1.070ns (21.371%)  route 3.937ns (78.629%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.553     5.105    main_state_machine/clk_IBUF_BUFG
    SLICE_X13Y23         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDCE (Prop_fdce_C_Q)         0.419     5.524 r  main_state_machine/current_state_reg/Q
                         net (fo=40, routed)          1.602     7.126    main_state_machine/current_state
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.323     7.449 f  main_state_machine/btn_right_d_i_2/O
                         net (fo=137, routed)         1.449     8.898    main_state_machine/transition_to_selection
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.328     9.226 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.886    10.112    fsm0/reset
    SLICE_X12Y19         FDCE                                         f  fsm0/btn_right_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        1.442    14.814    fsm0/clk_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  fsm0/btn_right_d_reg/C
                         clock pessimism              0.273    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X12Y19         FDCE (Recov_fdce_C_CLR)     -0.319    14.732    fsm0/btn_right_d_reg
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -10.112    
  -------------------------------------------------------------------
                         slack                                  4.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.827ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_left_d_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.298ns (16.870%)  route 1.468ns (83.130%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.588     1.501    clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDCE (Prop_fdce_C_Q)         0.141     1.642 f  prev_state_reg/Q
                         net (fo=2, routed)           0.356     1.999    main_state_machine/prev_state
    SLICE_X10Y18         LUT2 (Prop_lut2_I0_O)        0.046     2.045 f  main_state_machine/btn_right_d_i_2/O
                         net (fo=137, routed)         0.745     2.790    main_state_machine/transition_to_selection
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.111     2.901 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.367     3.268    fsm0/reset
    SLICE_X12Y19         FDCE                                         f  fsm0/btn_left_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.828     1.986    fsm0/clk_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  fsm0/btn_left_d_reg/C
                         clock pessimism             -0.479     1.507    
    SLICE_X12Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.440    fsm0/btn_left_d_reg
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           3.268    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.827ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_right_d_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.298ns (16.870%)  route 1.468ns (83.130%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.588     1.501    clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDCE (Prop_fdce_C_Q)         0.141     1.642 f  prev_state_reg/Q
                         net (fo=2, routed)           0.356     1.999    main_state_machine/prev_state
    SLICE_X10Y18         LUT2 (Prop_lut2_I0_O)        0.046     2.045 f  main_state_machine/btn_right_d_i_2/O
                         net (fo=137, routed)         0.745     2.790    main_state_machine/transition_to_selection
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.111     2.901 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.367     3.268    fsm0/reset
    SLICE_X12Y19         FDCE                                         f  fsm0/btn_right_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.828     1.986    fsm0/clk_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  fsm0/btn_right_d_reg/C
                         clock pessimism             -0.479     1.507    
    SLICE_X12Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.440    fsm0/btn_right_d_reg
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           3.268    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.852ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.298ns (16.870%)  route 1.468ns (83.130%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.588     1.501    clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDCE (Prop_fdce_C_Q)         0.141     1.642 f  prev_state_reg/Q
                         net (fo=2, routed)           0.356     1.999    main_state_machine/prev_state
    SLICE_X10Y18         LUT2 (Prop_lut2_I0_O)        0.046     2.045 f  main_state_machine/btn_right_d_i_2/O
                         net (fo=137, routed)         0.745     2.790    main_state_machine/transition_to_selection
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.111     2.901 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.367     3.268    fsm0/reset
    SLICE_X13Y19         FDCE                                         f  fsm0/selection_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.828     1.986    fsm0/clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  fsm0/selection_index_reg[0]/C
                         clock pessimism             -0.479     1.507    
    SLICE_X13Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.415    fsm0/selection_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           3.268    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             1.852ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.298ns (16.870%)  route 1.468ns (83.130%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.588     1.501    clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDCE (Prop_fdce_C_Q)         0.141     1.642 f  prev_state_reg/Q
                         net (fo=2, routed)           0.356     1.999    main_state_machine/prev_state
    SLICE_X10Y18         LUT2 (Prop_lut2_I0_O)        0.046     2.045 f  main_state_machine/btn_right_d_i_2/O
                         net (fo=137, routed)         0.745     2.790    main_state_machine/transition_to_selection
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.111     2.901 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.367     3.268    fsm0/reset
    SLICE_X13Y19         FDCE                                         f  fsm0/selection_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.828     1.986    fsm0/clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  fsm0/selection_index_reg[1]/C
                         clock pessimism             -0.479     1.507    
    SLICE_X13Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.415    fsm0/selection_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           3.268    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             1.852ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.298ns (16.870%)  route 1.468ns (83.130%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.588     1.501    clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDCE (Prop_fdce_C_Q)         0.141     1.642 f  prev_state_reg/Q
                         net (fo=2, routed)           0.356     1.999    main_state_machine/prev_state
    SLICE_X10Y18         LUT2 (Prop_lut2_I0_O)        0.046     2.045 f  main_state_machine/btn_right_d_i_2/O
                         net (fo=137, routed)         0.745     2.790    main_state_machine/transition_to_selection
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.111     2.901 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.367     3.268    fsm0/reset
    SLICE_X13Y19         FDCE                                         f  fsm0/selection_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.828     1.986    fsm0/clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  fsm0/selection_index_reg[2]/C
                         clock pessimism             -0.479     1.507    
    SLICE_X13Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.415    fsm0/selection_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           3.268    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             1.852ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.298ns (16.870%)  route 1.468ns (83.130%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.588     1.501    clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDCE (Prop_fdce_C_Q)         0.141     1.642 f  prev_state_reg/Q
                         net (fo=2, routed)           0.356     1.999    main_state_machine/prev_state
    SLICE_X10Y18         LUT2 (Prop_lut2_I0_O)        0.046     2.045 f  main_state_machine/btn_right_d_i_2/O
                         net (fo=137, routed)         0.745     2.790    main_state_machine/transition_to_selection
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.111     2.901 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.367     3.268    fsm0/reset
    SLICE_X13Y19         FDCE                                         f  fsm0/selection_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2045, routed)        0.828     1.986    fsm0/clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  fsm0/selection_index_reg[3]/C
                         clock pessimism             -0.479     1.507    
    SLICE_X13Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.415    fsm0/selection_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           3.268    
  -------------------------------------------------------------------
                         slack                                  1.852    





