
*** Running vivado
    with args -log sistema_PO_PC.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sistema_PO_PC.tcl


ECHO disattivato.
ECHO disattivato.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source sistema_PO_PC.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 460.406 ; gain = 198.531
Command: synth_design -top sistema_PO_PC -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6260
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1270.664 ; gain = 407.918
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sistema_PO_PC' [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/sources_1/imports/sources_1/new/sistema_PO_PC.vhd:20]
	Parameter clock_frequency_in bound to: 10000000 - type: integer 
	Parameter clock_frequency_out bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/sources_1/imports/Display7Seg - Vivado/clock_divider.vhd:6' bound to instance 'divisore_frequenza' of component 'clock_divider' [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/sources_1/imports/sources_1/new/sistema_PO_PC.vhd:94]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/sources_1/imports/Display7Seg - Vivado/clock_divider.vhd:16]
	Parameter clock_frequency_in bound to: 10000000 - type: integer 
	Parameter clock_frequency_out bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (0#1) [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/sources_1/imports/Display7Seg - Vivado/clock_divider.vhd:16]
	Parameter N bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/sources_1/imports/sources_1/new/ROM.vhd:16' bound to instance 'memoria_ROM' of component 'ROM' [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/sources_1/imports/sources_1/new/sistema_PO_PC.vhd:102]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/sources_1/imports/sources_1/new/ROM.vhd:26]
	Parameter N bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ROM' (0#1) [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/sources_1/imports/sources_1/new/ROM.vhd:26]
INFO: [Synth 8-3491] module 'M' declared at 'C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/sources_1/imports/sources_1/new/M.vhd:4' bound to instance 'macchina_M' of component 'M' [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/sources_1/imports/sources_1/new/sistema_PO_PC.vhd:111]
INFO: [Synth 8-638] synthesizing module 'M' [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/sources_1/imports/sources_1/new/M.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'M' (0#1) [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/sources_1/imports/sources_1/new/M.vhd:11]
	Parameter N bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'MEM' declared at 'C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/sources_1/imports/sources_1/new/MEM.vhd:15' bound to instance 'memoria_MEM' of component 'MEM' [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/sources_1/imports/sources_1/new/sistema_PO_PC.vhd:117]
INFO: [Synth 8-638] synthesizing module 'MEM' [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/sources_1/imports/sources_1/new/MEM.vhd:26]
	Parameter N bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MEM' (0#1) [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/sources_1/imports/sources_1/new/MEM.vhd:26]
	Parameter MAX_VALUE bound to: 7 - type: integer 
	Parameter DIM bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/sources_1/imports/sources_1/imports/new/counter.vhd:15' bound to instance 'contatore' of component 'counter' [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/sources_1/imports/sources_1/new/sistema_PO_PC.vhd:127]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/sources_1/imports/sources_1/imports/new/counter.vhd:32]
	Parameter MAX_VALUE bound to: 7 - type: integer 
	Parameter DIM bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'RST' is read in the process but is not in the sensitivity list [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/sources_1/imports/sources_1/imports/new/counter.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'counter' (0#1) [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/sources_1/imports/sources_1/imports/new/counter.vhd:32]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/sources_1/imports/sources_1/new/control_unit.vhd:4' bound to instance 'u_c' of component 'control_unit' [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/sources_1/imports/sources_1/new/sistema_PO_PC.vhd:139]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/sources_1/imports/sources_1/new/control_unit.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (0#1) [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/sources_1/imports/sources_1/new/control_unit.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sistema_PO_PC' (0#1) [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/sources_1/imports/sources_1/new/sistema_PO_PC.vhd:20]
WARNING: [Synth 8-7129] Port x[3] in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[2] in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[1] in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[0] in module M is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1361.480 ; gain = 498.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1361.480 ; gain = 498.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1361.480 ; gain = 498.734
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1361.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-50T-Master.xdc]
Finished Parsing XDC File [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-50T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-50T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sistema_PO_PC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sistema_PO_PC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1416.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1416.598 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1416.598 ; gain = 553.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1416.598 ; gain = 553.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1416.598 ; gain = 553.852
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                 lettura |                             0010 |                               01
               scrittura |                             0100 |                               10
               incr_cont |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1416.598 ; gain = 553.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 1416.598 ; gain = 553.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------+---------------------+-----------+----------------------+---------------+
|Module Name   | RTL Object          | Inference | Size (Depth x Width) | Primitives    | 
+--------------+---------------------+-----------+----------------------+---------------+
|sistema_PO_PC | memoria_MEM/MEM_reg | Implied   | 8 x 4                | RAM16X1S x 4  | 
+--------------+---------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 1416.598 ; gain = 553.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 1416.598 ; gain = 553.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+--------------+---------------------+-----------+----------------------+---------------+
|Module Name   | RTL Object          | Inference | Size (Depth x Width) | Primitives    | 
+--------------+---------------------+-----------+----------------------+---------------+
|sistema_PO_PC | memoria_MEM/MEM_reg | Implied   | 8 x 4                | RAM16X1S x 4  | 
+--------------+---------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance memoria_ROM/DATA_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 1416.598 ; gain = 553.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:54 . Memory (MB): peak = 1416.598 ; gain = 553.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:54 . Memory (MB): peak = 1416.598 ; gain = 553.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:54 . Memory (MB): peak = 1416.598 ; gain = 553.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1416.598 ; gain = 553.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1416.598 ; gain = 553.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1416.598 ; gain = 553.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     6|
|3     |LUT1     |     3|
|4     |LUT2     |    24|
|5     |LUT3     |     1|
|6     |LUT4     |     6|
|7     |LUT6     |     3|
|8     |RAM16X1S |     4|
|9     |RAMB18E1 |     1|
|10    |FDCE     |     3|
|11    |FDRE     |    28|
|12    |FDSE     |     1|
|13    |IBUF     |     3|
|14    |OBUF     |    12|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1416.598 ; gain = 553.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1416.598 ; gain = 498.734
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1416.598 ; gain = 553.852
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1416.598 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1416.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 4 instances

Synth Design complete | Checksum: ed79f040
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:19 . Memory (MB): peak = 1416.598 ; gain = 956.191
INFO: [Common 17-1381] The checkpoint 'C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_6.2/Esercizio_6.2.runs/synth_1/sistema_PO_PC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sistema_PO_PC_utilization_synth.rpt -pb sistema_PO_PC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 25 19:45:18 2025...
