Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May 18 17:59:32 2023
| Host         : 035Latitude3420 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AHBLITE_SYS_timing_summary_routed.rpt -pb AHBLITE_SYS_timing_summary_routed.pb -rpx AHBLITE_SYS_timing_summary_routed.rpx -warn_on_violation
| Design       : AHBLITE_SYS
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        
SYNTH-10   Warning           Wide multiplier              3           
SYNTH-16   Warning           Address collision            9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1406)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3581)
5. checking no_input_delay (10)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1406)
---------------------------
 There are 1402 register/latch pins with no clock driven by root clock pin: clk_div_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uAHB7SEGDEC/counter_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3581)
---------------------------------------------------
 There are 3581 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.661ns  (required time - arrival time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.580ns (43.520%)  route 0.753ns (56.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clk_div_reg/Q
                         net (fo=2, routed)           0.753     6.436    clk_div
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.560 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     6.560    p_0_in__0
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    14.927    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.029    15.221    clk_div_reg
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  8.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.514%)  route 0.285ns (60.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  clk_div_reg/Q
                         net (fo=2, routed)           0.285     1.909    clk_div
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.954 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.954    p_0_in__0
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.380    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk_div_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3612 Endpoints
Min Delay          3612 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.337ns  (logic 9.581ns (35.048%)  route 17.756ns (64.952%))
  Logic Levels:           21  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/Q
                         net (fo=172, routed)         4.359     4.877    u_CORTEXM0INTEGRATION/u_logic/M6kax6
    SLICE_X57Y89         LUT4 (Prop_lut4_I0_O)        0.152     5.029 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_123/O
                         net (fo=13, routed)          2.414     7.443    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_123_n_0
    SLICE_X64Y80         LUT5 (Prop_lut5_I1_O)        0.326     7.769 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_75/O
                         net (fo=1, routed)           0.674     8.443    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_75_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.567 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_37/O
                         net (fo=6, routed)           1.234     9.802    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_37_n_0
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.152     9.954 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_18/O
                         net (fo=2, routed)           0.625    10.578    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[1]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.260    14.838 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.840    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.358 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.910    17.268    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y85         LUT2 (Prop_lut2_I0_O)        0.124    17.392 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    17.392    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.942 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.942    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.056 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.056    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.170 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.170    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_12_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.504 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_8/O[1]
                         net (fo=1, routed)           0.988    19.493    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X54Y85         LUT6 (Prop_lut6_I2_O)        0.303    19.796 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10/O
                         net (fo=1, routed)           0.806    20.601    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10_n_0
    SLICE_X54Y83         LUT3 (Prop_lut3_I2_O)        0.124    20.725 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           1.228    21.953    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.124    22.077 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           0.634    22.711    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I4_O)        0.124    22.835 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_45/O
                         net (fo=1, routed)           0.423    23.259    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_45_n_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.124    23.383 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36/O
                         net (fo=1, routed)           0.888    24.271    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I4_O)        0.124    24.395 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_30/O
                         net (fo=2, routed)           0.297    24.692    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_30_n_0
    SLICE_X49Y77         LUT6 (Prop_lut6_I2_O)        0.124    24.816 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14/O
                         net (fo=3, routed)           0.871    25.687    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I1_O)        0.124    25.811 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_3/O
                         net (fo=2, routed)           0.808    26.620    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_3_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I1_O)        0.124    26.744 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_rep_i_1/O
                         net (fo=1, routed)           0.593    27.337    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_rep_i_1_n_0
    SLICE_X59Y71         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.136ns  (logic 9.581ns (35.307%)  route 17.555ns (64.693%))
  Logic Levels:           21  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/Q
                         net (fo=172, routed)         4.359     4.877    u_CORTEXM0INTEGRATION/u_logic/M6kax6
    SLICE_X57Y89         LUT4 (Prop_lut4_I0_O)        0.152     5.029 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_123/O
                         net (fo=13, routed)          2.414     7.443    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_123_n_0
    SLICE_X64Y80         LUT5 (Prop_lut5_I1_O)        0.326     7.769 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_75/O
                         net (fo=1, routed)           0.674     8.443    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_75_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.567 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_37/O
                         net (fo=6, routed)           1.234     9.802    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_37_n_0
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.152     9.954 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_18/O
                         net (fo=2, routed)           0.625    10.578    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[1]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.260    14.838 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.840    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.358 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.910    17.268    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y85         LUT2 (Prop_lut2_I0_O)        0.124    17.392 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    17.392    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.942 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.942    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.056 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.056    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.170 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.170    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_12_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.504 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_8/O[1]
                         net (fo=1, routed)           0.988    19.493    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X54Y85         LUT6 (Prop_lut6_I2_O)        0.303    19.796 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10/O
                         net (fo=1, routed)           0.806    20.601    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10_n_0
    SLICE_X54Y83         LUT3 (Prop_lut3_I2_O)        0.124    20.725 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           1.228    21.953    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.124    22.077 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           0.634    22.711    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I4_O)        0.124    22.835 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_45/O
                         net (fo=1, routed)           0.423    23.259    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_45_n_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.124    23.383 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36/O
                         net (fo=1, routed)           0.888    24.271    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I4_O)        0.124    24.395 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_30/O
                         net (fo=2, routed)           0.297    24.692    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_30_n_0
    SLICE_X49Y77         LUT6 (Prop_lut6_I2_O)        0.124    24.816 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14/O
                         net (fo=3, routed)           0.876    25.692    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I0_O)        0.124    25.816 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_4/O
                         net (fo=2, routed)           0.817    26.633    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_4_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124    26.757 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_1/O
                         net (fo=1, routed)           0.379    27.136    u_CORTEXM0INTEGRATION/u_logic/Buohu6
    SLICE_X59Y71         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.637ns  (logic 9.581ns (35.968%)  route 17.056ns (64.032%))
  Logic Levels:           21  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/Q
                         net (fo=172, routed)         4.359     4.877    u_CORTEXM0INTEGRATION/u_logic/M6kax6
    SLICE_X57Y89         LUT4 (Prop_lut4_I0_O)        0.152     5.029 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_123/O
                         net (fo=13, routed)          2.414     7.443    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_123_n_0
    SLICE_X64Y80         LUT5 (Prop_lut5_I1_O)        0.326     7.769 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_75/O
                         net (fo=1, routed)           0.674     8.443    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_75_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.567 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_37/O
                         net (fo=6, routed)           1.234     9.802    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_37_n_0
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.152     9.954 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_18/O
                         net (fo=2, routed)           0.625    10.578    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[1]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.260    14.838 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.840    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.358 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.910    17.268    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y85         LUT2 (Prop_lut2_I0_O)        0.124    17.392 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    17.392    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.942 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.942    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.056 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.056    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.170 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.170    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_12_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.504 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_8/O[1]
                         net (fo=1, routed)           0.988    19.493    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X54Y85         LUT6 (Prop_lut6_I2_O)        0.303    19.796 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10/O
                         net (fo=1, routed)           0.806    20.601    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10_n_0
    SLICE_X54Y83         LUT3 (Prop_lut3_I2_O)        0.124    20.725 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           1.228    21.953    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.124    22.077 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           0.634    22.711    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I4_O)        0.124    22.835 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_45/O
                         net (fo=1, routed)           0.423    23.259    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_45_n_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.124    23.383 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36/O
                         net (fo=1, routed)           0.888    24.271    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I4_O)        0.124    24.395 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_30/O
                         net (fo=2, routed)           0.297    24.692    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_30_n_0
    SLICE_X49Y77         LUT6 (Prop_lut6_I2_O)        0.124    24.816 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14/O
                         net (fo=3, routed)           0.893    25.709    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I4_O)        0.124    25.833 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_5/O
                         net (fo=1, routed)           0.680    26.513    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_5_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I3_O)        0.124    26.637 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_1/O
                         net (fo=1, routed)           0.000    26.637    u_CORTEXM0INTEGRATION/u_logic/Oxohu6
    SLICE_X58Y72         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.158ns  (logic 9.839ns (37.614%)  route 16.319ns (62.386%))
  Logic Levels:           21  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/Q
                         net (fo=172, routed)         4.359     4.877    u_CORTEXM0INTEGRATION/u_logic/M6kax6
    SLICE_X57Y89         LUT4 (Prop_lut4_I0_O)        0.152     5.029 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_123/O
                         net (fo=13, routed)          2.414     7.443    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_123_n_0
    SLICE_X64Y80         LUT5 (Prop_lut5_I1_O)        0.326     7.769 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_75/O
                         net (fo=1, routed)           0.674     8.443    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_75_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.567 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_37/O
                         net (fo=6, routed)           1.234     9.802    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_37_n_0
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.152     9.954 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_18/O
                         net (fo=2, routed)           0.625    10.578    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[1]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.260    14.838 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.840    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.358 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.910    17.268    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y85         LUT2 (Prop_lut2_I0_O)        0.124    17.392 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    17.392    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.942 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.942    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.056 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.056    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.170 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.170    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_12_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.504 f  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_8/O[1]
                         net (fo=1, routed)           0.988    19.493    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X54Y85         LUT6 (Prop_lut6_I2_O)        0.303    19.796 f  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10/O
                         net (fo=1, routed)           0.806    20.601    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10_n_0
    SLICE_X54Y83         LUT3 (Prop_lut3_I2_O)        0.124    20.725 f  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           1.228    21.953    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.124    22.077 f  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           0.634    22.711    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I4_O)        0.124    22.835 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_45/O
                         net (fo=1, routed)           0.423    23.259    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_45_n_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.124    23.383 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36/O
                         net (fo=1, routed)           0.888    24.271    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I4_O)        0.124    24.395 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_30/O
                         net (fo=2, routed)           0.000    24.395    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_30_n_0
    SLICE_X46Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    24.604 f  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg_i_4/O
                         net (fo=1, routed)           0.649    25.252    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg_i_4_n_0
    SLICE_X47Y77         LUT4 (Prop_lut4_I3_O)        0.297    25.549 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_2/O
                         net (fo=1, routed)           0.484    26.034    u_CORTEXM0INTEGRATION/u_logic_n_106
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.124    26.158 r  u_CORTEXM0INTEGRATION/Bfjpw6_i_1/O
                         net (fo=1, routed)           0.000    26.158    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg_1
    SLICE_X47Y78         FDPE                                         r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Rhibx6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.444ns  (logic 8.845ns (34.763%)  route 16.599ns (65.237%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/Q
                         net (fo=172, routed)         4.359     4.877    u_CORTEXM0INTEGRATION/u_logic/M6kax6
    SLICE_X57Y89         LUT4 (Prop_lut4_I0_O)        0.152     5.029 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_123/O
                         net (fo=13, routed)          2.414     7.443    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_123_n_0
    SLICE_X64Y80         LUT5 (Prop_lut5_I1_O)        0.326     7.769 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_75/O
                         net (fo=1, routed)           0.674     8.443    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_75_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.567 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_37/O
                         net (fo=6, routed)           1.234     9.802    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_37_n_0
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.152     9.954 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_18/O
                         net (fo=2, routed)           0.625    10.578    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[1]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.260    14.838 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.840    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.358 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.910    17.268    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y85         LUT2 (Prop_lut2_I0_O)        0.124    17.392 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    17.392    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.942 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.942    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.056 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.056    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.170 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.170    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_12_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.392 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_8/O[0]
                         net (fo=1, routed)           0.757    19.149    u_CORTEXM0INTEGRATION/u_logic/p_0_in97_in
    SLICE_X54Y86         LUT6 (Prop_lut6_I2_O)        0.299    19.448 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_7/O
                         net (fo=1, routed)           1.208    20.656    u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_7_n_0
    SLICE_X51Y79         LUT3 (Prop_lut3_I2_O)        0.124    20.780 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_5/O
                         net (fo=1, routed)           1.003    21.783    u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_5_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.124    21.907 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_2/O
                         net (fo=2, routed)           0.881    22.787    u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_2_n_0
    SLICE_X45Y81         LUT5 (Prop_lut5_I0_O)        0.124    22.911 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_1/O
                         net (fo=16, routed)          2.532    25.444    u_CORTEXM0INTEGRATION/u_logic/Gfniu6
    SLICE_X63Y88         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Rhibx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/F1pax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.395ns  (logic 8.961ns (35.287%)  route 16.434ns (64.713%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/Q
                         net (fo=172, routed)         4.359     4.877    u_CORTEXM0INTEGRATION/u_logic/M6kax6
    SLICE_X57Y89         LUT4 (Prop_lut4_I0_O)        0.152     5.029 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_123/O
                         net (fo=13, routed)          2.414     7.443    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_123_n_0
    SLICE_X64Y80         LUT5 (Prop_lut5_I1_O)        0.326     7.769 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_75/O
                         net (fo=1, routed)           0.674     8.443    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_75_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.567 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_37/O
                         net (fo=6, routed)           1.234     9.802    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_37_n_0
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.152     9.954 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_18/O
                         net (fo=2, routed)           0.625    10.578    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[1]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.260    14.838 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.840    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.358 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.910    17.268    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y85         LUT2 (Prop_lut2_I0_O)        0.124    17.392 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    17.392    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.942 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.942    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.056 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.056    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.170 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.170    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_12_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.504 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_8/O[1]
                         net (fo=1, routed)           0.988    19.493    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X54Y85         LUT6 (Prop_lut6_I2_O)        0.303    19.796 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10/O
                         net (fo=1, routed)           0.806    20.601    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10_n_0
    SLICE_X54Y83         LUT3 (Prop_lut3_I2_O)        0.124    20.725 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           1.228    21.953    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.124    22.077 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           1.478    23.555    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X45Y81         LUT5 (Prop_lut5_I0_O)        0.124    23.679 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_1/O
                         net (fo=16, routed)          1.716    25.395    u_CORTEXM0INTEGRATION/u_logic/P4liu6
    SLICE_X66Y88         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/F1pax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Lhppw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.239ns  (logic 8.961ns (35.505%)  route 16.278ns (64.495%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/Q
                         net (fo=172, routed)         4.359     4.877    u_CORTEXM0INTEGRATION/u_logic/M6kax6
    SLICE_X57Y89         LUT4 (Prop_lut4_I0_O)        0.152     5.029 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_123/O
                         net (fo=13, routed)          2.414     7.443    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_123_n_0
    SLICE_X64Y80         LUT5 (Prop_lut5_I1_O)        0.326     7.769 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_75/O
                         net (fo=1, routed)           0.674     8.443    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_75_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.567 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_37/O
                         net (fo=6, routed)           1.234     9.802    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_37_n_0
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.152     9.954 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_18/O
                         net (fo=2, routed)           0.625    10.578    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[1]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.260    14.838 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.840    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.358 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.910    17.268    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y85         LUT2 (Prop_lut2_I0_O)        0.124    17.392 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    17.392    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.942 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.942    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.056 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.056    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.170 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.170    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_12_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.504 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_8/O[1]
                         net (fo=1, routed)           0.988    19.493    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X54Y85         LUT6 (Prop_lut6_I2_O)        0.303    19.796 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10/O
                         net (fo=1, routed)           0.806    20.601    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10_n_0
    SLICE_X54Y83         LUT3 (Prop_lut3_I2_O)        0.124    20.725 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           1.228    21.953    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.124    22.077 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           1.478    23.555    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X45Y81         LUT5 (Prop_lut5_I0_O)        0.124    23.679 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_1/O
                         net (fo=16, routed)          1.559    25.239    u_CORTEXM0INTEGRATION/u_logic/P4liu6
    SLICE_X62Y88         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Lhppw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/No5bx6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.223ns  (logic 8.961ns (35.527%)  route 16.262ns (64.473%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/Q
                         net (fo=172, routed)         4.359     4.877    u_CORTEXM0INTEGRATION/u_logic/M6kax6
    SLICE_X57Y89         LUT4 (Prop_lut4_I0_O)        0.152     5.029 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_123/O
                         net (fo=13, routed)          2.414     7.443    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_123_n_0
    SLICE_X64Y80         LUT5 (Prop_lut5_I1_O)        0.326     7.769 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_75/O
                         net (fo=1, routed)           0.674     8.443    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_75_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.567 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_37/O
                         net (fo=6, routed)           1.234     9.802    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_37_n_0
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.152     9.954 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_18/O
                         net (fo=2, routed)           0.625    10.578    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[1]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.260    14.838 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.840    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.358 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.910    17.268    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y85         LUT2 (Prop_lut2_I0_O)        0.124    17.392 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    17.392    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.942 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.942    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.056 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.056    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.170 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.170    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_12_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.504 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_8/O[1]
                         net (fo=1, routed)           0.988    19.493    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X54Y85         LUT6 (Prop_lut6_I2_O)        0.303    19.796 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10/O
                         net (fo=1, routed)           0.806    20.601    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10_n_0
    SLICE_X54Y83         LUT3 (Prop_lut3_I2_O)        0.124    20.725 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           1.228    21.953    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.124    22.077 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           1.478    23.555    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X45Y81         LUT5 (Prop_lut5_I0_O)        0.124    23.679 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_1/O
                         net (fo=16, routed)          1.544    25.223    u_CORTEXM0INTEGRATION/u_logic/P4liu6
    SLICE_X63Y87         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/No5bx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/E3npw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.190ns  (logic 8.961ns (35.573%)  route 16.229ns (64.427%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/Q
                         net (fo=172, routed)         4.359     4.877    u_CORTEXM0INTEGRATION/u_logic/M6kax6
    SLICE_X57Y89         LUT4 (Prop_lut4_I0_O)        0.152     5.029 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_123/O
                         net (fo=13, routed)          2.414     7.443    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_123_n_0
    SLICE_X64Y80         LUT5 (Prop_lut5_I1_O)        0.326     7.769 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_75/O
                         net (fo=1, routed)           0.674     8.443    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_75_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.567 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_37/O
                         net (fo=6, routed)           1.234     9.802    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_37_n_0
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.152     9.954 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_18/O
                         net (fo=2, routed)           0.625    10.578    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[1]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.260    14.838 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.840    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.358 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.910    17.268    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y85         LUT2 (Prop_lut2_I0_O)        0.124    17.392 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    17.392    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.942 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.942    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.056 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.056    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.170 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.170    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_12_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.504 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_8/O[1]
                         net (fo=1, routed)           0.988    19.493    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X54Y85         LUT6 (Prop_lut6_I2_O)        0.303    19.796 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10/O
                         net (fo=1, routed)           0.806    20.601    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10_n_0
    SLICE_X54Y83         LUT3 (Prop_lut3_I2_O)        0.124    20.725 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           1.228    21.953    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X53Y87         LUT6 (Prop_lut6_I5_O)        0.124    22.077 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           1.478    23.555    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X45Y81         LUT5 (Prop_lut5_I0_O)        0.124    23.679 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_1/O
                         net (fo=16, routed)          1.511    25.190    u_CORTEXM0INTEGRATION/u_logic/P4liu6
    SLICE_X66Y87         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/E3npw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Kjoax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.176ns  (logic 9.201ns (36.547%)  route 15.975ns (63.453%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/C
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/M6kax6_reg/Q
                         net (fo=172, routed)         4.359     4.877    u_CORTEXM0INTEGRATION/u_logic/M6kax6
    SLICE_X57Y89         LUT4 (Prop_lut4_I0_O)        0.152     5.029 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_123/O
                         net (fo=13, routed)          2.414     7.443    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_123_n_0
    SLICE_X64Y80         LUT5 (Prop_lut5_I1_O)        0.326     7.769 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_75/O
                         net (fo=1, routed)           0.674     8.443    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_75_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.567 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_37/O
                         net (fo=6, routed)           1.234     9.802    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_37_n_0
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.152     9.954 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_18/O
                         net (fo=2, routed)           0.625    10.578    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[1]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.260    14.838 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.840    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.358 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.910    17.268    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y85         LUT2 (Prop_lut2_I0_O)        0.124    17.392 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    17.392    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.942 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.942    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.056 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.056    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.170 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.170    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_12_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.483 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_8/O[3]
                         net (fo=1, routed)           0.725    19.209    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X53Y87         LUT6 (Prop_lut6_I2_O)        0.306    19.515 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_8/O
                         net (fo=1, routed)           0.656    20.171    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_8_n_0
    SLICE_X52Y87         LUT3 (Prop_lut3_I2_O)        0.152    20.323 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_5/O
                         net (fo=1, routed)           0.436    20.759    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_5_n_0
    SLICE_X52Y87         LUT6 (Prop_lut6_I1_O)        0.326    21.085 f  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3/O
                         net (fo=4, routed)           1.489    22.574    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3_n_0
    SLICE_X49Y77         LUT3 (Prop_lut3_I2_O)        0.152    22.726 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_1/O
                         net (fo=16, routed)          2.450    25.176    u_CORTEXM0INTEGRATION/u_logic/D39iu6
    SLICE_X57Y91         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kjoax6_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.076     0.217    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X32Y92         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_sync_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reset_sync_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE                         0.000     0.000 r  reset_sync_reg_reg[0]/C
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  reset_sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.119     0.247    reset_sync_reg_reg_n_0_[0]
    SLICE_X28Y82         FDCE                                         r  reset_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[0]/C
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBUART/uUART_RX/data_reg_reg[0]/Q
                         net (fo=1, routed)           0.112     0.253    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/DIA0
    SLICE_X42Y61         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uvga_console/pixel_x1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uvga_console/pixel_x2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE                         0.000     0.000 r  uAHBVGA/uvga_console/pixel_x1_reg[2]/C
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uAHBVGA/uvga_console/pixel_x1_reg[2]/Q
                         net (fo=1, routed)           0.117     0.258    uAHBVGA/uvga_console/pixel_x1[2]
    SLICE_X36Y90         FDRE                                         r  uAHBVGA/uvga_console/pixel_x2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uUART_RX/data_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.573%)  route 0.117ns (45.427%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[3]/C
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBUART/uUART_RX/data_reg_reg[3]/Q
                         net (fo=2, routed)           0.117     0.258    uAHBUART/uUART_RX/Q[3]
    SLICE_X43Y60         FDCE                                         r  uAHBUART/uUART_RX/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Qjhax6_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Sb8ax6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.186ns (71.176%)  route 0.075ns (28.824%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDPE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Qjhax6_reg/C
    SLICE_X44Y82         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Qjhax6_reg/Q
                         net (fo=4, routed)           0.075     0.216    u_CORTEXM0INTEGRATION/u_logic/Qjhax6_reg_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I4_O)        0.045     0.261 r  u_CORTEXM0INTEGRATION/u_logic/Sb8ax6_i_1/O
                         net (fo=1, routed)           0.000     0.261    u_CORTEXM0INTEGRATION/u_logic/Ohqhu6
    SLICE_X45Y82         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Sb8ax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uVGAInterface/addrv_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/C
    SLICE_X30Y89         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/Q
                         net (fo=12, routed)          0.061     0.225    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[5]
    SLICE_X31Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.270 r  uAHBVGA/uVGAInterface/VertAddrCounter/addrv[5]_i_1/O
                         net (fo=1, routed)           0.000     0.270    uAHBVGA/uVGAInterface/addrv0[5]
    SLICE_X31Y89         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Rhkpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Tjkpw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Rhkpw6_reg/C
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_CORTEXM0INTEGRATION/u_logic/Rhkpw6_reg/Q
                         net (fo=2, routed)           0.061     0.225    u_CORTEXM0INTEGRATION/u_logic/Rhkpw6
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.045     0.270 r  u_CORTEXM0INTEGRATION/u_logic/Tjkpw6_i_1/O
                         net (fo=1, routed)           0.000     0.270    u_CORTEXM0INTEGRATION/u_logic/G9uhu6
    SLICE_X39Y73         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Tjkpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Ujspw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Wlspw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.209ns (76.771%)  route 0.063ns (23.229%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Ujspw6_reg/C
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_CORTEXM0INTEGRATION/u_logic/Ujspw6_reg/Q
                         net (fo=2, routed)           0.063     0.227    u_CORTEXM0INTEGRATION/u_logic/Ujspw6
    SLICE_X39Y72         LUT6 (Prop_lut6_I2_O)        0.045     0.272 r  u_CORTEXM0INTEGRATION/u_logic/Wlspw6_i_1/O
                         net (fo=1, routed)           0.000     0.272    u_CORTEXM0INTEGRATION/u_logic/Pauhu6
    SLICE_X39Y72         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Wlspw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.544%)  route 0.133ns (48.456%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/Q
                         net (fo=11, routed)          0.133     0.274    uAHBVGA/uVGAInterface/VertAddrCounter/TrigHOut
    SLICE_X33Y89         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------





