Info: Generated by version: 24.3.1 build 102
Info: Starting: Create simulation model
Info: qsys-generate C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ed_sim.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ed_sim --family="Agilex 5" --part=A5ED065BB32AE6SR0
Progress: Loading sim/ed_sim.qsys
Progress: Reading input file
Progress: Parameterizing module async_clk_source
Progress: Parameterizing module axil_driver_0
Progress: Parameterizing module emif_io96b_lpddr4_0
Progress: Parameterizing module mem
Progress: Parameterizing module ref_clk_source_0
Progress: Parameterizing module reset_handler
Progress: Parameterizing module rrip
Progress: Parameterizing module traffic_generator
Progress: Parameterizing module user_pll
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: ed_sim.traffic_generator: Warnings found in IP parameterization.
Info: ed_sim: "Transforming system: ed_sim"
Info: Interconnect is inserted between master traffic_generator.driver0_axi4 and slave emif_io96b_lpddr4_0.s0_axi4 because the master has awcache signal 4 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master traffic_generator.driver0_axi4 and slave emif_io96b_lpddr4_0.s0_axi4 because the master has awuser signal 1 bit wide, but the slave is 14 bit wide.
Info: Interconnect is inserted between master traffic_generator.driver0_axi4 and slave emif_io96b_lpddr4_0.s0_axi4 because the master has arcache signal 4 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master traffic_generator.driver0_axi4 and slave emif_io96b_lpddr4_0.s0_axi4 because the master has aruser signal 1 bit wide, but the slave is 14 bit wide.
Info: ed_sim: "Naming system components in system: ed_sim"
Info: ed_sim: "Processing generation queue"
Info: ed_sim: "Generating: ed_sim"
Info: ed_sim: "Generating: ed_sim_async_clk_source"
Info: ed_sim: "Generating: ed_sim_axil_driver_0"
Info: ed_sim: "Generating: ed_sim_emif_io96b_lpddr4_0"
Info: ed_sim: "Generating: ed_sim_mem"
Info: ed_sim: "Generating: ed_sim_ref_clk_source_0"
Info: ed_sim: "Generating: ed_sim_reset_handler"
Info: ed_sim: "Generating: ed_sim_rrip"
Info: ed_sim: "Generating: ed_sim_traffic_generator"
Info: ed_sim: "Generating: ed_sim_user_pll"
Info: ed_sim: "Generating: ed_sim_altera_mm_interconnect_1920_h43vqey"
Info: ed_sim: "Generating: altera_reset_controller"
Info: ed_sim: "Generating: ed_sim_altera_merlin_axi_translator_1972_npbsrda"
Info: ed_sim: Done "ed_sim" with 13 modules, 6 files
Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ed_sim/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ed_sim/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ed_sim/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ed_sim.qsys --output-directory=C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ed_sim/sim/ --use-relative-paths=true
Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ed_sim/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: 	mentor/run_msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ed_sim/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: 	aldec/run_rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ed_sim/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
