--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml ddr_sdram.twx ddr_sdram.ncd -o ddr_sdram.twr ddr_sdram.pcf
-ucf ddr_sdram.ucf

Design file:              ddr_sdram.ncd
Physical constraint file: ddr_sdram.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "ddr_clocks/clkin1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "ddr_clocks/clkin1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ddr_clocks/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: ddr_clocks/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: ddr_clocks/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ddr_clocks/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: ddr_clocks/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: ddr_clocks/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: ddr_clocks/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: ddr_clocks/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: ddr_clocks/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "ddr_clocks/clkout1" derived from  
NET "ddr_clocks/clkin1" PERIOD = 10 ns HIGH 50%;  divided by 1.50 to 6.667 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2393 paths analyzed, 362 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.197ns.
--------------------------------------------------------------------------------

Paths for end point STATUS_2 (SLICE_X10Y29.D6), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wr_count_1 (FF)
  Destination:          STATUS_2 (FF)
  Requirement:          3.333ns
  Data Path Delay:      2.784ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.544 - 0.532)
  Source Clock:         WR_CLK_333M falling at 3.333ns
  Destination Clock:    WR_CLK_333M rising at 6.666ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wr_count_1 to STATUS_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.AQ      Tcko                  0.447   wr_count<3>
                                                       wr_count_1
    SLICE_X12Y29.D6      net (fanout=10)       1.255   wr_count<1>
    SLICE_X12Y29.D       Tilo                  0.203   BUSY_OBUF
                                                       _n03621
    SLICE_X10Y29.D6      net (fanout=8)        0.538   _n0362
    SLICE_X10Y29.CLK     Tas                   0.341   STATUS<2>
                                                       STATUS_2_rstpot
                                                       STATUS_2
    -------------------------------------------------  ---------------------------
    Total                                      2.784ns (0.991ns logic, 1.793ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wr_count_3 (FF)
  Destination:          STATUS_2 (FF)
  Requirement:          3.333ns
  Data Path Delay:      2.469ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.544 - 0.532)
  Source Clock:         WR_CLK_333M falling at 3.333ns
  Destination Clock:    WR_CLK_333M rising at 6.666ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wr_count_3 to STATUS_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.BQ      Tcko                  0.447   wr_count<3>
                                                       wr_count_3
    SLICE_X12Y29.D4      net (fanout=11)       0.940   wr_count<3>
    SLICE_X12Y29.D       Tilo                  0.203   BUSY_OBUF
                                                       _n03621
    SLICE_X10Y29.D6      net (fanout=8)        0.538   _n0362
    SLICE_X10Y29.CLK     Tas                   0.341   STATUS<2>
                                                       STATUS_2_rstpot
                                                       STATUS_2
    -------------------------------------------------  ---------------------------
    Total                                      2.469ns (0.991ns logic, 1.478ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wr_count_0 (FF)
  Destination:          STATUS_2 (FF)
  Requirement:          3.333ns
  Data Path Delay:      2.405ns (Levels of Logic = 2)
  Clock Path Skew:      0.020ns (0.544 - 0.524)
  Source Clock:         WR_CLK_333M falling at 3.333ns
  Destination Clock:    WR_CLK_333M rising at 6.666ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wr_count_0 to STATUS_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.AQ      Tcko                  0.447   wr_count<0>
                                                       wr_count_0
    SLICE_X12Y29.D2      net (fanout=8)        0.876   wr_count<0>
    SLICE_X12Y29.D       Tilo                  0.203   BUSY_OBUF
                                                       _n03621
    SLICE_X10Y29.D6      net (fanout=8)        0.538   _n0362
    SLICE_X10Y29.CLK     Tas                   0.341   STATUS<2>
                                                       STATUS_2_rstpot
                                                       STATUS_2
    -------------------------------------------------  ---------------------------
    Total                                      2.405ns (0.991ns logic, 1.414ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point openRowB3_11 (SLICE_X13Y33.SR), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_RESET (FF)
  Destination:          openRowB3_11 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.046ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.606 - 0.646)
  Source Clock:         WR_CLK_333M rising at 0.000ns
  Destination Clock:    WR_CLK_333M rising at 6.666ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CLK_RESET to openRowB3_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.BQ       Tcko                  0.391   CLK_RESET
                                                       CLK_RESET
    PLL_ADV_X0Y0.RST     net (fanout=2)        0.314   CLK_RESET
    PLL_ADV_X0Y0.LOCKED  Tplldo_LOCKED         1.131   ddr_clocks/pll_base_inst/PLL_ADV
                                                       ddr_clocks/pll_base_inst/PLL_ADV
    SLICE_X11Y28.D5      net (fanout=4)        0.773   CLK_LOCKED
    SLICE_X11Y28.D       Tilo                  0.259   PWR_ON_CLK_LOCKED_AND_10_o
                                                       PWR_ON_CLK_LOCKED_AND_10_o1
    SLICE_X13Y34.A5      net (fanout=11)       1.245   PWR_ON_CLK_LOCKED_AND_10_o
    SLICE_X13Y34.A       Tilo                  0.259   openRowB3<12>
                                                       _n0387<0>1
    SLICE_X13Y33.SR      net (fanout=4)        1.249   _n0387
    SLICE_X13Y33.CLK     Tsrck                 0.425   openRowB3<11>
                                                       openRowB3_11
    -------------------------------------------------  ---------------------------
    Total                                      6.046ns (2.465ns logic, 3.581ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               STATUS_2 (FF)
  Destination:          openRowB3_11 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.080ns (Levels of Logic = 2)
  Clock Path Skew:      -0.050ns (0.606 - 0.656)
  Source Clock:         WR_CLK_333M rising at 0.000ns
  Destination Clock:    WR_CLK_333M rising at 6.666ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: STATUS_2 to openRowB3_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.DQ      Tcko                  0.408   STATUS<2>
                                                       STATUS_2
    SLICE_X11Y31.A2      net (fanout=30)       1.369   STATUS<2>
    SLICE_X11Y31.A       Tilo                  0.259   STATUS[2]_STATUS[2]_mux_78_OUT<2>
                                                       STATUS[2]_BUSY_AND_11_o1
    SLICE_X13Y34.A4      net (fanout=13)       1.111   STATUS[2]_BUSY_AND_11_o
    SLICE_X13Y34.A       Tilo                  0.259   openRowB3<12>
                                                       _n0387<0>1
    SLICE_X13Y33.SR      net (fanout=4)        1.249   _n0387
    SLICE_X13Y33.CLK     Tsrck                 0.425   openRowB3<11>
                                                       openRowB3_11
    -------------------------------------------------  ---------------------------
    Total                                      5.080ns (1.351ns logic, 3.729ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               STATUS_0 (FF)
  Destination:          openRowB3_11 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.092ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.606 - 0.622)
  Source Clock:         WR_CLK_333M rising at 0.000ns
  Destination Clock:    WR_CLK_333M rising at 6.666ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: STATUS_0 to openRowB3_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.AQ      Tcko                  0.447   STATUS<0>
                                                       STATUS_0
    SLICE_X11Y31.A3      net (fanout=24)       1.342   STATUS<0>
    SLICE_X11Y31.A       Tilo                  0.259   STATUS[2]_STATUS[2]_mux_78_OUT<2>
                                                       STATUS[2]_BUSY_AND_11_o1
    SLICE_X13Y34.A4      net (fanout=13)       1.111   STATUS[2]_BUSY_AND_11_o
    SLICE_X13Y34.A       Tilo                  0.259   openRowB3<12>
                                                       _n0387<0>1
    SLICE_X13Y33.SR      net (fanout=4)        1.249   _n0387
    SLICE_X13Y33.CLK     Tsrck                 0.425   openRowB3<11>
                                                       openRowB3_11
    -------------------------------------------------  ---------------------------
    Total                                      5.092ns (1.390ns logic, 3.702ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point openRowB3_10 (SLICE_X13Y33.SR), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_RESET (FF)
  Destination:          openRowB3_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.022ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.606 - 0.646)
  Source Clock:         WR_CLK_333M rising at 0.000ns
  Destination Clock:    WR_CLK_333M rising at 6.666ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CLK_RESET to openRowB3_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.BQ       Tcko                  0.391   CLK_RESET
                                                       CLK_RESET
    PLL_ADV_X0Y0.RST     net (fanout=2)        0.314   CLK_RESET
    PLL_ADV_X0Y0.LOCKED  Tplldo_LOCKED         1.131   ddr_clocks/pll_base_inst/PLL_ADV
                                                       ddr_clocks/pll_base_inst/PLL_ADV
    SLICE_X11Y28.D5      net (fanout=4)        0.773   CLK_LOCKED
    SLICE_X11Y28.D       Tilo                  0.259   PWR_ON_CLK_LOCKED_AND_10_o
                                                       PWR_ON_CLK_LOCKED_AND_10_o1
    SLICE_X13Y34.A5      net (fanout=11)       1.245   PWR_ON_CLK_LOCKED_AND_10_o
    SLICE_X13Y34.A       Tilo                  0.259   openRowB3<12>
                                                       _n0387<0>1
    SLICE_X13Y33.SR      net (fanout=4)        1.249   _n0387
    SLICE_X13Y33.CLK     Tsrck                 0.401   openRowB3<11>
                                                       openRowB3_10
    -------------------------------------------------  ---------------------------
    Total                                      6.022ns (2.441ns logic, 3.581ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               STATUS_2 (FF)
  Destination:          openRowB3_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.056ns (Levels of Logic = 2)
  Clock Path Skew:      -0.050ns (0.606 - 0.656)
  Source Clock:         WR_CLK_333M rising at 0.000ns
  Destination Clock:    WR_CLK_333M rising at 6.666ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: STATUS_2 to openRowB3_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.DQ      Tcko                  0.408   STATUS<2>
                                                       STATUS_2
    SLICE_X11Y31.A2      net (fanout=30)       1.369   STATUS<2>
    SLICE_X11Y31.A       Tilo                  0.259   STATUS[2]_STATUS[2]_mux_78_OUT<2>
                                                       STATUS[2]_BUSY_AND_11_o1
    SLICE_X13Y34.A4      net (fanout=13)       1.111   STATUS[2]_BUSY_AND_11_o
    SLICE_X13Y34.A       Tilo                  0.259   openRowB3<12>
                                                       _n0387<0>1
    SLICE_X13Y33.SR      net (fanout=4)        1.249   _n0387
    SLICE_X13Y33.CLK     Tsrck                 0.401   openRowB3<11>
                                                       openRowB3_10
    -------------------------------------------------  ---------------------------
    Total                                      5.056ns (1.327ns logic, 3.729ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               STATUS_0 (FF)
  Destination:          openRowB3_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.068ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.606 - 0.622)
  Source Clock:         WR_CLK_333M rising at 0.000ns
  Destination Clock:    WR_CLK_333M rising at 6.666ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: STATUS_0 to openRowB3_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.AQ      Tcko                  0.447   STATUS<0>
                                                       STATUS_0
    SLICE_X11Y31.A3      net (fanout=24)       1.342   STATUS<0>
    SLICE_X11Y31.A       Tilo                  0.259   STATUS[2]_STATUS[2]_mux_78_OUT<2>
                                                       STATUS[2]_BUSY_AND_11_o1
    SLICE_X13Y34.A4      net (fanout=13)       1.111   STATUS[2]_BUSY_AND_11_o
    SLICE_X13Y34.A       Tilo                  0.259   openRowB3<12>
                                                       _n0387<0>1
    SLICE_X13Y33.SR      net (fanout=4)        1.249   _n0387
    SLICE_X13Y33.CLK     Tsrck                 0.401   openRowB3<11>
                                                       openRowB3_10
    -------------------------------------------------  ---------------------------
    Total                                      5.068ns (1.366ns logic, 3.702ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "ddr_clocks/clkout1" derived from
 NET "ddr_clocks/clkin1" PERIOD = 10 ns HIGH 50%;
 divided by 1.50 to 6.667 nS  

--------------------------------------------------------------------------------

Paths for end point ADDR_12 (SLICE_X7Y45.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADDR_12 (FF)
  Destination:          ADDR_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         WR_CLK_333M rising at 0.000ns
  Destination Clock:    WR_CLK_333M rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ADDR_12 to ADDR_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.DQ       Tcko                  0.198   ADDR<12>
                                                       ADDR_12
    SLICE_X7Y45.D6       net (fanout=2)        0.025   ADDR<12>
    SLICE_X7Y45.CLK      Tah         (-Th)    -0.215   ADDR<12>
                                                       Mmux_ADDR[12]_ADDR[12]_mux_61_OUT41
                                                       ADDR_12
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point ADDR_3 (SLICE_X13Y38.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADDR_3 (FF)
  Destination:          ADDR_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         WR_CLK_333M rising at 0.000ns
  Destination Clock:    WR_CLK_333M rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ADDR_3 to ADDR_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.198   ADDR<6>
                                                       ADDR_3
    SLICE_X13Y38.A6      net (fanout=2)        0.027   ADDR<3>
    SLICE_X13Y38.CLK     Tah         (-Th)    -0.215   ADDR<6>
                                                       Mmux_ADDR[12]_ADDR[12]_mux_61_OUT7
                                                       ADDR_3
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point COMMAND_3 (SLICE_X8Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               COMMAND_3 (FF)
  Destination:          COMMAND_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         WR_CLK_333M rising at 0.000ns
  Destination Clock:    WR_CLK_333M rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: COMMAND_3 to COMMAND_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.AQ       Tcko                  0.234   COMMAND<3>
                                                       COMMAND_3
    SLICE_X8Y45.A6       net (fanout=2)        0.027   COMMAND<3>
    SLICE_X8Y45.CLK      Tah         (-Th)    -0.197   COMMAND<3>
                                                       COMMAND_3_rstpot1
                                                       COMMAND_3
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.431ns logic, 0.027ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ddr_clocks/clkout1" derived from
 NET "ddr_clocks/clkin1" PERIOD = 10 ns HIGH 50%;
 divided by 1.50 to 6.667 nS  

--------------------------------------------------------------------------------
Slack: 4.936ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: ddr_clocks/clkout2_buf/I0
  Logical resource: ddr_clocks/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: ddr_clocks/clkout1
--------------------------------------------------------------------------------
Slack: 5.741ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: ddr_clocks/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: ddr_clocks/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: ddr_clocks/clkout1
--------------------------------------------------------------------------------
Slack: 6.236ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: STATUS<2>/CLK
  Logical resource: STATUS_2/CK
  Location pin: SLICE_X10Y29.CLK
  Clock network: WR_CLK_333M
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for ddr_clocks/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|ddr_clocks/clkin1              |     10.000ns|      3.334ns|      9.296ns|            0|            0|            0|         2393|
| ddr_clocks/clkout1            |      6.667ns|      6.197ns|          N/A|            0|            0|         2393|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock SYS_CLK_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYS_CLK_100M   |    6.197|    2.883|    2.650|    4.845|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2393 paths, 0 nets, and 517 connections

Design statistics:
   Minimum period:   6.197ns{1}   (Maximum frequency: 161.368MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 29 12:49:53 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 244 MB



