
lab3_stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000337c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08003488  08003488  00013488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080034a8  080034a8  0002003c  2**0
                  CONTENTS
  4 .ARM          00000000  080034a8  080034a8  0002003c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080034a8  080034a8  0002003c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080034a8  080034a8  000134a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080034ac  080034ac  000134ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000003c  20000000  080034b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000010c  2000003c  080034ec  0002003c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000148  080034ec  00020148  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009a3f  00000000  00000000  00020065  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d51  00000000  00000000  00029aa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ad8  00000000  00000000  0002b7f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009b8  00000000  00000000  0002c2d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001703a  00000000  00000000  0002cc88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c504  00000000  00000000  00043cc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082756  00000000  00000000  000501c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d291c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002abc  00000000  00000000  000d2970  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000003c 	.word	0x2000003c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003470 	.word	0x08003470

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000040 	.word	0x20000040
 8000148:	08003470 	.word	0x08003470

0800014c <is_button_Pressed>:

int TimeOutForKeyPress[NUM_OF_BUTTONS] =  {0,0,0};

int time_count_up[NUM_OF_BUTTONS] = {TIME_HOLD, TIME_HOLD, TIME_HOLD} ;

int is_button_Pressed(int index){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if(nor_flag[index] == 1){
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <is_button_Pressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <is_button_Pressed+0x22>
			nor_flag[index] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <is_button_Pressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <is_button_Pressed+0x24>
		}
		return 0 ;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	20000058 	.word	0x20000058

08000180 <subKeyProcess>:
			return 1;
		}
	return 0 ;
}

void subKeyProcess(int index){
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
	 nor_flag[index] = 1 ;
 8000188:	4a04      	ldr	r2, [pc, #16]	; (800019c <subKeyProcess+0x1c>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	2101      	movs	r1, #1
 800018e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

}
 8000192:	bf00      	nop
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr
 800019c:	20000058 	.word	0x20000058

080001a0 <subKeyLongPress>:

void subKeyLongPress(int index){
 80001a0:	b480      	push	{r7}
 80001a2:	b083      	sub	sp, #12
 80001a4:	af00      	add	r7, sp, #0
 80001a6:	6078      	str	r0, [r7, #4]
	long_flag[index] = 1 ;
 80001a8:	4a04      	ldr	r2, [pc, #16]	; (80001bc <subKeyLongPress+0x1c>)
 80001aa:	687b      	ldr	r3, [r7, #4]
 80001ac:	2101      	movs	r1, #1
 80001ae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80001b2:	bf00      	nop
 80001b4:	370c      	adds	r7, #12
 80001b6:	46bd      	mov	sp, r7
 80001b8:	bc80      	pop	{r7}
 80001ba:	4770      	bx	lr
 80001bc:	20000064 	.word	0x20000064

080001c0 <getKeyInput>:
void getKeyInput(){
 80001c0:	b580      	push	{r7, lr}
 80001c2:	b082      	sub	sp, #8
 80001c4:	af00      	add	r7, sp, #0
	for (int i = 0 ; i < NUM_OF_BUTTONS ; i++){
 80001c6:	2300      	movs	r3, #0
 80001c8:	607b      	str	r3, [r7, #4]
 80001ca:	e0ae      	b.n	800032a <getKeyInput+0x16a>

		KeyReg0[i] = KeyReg1[i];
 80001cc:	4a5b      	ldr	r2, [pc, #364]	; (800033c <getKeyInput+0x17c>)
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001d4:	495a      	ldr	r1, [pc, #360]	; (8000340 <getKeyInput+0x180>)
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  	KeyReg1[i]= KeyReg2[i];
 80001dc:	4a59      	ldr	r2, [pc, #356]	; (8000344 <getKeyInput+0x184>)
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001e4:	4955      	ldr	r1, [pc, #340]	; (800033c <getKeyInput+0x17c>)
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	  	if( i == 0 ) KeyReg2[i] = HAL_GPIO_ReadPin(Button1, B1_PIN);
 80001ec:	687b      	ldr	r3, [r7, #4]
 80001ee:	2b00      	cmp	r3, #0
 80001f0:	d10b      	bne.n	800020a <getKeyInput+0x4a>
 80001f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001f6:	4854      	ldr	r0, [pc, #336]	; (8000348 <getKeyInput+0x188>)
 80001f8:	f002 f8fa 	bl	80023f0 <HAL_GPIO_ReadPin>
 80001fc:	4603      	mov	r3, r0
 80001fe:	4619      	mov	r1, r3
 8000200:	4a50      	ldr	r2, [pc, #320]	; (8000344 <getKeyInput+0x184>)
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000208:	e01c      	b.n	8000244 <getKeyInput+0x84>
	  	else if (i == 1) KeyReg2[i] = HAL_GPIO_ReadPin(Button2, B2_PIN);
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	2b01      	cmp	r3, #1
 800020e:	d10b      	bne.n	8000228 <getKeyInput+0x68>
 8000210:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000214:	484c      	ldr	r0, [pc, #304]	; (8000348 <getKeyInput+0x188>)
 8000216:	f002 f8eb 	bl	80023f0 <HAL_GPIO_ReadPin>
 800021a:	4603      	mov	r3, r0
 800021c:	4619      	mov	r1, r3
 800021e:	4a49      	ldr	r2, [pc, #292]	; (8000344 <getKeyInput+0x184>)
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000226:	e00d      	b.n	8000244 <getKeyInput+0x84>
	  	else if (i == 2) KeyReg2[i] = HAL_GPIO_ReadPin(Button3, B3_PIN);
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	2b02      	cmp	r3, #2
 800022c:	d10a      	bne.n	8000244 <getKeyInput+0x84>
 800022e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000232:	4846      	ldr	r0, [pc, #280]	; (800034c <getKeyInput+0x18c>)
 8000234:	f002 f8dc 	bl	80023f0 <HAL_GPIO_ReadPin>
 8000238:	4603      	mov	r3, r0
 800023a:	4619      	mov	r1, r3
 800023c:	4a41      	ldr	r2, [pc, #260]	; (8000344 <getKeyInput+0x184>)
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	f842 1023 	str.w	r1, [r2, r3, lsl #2]


	  	if ((KeyReg0[i] == KeyReg1[i]) && (KeyReg1[i] == KeyReg2[i])){
 8000244:	4a3e      	ldr	r2, [pc, #248]	; (8000340 <getKeyInput+0x180>)
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800024c:	493b      	ldr	r1, [pc, #236]	; (800033c <getKeyInput+0x17c>)
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000254:	429a      	cmp	r2, r3
 8000256:	d15e      	bne.n	8000316 <getKeyInput+0x156>
 8000258:	4a38      	ldr	r2, [pc, #224]	; (800033c <getKeyInput+0x17c>)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000260:	4938      	ldr	r1, [pc, #224]	; (8000344 <getKeyInput+0x184>)
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000268:	429a      	cmp	r2, r3
 800026a:	d154      	bne.n	8000316 <getKeyInput+0x156>
	  		if (KeyReg3[i] != KeyReg2[i]){
 800026c:	4a38      	ldr	r2, [pc, #224]	; (8000350 <getKeyInput+0x190>)
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000274:	4933      	ldr	r1, [pc, #204]	; (8000344 <getKeyInput+0x184>)
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800027c:	429a      	cmp	r2, r3
 800027e:	d016      	beq.n	80002ae <getKeyInput+0xee>
	  	       KeyReg3[i] = KeyReg2[i];
 8000280:	4a30      	ldr	r2, [pc, #192]	; (8000344 <getKeyInput+0x184>)
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000288:	4931      	ldr	r1, [pc, #196]	; (8000350 <getKeyInput+0x190>)
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  	      if (KeyReg2[i] == PRESSED_STATE){
 8000290:	4a2c      	ldr	r2, [pc, #176]	; (8000344 <getKeyInput+0x184>)
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000298:	2b00      	cmp	r3, #0
 800029a:	d142      	bne.n	8000322 <getKeyInput+0x162>
	  	        TimeOutForKeyPress[i] = 0;
 800029c:	4a2d      	ldr	r2, [pc, #180]	; (8000354 <getKeyInput+0x194>)
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	2100      	movs	r1, #0
 80002a2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  	        subKeyProcess(i);			// flag = 1
 80002a6:	6878      	ldr	r0, [r7, #4]
 80002a8:	f7ff ff6a 	bl	8000180 <subKeyProcess>
	  		if (KeyReg3[i] != KeyReg2[i]){
 80002ac:	e039      	b.n	8000322 <getKeyInput+0x162>
	  	      }
	  	    }
	  	   else{
	  		   if(long_flag[i] == 1){
 80002ae:	4a2a      	ldr	r2, [pc, #168]	; (8000358 <getKeyInput+0x198>)
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002b6:	2b01      	cmp	r3, #1
 80002b8:	d114      	bne.n	80002e4 <getKeyInput+0x124>
	 	  		  TimeOutForKeyPress[i]++;
 80002ba:	4a26      	ldr	r2, [pc, #152]	; (8000354 <getKeyInput+0x194>)
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002c2:	1c5a      	adds	r2, r3, #1
 80002c4:	4923      	ldr	r1, [pc, #140]	; (8000354 <getKeyInput+0x194>)
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	 	  	       if(TimeOutForKeyPress[i] > TIME_AUTO  ){
 80002cc:	4a21      	ldr	r2, [pc, #132]	; (8000354 <getKeyInput+0x194>)
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002d4:	2b64      	cmp	r3, #100	; 0x64
 80002d6:	dd24      	ble.n	8000322 <getKeyInput+0x162>
	 	  	   // 	subKeyLongPress(i);
	 	  	          KeyReg3[i] = NORMAL_STATE;
 80002d8:	4a1d      	ldr	r2, [pc, #116]	; (8000350 <getKeyInput+0x190>)
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	2101      	movs	r1, #1
 80002de:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  		if (KeyReg3[i] != KeyReg2[i]){
 80002e2:	e01e      	b.n	8000322 <getKeyInput+0x162>
	 	  	        }
	  		   }else{
		  		   	TimeOutForKeyPress[i]++;
 80002e4:	4a1b      	ldr	r2, [pc, #108]	; (8000354 <getKeyInput+0x194>)
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002ec:	1c5a      	adds	r2, r3, #1
 80002ee:	4919      	ldr	r1, [pc, #100]	; (8000354 <getKeyInput+0x194>)
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		  	        if(TimeOutForKeyPress[i] > TIME_HOLD  ){
 80002f6:	4a17      	ldr	r2, [pc, #92]	; (8000354 <getKeyInput+0x194>)
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002fe:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000302:	dd0e      	ble.n	8000322 <getKeyInput+0x162>
		  	          subKeyLongPress(i);		// flag = 1
 8000304:	6878      	ldr	r0, [r7, #4]
 8000306:	f7ff ff4b 	bl	80001a0 <subKeyLongPress>
		  	          KeyReg3[i] = NORMAL_STATE;
 800030a:	4a11      	ldr	r2, [pc, #68]	; (8000350 <getKeyInput+0x190>)
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	2101      	movs	r1, #1
 8000310:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  		if (KeyReg3[i] != KeyReg2[i]){
 8000314:	e005      	b.n	8000322 <getKeyInput+0x162>
		  	        }
	  		   }
	  	    }
	  	  }
	  	else{
	  		long_flag[i] = 0;
 8000316:	4a10      	ldr	r2, [pc, #64]	; (8000358 <getKeyInput+0x198>)
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	2100      	movs	r1, #0
 800031c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000320:	e000      	b.n	8000324 <getKeyInput+0x164>
	  		if (KeyReg3[i] != KeyReg2[i]){
 8000322:	bf00      	nop
	for (int i = 0 ; i < NUM_OF_BUTTONS ; i++){
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	3301      	adds	r3, #1
 8000328:	607b      	str	r3, [r7, #4]
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	2b02      	cmp	r3, #2
 800032e:	f77f af4d 	ble.w	80001cc <getKeyInput+0xc>
	  	}
	}

}
 8000332:	bf00      	nop
 8000334:	bf00      	nop
 8000336:	3708      	adds	r7, #8
 8000338:	46bd      	mov	sp, r7
 800033a:	bd80      	pop	{r7, pc}
 800033c:	2000000c 	.word	0x2000000c
 8000340:	20000000 	.word	0x20000000
 8000344:	20000018 	.word	0x20000018
 8000348:	40011000 	.word	0x40011000
 800034c:	40010c00 	.word	0x40010c00
 8000350:	20000024 	.word	0x20000024
 8000354:	20000070 	.word	0x20000070
 8000358:	20000064 	.word	0x20000064

0800035c <display7SEG_0>:
 *
 *  Created on: Oct 4, 2022
 *      Author: hieun
 */
#include "display7SEG.h"
void display7SEG_0(int num){
 800035c:	b580      	push	{r7, lr}
 800035e:	b082      	sub	sp, #8
 8000360:	af00      	add	r7, sp, #0
 8000362:	6078      	str	r0, [r7, #4]
	if(num >= 10) num = 0 ;
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	2b09      	cmp	r3, #9
 8000368:	dd01      	ble.n	800036e <display7SEG_0+0x12>
 800036a:	2300      	movs	r3, #0
 800036c:	607b      	str	r3, [r7, #4]
	if(num == 0){
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	2b00      	cmp	r3, #0
 8000372:	d123      	bne.n	80003bc <display7SEG_0+0x60>
		HAL_GPIO_WritePin(GPIO_1, P_SEG0, RESET);
 8000374:	2200      	movs	r2, #0
 8000376:	2101      	movs	r1, #1
 8000378:	48c0      	ldr	r0, [pc, #768]	; (800067c <display7SEG_0+0x320>)
 800037a:	f002 f850 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG1, RESET);
 800037e:	2200      	movs	r2, #0
 8000380:	2102      	movs	r1, #2
 8000382:	48be      	ldr	r0, [pc, #760]	; (800067c <display7SEG_0+0x320>)
 8000384:	f002 f84b 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG2, RESET);
 8000388:	2200      	movs	r2, #0
 800038a:	2104      	movs	r1, #4
 800038c:	48bb      	ldr	r0, [pc, #748]	; (800067c <display7SEG_0+0x320>)
 800038e:	f002 f846 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG3, RESET);
 8000392:	2200      	movs	r2, #0
 8000394:	2108      	movs	r1, #8
 8000396:	48b9      	ldr	r0, [pc, #740]	; (800067c <display7SEG_0+0x320>)
 8000398:	f002 f841 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG4, RESET);
 800039c:	2200      	movs	r2, #0
 800039e:	2110      	movs	r1, #16
 80003a0:	48b6      	ldr	r0, [pc, #728]	; (800067c <display7SEG_0+0x320>)
 80003a2:	f002 f83c 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG5, RESET);
 80003a6:	2200      	movs	r2, #0
 80003a8:	2120      	movs	r1, #32
 80003aa:	48b4      	ldr	r0, [pc, #720]	; (800067c <display7SEG_0+0x320>)
 80003ac:	f002 f837 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG6, SET);
 80003b0:	2201      	movs	r2, #1
 80003b2:	2140      	movs	r1, #64	; 0x40
 80003b4:	48b1      	ldr	r0, [pc, #708]	; (800067c <display7SEG_0+0x320>)
 80003b6:	f002 f832 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG4, SET);
		HAL_GPIO_WritePin(GPIO_1, P_SEG5, RESET);
		HAL_GPIO_WritePin(GPIO_1, P_SEG6, RESET);

	}
}
 80003ba:	e15a      	b.n	8000672 <display7SEG_0+0x316>
	}else if(num == 1){
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	2b01      	cmp	r3, #1
 80003c0:	d123      	bne.n	800040a <display7SEG_0+0xae>
		HAL_GPIO_WritePin(GPIO_1, P_SEG0, SET);
 80003c2:	2201      	movs	r2, #1
 80003c4:	2101      	movs	r1, #1
 80003c6:	48ad      	ldr	r0, [pc, #692]	; (800067c <display7SEG_0+0x320>)
 80003c8:	f002 f829 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG1, RESET);
 80003cc:	2200      	movs	r2, #0
 80003ce:	2102      	movs	r1, #2
 80003d0:	48aa      	ldr	r0, [pc, #680]	; (800067c <display7SEG_0+0x320>)
 80003d2:	f002 f824 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG2, RESET);
 80003d6:	2200      	movs	r2, #0
 80003d8:	2104      	movs	r1, #4
 80003da:	48a8      	ldr	r0, [pc, #672]	; (800067c <display7SEG_0+0x320>)
 80003dc:	f002 f81f 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG3, SET);
 80003e0:	2201      	movs	r2, #1
 80003e2:	2108      	movs	r1, #8
 80003e4:	48a5      	ldr	r0, [pc, #660]	; (800067c <display7SEG_0+0x320>)
 80003e6:	f002 f81a 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG4, SET);
 80003ea:	2201      	movs	r2, #1
 80003ec:	2110      	movs	r1, #16
 80003ee:	48a3      	ldr	r0, [pc, #652]	; (800067c <display7SEG_0+0x320>)
 80003f0:	f002 f815 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG5, SET);
 80003f4:	2201      	movs	r2, #1
 80003f6:	2120      	movs	r1, #32
 80003f8:	48a0      	ldr	r0, [pc, #640]	; (800067c <display7SEG_0+0x320>)
 80003fa:	f002 f810 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG6, SET);
 80003fe:	2201      	movs	r2, #1
 8000400:	2140      	movs	r1, #64	; 0x40
 8000402:	489e      	ldr	r0, [pc, #632]	; (800067c <display7SEG_0+0x320>)
 8000404:	f002 f80b 	bl	800241e <HAL_GPIO_WritePin>
}
 8000408:	e133      	b.n	8000672 <display7SEG_0+0x316>
	}else if(num == 2){
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	2b02      	cmp	r3, #2
 800040e:	d123      	bne.n	8000458 <display7SEG_0+0xfc>
		HAL_GPIO_WritePin(GPIO_1, P_SEG0, RESET);
 8000410:	2200      	movs	r2, #0
 8000412:	2101      	movs	r1, #1
 8000414:	4899      	ldr	r0, [pc, #612]	; (800067c <display7SEG_0+0x320>)
 8000416:	f002 f802 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG1, RESET);
 800041a:	2200      	movs	r2, #0
 800041c:	2102      	movs	r1, #2
 800041e:	4897      	ldr	r0, [pc, #604]	; (800067c <display7SEG_0+0x320>)
 8000420:	f001 fffd 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG2, SET);
 8000424:	2201      	movs	r2, #1
 8000426:	2104      	movs	r1, #4
 8000428:	4894      	ldr	r0, [pc, #592]	; (800067c <display7SEG_0+0x320>)
 800042a:	f001 fff8 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG3, RESET);
 800042e:	2200      	movs	r2, #0
 8000430:	2108      	movs	r1, #8
 8000432:	4892      	ldr	r0, [pc, #584]	; (800067c <display7SEG_0+0x320>)
 8000434:	f001 fff3 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG4, RESET);
 8000438:	2200      	movs	r2, #0
 800043a:	2110      	movs	r1, #16
 800043c:	488f      	ldr	r0, [pc, #572]	; (800067c <display7SEG_0+0x320>)
 800043e:	f001 ffee 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG5, SET);
 8000442:	2201      	movs	r2, #1
 8000444:	2120      	movs	r1, #32
 8000446:	488d      	ldr	r0, [pc, #564]	; (800067c <display7SEG_0+0x320>)
 8000448:	f001 ffe9 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG6, RESET);
 800044c:	2200      	movs	r2, #0
 800044e:	2140      	movs	r1, #64	; 0x40
 8000450:	488a      	ldr	r0, [pc, #552]	; (800067c <display7SEG_0+0x320>)
 8000452:	f001 ffe4 	bl	800241e <HAL_GPIO_WritePin>
}
 8000456:	e10c      	b.n	8000672 <display7SEG_0+0x316>
	}else if(num == 3){
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	2b03      	cmp	r3, #3
 800045c:	d123      	bne.n	80004a6 <display7SEG_0+0x14a>
		HAL_GPIO_WritePin(GPIO_1, P_SEG0, RESET);
 800045e:	2200      	movs	r2, #0
 8000460:	2101      	movs	r1, #1
 8000462:	4886      	ldr	r0, [pc, #536]	; (800067c <display7SEG_0+0x320>)
 8000464:	f001 ffdb 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG1, RESET);
 8000468:	2200      	movs	r2, #0
 800046a:	2102      	movs	r1, #2
 800046c:	4883      	ldr	r0, [pc, #524]	; (800067c <display7SEG_0+0x320>)
 800046e:	f001 ffd6 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG2, RESET);
 8000472:	2200      	movs	r2, #0
 8000474:	2104      	movs	r1, #4
 8000476:	4881      	ldr	r0, [pc, #516]	; (800067c <display7SEG_0+0x320>)
 8000478:	f001 ffd1 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG3, RESET);
 800047c:	2200      	movs	r2, #0
 800047e:	2108      	movs	r1, #8
 8000480:	487e      	ldr	r0, [pc, #504]	; (800067c <display7SEG_0+0x320>)
 8000482:	f001 ffcc 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG4, SET);
 8000486:	2201      	movs	r2, #1
 8000488:	2110      	movs	r1, #16
 800048a:	487c      	ldr	r0, [pc, #496]	; (800067c <display7SEG_0+0x320>)
 800048c:	f001 ffc7 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG5, SET);
 8000490:	2201      	movs	r2, #1
 8000492:	2120      	movs	r1, #32
 8000494:	4879      	ldr	r0, [pc, #484]	; (800067c <display7SEG_0+0x320>)
 8000496:	f001 ffc2 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG6, RESET);
 800049a:	2200      	movs	r2, #0
 800049c:	2140      	movs	r1, #64	; 0x40
 800049e:	4877      	ldr	r0, [pc, #476]	; (800067c <display7SEG_0+0x320>)
 80004a0:	f001 ffbd 	bl	800241e <HAL_GPIO_WritePin>
}
 80004a4:	e0e5      	b.n	8000672 <display7SEG_0+0x316>
	}else if( num == 4){
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	2b04      	cmp	r3, #4
 80004aa:	d123      	bne.n	80004f4 <display7SEG_0+0x198>
		HAL_GPIO_WritePin(GPIO_1, P_SEG0, SET);
 80004ac:	2201      	movs	r2, #1
 80004ae:	2101      	movs	r1, #1
 80004b0:	4872      	ldr	r0, [pc, #456]	; (800067c <display7SEG_0+0x320>)
 80004b2:	f001 ffb4 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG1, RESET);
 80004b6:	2200      	movs	r2, #0
 80004b8:	2102      	movs	r1, #2
 80004ba:	4870      	ldr	r0, [pc, #448]	; (800067c <display7SEG_0+0x320>)
 80004bc:	f001 ffaf 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG2, RESET);
 80004c0:	2200      	movs	r2, #0
 80004c2:	2104      	movs	r1, #4
 80004c4:	486d      	ldr	r0, [pc, #436]	; (800067c <display7SEG_0+0x320>)
 80004c6:	f001 ffaa 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG3, SET);
 80004ca:	2201      	movs	r2, #1
 80004cc:	2108      	movs	r1, #8
 80004ce:	486b      	ldr	r0, [pc, #428]	; (800067c <display7SEG_0+0x320>)
 80004d0:	f001 ffa5 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG4, SET);
 80004d4:	2201      	movs	r2, #1
 80004d6:	2110      	movs	r1, #16
 80004d8:	4868      	ldr	r0, [pc, #416]	; (800067c <display7SEG_0+0x320>)
 80004da:	f001 ffa0 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG5, RESET);
 80004de:	2200      	movs	r2, #0
 80004e0:	2120      	movs	r1, #32
 80004e2:	4866      	ldr	r0, [pc, #408]	; (800067c <display7SEG_0+0x320>)
 80004e4:	f001 ff9b 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG6, RESET);
 80004e8:	2200      	movs	r2, #0
 80004ea:	2140      	movs	r1, #64	; 0x40
 80004ec:	4863      	ldr	r0, [pc, #396]	; (800067c <display7SEG_0+0x320>)
 80004ee:	f001 ff96 	bl	800241e <HAL_GPIO_WritePin>
}
 80004f2:	e0be      	b.n	8000672 <display7SEG_0+0x316>
	}else if(num == 5){
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	2b05      	cmp	r3, #5
 80004f8:	d123      	bne.n	8000542 <display7SEG_0+0x1e6>
		HAL_GPIO_WritePin(GPIO_1, P_SEG0, RESET);
 80004fa:	2200      	movs	r2, #0
 80004fc:	2101      	movs	r1, #1
 80004fe:	485f      	ldr	r0, [pc, #380]	; (800067c <display7SEG_0+0x320>)
 8000500:	f001 ff8d 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG1, SET);
 8000504:	2201      	movs	r2, #1
 8000506:	2102      	movs	r1, #2
 8000508:	485c      	ldr	r0, [pc, #368]	; (800067c <display7SEG_0+0x320>)
 800050a:	f001 ff88 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG2, RESET);
 800050e:	2200      	movs	r2, #0
 8000510:	2104      	movs	r1, #4
 8000512:	485a      	ldr	r0, [pc, #360]	; (800067c <display7SEG_0+0x320>)
 8000514:	f001 ff83 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG3, RESET);
 8000518:	2200      	movs	r2, #0
 800051a:	2108      	movs	r1, #8
 800051c:	4857      	ldr	r0, [pc, #348]	; (800067c <display7SEG_0+0x320>)
 800051e:	f001 ff7e 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG4, SET);
 8000522:	2201      	movs	r2, #1
 8000524:	2110      	movs	r1, #16
 8000526:	4855      	ldr	r0, [pc, #340]	; (800067c <display7SEG_0+0x320>)
 8000528:	f001 ff79 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG5, RESET);
 800052c:	2200      	movs	r2, #0
 800052e:	2120      	movs	r1, #32
 8000530:	4852      	ldr	r0, [pc, #328]	; (800067c <display7SEG_0+0x320>)
 8000532:	f001 ff74 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG6, RESET);
 8000536:	2200      	movs	r2, #0
 8000538:	2140      	movs	r1, #64	; 0x40
 800053a:	4850      	ldr	r0, [pc, #320]	; (800067c <display7SEG_0+0x320>)
 800053c:	f001 ff6f 	bl	800241e <HAL_GPIO_WritePin>
}
 8000540:	e097      	b.n	8000672 <display7SEG_0+0x316>
	}else if(num == 6){
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	2b06      	cmp	r3, #6
 8000546:	d123      	bne.n	8000590 <display7SEG_0+0x234>
		HAL_GPIO_WritePin(GPIO_1, P_SEG0, RESET);
 8000548:	2200      	movs	r2, #0
 800054a:	2101      	movs	r1, #1
 800054c:	484b      	ldr	r0, [pc, #300]	; (800067c <display7SEG_0+0x320>)
 800054e:	f001 ff66 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG1, SET);
 8000552:	2201      	movs	r2, #1
 8000554:	2102      	movs	r1, #2
 8000556:	4849      	ldr	r0, [pc, #292]	; (800067c <display7SEG_0+0x320>)
 8000558:	f001 ff61 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG2, RESET);
 800055c:	2200      	movs	r2, #0
 800055e:	2104      	movs	r1, #4
 8000560:	4846      	ldr	r0, [pc, #280]	; (800067c <display7SEG_0+0x320>)
 8000562:	f001 ff5c 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG3, RESET);
 8000566:	2200      	movs	r2, #0
 8000568:	2108      	movs	r1, #8
 800056a:	4844      	ldr	r0, [pc, #272]	; (800067c <display7SEG_0+0x320>)
 800056c:	f001 ff57 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG4, RESET);
 8000570:	2200      	movs	r2, #0
 8000572:	2110      	movs	r1, #16
 8000574:	4841      	ldr	r0, [pc, #260]	; (800067c <display7SEG_0+0x320>)
 8000576:	f001 ff52 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG5, RESET);
 800057a:	2200      	movs	r2, #0
 800057c:	2120      	movs	r1, #32
 800057e:	483f      	ldr	r0, [pc, #252]	; (800067c <display7SEG_0+0x320>)
 8000580:	f001 ff4d 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG6, RESET);
 8000584:	2200      	movs	r2, #0
 8000586:	2140      	movs	r1, #64	; 0x40
 8000588:	483c      	ldr	r0, [pc, #240]	; (800067c <display7SEG_0+0x320>)
 800058a:	f001 ff48 	bl	800241e <HAL_GPIO_WritePin>
}
 800058e:	e070      	b.n	8000672 <display7SEG_0+0x316>
	}else if(num == 7){
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	2b07      	cmp	r3, #7
 8000594:	d123      	bne.n	80005de <display7SEG_0+0x282>
		HAL_GPIO_WritePin(GPIO_1, P_SEG0, RESET);
 8000596:	2200      	movs	r2, #0
 8000598:	2101      	movs	r1, #1
 800059a:	4838      	ldr	r0, [pc, #224]	; (800067c <display7SEG_0+0x320>)
 800059c:	f001 ff3f 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG1, RESET);
 80005a0:	2200      	movs	r2, #0
 80005a2:	2102      	movs	r1, #2
 80005a4:	4835      	ldr	r0, [pc, #212]	; (800067c <display7SEG_0+0x320>)
 80005a6:	f001 ff3a 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG2, RESET);
 80005aa:	2200      	movs	r2, #0
 80005ac:	2104      	movs	r1, #4
 80005ae:	4833      	ldr	r0, [pc, #204]	; (800067c <display7SEG_0+0x320>)
 80005b0:	f001 ff35 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG3, SET);
 80005b4:	2201      	movs	r2, #1
 80005b6:	2108      	movs	r1, #8
 80005b8:	4830      	ldr	r0, [pc, #192]	; (800067c <display7SEG_0+0x320>)
 80005ba:	f001 ff30 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG4, SET);
 80005be:	2201      	movs	r2, #1
 80005c0:	2110      	movs	r1, #16
 80005c2:	482e      	ldr	r0, [pc, #184]	; (800067c <display7SEG_0+0x320>)
 80005c4:	f001 ff2b 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG5, SET);
 80005c8:	2201      	movs	r2, #1
 80005ca:	2120      	movs	r1, #32
 80005cc:	482b      	ldr	r0, [pc, #172]	; (800067c <display7SEG_0+0x320>)
 80005ce:	f001 ff26 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG6, SET);
 80005d2:	2201      	movs	r2, #1
 80005d4:	2140      	movs	r1, #64	; 0x40
 80005d6:	4829      	ldr	r0, [pc, #164]	; (800067c <display7SEG_0+0x320>)
 80005d8:	f001 ff21 	bl	800241e <HAL_GPIO_WritePin>
}
 80005dc:	e049      	b.n	8000672 <display7SEG_0+0x316>
	}else if (num == 8 ){
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	2b08      	cmp	r3, #8
 80005e2:	d123      	bne.n	800062c <display7SEG_0+0x2d0>
		HAL_GPIO_WritePin(GPIO_1, P_SEG0, RESET);
 80005e4:	2200      	movs	r2, #0
 80005e6:	2101      	movs	r1, #1
 80005e8:	4824      	ldr	r0, [pc, #144]	; (800067c <display7SEG_0+0x320>)
 80005ea:	f001 ff18 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG1, RESET);
 80005ee:	2200      	movs	r2, #0
 80005f0:	2102      	movs	r1, #2
 80005f2:	4822      	ldr	r0, [pc, #136]	; (800067c <display7SEG_0+0x320>)
 80005f4:	f001 ff13 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG2, RESET);
 80005f8:	2200      	movs	r2, #0
 80005fa:	2104      	movs	r1, #4
 80005fc:	481f      	ldr	r0, [pc, #124]	; (800067c <display7SEG_0+0x320>)
 80005fe:	f001 ff0e 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG3, RESET);
 8000602:	2200      	movs	r2, #0
 8000604:	2108      	movs	r1, #8
 8000606:	481d      	ldr	r0, [pc, #116]	; (800067c <display7SEG_0+0x320>)
 8000608:	f001 ff09 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG4, RESET);
 800060c:	2200      	movs	r2, #0
 800060e:	2110      	movs	r1, #16
 8000610:	481a      	ldr	r0, [pc, #104]	; (800067c <display7SEG_0+0x320>)
 8000612:	f001 ff04 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG5, RESET);
 8000616:	2200      	movs	r2, #0
 8000618:	2120      	movs	r1, #32
 800061a:	4818      	ldr	r0, [pc, #96]	; (800067c <display7SEG_0+0x320>)
 800061c:	f001 feff 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG6, RESET);
 8000620:	2200      	movs	r2, #0
 8000622:	2140      	movs	r1, #64	; 0x40
 8000624:	4815      	ldr	r0, [pc, #84]	; (800067c <display7SEG_0+0x320>)
 8000626:	f001 fefa 	bl	800241e <HAL_GPIO_WritePin>
}
 800062a:	e022      	b.n	8000672 <display7SEG_0+0x316>
		HAL_GPIO_WritePin(GPIO_1, P_SEG0, RESET);
 800062c:	2200      	movs	r2, #0
 800062e:	2101      	movs	r1, #1
 8000630:	4812      	ldr	r0, [pc, #72]	; (800067c <display7SEG_0+0x320>)
 8000632:	f001 fef4 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG1, RESET);
 8000636:	2200      	movs	r2, #0
 8000638:	2102      	movs	r1, #2
 800063a:	4810      	ldr	r0, [pc, #64]	; (800067c <display7SEG_0+0x320>)
 800063c:	f001 feef 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG2, RESET);
 8000640:	2200      	movs	r2, #0
 8000642:	2104      	movs	r1, #4
 8000644:	480d      	ldr	r0, [pc, #52]	; (800067c <display7SEG_0+0x320>)
 8000646:	f001 feea 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG3, RESET);
 800064a:	2200      	movs	r2, #0
 800064c:	2108      	movs	r1, #8
 800064e:	480b      	ldr	r0, [pc, #44]	; (800067c <display7SEG_0+0x320>)
 8000650:	f001 fee5 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG4, SET);
 8000654:	2201      	movs	r2, #1
 8000656:	2110      	movs	r1, #16
 8000658:	4808      	ldr	r0, [pc, #32]	; (800067c <display7SEG_0+0x320>)
 800065a:	f001 fee0 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG5, RESET);
 800065e:	2200      	movs	r2, #0
 8000660:	2120      	movs	r1, #32
 8000662:	4806      	ldr	r0, [pc, #24]	; (800067c <display7SEG_0+0x320>)
 8000664:	f001 fedb 	bl	800241e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_1, P_SEG6, RESET);
 8000668:	2200      	movs	r2, #0
 800066a:	2140      	movs	r1, #64	; 0x40
 800066c:	4803      	ldr	r0, [pc, #12]	; (800067c <display7SEG_0+0x320>)
 800066e:	f001 fed6 	bl	800241e <HAL_GPIO_WritePin>
}
 8000672:	bf00      	nop
 8000674:	3708      	adds	r7, #8
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	40010c00 	.word	0x40010c00

08000680 <display7SEG_1>:
void display7SEG_1(int num){
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
		if(num >= 10) num = 0 ;
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	2b09      	cmp	r3, #9
 800068c:	dd01      	ble.n	8000692 <display7SEG_1+0x12>
 800068e:	2300      	movs	r3, #0
 8000690:	607b      	str	r3, [r7, #4]
		if(num == 0){
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	2b00      	cmp	r3, #0
 8000696:	d129      	bne.n	80006ec <display7SEG_1+0x6c>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG0, RESET);
 8000698:	2200      	movs	r2, #0
 800069a:	2180      	movs	r1, #128	; 0x80
 800069c:	48c7      	ldr	r0, [pc, #796]	; (80009bc <display7SEG_1+0x33c>)
 800069e:	f001 febe 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG1, RESET);
 80006a2:	2200      	movs	r2, #0
 80006a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006a8:	48c4      	ldr	r0, [pc, #784]	; (80009bc <display7SEG_1+0x33c>)
 80006aa:	f001 feb8 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG2, RESET);
 80006ae:	2200      	movs	r2, #0
 80006b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006b4:	48c1      	ldr	r0, [pc, #772]	; (80009bc <display7SEG_1+0x33c>)
 80006b6:	f001 feb2 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG3, RESET);
 80006ba:	2200      	movs	r2, #0
 80006bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006c0:	48be      	ldr	r0, [pc, #760]	; (80009bc <display7SEG_1+0x33c>)
 80006c2:	f001 feac 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG4, RESET);
 80006c6:	2200      	movs	r2, #0
 80006c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006cc:	48bb      	ldr	r0, [pc, #748]	; (80009bc <display7SEG_1+0x33c>)
 80006ce:	f001 fea6 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG5, RESET);
 80006d2:	2200      	movs	r2, #0
 80006d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006d8:	48b8      	ldr	r0, [pc, #736]	; (80009bc <display7SEG_1+0x33c>)
 80006da:	f001 fea0 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG6, SET);
 80006de:	2201      	movs	r2, #1
 80006e0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006e4:	48b5      	ldr	r0, [pc, #724]	; (80009bc <display7SEG_1+0x33c>)
 80006e6:	f001 fe9a 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG4, SET);
			HAL_GPIO_WritePin(GPIO_1, P1_SEG5, RESET);
			HAL_GPIO_WritePin(GPIO_1, P1_SEG6, RESET);

		}
}
 80006ea:	e192      	b.n	8000a12 <display7SEG_1+0x392>
		}else if(num == 1){
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	2b01      	cmp	r3, #1
 80006f0:	d129      	bne.n	8000746 <display7SEG_1+0xc6>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG0, SET);
 80006f2:	2201      	movs	r2, #1
 80006f4:	2180      	movs	r1, #128	; 0x80
 80006f6:	48b1      	ldr	r0, [pc, #708]	; (80009bc <display7SEG_1+0x33c>)
 80006f8:	f001 fe91 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG1, RESET);
 80006fc:	2200      	movs	r2, #0
 80006fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000702:	48ae      	ldr	r0, [pc, #696]	; (80009bc <display7SEG_1+0x33c>)
 8000704:	f001 fe8b 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG2, RESET);
 8000708:	2200      	movs	r2, #0
 800070a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800070e:	48ab      	ldr	r0, [pc, #684]	; (80009bc <display7SEG_1+0x33c>)
 8000710:	f001 fe85 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG3, SET);
 8000714:	2201      	movs	r2, #1
 8000716:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800071a:	48a8      	ldr	r0, [pc, #672]	; (80009bc <display7SEG_1+0x33c>)
 800071c:	f001 fe7f 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG4, SET);
 8000720:	2201      	movs	r2, #1
 8000722:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000726:	48a5      	ldr	r0, [pc, #660]	; (80009bc <display7SEG_1+0x33c>)
 8000728:	f001 fe79 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG5, SET);
 800072c:	2201      	movs	r2, #1
 800072e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000732:	48a2      	ldr	r0, [pc, #648]	; (80009bc <display7SEG_1+0x33c>)
 8000734:	f001 fe73 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG6, SET);
 8000738:	2201      	movs	r2, #1
 800073a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800073e:	489f      	ldr	r0, [pc, #636]	; (80009bc <display7SEG_1+0x33c>)
 8000740:	f001 fe6d 	bl	800241e <HAL_GPIO_WritePin>
}
 8000744:	e165      	b.n	8000a12 <display7SEG_1+0x392>
		}else if(num == 2){
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	2b02      	cmp	r3, #2
 800074a:	d129      	bne.n	80007a0 <display7SEG_1+0x120>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG0, RESET);
 800074c:	2200      	movs	r2, #0
 800074e:	2180      	movs	r1, #128	; 0x80
 8000750:	489a      	ldr	r0, [pc, #616]	; (80009bc <display7SEG_1+0x33c>)
 8000752:	f001 fe64 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG1, RESET);
 8000756:	2200      	movs	r2, #0
 8000758:	f44f 7180 	mov.w	r1, #256	; 0x100
 800075c:	4897      	ldr	r0, [pc, #604]	; (80009bc <display7SEG_1+0x33c>)
 800075e:	f001 fe5e 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG2, SET);
 8000762:	2201      	movs	r2, #1
 8000764:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000768:	4894      	ldr	r0, [pc, #592]	; (80009bc <display7SEG_1+0x33c>)
 800076a:	f001 fe58 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG3, RESET);
 800076e:	2200      	movs	r2, #0
 8000770:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000774:	4891      	ldr	r0, [pc, #580]	; (80009bc <display7SEG_1+0x33c>)
 8000776:	f001 fe52 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG4, RESET);
 800077a:	2200      	movs	r2, #0
 800077c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000780:	488e      	ldr	r0, [pc, #568]	; (80009bc <display7SEG_1+0x33c>)
 8000782:	f001 fe4c 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG5, SET);
 8000786:	2201      	movs	r2, #1
 8000788:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800078c:	488b      	ldr	r0, [pc, #556]	; (80009bc <display7SEG_1+0x33c>)
 800078e:	f001 fe46 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG6, RESET);
 8000792:	2200      	movs	r2, #0
 8000794:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000798:	4888      	ldr	r0, [pc, #544]	; (80009bc <display7SEG_1+0x33c>)
 800079a:	f001 fe40 	bl	800241e <HAL_GPIO_WritePin>
}
 800079e:	e138      	b.n	8000a12 <display7SEG_1+0x392>
		}else if(num == 3){
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	2b03      	cmp	r3, #3
 80007a4:	d129      	bne.n	80007fa <display7SEG_1+0x17a>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG0, RESET);
 80007a6:	2200      	movs	r2, #0
 80007a8:	2180      	movs	r1, #128	; 0x80
 80007aa:	4884      	ldr	r0, [pc, #528]	; (80009bc <display7SEG_1+0x33c>)
 80007ac:	f001 fe37 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG1, RESET);
 80007b0:	2200      	movs	r2, #0
 80007b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007b6:	4881      	ldr	r0, [pc, #516]	; (80009bc <display7SEG_1+0x33c>)
 80007b8:	f001 fe31 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG2, RESET);
 80007bc:	2200      	movs	r2, #0
 80007be:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007c2:	487e      	ldr	r0, [pc, #504]	; (80009bc <display7SEG_1+0x33c>)
 80007c4:	f001 fe2b 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG3, RESET);
 80007c8:	2200      	movs	r2, #0
 80007ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007ce:	487b      	ldr	r0, [pc, #492]	; (80009bc <display7SEG_1+0x33c>)
 80007d0:	f001 fe25 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG4, SET);
 80007d4:	2201      	movs	r2, #1
 80007d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007da:	4878      	ldr	r0, [pc, #480]	; (80009bc <display7SEG_1+0x33c>)
 80007dc:	f001 fe1f 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG5, SET);
 80007e0:	2201      	movs	r2, #1
 80007e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007e6:	4875      	ldr	r0, [pc, #468]	; (80009bc <display7SEG_1+0x33c>)
 80007e8:	f001 fe19 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG6, RESET);
 80007ec:	2200      	movs	r2, #0
 80007ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007f2:	4872      	ldr	r0, [pc, #456]	; (80009bc <display7SEG_1+0x33c>)
 80007f4:	f001 fe13 	bl	800241e <HAL_GPIO_WritePin>
}
 80007f8:	e10b      	b.n	8000a12 <display7SEG_1+0x392>
		}else if( num == 4){
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	2b04      	cmp	r3, #4
 80007fe:	d129      	bne.n	8000854 <display7SEG_1+0x1d4>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG0, SET);
 8000800:	2201      	movs	r2, #1
 8000802:	2180      	movs	r1, #128	; 0x80
 8000804:	486d      	ldr	r0, [pc, #436]	; (80009bc <display7SEG_1+0x33c>)
 8000806:	f001 fe0a 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG1, RESET);
 800080a:	2200      	movs	r2, #0
 800080c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000810:	486a      	ldr	r0, [pc, #424]	; (80009bc <display7SEG_1+0x33c>)
 8000812:	f001 fe04 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG2, RESET);
 8000816:	2200      	movs	r2, #0
 8000818:	f44f 7100 	mov.w	r1, #512	; 0x200
 800081c:	4867      	ldr	r0, [pc, #412]	; (80009bc <display7SEG_1+0x33c>)
 800081e:	f001 fdfe 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG3, SET);
 8000822:	2201      	movs	r2, #1
 8000824:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000828:	4864      	ldr	r0, [pc, #400]	; (80009bc <display7SEG_1+0x33c>)
 800082a:	f001 fdf8 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG4, SET);
 800082e:	2201      	movs	r2, #1
 8000830:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000834:	4861      	ldr	r0, [pc, #388]	; (80009bc <display7SEG_1+0x33c>)
 8000836:	f001 fdf2 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG5, RESET);
 800083a:	2200      	movs	r2, #0
 800083c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000840:	485e      	ldr	r0, [pc, #376]	; (80009bc <display7SEG_1+0x33c>)
 8000842:	f001 fdec 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG6, RESET);
 8000846:	2200      	movs	r2, #0
 8000848:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800084c:	485b      	ldr	r0, [pc, #364]	; (80009bc <display7SEG_1+0x33c>)
 800084e:	f001 fde6 	bl	800241e <HAL_GPIO_WritePin>
}
 8000852:	e0de      	b.n	8000a12 <display7SEG_1+0x392>
		}else if(num == 5){
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	2b05      	cmp	r3, #5
 8000858:	d129      	bne.n	80008ae <display7SEG_1+0x22e>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG0, RESET);
 800085a:	2200      	movs	r2, #0
 800085c:	2180      	movs	r1, #128	; 0x80
 800085e:	4857      	ldr	r0, [pc, #348]	; (80009bc <display7SEG_1+0x33c>)
 8000860:	f001 fddd 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG1, SET);
 8000864:	2201      	movs	r2, #1
 8000866:	f44f 7180 	mov.w	r1, #256	; 0x100
 800086a:	4854      	ldr	r0, [pc, #336]	; (80009bc <display7SEG_1+0x33c>)
 800086c:	f001 fdd7 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG2, RESET);
 8000870:	2200      	movs	r2, #0
 8000872:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000876:	4851      	ldr	r0, [pc, #324]	; (80009bc <display7SEG_1+0x33c>)
 8000878:	f001 fdd1 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG3, RESET);
 800087c:	2200      	movs	r2, #0
 800087e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000882:	484e      	ldr	r0, [pc, #312]	; (80009bc <display7SEG_1+0x33c>)
 8000884:	f001 fdcb 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG4, SET);
 8000888:	2201      	movs	r2, #1
 800088a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800088e:	484b      	ldr	r0, [pc, #300]	; (80009bc <display7SEG_1+0x33c>)
 8000890:	f001 fdc5 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG5, RESET);
 8000894:	2200      	movs	r2, #0
 8000896:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800089a:	4848      	ldr	r0, [pc, #288]	; (80009bc <display7SEG_1+0x33c>)
 800089c:	f001 fdbf 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG6, RESET);
 80008a0:	2200      	movs	r2, #0
 80008a2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008a6:	4845      	ldr	r0, [pc, #276]	; (80009bc <display7SEG_1+0x33c>)
 80008a8:	f001 fdb9 	bl	800241e <HAL_GPIO_WritePin>
}
 80008ac:	e0b1      	b.n	8000a12 <display7SEG_1+0x392>
		}else if(num == 6){
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	2b06      	cmp	r3, #6
 80008b2:	d129      	bne.n	8000908 <display7SEG_1+0x288>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG0, RESET);
 80008b4:	2200      	movs	r2, #0
 80008b6:	2180      	movs	r1, #128	; 0x80
 80008b8:	4840      	ldr	r0, [pc, #256]	; (80009bc <display7SEG_1+0x33c>)
 80008ba:	f001 fdb0 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG1, SET);
 80008be:	2201      	movs	r2, #1
 80008c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008c4:	483d      	ldr	r0, [pc, #244]	; (80009bc <display7SEG_1+0x33c>)
 80008c6:	f001 fdaa 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG2, RESET);
 80008ca:	2200      	movs	r2, #0
 80008cc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008d0:	483a      	ldr	r0, [pc, #232]	; (80009bc <display7SEG_1+0x33c>)
 80008d2:	f001 fda4 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG3, RESET);
 80008d6:	2200      	movs	r2, #0
 80008d8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008dc:	4837      	ldr	r0, [pc, #220]	; (80009bc <display7SEG_1+0x33c>)
 80008de:	f001 fd9e 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG4, RESET);
 80008e2:	2200      	movs	r2, #0
 80008e4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008e8:	4834      	ldr	r0, [pc, #208]	; (80009bc <display7SEG_1+0x33c>)
 80008ea:	f001 fd98 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG5, RESET);
 80008ee:	2200      	movs	r2, #0
 80008f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008f4:	4831      	ldr	r0, [pc, #196]	; (80009bc <display7SEG_1+0x33c>)
 80008f6:	f001 fd92 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG6, RESET);
 80008fa:	2200      	movs	r2, #0
 80008fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000900:	482e      	ldr	r0, [pc, #184]	; (80009bc <display7SEG_1+0x33c>)
 8000902:	f001 fd8c 	bl	800241e <HAL_GPIO_WritePin>
}
 8000906:	e084      	b.n	8000a12 <display7SEG_1+0x392>
		}else if(num == 7){
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	2b07      	cmp	r3, #7
 800090c:	d129      	bne.n	8000962 <display7SEG_1+0x2e2>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG0, RESET);
 800090e:	2200      	movs	r2, #0
 8000910:	2180      	movs	r1, #128	; 0x80
 8000912:	482a      	ldr	r0, [pc, #168]	; (80009bc <display7SEG_1+0x33c>)
 8000914:	f001 fd83 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG1, RESET);
 8000918:	2200      	movs	r2, #0
 800091a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800091e:	4827      	ldr	r0, [pc, #156]	; (80009bc <display7SEG_1+0x33c>)
 8000920:	f001 fd7d 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG2, RESET);
 8000924:	2200      	movs	r2, #0
 8000926:	f44f 7100 	mov.w	r1, #512	; 0x200
 800092a:	4824      	ldr	r0, [pc, #144]	; (80009bc <display7SEG_1+0x33c>)
 800092c:	f001 fd77 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG3, SET);
 8000930:	2201      	movs	r2, #1
 8000932:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000936:	4821      	ldr	r0, [pc, #132]	; (80009bc <display7SEG_1+0x33c>)
 8000938:	f001 fd71 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG4, SET);
 800093c:	2201      	movs	r2, #1
 800093e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000942:	481e      	ldr	r0, [pc, #120]	; (80009bc <display7SEG_1+0x33c>)
 8000944:	f001 fd6b 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG5, SET);
 8000948:	2201      	movs	r2, #1
 800094a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800094e:	481b      	ldr	r0, [pc, #108]	; (80009bc <display7SEG_1+0x33c>)
 8000950:	f001 fd65 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG6, SET);
 8000954:	2201      	movs	r2, #1
 8000956:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800095a:	4818      	ldr	r0, [pc, #96]	; (80009bc <display7SEG_1+0x33c>)
 800095c:	f001 fd5f 	bl	800241e <HAL_GPIO_WritePin>
}
 8000960:	e057      	b.n	8000a12 <display7SEG_1+0x392>
		}else if (num == 8 ){
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	2b08      	cmp	r3, #8
 8000966:	d12b      	bne.n	80009c0 <display7SEG_1+0x340>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG0, RESET);
 8000968:	2200      	movs	r2, #0
 800096a:	2180      	movs	r1, #128	; 0x80
 800096c:	4813      	ldr	r0, [pc, #76]	; (80009bc <display7SEG_1+0x33c>)
 800096e:	f001 fd56 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG1, RESET);
 8000972:	2200      	movs	r2, #0
 8000974:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000978:	4810      	ldr	r0, [pc, #64]	; (80009bc <display7SEG_1+0x33c>)
 800097a:	f001 fd50 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG2, RESET);
 800097e:	2200      	movs	r2, #0
 8000980:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000984:	480d      	ldr	r0, [pc, #52]	; (80009bc <display7SEG_1+0x33c>)
 8000986:	f001 fd4a 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG3, RESET);
 800098a:	2200      	movs	r2, #0
 800098c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000990:	480a      	ldr	r0, [pc, #40]	; (80009bc <display7SEG_1+0x33c>)
 8000992:	f001 fd44 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG4, RESET);
 8000996:	2200      	movs	r2, #0
 8000998:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800099c:	4807      	ldr	r0, [pc, #28]	; (80009bc <display7SEG_1+0x33c>)
 800099e:	f001 fd3e 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG5, RESET);
 80009a2:	2200      	movs	r2, #0
 80009a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009a8:	4804      	ldr	r0, [pc, #16]	; (80009bc <display7SEG_1+0x33c>)
 80009aa:	f001 fd38 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG6, RESET);
 80009ae:	2200      	movs	r2, #0
 80009b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009b4:	4801      	ldr	r0, [pc, #4]	; (80009bc <display7SEG_1+0x33c>)
 80009b6:	f001 fd32 	bl	800241e <HAL_GPIO_WritePin>
}
 80009ba:	e02a      	b.n	8000a12 <display7SEG_1+0x392>
 80009bc:	40010c00 	.word	0x40010c00
			HAL_GPIO_WritePin(GPIO_1, P1_SEG0, RESET);
 80009c0:	2200      	movs	r2, #0
 80009c2:	2180      	movs	r1, #128	; 0x80
 80009c4:	4815      	ldr	r0, [pc, #84]	; (8000a1c <display7SEG_1+0x39c>)
 80009c6:	f001 fd2a 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG1, RESET);
 80009ca:	2200      	movs	r2, #0
 80009cc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009d0:	4812      	ldr	r0, [pc, #72]	; (8000a1c <display7SEG_1+0x39c>)
 80009d2:	f001 fd24 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG2, RESET);
 80009d6:	2200      	movs	r2, #0
 80009d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009dc:	480f      	ldr	r0, [pc, #60]	; (8000a1c <display7SEG_1+0x39c>)
 80009de:	f001 fd1e 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG3, RESET);
 80009e2:	2200      	movs	r2, #0
 80009e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009e8:	480c      	ldr	r0, [pc, #48]	; (8000a1c <display7SEG_1+0x39c>)
 80009ea:	f001 fd18 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG4, SET);
 80009ee:	2201      	movs	r2, #1
 80009f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009f4:	4809      	ldr	r0, [pc, #36]	; (8000a1c <display7SEG_1+0x39c>)
 80009f6:	f001 fd12 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG5, RESET);
 80009fa:	2200      	movs	r2, #0
 80009fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a00:	4806      	ldr	r0, [pc, #24]	; (8000a1c <display7SEG_1+0x39c>)
 8000a02:	f001 fd0c 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_1, P1_SEG6, RESET);
 8000a06:	2200      	movs	r2, #0
 8000a08:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a0c:	4803      	ldr	r0, [pc, #12]	; (8000a1c <display7SEG_1+0x39c>)
 8000a0e:	f001 fd06 	bl	800241e <HAL_GPIO_WritePin>
}
 8000a12:	bf00      	nop
 8000a14:	3708      	adds	r7, #8
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	40010c00 	.word	0x40010c00

08000a20 <fsm_automatic_run_0>:
 *      Author: hieun
 */

#include "fsm_automatic.h"
int index1 = 0 ;
void fsm_automatic_run_0(){
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
	switch (status_traffic_0) {
 8000a24:	4baa      	ldr	r3, [pc, #680]	; (8000cd0 <fsm_automatic_run_0+0x2b0>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	2b21      	cmp	r3, #33	; 0x21
 8000a2a:	f000 80ec 	beq.w	8000c06 <fsm_automatic_run_0+0x1e6>
 8000a2e:	2b21      	cmp	r3, #33	; 0x21
 8000a30:	f300 8144 	bgt.w	8000cbc <fsm_automatic_run_0+0x29c>
 8000a34:	2b20      	cmp	r3, #32
 8000a36:	f000 808b 	beq.w	8000b50 <fsm_automatic_run_0+0x130>
 8000a3a:	2b20      	cmp	r3, #32
 8000a3c:	f300 813e 	bgt.w	8000cbc <fsm_automatic_run_0+0x29c>
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d002      	beq.n	8000a4a <fsm_automatic_run_0+0x2a>
 8000a44:	2b1f      	cmp	r3, #31
 8000a46:	d027      	beq.n	8000a98 <fsm_automatic_run_0+0x78>
				if(i > 1) i = 0 ;
				update_mode(i++) ;
			}
			break;
		default:
			break;
 8000a48:	e138      	b.n	8000cbc <fsm_automatic_run_0+0x29c>
			HAL_GPIO_WritePin(RED1, Pin_RED1, SET);
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	2140      	movs	r1, #64	; 0x40
 8000a4e:	48a1      	ldr	r0, [pc, #644]	; (8000cd4 <fsm_automatic_run_0+0x2b4>)
 8000a50:	f001 fce5 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(AMBER1, Pin_AMBER1, SET);
 8000a54:	2201      	movs	r2, #1
 8000a56:	2180      	movs	r1, #128	; 0x80
 8000a58:	489e      	ldr	r0, [pc, #632]	; (8000cd4 <fsm_automatic_run_0+0x2b4>)
 8000a5a:	f001 fce0 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN1, Pin_GREEN1, SET);
 8000a5e:	2201      	movs	r2, #1
 8000a60:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a64:	489b      	ldr	r0, [pc, #620]	; (8000cd4 <fsm_automatic_run_0+0x2b4>)
 8000a66:	f001 fcda 	bl	800241e <HAL_GPIO_WritePin>
			status_traffic_0 =  AUTO_RED ;
 8000a6a:	4b99      	ldr	r3, [pc, #612]	; (8000cd0 <fsm_automatic_run_0+0x2b0>)
 8000a6c:	221f      	movs	r2, #31
 8000a6e:	601a      	str	r2, [r3, #0]
			setTimer1(5000) ;	// thoi gian den do
 8000a70:	f241 3088 	movw	r0, #5000	; 0x1388
 8000a74:	f000 ff8c 	bl	8001990 <setTimer1>
			setTimer2(1000) ;
 8000a78:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a7c:	f000 ff6c 	bl	8001958 <setTimer2>
			setTimer3(100) ;
 8000a80:	2064      	movs	r0, #100	; 0x64
 8000a82:	f000 ff4d 	bl	8001920 <setTimer3>
			counter =  5 - 1 ;
 8000a86:	4b94      	ldr	r3, [pc, #592]	; (8000cd8 <fsm_automatic_run_0+0x2b8>)
 8000a88:	2204      	movs	r2, #4
 8000a8a:	601a      	str	r2, [r3, #0]
			bufferMode(counter ) ;
 8000a8c:	4b92      	ldr	r3, [pc, #584]	; (8000cd8 <fsm_automatic_run_0+0x2b8>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4618      	mov	r0, r3
 8000a92:	f001 f923 	bl	8001cdc <bufferMode>
			break;
 8000a96:	e118      	b.n	8000cca <fsm_automatic_run_0+0x2aa>
			HAL_GPIO_WritePin(RED1, Pin_RED1, RESET);
 8000a98:	2200      	movs	r2, #0
 8000a9a:	2140      	movs	r1, #64	; 0x40
 8000a9c:	488d      	ldr	r0, [pc, #564]	; (8000cd4 <fsm_automatic_run_0+0x2b4>)
 8000a9e:	f001 fcbe 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(AMBER1, Pin_AMBER1, SET);
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	2180      	movs	r1, #128	; 0x80
 8000aa6:	488b      	ldr	r0, [pc, #556]	; (8000cd4 <fsm_automatic_run_0+0x2b4>)
 8000aa8:	f001 fcb9 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN1, Pin_GREEN1, SET);
 8000aac:	2201      	movs	r2, #1
 8000aae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ab2:	4888      	ldr	r0, [pc, #544]	; (8000cd4 <fsm_automatic_run_0+0x2b4>)
 8000ab4:	f001 fcb3 	bl	800241e <HAL_GPIO_WritePin>
			if(timer1_flag == 1){
 8000ab8:	4b88      	ldr	r3, [pc, #544]	; (8000cdc <fsm_automatic_run_0+0x2bc>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	2b01      	cmp	r3, #1
 8000abe:	d115      	bne.n	8000aec <fsm_automatic_run_0+0xcc>
				status_traffic_0 = AUTO_GREEN ; // chuyen sang den Xanh
 8000ac0:	4b83      	ldr	r3, [pc, #524]	; (8000cd0 <fsm_automatic_run_0+0x2b0>)
 8000ac2:	2221      	movs	r2, #33	; 0x21
 8000ac4:	601a      	str	r2, [r3, #0]
				setTimer1(3000);
 8000ac6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000aca:	f000 ff61 	bl	8001990 <setTimer1>
				setTimer2(1000) ;
 8000ace:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ad2:	f000 ff41 	bl	8001958 <setTimer2>
				setTimer3(100) ;
 8000ad6:	2064      	movs	r0, #100	; 0x64
 8000ad8:	f000 ff22 	bl	8001920 <setTimer3>
				counter =  3 - 1 ;
 8000adc:	4b7e      	ldr	r3, [pc, #504]	; (8000cd8 <fsm_automatic_run_0+0x2b8>)
 8000ade:	2202      	movs	r2, #2
 8000ae0:	601a      	str	r2, [r3, #0]
				bufferMode(counter ) ;
 8000ae2:	4b7d      	ldr	r3, [pc, #500]	; (8000cd8 <fsm_automatic_run_0+0x2b8>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f001 f8f8 	bl	8001cdc <bufferMode>
			if(timer2_flag >= 1){
 8000aec:	4b7c      	ldr	r3, [pc, #496]	; (8000ce0 <fsm_automatic_run_0+0x2c0>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	dd14      	ble.n	8000b1e <fsm_automatic_run_0+0xfe>
				setTimer2(1000) ;
 8000af4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000af8:	f000 ff2e 	bl	8001958 <setTimer2>
				counter-- ;
 8000afc:	4b76      	ldr	r3, [pc, #472]	; (8000cd8 <fsm_automatic_run_0+0x2b8>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	3b01      	subs	r3, #1
 8000b02:	4a75      	ldr	r2, [pc, #468]	; (8000cd8 <fsm_automatic_run_0+0x2b8>)
 8000b04:	6013      	str	r3, [r2, #0]
				if(counter < 0 ) counter = 0 ;
 8000b06:	4b74      	ldr	r3, [pc, #464]	; (8000cd8 <fsm_automatic_run_0+0x2b8>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	da02      	bge.n	8000b14 <fsm_automatic_run_0+0xf4>
 8000b0e:	4b72      	ldr	r3, [pc, #456]	; (8000cd8 <fsm_automatic_run_0+0x2b8>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	601a      	str	r2, [r3, #0]
				bufferMode(counter ) ;
 8000b14:	4b70      	ldr	r3, [pc, #448]	; (8000cd8 <fsm_automatic_run_0+0x2b8>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f001 f8df 	bl	8001cdc <bufferMode>
			if(timer3_flag >= 1){
 8000b1e:	4b71      	ldr	r3, [pc, #452]	; (8000ce4 <fsm_automatic_run_0+0x2c4>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	f340 80cc 	ble.w	8000cc0 <fsm_automatic_run_0+0x2a0>
				setTimer3(500);
 8000b28:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000b2c:	f000 fef8 	bl	8001920 <setTimer3>
				if(i > 1) i = 0 ;
 8000b30:	4b6d      	ldr	r3, [pc, #436]	; (8000ce8 <fsm_automatic_run_0+0x2c8>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	2b01      	cmp	r3, #1
 8000b36:	dd02      	ble.n	8000b3e <fsm_automatic_run_0+0x11e>
 8000b38:	4b6b      	ldr	r3, [pc, #428]	; (8000ce8 <fsm_automatic_run_0+0x2c8>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	601a      	str	r2, [r3, #0]
				update_mode(i++) ;
 8000b3e:	4b6a      	ldr	r3, [pc, #424]	; (8000ce8 <fsm_automatic_run_0+0x2c8>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	1c5a      	adds	r2, r3, #1
 8000b44:	4968      	ldr	r1, [pc, #416]	; (8000ce8 <fsm_automatic_run_0+0x2c8>)
 8000b46:	600a      	str	r2, [r1, #0]
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f001 f90d 	bl	8001d68 <update_mode>
			break;
 8000b4e:	e0b7      	b.n	8000cc0 <fsm_automatic_run_0+0x2a0>
			HAL_GPIO_WritePin(RED1, Pin_RED1, SET);
 8000b50:	2201      	movs	r2, #1
 8000b52:	2140      	movs	r1, #64	; 0x40
 8000b54:	485f      	ldr	r0, [pc, #380]	; (8000cd4 <fsm_automatic_run_0+0x2b4>)
 8000b56:	f001 fc62 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(AMBER1, Pin_AMBER1, RESET);
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	2180      	movs	r1, #128	; 0x80
 8000b5e:	485d      	ldr	r0, [pc, #372]	; (8000cd4 <fsm_automatic_run_0+0x2b4>)
 8000b60:	f001 fc5d 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN1, Pin_GREEN1, SET);
 8000b64:	2201      	movs	r2, #1
 8000b66:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b6a:	485a      	ldr	r0, [pc, #360]	; (8000cd4 <fsm_automatic_run_0+0x2b4>)
 8000b6c:	f001 fc57 	bl	800241e <HAL_GPIO_WritePin>
			if(timer1_flag == 1){
 8000b70:	4b5a      	ldr	r3, [pc, #360]	; (8000cdc <fsm_automatic_run_0+0x2bc>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	2b01      	cmp	r3, #1
 8000b76:	d115      	bne.n	8000ba4 <fsm_automatic_run_0+0x184>
				status_traffic_0 = AUTO_RED ; // chuyen sang den DO
 8000b78:	4b55      	ldr	r3, [pc, #340]	; (8000cd0 <fsm_automatic_run_0+0x2b0>)
 8000b7a:	221f      	movs	r2, #31
 8000b7c:	601a      	str	r2, [r3, #0]
				setTimer1(5000);
 8000b7e:	f241 3088 	movw	r0, #5000	; 0x1388
 8000b82:	f000 ff05 	bl	8001990 <setTimer1>
				setTimer2(1000) ;
 8000b86:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b8a:	f000 fee5 	bl	8001958 <setTimer2>
				setTimer3(100) ;
 8000b8e:	2064      	movs	r0, #100	; 0x64
 8000b90:	f000 fec6 	bl	8001920 <setTimer3>
				counter =  5 - 1 ;
 8000b94:	4b50      	ldr	r3, [pc, #320]	; (8000cd8 <fsm_automatic_run_0+0x2b8>)
 8000b96:	2204      	movs	r2, #4
 8000b98:	601a      	str	r2, [r3, #0]
				bufferMode(counter ) ;
 8000b9a:	4b4f      	ldr	r3, [pc, #316]	; (8000cd8 <fsm_automatic_run_0+0x2b8>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f001 f89c 	bl	8001cdc <bufferMode>
			if(timer2_flag >= 1){
 8000ba4:	4b4e      	ldr	r3, [pc, #312]	; (8000ce0 <fsm_automatic_run_0+0x2c0>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	dd14      	ble.n	8000bd6 <fsm_automatic_run_0+0x1b6>
				setTimer2(1000) ;
 8000bac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bb0:	f000 fed2 	bl	8001958 <setTimer2>
				counter-- ;
 8000bb4:	4b48      	ldr	r3, [pc, #288]	; (8000cd8 <fsm_automatic_run_0+0x2b8>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	3b01      	subs	r3, #1
 8000bba:	4a47      	ldr	r2, [pc, #284]	; (8000cd8 <fsm_automatic_run_0+0x2b8>)
 8000bbc:	6013      	str	r3, [r2, #0]
				if(counter < 0 ) counter = 0 ;
 8000bbe:	4b46      	ldr	r3, [pc, #280]	; (8000cd8 <fsm_automatic_run_0+0x2b8>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	da02      	bge.n	8000bcc <fsm_automatic_run_0+0x1ac>
 8000bc6:	4b44      	ldr	r3, [pc, #272]	; (8000cd8 <fsm_automatic_run_0+0x2b8>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	601a      	str	r2, [r3, #0]
				bufferMode(counter ) ;
 8000bcc:	4b42      	ldr	r3, [pc, #264]	; (8000cd8 <fsm_automatic_run_0+0x2b8>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f001 f883 	bl	8001cdc <bufferMode>
			if(timer3_flag >= 1){
 8000bd6:	4b43      	ldr	r3, [pc, #268]	; (8000ce4 <fsm_automatic_run_0+0x2c4>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	dd72      	ble.n	8000cc4 <fsm_automatic_run_0+0x2a4>
				setTimer3(500);
 8000bde:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000be2:	f000 fe9d 	bl	8001920 <setTimer3>
				if(i > 1) i = 0 ;
 8000be6:	4b40      	ldr	r3, [pc, #256]	; (8000ce8 <fsm_automatic_run_0+0x2c8>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	2b01      	cmp	r3, #1
 8000bec:	dd02      	ble.n	8000bf4 <fsm_automatic_run_0+0x1d4>
 8000bee:	4b3e      	ldr	r3, [pc, #248]	; (8000ce8 <fsm_automatic_run_0+0x2c8>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	601a      	str	r2, [r3, #0]
				update_mode(i++) ;
 8000bf4:	4b3c      	ldr	r3, [pc, #240]	; (8000ce8 <fsm_automatic_run_0+0x2c8>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	1c5a      	adds	r2, r3, #1
 8000bfa:	493b      	ldr	r1, [pc, #236]	; (8000ce8 <fsm_automatic_run_0+0x2c8>)
 8000bfc:	600a      	str	r2, [r1, #0]
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f001 f8b2 	bl	8001d68 <update_mode>
			break;
 8000c04:	e05e      	b.n	8000cc4 <fsm_automatic_run_0+0x2a4>
			HAL_GPIO_WritePin(RED1, Pin_RED1, SET);
 8000c06:	2201      	movs	r2, #1
 8000c08:	2140      	movs	r1, #64	; 0x40
 8000c0a:	4832      	ldr	r0, [pc, #200]	; (8000cd4 <fsm_automatic_run_0+0x2b4>)
 8000c0c:	f001 fc07 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(AMBER1, Pin_AMBER1, SET);
 8000c10:	2201      	movs	r2, #1
 8000c12:	2180      	movs	r1, #128	; 0x80
 8000c14:	482f      	ldr	r0, [pc, #188]	; (8000cd4 <fsm_automatic_run_0+0x2b4>)
 8000c16:	f001 fc02 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN1, Pin_GREEN1, RESET);
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c20:	482c      	ldr	r0, [pc, #176]	; (8000cd4 <fsm_automatic_run_0+0x2b4>)
 8000c22:	f001 fbfc 	bl	800241e <HAL_GPIO_WritePin>
			if(timer1_flag == 1){
 8000c26:	4b2d      	ldr	r3, [pc, #180]	; (8000cdc <fsm_automatic_run_0+0x2bc>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	2b01      	cmp	r3, #1
 8000c2c:	d115      	bne.n	8000c5a <fsm_automatic_run_0+0x23a>
				status_traffic_0 = AUTO_YELLOW ; // chuyen sang den VANG
 8000c2e:	4b28      	ldr	r3, [pc, #160]	; (8000cd0 <fsm_automatic_run_0+0x2b0>)
 8000c30:	2220      	movs	r2, #32
 8000c32:	601a      	str	r2, [r3, #0]
				setTimer1(2000);
 8000c34:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000c38:	f000 feaa 	bl	8001990 <setTimer1>
				setTimer2(1000) ;
 8000c3c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c40:	f000 fe8a 	bl	8001958 <setTimer2>
				setTimer3(100) ;
 8000c44:	2064      	movs	r0, #100	; 0x64
 8000c46:	f000 fe6b 	bl	8001920 <setTimer3>
				counter =  2 - 1 ;
 8000c4a:	4b23      	ldr	r3, [pc, #140]	; (8000cd8 <fsm_automatic_run_0+0x2b8>)
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	601a      	str	r2, [r3, #0]
				bufferMode(counter ) ;
 8000c50:	4b21      	ldr	r3, [pc, #132]	; (8000cd8 <fsm_automatic_run_0+0x2b8>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4618      	mov	r0, r3
 8000c56:	f001 f841 	bl	8001cdc <bufferMode>
			if(timer2_flag >= 1){
 8000c5a:	4b21      	ldr	r3, [pc, #132]	; (8000ce0 <fsm_automatic_run_0+0x2c0>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	dd14      	ble.n	8000c8c <fsm_automatic_run_0+0x26c>
				setTimer2(1000) ;
 8000c62:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c66:	f000 fe77 	bl	8001958 <setTimer2>
				counter-- ;
 8000c6a:	4b1b      	ldr	r3, [pc, #108]	; (8000cd8 <fsm_automatic_run_0+0x2b8>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	3b01      	subs	r3, #1
 8000c70:	4a19      	ldr	r2, [pc, #100]	; (8000cd8 <fsm_automatic_run_0+0x2b8>)
 8000c72:	6013      	str	r3, [r2, #0]
				if(counter < 0 ) counter = 0 ;
 8000c74:	4b18      	ldr	r3, [pc, #96]	; (8000cd8 <fsm_automatic_run_0+0x2b8>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	da02      	bge.n	8000c82 <fsm_automatic_run_0+0x262>
 8000c7c:	4b16      	ldr	r3, [pc, #88]	; (8000cd8 <fsm_automatic_run_0+0x2b8>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	601a      	str	r2, [r3, #0]
				bufferMode(counter ) ;
 8000c82:	4b15      	ldr	r3, [pc, #84]	; (8000cd8 <fsm_automatic_run_0+0x2b8>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	4618      	mov	r0, r3
 8000c88:	f001 f828 	bl	8001cdc <bufferMode>
			if(timer3_flag >= 1){
 8000c8c:	4b15      	ldr	r3, [pc, #84]	; (8000ce4 <fsm_automatic_run_0+0x2c4>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	dd19      	ble.n	8000cc8 <fsm_automatic_run_0+0x2a8>
				setTimer3(500);
 8000c94:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c98:	f000 fe42 	bl	8001920 <setTimer3>
				if(i > 1) i = 0 ;
 8000c9c:	4b12      	ldr	r3, [pc, #72]	; (8000ce8 <fsm_automatic_run_0+0x2c8>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	2b01      	cmp	r3, #1
 8000ca2:	dd02      	ble.n	8000caa <fsm_automatic_run_0+0x28a>
 8000ca4:	4b10      	ldr	r3, [pc, #64]	; (8000ce8 <fsm_automatic_run_0+0x2c8>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	601a      	str	r2, [r3, #0]
				update_mode(i++) ;
 8000caa:	4b0f      	ldr	r3, [pc, #60]	; (8000ce8 <fsm_automatic_run_0+0x2c8>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	1c5a      	adds	r2, r3, #1
 8000cb0:	490d      	ldr	r1, [pc, #52]	; (8000ce8 <fsm_automatic_run_0+0x2c8>)
 8000cb2:	600a      	str	r2, [r1, #0]
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f001 f857 	bl	8001d68 <update_mode>
			break;
 8000cba:	e005      	b.n	8000cc8 <fsm_automatic_run_0+0x2a8>
			break;
 8000cbc:	bf00      	nop
 8000cbe:	e004      	b.n	8000cca <fsm_automatic_run_0+0x2aa>
			break;
 8000cc0:	bf00      	nop
 8000cc2:	e002      	b.n	8000cca <fsm_automatic_run_0+0x2aa>
			break;
 8000cc4:	bf00      	nop
 8000cc6:	e000      	b.n	8000cca <fsm_automatic_run_0+0x2aa>
			break;
 8000cc8:	bf00      	nop
	}
}
 8000cca:	bf00      	nop
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	2000008c 	.word	0x2000008c
 8000cd4:	40010800 	.word	0x40010800
 8000cd8:	20000088 	.word	0x20000088
 8000cdc:	200000a0 	.word	0x200000a0
 8000ce0:	200000a8 	.word	0x200000a8
 8000ce4:	200000b0 	.word	0x200000b0
 8000ce8:	20000094 	.word	0x20000094

08000cec <fsm_automatic_run_1>:

void fsm_automatic_run_1(){
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
	switch (status_traffic_1) {
 8000cf0:	4bae      	ldr	r3, [pc, #696]	; (8000fac <fsm_automatic_run_1+0x2c0>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	2b21      	cmp	r3, #33	; 0x21
 8000cf6:	f000 80f2 	beq.w	8000ede <fsm_automatic_run_1+0x1f2>
 8000cfa:	2b21      	cmp	r3, #33	; 0x21
 8000cfc:	f300 814c 	bgt.w	8000f98 <fsm_automatic_run_1+0x2ac>
 8000d00:	2b20      	cmp	r3, #32
 8000d02:	f000 808f 	beq.w	8000e24 <fsm_automatic_run_1+0x138>
 8000d06:	2b20      	cmp	r3, #32
 8000d08:	f300 8146 	bgt.w	8000f98 <fsm_automatic_run_1+0x2ac>
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d002      	beq.n	8000d16 <fsm_automatic_run_1+0x2a>
 8000d10:	2b1f      	cmp	r3, #31
 8000d12:	d029      	beq.n	8000d68 <fsm_automatic_run_1+0x7c>
				if(index1 > 1) index1 = 0 ;
				update_value(index1++) ;
			}
			break;
		default:
			break;
 8000d14:	e140      	b.n	8000f98 <fsm_automatic_run_1+0x2ac>
			HAL_GPIO_WritePin(RED2, Pin_RED2, SET);
 8000d16:	2201      	movs	r2, #1
 8000d18:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d1c:	48a4      	ldr	r0, [pc, #656]	; (8000fb0 <fsm_automatic_run_1+0x2c4>)
 8000d1e:	f001 fb7e 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(AMBER2, Pin_AMBER2, SET);
 8000d22:	2201      	movs	r2, #1
 8000d24:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d28:	48a1      	ldr	r0, [pc, #644]	; (8000fb0 <fsm_automatic_run_1+0x2c4>)
 8000d2a:	f001 fb78 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN2, Pin_GREEN2, SET);
 8000d2e:	2201      	movs	r2, #1
 8000d30:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d34:	489e      	ldr	r0, [pc, #632]	; (8000fb0 <fsm_automatic_run_1+0x2c4>)
 8000d36:	f001 fb72 	bl	800241e <HAL_GPIO_WritePin>
			status_traffic_1 = AUTO_GREEN;
 8000d3a:	4b9c      	ldr	r3, [pc, #624]	; (8000fac <fsm_automatic_run_1+0x2c0>)
 8000d3c:	2221      	movs	r2, #33	; 0x21
 8000d3e:	601a      	str	r2, [r3, #0]
			setTimer4(3000);
 8000d40:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000d44:	f000 fdd0 	bl	80018e8 <setTimer4>
			setTimer5(1000);
 8000d48:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d4c:	f000 fdb0 	bl	80018b0 <setTimer5>
			setTimer6(100);
 8000d50:	2064      	movs	r0, #100	; 0x64
 8000d52:	f000 fd91 	bl	8001878 <setTimer6>
			value = 3 ;
 8000d56:	4b97      	ldr	r3, [pc, #604]	; (8000fb4 <fsm_automatic_run_1+0x2c8>)
 8000d58:	2203      	movs	r2, #3
 8000d5a:	601a      	str	r2, [r3, #0]
			bufferValue(value);
 8000d5c:	4b95      	ldr	r3, [pc, #596]	; (8000fb4 <fsm_automatic_run_1+0x2c8>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4618      	mov	r0, r3
 8000d62:	f000 ff8d 	bl	8001c80 <bufferValue>
			break;
 8000d66:	e11e      	b.n	8000fa6 <fsm_automatic_run_1+0x2ba>
			HAL_GPIO_WritePin(RED2, Pin_RED2, RESET);
 8000d68:	2200      	movs	r2, #0
 8000d6a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d6e:	4890      	ldr	r0, [pc, #576]	; (8000fb0 <fsm_automatic_run_1+0x2c4>)
 8000d70:	f001 fb55 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(AMBER2, Pin_AMBER2, SET);
 8000d74:	2201      	movs	r2, #1
 8000d76:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d7a:	488d      	ldr	r0, [pc, #564]	; (8000fb0 <fsm_automatic_run_1+0x2c4>)
 8000d7c:	f001 fb4f 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN2, Pin_GREEN2, SET);
 8000d80:	2201      	movs	r2, #1
 8000d82:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d86:	488a      	ldr	r0, [pc, #552]	; (8000fb0 <fsm_automatic_run_1+0x2c4>)
 8000d88:	f001 fb49 	bl	800241e <HAL_GPIO_WritePin>
			if(timer4_flag >= 1){
 8000d8c:	4b8a      	ldr	r3, [pc, #552]	; (8000fb8 <fsm_automatic_run_1+0x2cc>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	dd15      	ble.n	8000dc0 <fsm_automatic_run_1+0xd4>
				status_traffic_1 = AUTO_GREEN; // chuyen sang den xanh
 8000d94:	4b85      	ldr	r3, [pc, #532]	; (8000fac <fsm_automatic_run_1+0x2c0>)
 8000d96:	2221      	movs	r2, #33	; 0x21
 8000d98:	601a      	str	r2, [r3, #0]
				setTimer4(3000); // thoi gian den xanh
 8000d9a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000d9e:	f000 fda3 	bl	80018e8 <setTimer4>
				setTimer5(1000);
 8000da2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000da6:	f000 fd83 	bl	80018b0 <setTimer5>
				setTimer6(100);
 8000daa:	2064      	movs	r0, #100	; 0x64
 8000dac:	f000 fd64 	bl	8001878 <setTimer6>
				value = 3 ;
 8000db0:	4b80      	ldr	r3, [pc, #512]	; (8000fb4 <fsm_automatic_run_1+0x2c8>)
 8000db2:	2203      	movs	r2, #3
 8000db4:	601a      	str	r2, [r3, #0]
				bufferValue(value);
 8000db6:	4b7f      	ldr	r3, [pc, #508]	; (8000fb4 <fsm_automatic_run_1+0x2c8>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f000 ff60 	bl	8001c80 <bufferValue>
			if(timer5_flag >= 1){
 8000dc0:	4b7e      	ldr	r3, [pc, #504]	; (8000fbc <fsm_automatic_run_1+0x2d0>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	dd14      	ble.n	8000df2 <fsm_automatic_run_1+0x106>
				setTimer5(1000) ;
 8000dc8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000dcc:	f000 fd70 	bl	80018b0 <setTimer5>
				value--;
 8000dd0:	4b78      	ldr	r3, [pc, #480]	; (8000fb4 <fsm_automatic_run_1+0x2c8>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	3b01      	subs	r3, #1
 8000dd6:	4a77      	ldr	r2, [pc, #476]	; (8000fb4 <fsm_automatic_run_1+0x2c8>)
 8000dd8:	6013      	str	r3, [r2, #0]
				if(value < 0 ) value = 0 ;
 8000dda:	4b76      	ldr	r3, [pc, #472]	; (8000fb4 <fsm_automatic_run_1+0x2c8>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	da02      	bge.n	8000de8 <fsm_automatic_run_1+0xfc>
 8000de2:	4b74      	ldr	r3, [pc, #464]	; (8000fb4 <fsm_automatic_run_1+0x2c8>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	601a      	str	r2, [r3, #0]
				bufferValue(value);
 8000de8:	4b72      	ldr	r3, [pc, #456]	; (8000fb4 <fsm_automatic_run_1+0x2c8>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4618      	mov	r0, r3
 8000dee:	f000 ff47 	bl	8001c80 <bufferValue>
			if(timer6_flag >= 1){
 8000df2:	4b73      	ldr	r3, [pc, #460]	; (8000fc0 <fsm_automatic_run_1+0x2d4>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	f340 80d0 	ble.w	8000f9c <fsm_automatic_run_1+0x2b0>
				setTimer6(500) ;
 8000dfc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e00:	f000 fd3a 	bl	8001878 <setTimer6>
				if(index1 > 1) index1 = 0 ;
 8000e04:	4b6f      	ldr	r3, [pc, #444]	; (8000fc4 <fsm_automatic_run_1+0x2d8>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	2b01      	cmp	r3, #1
 8000e0a:	dd02      	ble.n	8000e12 <fsm_automatic_run_1+0x126>
 8000e0c:	4b6d      	ldr	r3, [pc, #436]	; (8000fc4 <fsm_automatic_run_1+0x2d8>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	601a      	str	r2, [r3, #0]
				update_value(index1++) ;
 8000e12:	4b6c      	ldr	r3, [pc, #432]	; (8000fc4 <fsm_automatic_run_1+0x2d8>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	1c5a      	adds	r2, r3, #1
 8000e18:	496a      	ldr	r1, [pc, #424]	; (8000fc4 <fsm_automatic_run_1+0x2d8>)
 8000e1a:	600a      	str	r2, [r1, #0]
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f000 ff6f 	bl	8001d00 <update_value>
			break;
 8000e22:	e0bb      	b.n	8000f9c <fsm_automatic_run_1+0x2b0>
			HAL_GPIO_WritePin(RED2, Pin_RED2, SET);
 8000e24:	2201      	movs	r2, #1
 8000e26:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e2a:	4861      	ldr	r0, [pc, #388]	; (8000fb0 <fsm_automatic_run_1+0x2c4>)
 8000e2c:	f001 faf7 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(AMBER2, Pin_AMBER2, RESET);
 8000e30:	2200      	movs	r2, #0
 8000e32:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e36:	485e      	ldr	r0, [pc, #376]	; (8000fb0 <fsm_automatic_run_1+0x2c4>)
 8000e38:	f001 faf1 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN2, Pin_GREEN2, SET);
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e42:	485b      	ldr	r0, [pc, #364]	; (8000fb0 <fsm_automatic_run_1+0x2c4>)
 8000e44:	f001 faeb 	bl	800241e <HAL_GPIO_WritePin>
			if(timer4_flag == 1){
 8000e48:	4b5b      	ldr	r3, [pc, #364]	; (8000fb8 <fsm_automatic_run_1+0x2cc>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	2b01      	cmp	r3, #1
 8000e4e:	d115      	bne.n	8000e7c <fsm_automatic_run_1+0x190>
				status_traffic_1 = AUTO_RED ; // chuyen sang den do
 8000e50:	4b56      	ldr	r3, [pc, #344]	; (8000fac <fsm_automatic_run_1+0x2c0>)
 8000e52:	221f      	movs	r2, #31
 8000e54:	601a      	str	r2, [r3, #0]
				setTimer4(5000); // thoi gian  do
 8000e56:	f241 3088 	movw	r0, #5000	; 0x1388
 8000e5a:	f000 fd45 	bl	80018e8 <setTimer4>
				setTimer5(1000);
 8000e5e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e62:	f000 fd25 	bl	80018b0 <setTimer5>
				setTimer6(100);
 8000e66:	2064      	movs	r0, #100	; 0x64
 8000e68:	f000 fd06 	bl	8001878 <setTimer6>
				value = 5 ;
 8000e6c:	4b51      	ldr	r3, [pc, #324]	; (8000fb4 <fsm_automatic_run_1+0x2c8>)
 8000e6e:	2205      	movs	r2, #5
 8000e70:	601a      	str	r2, [r3, #0]
				bufferValue(value);
 8000e72:	4b50      	ldr	r3, [pc, #320]	; (8000fb4 <fsm_automatic_run_1+0x2c8>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4618      	mov	r0, r3
 8000e78:	f000 ff02 	bl	8001c80 <bufferValue>
			if(timer5_flag >= 1){
 8000e7c:	4b4f      	ldr	r3, [pc, #316]	; (8000fbc <fsm_automatic_run_1+0x2d0>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	dd14      	ble.n	8000eae <fsm_automatic_run_1+0x1c2>
				setTimer5(1000) ;
 8000e84:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e88:	f000 fd12 	bl	80018b0 <setTimer5>
				value--;
 8000e8c:	4b49      	ldr	r3, [pc, #292]	; (8000fb4 <fsm_automatic_run_1+0x2c8>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	3b01      	subs	r3, #1
 8000e92:	4a48      	ldr	r2, [pc, #288]	; (8000fb4 <fsm_automatic_run_1+0x2c8>)
 8000e94:	6013      	str	r3, [r2, #0]
				if(value < 0 ) value = 0 ;
 8000e96:	4b47      	ldr	r3, [pc, #284]	; (8000fb4 <fsm_automatic_run_1+0x2c8>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	da02      	bge.n	8000ea4 <fsm_automatic_run_1+0x1b8>
 8000e9e:	4b45      	ldr	r3, [pc, #276]	; (8000fb4 <fsm_automatic_run_1+0x2c8>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	601a      	str	r2, [r3, #0]
				bufferValue(value);
 8000ea4:	4b43      	ldr	r3, [pc, #268]	; (8000fb4 <fsm_automatic_run_1+0x2c8>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f000 fee9 	bl	8001c80 <bufferValue>
			if(timer6_flag >= 1){
 8000eae:	4b44      	ldr	r3, [pc, #272]	; (8000fc0 <fsm_automatic_run_1+0x2d4>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	dd74      	ble.n	8000fa0 <fsm_automatic_run_1+0x2b4>
				setTimer6(500) ;
 8000eb6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000eba:	f000 fcdd 	bl	8001878 <setTimer6>
				if(index1 > 1) index1 = 0 ;
 8000ebe:	4b41      	ldr	r3, [pc, #260]	; (8000fc4 <fsm_automatic_run_1+0x2d8>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	2b01      	cmp	r3, #1
 8000ec4:	dd02      	ble.n	8000ecc <fsm_automatic_run_1+0x1e0>
 8000ec6:	4b3f      	ldr	r3, [pc, #252]	; (8000fc4 <fsm_automatic_run_1+0x2d8>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	601a      	str	r2, [r3, #0]
				update_value(index1++) ;
 8000ecc:	4b3d      	ldr	r3, [pc, #244]	; (8000fc4 <fsm_automatic_run_1+0x2d8>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	1c5a      	adds	r2, r3, #1
 8000ed2:	493c      	ldr	r1, [pc, #240]	; (8000fc4 <fsm_automatic_run_1+0x2d8>)
 8000ed4:	600a      	str	r2, [r1, #0]
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f000 ff12 	bl	8001d00 <update_value>
			break;
 8000edc:	e060      	b.n	8000fa0 <fsm_automatic_run_1+0x2b4>
			HAL_GPIO_WritePin(RED2, Pin_RED2, SET);
 8000ede:	2201      	movs	r2, #1
 8000ee0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ee4:	4832      	ldr	r0, [pc, #200]	; (8000fb0 <fsm_automatic_run_1+0x2c4>)
 8000ee6:	f001 fa9a 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(AMBER2, Pin_AMBER2, SET);
 8000eea:	2201      	movs	r2, #1
 8000eec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ef0:	482f      	ldr	r0, [pc, #188]	; (8000fb0 <fsm_automatic_run_1+0x2c4>)
 8000ef2:	f001 fa94 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN2, Pin_GREEN2, RESET);
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000efc:	482c      	ldr	r0, [pc, #176]	; (8000fb0 <fsm_automatic_run_1+0x2c4>)
 8000efe:	f001 fa8e 	bl	800241e <HAL_GPIO_WritePin>
			if(timer4_flag == 1){
 8000f02:	4b2d      	ldr	r3, [pc, #180]	; (8000fb8 <fsm_automatic_run_1+0x2cc>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	2b01      	cmp	r3, #1
 8000f08:	d115      	bne.n	8000f36 <fsm_automatic_run_1+0x24a>
				status_traffic_1 = AUTO_YELLOW; // chuyen sang den VANG
 8000f0a:	4b28      	ldr	r3, [pc, #160]	; (8000fac <fsm_automatic_run_1+0x2c0>)
 8000f0c:	2220      	movs	r2, #32
 8000f0e:	601a      	str	r2, [r3, #0]
				setTimer4(2000); // thoi gian den VANG
 8000f10:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000f14:	f000 fce8 	bl	80018e8 <setTimer4>
				setTimer5(1000);
 8000f18:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f1c:	f000 fcc8 	bl	80018b0 <setTimer5>
				setTimer6(100);
 8000f20:	2064      	movs	r0, #100	; 0x64
 8000f22:	f000 fca9 	bl	8001878 <setTimer6>
				value = 2 ;
 8000f26:	4b23      	ldr	r3, [pc, #140]	; (8000fb4 <fsm_automatic_run_1+0x2c8>)
 8000f28:	2202      	movs	r2, #2
 8000f2a:	601a      	str	r2, [r3, #0]
				bufferValue(value);
 8000f2c:	4b21      	ldr	r3, [pc, #132]	; (8000fb4 <fsm_automatic_run_1+0x2c8>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4618      	mov	r0, r3
 8000f32:	f000 fea5 	bl	8001c80 <bufferValue>
			if(timer5_flag >= 1){
 8000f36:	4b21      	ldr	r3, [pc, #132]	; (8000fbc <fsm_automatic_run_1+0x2d0>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	dd14      	ble.n	8000f68 <fsm_automatic_run_1+0x27c>
				setTimer5(1000) ;
 8000f3e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f42:	f000 fcb5 	bl	80018b0 <setTimer5>
				value--;
 8000f46:	4b1b      	ldr	r3, [pc, #108]	; (8000fb4 <fsm_automatic_run_1+0x2c8>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	3b01      	subs	r3, #1
 8000f4c:	4a19      	ldr	r2, [pc, #100]	; (8000fb4 <fsm_automatic_run_1+0x2c8>)
 8000f4e:	6013      	str	r3, [r2, #0]
				if(value < 0 ) value = 0 ;
 8000f50:	4b18      	ldr	r3, [pc, #96]	; (8000fb4 <fsm_automatic_run_1+0x2c8>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	da02      	bge.n	8000f5e <fsm_automatic_run_1+0x272>
 8000f58:	4b16      	ldr	r3, [pc, #88]	; (8000fb4 <fsm_automatic_run_1+0x2c8>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	601a      	str	r2, [r3, #0]
				bufferValue(value);
 8000f5e:	4b15      	ldr	r3, [pc, #84]	; (8000fb4 <fsm_automatic_run_1+0x2c8>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	4618      	mov	r0, r3
 8000f64:	f000 fe8c 	bl	8001c80 <bufferValue>
			if(timer6_flag >= 1){
 8000f68:	4b15      	ldr	r3, [pc, #84]	; (8000fc0 <fsm_automatic_run_1+0x2d4>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	dd19      	ble.n	8000fa4 <fsm_automatic_run_1+0x2b8>
				setTimer6(500) ;
 8000f70:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f74:	f000 fc80 	bl	8001878 <setTimer6>
				if(index1 > 1) index1 = 0 ;
 8000f78:	4b12      	ldr	r3, [pc, #72]	; (8000fc4 <fsm_automatic_run_1+0x2d8>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	2b01      	cmp	r3, #1
 8000f7e:	dd02      	ble.n	8000f86 <fsm_automatic_run_1+0x29a>
 8000f80:	4b10      	ldr	r3, [pc, #64]	; (8000fc4 <fsm_automatic_run_1+0x2d8>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	601a      	str	r2, [r3, #0]
				update_value(index1++) ;
 8000f86:	4b0f      	ldr	r3, [pc, #60]	; (8000fc4 <fsm_automatic_run_1+0x2d8>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	1c5a      	adds	r2, r3, #1
 8000f8c:	490d      	ldr	r1, [pc, #52]	; (8000fc4 <fsm_automatic_run_1+0x2d8>)
 8000f8e:	600a      	str	r2, [r1, #0]
 8000f90:	4618      	mov	r0, r3
 8000f92:	f000 feb5 	bl	8001d00 <update_value>
			break;
 8000f96:	e005      	b.n	8000fa4 <fsm_automatic_run_1+0x2b8>
			break;
 8000f98:	bf00      	nop
 8000f9a:	e004      	b.n	8000fa6 <fsm_automatic_run_1+0x2ba>
			break;
 8000f9c:	bf00      	nop
 8000f9e:	e002      	b.n	8000fa6 <fsm_automatic_run_1+0x2ba>
			break;
 8000fa0:	bf00      	nop
 8000fa2:	e000      	b.n	8000fa6 <fsm_automatic_run_1+0x2ba>
			break;
 8000fa4:	bf00      	nop
	}
}
 8000fa6:	bf00      	nop
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	20000090 	.word	0x20000090
 8000fb0:	40010800 	.word	0x40010800
 8000fb4:	20000080 	.word	0x20000080
 8000fb8:	200000b8 	.word	0x200000b8
 8000fbc:	200000c0 	.word	0x200000c0
 8000fc0:	200000c8 	.word	0x200000c8
 8000fc4:	2000007c 	.word	0x2000007c

08000fc8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fcc:	f000 ff26 	bl	8001e1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fd0:	f000 f82a 	bl	8001028 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fd4:	f000 f8b0 	bl	8001138 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000fd8:	f000 f862 	bl	80010a0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000fdc:	4810      	ldr	r0, [pc, #64]	; (8001020 <main+0x58>)
 8000fde:	f001 fe87 	bl	8002cf0 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
 setTimer1(1000);
 8000fe2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fe6:	f000 fcd3 	bl	8001990 <setTimer1>
 setTimer2(500);
 8000fea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000fee:	f000 fcb3 	bl	8001958 <setTimer2>
 HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET) ;
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	2102      	movs	r1, #2
 8000ff6:	480b      	ldr	r0, [pc, #44]	; (8001024 <main+0x5c>)
 8000ff8:	f001 fa11 	bl	800241e <HAL_GPIO_WritePin>
 HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET) ;
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	2104      	movs	r1, #4
 8001000:	4808      	ldr	r0, [pc, #32]	; (8001024 <main+0x5c>)
 8001002:	f001 fa0c 	bl	800241e <HAL_GPIO_WritePin>
 HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET) ;
 8001006:	2200      	movs	r2, #0
 8001008:	2108      	movs	r1, #8
 800100a:	4806      	ldr	r0, [pc, #24]	; (8001024 <main+0x5c>)
 800100c:	f001 fa07 	bl	800241e <HAL_GPIO_WritePin>
 HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET) ;
 8001010:	2200      	movs	r2, #0
 8001012:	2110      	movs	r1, #16
 8001014:	4803      	ldr	r0, [pc, #12]	; (8001024 <main+0x5c>)
 8001016:	f001 fa02 	bl	800241e <HAL_GPIO_WritePin>


//	  display7SEG_0(num1);
//	  display7SEG_1(num2);
*/
   selection();
 800101a:	f000 f925 	bl	8001268 <selection>
 800101e:	e7fc      	b.n	800101a <main+0x52>
 8001020:	200000fc 	.word	0x200000fc
 8001024:	40010800 	.word	0x40010800

08001028 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b090      	sub	sp, #64	; 0x40
 800102c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800102e:	f107 0318 	add.w	r3, r7, #24
 8001032:	2228      	movs	r2, #40	; 0x28
 8001034:	2100      	movs	r1, #0
 8001036:	4618      	mov	r0, r3
 8001038:	f002 fa12 	bl	8003460 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800103c:	1d3b      	adds	r3, r7, #4
 800103e:	2200      	movs	r2, #0
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	605a      	str	r2, [r3, #4]
 8001044:	609a      	str	r2, [r3, #8]
 8001046:	60da      	str	r2, [r3, #12]
 8001048:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800104a:	2302      	movs	r3, #2
 800104c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800104e:	2301      	movs	r3, #1
 8001050:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001052:	2310      	movs	r3, #16
 8001054:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001056:	2300      	movs	r3, #0
 8001058:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800105a:	f107 0318 	add.w	r3, r7, #24
 800105e:	4618      	mov	r0, r3
 8001060:	f001 fa0e 	bl	8002480 <HAL_RCC_OscConfig>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800106a:	f000 f8ef 	bl	800124c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800106e:	230f      	movs	r3, #15
 8001070:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001072:	2300      	movs	r3, #0
 8001074:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001076:	2300      	movs	r3, #0
 8001078:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800107a:	2300      	movs	r3, #0
 800107c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800107e:	2300      	movs	r3, #0
 8001080:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001082:	1d3b      	adds	r3, r7, #4
 8001084:	2100      	movs	r1, #0
 8001086:	4618      	mov	r0, r3
 8001088:	f001 fc7a 	bl	8002980 <HAL_RCC_ClockConfig>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001092:	f000 f8db 	bl	800124c <Error_Handler>
  }
}
 8001096:	bf00      	nop
 8001098:	3740      	adds	r7, #64	; 0x40
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
	...

080010a0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b086      	sub	sp, #24
 80010a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010a6:	f107 0308 	add.w	r3, r7, #8
 80010aa:	2200      	movs	r2, #0
 80010ac:	601a      	str	r2, [r3, #0]
 80010ae:	605a      	str	r2, [r3, #4]
 80010b0:	609a      	str	r2, [r3, #8]
 80010b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010b4:	463b      	mov	r3, r7
 80010b6:	2200      	movs	r2, #0
 80010b8:	601a      	str	r2, [r3, #0]
 80010ba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010bc:	4b1d      	ldr	r3, [pc, #116]	; (8001134 <MX_TIM2_Init+0x94>)
 80010be:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010c2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80010c4:	4b1b      	ldr	r3, [pc, #108]	; (8001134 <MX_TIM2_Init+0x94>)
 80010c6:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80010ca:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010cc:	4b19      	ldr	r3, [pc, #100]	; (8001134 <MX_TIM2_Init+0x94>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80010d2:	4b18      	ldr	r3, [pc, #96]	; (8001134 <MX_TIM2_Init+0x94>)
 80010d4:	2209      	movs	r2, #9
 80010d6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010d8:	4b16      	ldr	r3, [pc, #88]	; (8001134 <MX_TIM2_Init+0x94>)
 80010da:	2200      	movs	r2, #0
 80010dc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010de:	4b15      	ldr	r3, [pc, #84]	; (8001134 <MX_TIM2_Init+0x94>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80010e4:	4813      	ldr	r0, [pc, #76]	; (8001134 <MX_TIM2_Init+0x94>)
 80010e6:	f001 fdb3 	bl	8002c50 <HAL_TIM_Base_Init>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80010f0:	f000 f8ac 	bl	800124c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010f8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010fa:	f107 0308 	add.w	r3, r7, #8
 80010fe:	4619      	mov	r1, r3
 8001100:	480c      	ldr	r0, [pc, #48]	; (8001134 <MX_TIM2_Init+0x94>)
 8001102:	f001 ff49 	bl	8002f98 <HAL_TIM_ConfigClockSource>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800110c:	f000 f89e 	bl	800124c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001110:	2300      	movs	r3, #0
 8001112:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001114:	2300      	movs	r3, #0
 8001116:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001118:	463b      	mov	r3, r7
 800111a:	4619      	mov	r1, r3
 800111c:	4805      	ldr	r0, [pc, #20]	; (8001134 <MX_TIM2_Init+0x94>)
 800111e:	f002 f911 	bl	8003344 <HAL_TIMEx_MasterConfigSynchronization>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001128:	f000 f890 	bl	800124c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800112c:	bf00      	nop
 800112e:	3718      	adds	r7, #24
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	200000fc 	.word	0x200000fc

08001138 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b088      	sub	sp, #32
 800113c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113e:	f107 0310 	add.w	r3, r7, #16
 8001142:	2200      	movs	r2, #0
 8001144:	601a      	str	r2, [r3, #0]
 8001146:	605a      	str	r2, [r3, #4]
 8001148:	609a      	str	r2, [r3, #8]
 800114a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800114c:	4b35      	ldr	r3, [pc, #212]	; (8001224 <MX_GPIO_Init+0xec>)
 800114e:	699b      	ldr	r3, [r3, #24]
 8001150:	4a34      	ldr	r2, [pc, #208]	; (8001224 <MX_GPIO_Init+0xec>)
 8001152:	f043 0310 	orr.w	r3, r3, #16
 8001156:	6193      	str	r3, [r2, #24]
 8001158:	4b32      	ldr	r3, [pc, #200]	; (8001224 <MX_GPIO_Init+0xec>)
 800115a:	699b      	ldr	r3, [r3, #24]
 800115c:	f003 0310 	and.w	r3, r3, #16
 8001160:	60fb      	str	r3, [r7, #12]
 8001162:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001164:	4b2f      	ldr	r3, [pc, #188]	; (8001224 <MX_GPIO_Init+0xec>)
 8001166:	699b      	ldr	r3, [r3, #24]
 8001168:	4a2e      	ldr	r2, [pc, #184]	; (8001224 <MX_GPIO_Init+0xec>)
 800116a:	f043 0304 	orr.w	r3, r3, #4
 800116e:	6193      	str	r3, [r2, #24]
 8001170:	4b2c      	ldr	r3, [pc, #176]	; (8001224 <MX_GPIO_Init+0xec>)
 8001172:	699b      	ldr	r3, [r3, #24]
 8001174:	f003 0304 	and.w	r3, r3, #4
 8001178:	60bb      	str	r3, [r7, #8]
 800117a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800117c:	4b29      	ldr	r3, [pc, #164]	; (8001224 <MX_GPIO_Init+0xec>)
 800117e:	699b      	ldr	r3, [r3, #24]
 8001180:	4a28      	ldr	r2, [pc, #160]	; (8001224 <MX_GPIO_Init+0xec>)
 8001182:	f043 0308 	orr.w	r3, r3, #8
 8001186:	6193      	str	r3, [r2, #24]
 8001188:	4b26      	ldr	r3, [pc, #152]	; (8001224 <MX_GPIO_Init+0xec>)
 800118a:	699b      	ldr	r3, [r3, #24]
 800118c:	f003 0308 	and.w	r3, r3, #8
 8001190:	607b      	str	r3, [r7, #4]
 8001192:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 8001194:	2200      	movs	r2, #0
 8001196:	f640 71fe 	movw	r1, #4094	; 0xffe
 800119a:	4823      	ldr	r0, [pc, #140]	; (8001228 <MX_GPIO_Init+0xf0>)
 800119c:	f001 f93f 	bl	800241e <HAL_GPIO_WritePin>
                          |LED_RED_Pin|R1_Pin|A1_Pin|G1_Pin
                          |R2_Pin|A2_Pin|G2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_1_Pin
 80011a0:	2200      	movs	r2, #0
 80011a2:	f643 71ff 	movw	r1, #16383	; 0x3fff
 80011a6:	4821      	ldr	r0, [pc, #132]	; (800122c <MX_GPIO_Init+0xf4>)
 80011a8:	f001 f939 	bl	800241e <HAL_GPIO_WritePin>
                          |SEG4_1_Pin|SEG5_1_Pin|SEG6_1_Pin|SEG3_Pin
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin|SEG0_1_Pin
                          |SEG1_1_Pin|SEG2_1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : Mode_controller_Pin count_value_Pin */
  GPIO_InitStruct.Pin = Mode_controller_Pin|count_value_Pin;
 80011ac:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80011b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011b2:	2300      	movs	r3, #0
 80011b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011b6:	2301      	movs	r3, #1
 80011b8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011ba:	f107 0310 	add.w	r3, r7, #16
 80011be:	4619      	mov	r1, r3
 80011c0:	481b      	ldr	r0, [pc, #108]	; (8001230 <MX_GPIO_Init+0xf8>)
 80011c2:	f000 ff9b 	bl	80020fc <HAL_GPIO_Init>

  /*Configure GPIO pins : EN0_Pin EN1_Pin EN2_Pin EN3_Pin
                           LED_RED_Pin R1_Pin A1_Pin G1_Pin
                           R2_Pin A2_Pin G2_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 80011c6:	f640 73fe 	movw	r3, #4094	; 0xffe
 80011ca:	613b      	str	r3, [r7, #16]
                          |LED_RED_Pin|R1_Pin|A1_Pin|G1_Pin
                          |R2_Pin|A2_Pin|G2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011cc:	2301      	movs	r3, #1
 80011ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d0:	2300      	movs	r3, #0
 80011d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d4:	2302      	movs	r3, #2
 80011d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d8:	f107 0310 	add.w	r3, r7, #16
 80011dc:	4619      	mov	r1, r3
 80011de:	4812      	ldr	r0, [pc, #72]	; (8001228 <MX_GPIO_Init+0xf0>)
 80011e0:	f000 ff8c 	bl	80020fc <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin SEG3_1_Pin
                           SEG4_1_Pin SEG5_1_Pin SEG6_1_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin SEG0_1_Pin
                           SEG1_1_Pin SEG2_1_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_1_Pin
 80011e4:	f643 73ff 	movw	r3, #16383	; 0x3fff
 80011e8:	613b      	str	r3, [r7, #16]
                          |SEG4_1_Pin|SEG5_1_Pin|SEG6_1_Pin|SEG3_Pin
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin|SEG0_1_Pin
                          |SEG1_1_Pin|SEG2_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ea:	2301      	movs	r3, #1
 80011ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ee:	2300      	movs	r3, #0
 80011f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f2:	2302      	movs	r3, #2
 80011f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f6:	f107 0310 	add.w	r3, r7, #16
 80011fa:	4619      	mov	r1, r3
 80011fc:	480b      	ldr	r0, [pc, #44]	; (800122c <MX_GPIO_Init+0xf4>)
 80011fe:	f000 ff7d 	bl	80020fc <HAL_GPIO_Init>

  /*Configure GPIO pin : set_value_Pin */
  GPIO_InitStruct.Pin = set_value_Pin;
 8001202:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001206:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001208:	2300      	movs	r3, #0
 800120a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800120c:	2301      	movs	r3, #1
 800120e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(set_value_GPIO_Port, &GPIO_InitStruct);
 8001210:	f107 0310 	add.w	r3, r7, #16
 8001214:	4619      	mov	r1, r3
 8001216:	4805      	ldr	r0, [pc, #20]	; (800122c <MX_GPIO_Init+0xf4>)
 8001218:	f000 ff70 	bl	80020fc <HAL_GPIO_Init>

}
 800121c:	bf00      	nop
 800121e:	3720      	adds	r7, #32
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	40021000 	.word	0x40021000
 8001228:	40010800 	.word	0x40010800
 800122c:	40010c00 	.word	0x40010c00
 8001230:	40011000 	.word	0x40011000

08001234 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim){
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
	timerRun();
 800123c:	f000 fbc4 	bl	80019c8 <timerRun>
	getKeyInput();
 8001240:	f7fe ffbe 	bl	80001c0 <getKeyInput>
}
 8001244:	bf00      	nop
 8001246:	3708      	adds	r7, #8
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}

0800124c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001250:	b672      	cpsid	i
}
 8001252:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001254:	e7fe      	b.n	8001254 <Error_Handler+0x8>

08001256 <mode_1>:
#include "mode_selection.h"

// timer 2, tan so quet cua led REDs trong mode 2 3 4
// timer 3 , tan so quet cua led 7 doan

void mode_1(){
 8001256:	b580      	push	{r7, lr}
 8001258:	af00      	add	r7, sp, #0
	fsm_automatic_run_0();
 800125a:	f7ff fbe1 	bl	8000a20 <fsm_automatic_run_0>
	fsm_automatic_run_1();
 800125e:	f7ff fd45 	bl	8000cec <fsm_automatic_run_1>
}
 8001262:	bf00      	nop
 8001264:	bd80      	pop	{r7, pc}
	...

08001268 <selection>:
		setTimer1(500);
		HAL_GPIO_TogglePin(GREEN1, Pin_GREEN1) ;
		HAL_GPIO_TogglePin(GREEN2, Pin_GREEN2) ;
	}
}
void selection(){
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
	switch (status) {
 800126c:	4b93      	ldr	r3, [pc, #588]	; (80014bc <selection+0x254>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	2b03      	cmp	r3, #3
 8001272:	f200 828c 	bhi.w	800178e <selection+0x526>
 8001276:	a201      	add	r2, pc, #4	; (adr r2, 800127c <selection+0x14>)
 8001278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800127c:	0800128d 	.word	0x0800128d
 8001280:	08001327 	.word	0x08001327
 8001284:	080014e9 	.word	0x080014e9
 8001288:	0800167f 	.word	0x0800167f
		case 0:
			mode_1();
 800128c:	f7ff ffe3 	bl	8001256 <mode_1>
			if(is_button_Pressed(0)){
 8001290:	2000      	movs	r0, #0
 8001292:	f7fe ff5b 	bl	800014c <is_button_Pressed>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	f000 827a 	beq.w	8001792 <selection+0x52a>
				status = 1 ;
 800129e:	4b87      	ldr	r3, [pc, #540]	; (80014bc <selection+0x254>)
 80012a0:	2201      	movs	r2, #1
 80012a2:	601a      	str	r2, [r3, #0]
				value = 0 ;
 80012a4:	4b86      	ldr	r3, [pc, #536]	; (80014c0 <selection+0x258>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]
				counter = 1 ;
 80012aa:	4b86      	ldr	r3, [pc, #536]	; (80014c4 <selection+0x25c>)
 80012ac:	2201      	movs	r2, #1
 80012ae:	601a      	str	r2, [r3, #0]
				i = 0 ;
 80012b0:	4b85      	ldr	r3, [pc, #532]	; (80014c8 <selection+0x260>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	601a      	str	r2, [r3, #0]
				i1 = 0 ;
 80012b6:	4b85      	ldr	r3, [pc, #532]	; (80014cc <selection+0x264>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]
				setTimer7(500) ;
 80012bc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012c0:	f000 fabe 	bl	8001840 <setTimer7>
				setTimer9(500) ;
 80012c4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012c8:	f000 fa82 	bl	80017d0 <setTimer9>
				bufferValue(value) ;
 80012cc:	4b7c      	ldr	r3, [pc, #496]	; (80014c0 <selection+0x258>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f000 fcd5 	bl	8001c80 <bufferValue>
				bufferMode(status) ;
 80012d6:	4b79      	ldr	r3, [pc, #484]	; (80014bc <selection+0x254>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4618      	mov	r0, r3
 80012dc:	f000 fcfe 	bl	8001cdc <bufferMode>
				// turn on LED RED and turn off another LEDs
				HAL_GPIO_WritePin(RED1, Pin_RED1, RESET) ;
 80012e0:	2200      	movs	r2, #0
 80012e2:	2140      	movs	r1, #64	; 0x40
 80012e4:	487a      	ldr	r0, [pc, #488]	; (80014d0 <selection+0x268>)
 80012e6:	f001 f89a 	bl	800241e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(RED2, Pin_RED2, RESET) ;
 80012ea:	2200      	movs	r2, #0
 80012ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012f0:	4877      	ldr	r0, [pc, #476]	; (80014d0 <selection+0x268>)
 80012f2:	f001 f894 	bl	800241e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(AMBER1, Pin_AMBER1, SET) ;
 80012f6:	2201      	movs	r2, #1
 80012f8:	2180      	movs	r1, #128	; 0x80
 80012fa:	4875      	ldr	r0, [pc, #468]	; (80014d0 <selection+0x268>)
 80012fc:	f001 f88f 	bl	800241e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(AMBER2, Pin_AMBER2, SET) ;
 8001300:	2201      	movs	r2, #1
 8001302:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001306:	4872      	ldr	r0, [pc, #456]	; (80014d0 <selection+0x268>)
 8001308:	f001 f889 	bl	800241e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN1, Pin_GREEN1, SET) ;
 800130c:	2201      	movs	r2, #1
 800130e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001312:	486f      	ldr	r0, [pc, #444]	; (80014d0 <selection+0x268>)
 8001314:	f001 f883 	bl	800241e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN2, Pin_GREEN2, SET) ;
 8001318:	2201      	movs	r2, #1
 800131a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800131e:	486c      	ldr	r0, [pc, #432]	; (80014d0 <selection+0x268>)
 8001320:	f001 f87d 	bl	800241e <HAL_GPIO_WritePin>
			}
			break;
 8001324:	e235      	b.n	8001792 <selection+0x52a>
		case 1:

			// led 7SEGs
			if(timer9_flag >= 1){
 8001326:	4b6b      	ldr	r3, [pc, #428]	; (80014d4 <selection+0x26c>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	2b00      	cmp	r3, #0
 800132c:	dd21      	ble.n	8001372 <selection+0x10a>
				setTimer9(500);
 800132e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001332:	f000 fa4d 	bl	80017d0 <setTimer9>
				if(i > 1) i = 0 ;
 8001336:	4b64      	ldr	r3, [pc, #400]	; (80014c8 <selection+0x260>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	2b01      	cmp	r3, #1
 800133c:	dd02      	ble.n	8001344 <selection+0xdc>
 800133e:	4b62      	ldr	r3, [pc, #392]	; (80014c8 <selection+0x260>)
 8001340:	2200      	movs	r2, #0
 8001342:	601a      	str	r2, [r3, #0]
				update_mode(i++) ;
 8001344:	4b60      	ldr	r3, [pc, #384]	; (80014c8 <selection+0x260>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	1c5a      	adds	r2, r3, #1
 800134a:	495f      	ldr	r1, [pc, #380]	; (80014c8 <selection+0x260>)
 800134c:	600a      	str	r2, [r1, #0]
 800134e:	4618      	mov	r0, r3
 8001350:	f000 fd0a 	bl	8001d68 <update_mode>
				if(i1 > 1) i1 = 0 ;
 8001354:	4b5d      	ldr	r3, [pc, #372]	; (80014cc <selection+0x264>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	2b01      	cmp	r3, #1
 800135a:	dd02      	ble.n	8001362 <selection+0xfa>
 800135c:	4b5b      	ldr	r3, [pc, #364]	; (80014cc <selection+0x264>)
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
				update_value(i1++) ;
 8001362:	4b5a      	ldr	r3, [pc, #360]	; (80014cc <selection+0x264>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	1c5a      	adds	r2, r3, #1
 8001368:	4958      	ldr	r1, [pc, #352]	; (80014cc <selection+0x264>)
 800136a:	600a      	str	r2, [r1, #0]
 800136c:	4618      	mov	r0, r3
 800136e:	f000 fcc7 	bl	8001d00 <update_value>
			}
			if(timer8_flag >= 1){
 8001372:	4b59      	ldr	r3, [pc, #356]	; (80014d8 <selection+0x270>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	2b00      	cmp	r3, #0
 8001378:	dd0d      	ble.n	8001396 <selection+0x12e>
		//			HAL_GPIO_WritePin(GPIOx, GPIO_Pin, PinState)
				setTimer8(1000);
 800137a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800137e:	f000 fa43 	bl	8001808 <setTimer8>
				counter--;
 8001382:	4b50      	ldr	r3, [pc, #320]	; (80014c4 <selection+0x25c>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	3b01      	subs	r3, #1
 8001388:	4a4e      	ldr	r2, [pc, #312]	; (80014c4 <selection+0x25c>)
 800138a:	6013      	str	r3, [r2, #0]
				bufferValue(counter);
 800138c:	4b4d      	ldr	r3, [pc, #308]	; (80014c4 <selection+0x25c>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4618      	mov	r0, r3
 8001392:	f000 fc75 	bl	8001c80 <bufferValue>
			}

			// toggle led REDs
			if(timer7_flag >= 1){
 8001396:	4b51      	ldr	r3, [pc, #324]	; (80014dc <selection+0x274>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	2b00      	cmp	r3, #0
 800139c:	dd0c      	ble.n	80013b8 <selection+0x150>
				setTimer7(500);
 800139e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013a2:	f000 fa4d 	bl	8001840 <setTimer7>
				HAL_GPIO_TogglePin(RED1, Pin_RED1) ;
 80013a6:	2140      	movs	r1, #64	; 0x40
 80013a8:	4849      	ldr	r0, [pc, #292]	; (80014d0 <selection+0x268>)
 80013aa:	f001 f850 	bl	800244e <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(RED2, Pin_RED2) ;
 80013ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013b2:	4847      	ldr	r0, [pc, #284]	; (80014d0 <selection+0x268>)
 80013b4:	f001 f84b 	bl	800244e <HAL_GPIO_TogglePin>
			}
			// increase a value of counter
			if(is_button_Pressed(1)){
 80013b8:	2001      	movs	r0, #1
 80013ba:	f7fe fec7 	bl	800014c <is_button_Pressed>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d010      	beq.n	80013e6 <selection+0x17e>
				  value++;
 80013c4:	4b3e      	ldr	r3, [pc, #248]	; (80014c0 <selection+0x258>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	3301      	adds	r3, #1
 80013ca:	4a3d      	ldr	r2, [pc, #244]	; (80014c0 <selection+0x258>)
 80013cc:	6013      	str	r3, [r2, #0]
				  if(value > 99) value = 0;
 80013ce:	4b3c      	ldr	r3, [pc, #240]	; (80014c0 <selection+0x258>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	2b63      	cmp	r3, #99	; 0x63
 80013d4:	dd02      	ble.n	80013dc <selection+0x174>
 80013d6:	4b3a      	ldr	r3, [pc, #232]	; (80014c0 <selection+0x258>)
 80013d8:	2200      	movs	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
				  bufferValue(value) ;
 80013dc:	4b38      	ldr	r3, [pc, #224]	; (80014c0 <selection+0x258>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4618      	mov	r0, r3
 80013e2:	f000 fc4d 	bl	8001c80 <bufferValue>
			}
			// set a value of counter then decreased value of counter
			if(is_button_Pressed(2)){
 80013e6:	2002      	movs	r0, #2
 80013e8:	f7fe feb0 	bl	800014c <is_button_Pressed>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d007      	beq.n	8001402 <selection+0x19a>
				counter = value ;
 80013f2:	4b33      	ldr	r3, [pc, #204]	; (80014c0 <selection+0x258>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a33      	ldr	r2, [pc, #204]	; (80014c4 <selection+0x25c>)
 80013f8:	6013      	str	r3, [r2, #0]
				setTimer8(1000) ;
 80013fa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80013fe:	f000 fa03 	bl	8001808 <setTimer8>
			}
			// chuyen trang thai
			if(is_button_Pressed(0)){
 8001402:	2000      	movs	r0, #0
 8001404:	f7fe fea2 	bl	800014c <is_button_Pressed>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d042      	beq.n	8001494 <selection+0x22c>
				status = 2  ;
 800140e:	4b2b      	ldr	r3, [pc, #172]	; (80014bc <selection+0x254>)
 8001410:	2202      	movs	r2, #2
 8001412:	601a      	str	r2, [r3, #0]
				value = 0 ;
 8001414:	4b2a      	ldr	r3, [pc, #168]	; (80014c0 <selection+0x258>)
 8001416:	2200      	movs	r2, #0
 8001418:	601a      	str	r2, [r3, #0]
				counter = 1 ;
 800141a:	4b2a      	ldr	r3, [pc, #168]	; (80014c4 <selection+0x25c>)
 800141c:	2201      	movs	r2, #1
 800141e:	601a      	str	r2, [r3, #0]
				i = 0 ;
 8001420:	4b29      	ldr	r3, [pc, #164]	; (80014c8 <selection+0x260>)
 8001422:	2200      	movs	r2, #0
 8001424:	601a      	str	r2, [r3, #0]
				i1 = 0 ;
 8001426:	4b29      	ldr	r3, [pc, #164]	; (80014cc <selection+0x264>)
 8001428:	2200      	movs	r2, #0
 800142a:	601a      	str	r2, [r3, #0]
				setTimer7(500) ;
 800142c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001430:	f000 fa06 	bl	8001840 <setTimer7>
				setTimer9(500) ;
 8001434:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001438:	f000 f9ca 	bl	80017d0 <setTimer9>
				bufferValue(value) ;
 800143c:	4b20      	ldr	r3, [pc, #128]	; (80014c0 <selection+0x258>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4618      	mov	r0, r3
 8001442:	f000 fc1d 	bl	8001c80 <bufferValue>
				bufferMode(status) ;
 8001446:	4b1d      	ldr	r3, [pc, #116]	; (80014bc <selection+0x254>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4618      	mov	r0, r3
 800144c:	f000 fc46 	bl	8001cdc <bufferMode>
				HAL_GPIO_WritePin(RED1, Pin_RED1, SET) ;
 8001450:	2201      	movs	r2, #1
 8001452:	2140      	movs	r1, #64	; 0x40
 8001454:	481e      	ldr	r0, [pc, #120]	; (80014d0 <selection+0x268>)
 8001456:	f000 ffe2 	bl	800241e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(RED2, Pin_RED2, SET) ;
 800145a:	2201      	movs	r2, #1
 800145c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001460:	481b      	ldr	r0, [pc, #108]	; (80014d0 <selection+0x268>)
 8001462:	f000 ffdc 	bl	800241e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(AMBER1, Pin_AMBER1, RESET) ;
 8001466:	2200      	movs	r2, #0
 8001468:	2180      	movs	r1, #128	; 0x80
 800146a:	4819      	ldr	r0, [pc, #100]	; (80014d0 <selection+0x268>)
 800146c:	f000 ffd7 	bl	800241e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(AMBER2, Pin_AMBER2, RESET) ;
 8001470:	2200      	movs	r2, #0
 8001472:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001476:	4816      	ldr	r0, [pc, #88]	; (80014d0 <selection+0x268>)
 8001478:	f000 ffd1 	bl	800241e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN1, Pin_GREEN1, SET) ;
 800147c:	2201      	movs	r2, #1
 800147e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001482:	4813      	ldr	r0, [pc, #76]	; (80014d0 <selection+0x268>)
 8001484:	f000 ffcb 	bl	800241e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN2, Pin_GREEN2, SET) ;
 8001488:	2201      	movs	r2, #1
 800148a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800148e:	4810      	ldr	r0, [pc, #64]	; (80014d0 <selection+0x268>)
 8001490:	f000 ffc5 	bl	800241e <HAL_GPIO_WritePin>
			}

			if(counter <= 0 ){
 8001494:	4b0b      	ldr	r3, [pc, #44]	; (80014c4 <selection+0x25c>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	2b00      	cmp	r3, #0
 800149a:	f300 817c 	bgt.w	8001796 <selection+0x52e>
				status = 0 ;
 800149e:	4b07      	ldr	r3, [pc, #28]	; (80014bc <selection+0x254>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	601a      	str	r2, [r3, #0]
				status_traffic_0 = INIT;
 80014a4:	4b0e      	ldr	r3, [pc, #56]	; (80014e0 <selection+0x278>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	601a      	str	r2, [r3, #0]
				status_traffic_1 = INIT;
 80014aa:	4b0e      	ldr	r3, [pc, #56]	; (80014e4 <selection+0x27c>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
				bufferMode(status);
 80014b0:	4b02      	ldr	r3, [pc, #8]	; (80014bc <selection+0x254>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f000 fc11 	bl	8001cdc <bufferMode>
			}

			break;
 80014ba:	e16c      	b.n	8001796 <selection+0x52e>
 80014bc:	20000084 	.word	0x20000084
 80014c0:	20000080 	.word	0x20000080
 80014c4:	20000088 	.word	0x20000088
 80014c8:	20000094 	.word	0x20000094
 80014cc:	20000098 	.word	0x20000098
 80014d0:	40010800 	.word	0x40010800
 80014d4:	200000e0 	.word	0x200000e0
 80014d8:	200000d8 	.word	0x200000d8
 80014dc:	200000d0 	.word	0x200000d0
 80014e0:	2000008c 	.word	0x2000008c
 80014e4:	20000090 	.word	0x20000090

	case 2:
		// led 7SEGs
		if(timer9_flag >= 1){
 80014e8:	4bae      	ldr	r3, [pc, #696]	; (80017a4 <selection+0x53c>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	dd21      	ble.n	8001534 <selection+0x2cc>
			setTimer9(500);
 80014f0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014f4:	f000 f96c 	bl	80017d0 <setTimer9>
			if(i > 1) i = 0 ;
 80014f8:	4bab      	ldr	r3, [pc, #684]	; (80017a8 <selection+0x540>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	dd02      	ble.n	8001506 <selection+0x29e>
 8001500:	4ba9      	ldr	r3, [pc, #676]	; (80017a8 <selection+0x540>)
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]
			update_mode(i++) ;
 8001506:	4ba8      	ldr	r3, [pc, #672]	; (80017a8 <selection+0x540>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	1c5a      	adds	r2, r3, #1
 800150c:	49a6      	ldr	r1, [pc, #664]	; (80017a8 <selection+0x540>)
 800150e:	600a      	str	r2, [r1, #0]
 8001510:	4618      	mov	r0, r3
 8001512:	f000 fc29 	bl	8001d68 <update_mode>
			if(i1 > 1) i1 = 0 ;
 8001516:	4ba5      	ldr	r3, [pc, #660]	; (80017ac <selection+0x544>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	2b01      	cmp	r3, #1
 800151c:	dd02      	ble.n	8001524 <selection+0x2bc>
 800151e:	4ba3      	ldr	r3, [pc, #652]	; (80017ac <selection+0x544>)
 8001520:	2200      	movs	r2, #0
 8001522:	601a      	str	r2, [r3, #0]
			update_value(i1++) ;
 8001524:	4ba1      	ldr	r3, [pc, #644]	; (80017ac <selection+0x544>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	1c5a      	adds	r2, r3, #1
 800152a:	49a0      	ldr	r1, [pc, #640]	; (80017ac <selection+0x544>)
 800152c:	600a      	str	r2, [r1, #0]
 800152e:	4618      	mov	r0, r3
 8001530:	f000 fbe6 	bl	8001d00 <update_value>
		}
		if(timer8_flag >= 1){
 8001534:	4b9e      	ldr	r3, [pc, #632]	; (80017b0 <selection+0x548>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	2b00      	cmp	r3, #0
 800153a:	dd0d      	ble.n	8001558 <selection+0x2f0>
			setTimer8(1000);
 800153c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001540:	f000 f962 	bl	8001808 <setTimer8>
			counter--;
 8001544:	4b9b      	ldr	r3, [pc, #620]	; (80017b4 <selection+0x54c>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	3b01      	subs	r3, #1
 800154a:	4a9a      	ldr	r2, [pc, #616]	; (80017b4 <selection+0x54c>)
 800154c:	6013      	str	r3, [r2, #0]
			bufferValue(counter);
 800154e:	4b99      	ldr	r3, [pc, #612]	; (80017b4 <selection+0x54c>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4618      	mov	r0, r3
 8001554:	f000 fb94 	bl	8001c80 <bufferValue>
		}

		// toggle led REDs
		if(timer7_flag >= 1){
 8001558:	4b97      	ldr	r3, [pc, #604]	; (80017b8 <selection+0x550>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	2b00      	cmp	r3, #0
 800155e:	dd0c      	ble.n	800157a <selection+0x312>
			setTimer7(500);
 8001560:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001564:	f000 f96c 	bl	8001840 <setTimer7>
			HAL_GPIO_TogglePin(AMBER1, Pin_AMBER1) ;
 8001568:	2180      	movs	r1, #128	; 0x80
 800156a:	4894      	ldr	r0, [pc, #592]	; (80017bc <selection+0x554>)
 800156c:	f000 ff6f 	bl	800244e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(AMBER2, Pin_AMBER2) ;
 8001570:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001574:	4891      	ldr	r0, [pc, #580]	; (80017bc <selection+0x554>)
 8001576:	f000 ff6a 	bl	800244e <HAL_GPIO_TogglePin>
		}
		// increase a value of counter
		if(is_button_Pressed(1)){
 800157a:	2001      	movs	r0, #1
 800157c:	f7fe fde6 	bl	800014c <is_button_Pressed>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d010      	beq.n	80015a8 <selection+0x340>
			  value++;
 8001586:	4b8e      	ldr	r3, [pc, #568]	; (80017c0 <selection+0x558>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	3301      	adds	r3, #1
 800158c:	4a8c      	ldr	r2, [pc, #560]	; (80017c0 <selection+0x558>)
 800158e:	6013      	str	r3, [r2, #0]
			  if(value > 99) value = 0;
 8001590:	4b8b      	ldr	r3, [pc, #556]	; (80017c0 <selection+0x558>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	2b63      	cmp	r3, #99	; 0x63
 8001596:	dd02      	ble.n	800159e <selection+0x336>
 8001598:	4b89      	ldr	r3, [pc, #548]	; (80017c0 <selection+0x558>)
 800159a:	2200      	movs	r2, #0
 800159c:	601a      	str	r2, [r3, #0]
			  bufferValue(value) ;
 800159e:	4b88      	ldr	r3, [pc, #544]	; (80017c0 <selection+0x558>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4618      	mov	r0, r3
 80015a4:	f000 fb6c 	bl	8001c80 <bufferValue>
		}
		// set a value of counter then decreased value of counter
		if(is_button_Pressed(2)){
 80015a8:	2002      	movs	r0, #2
 80015aa:	f7fe fdcf 	bl	800014c <is_button_Pressed>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d007      	beq.n	80015c4 <selection+0x35c>
			counter = value ;
 80015b4:	4b82      	ldr	r3, [pc, #520]	; (80017c0 <selection+0x558>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a7e      	ldr	r2, [pc, #504]	; (80017b4 <selection+0x54c>)
 80015ba:	6013      	str	r3, [r2, #0]
			setTimer8(1000) ;
 80015bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80015c0:	f000 f922 	bl	8001808 <setTimer8>
		}
		// chuyen trang thai
		if(is_button_Pressed(0)){
 80015c4:	2000      	movs	r0, #0
 80015c6:	f7fe fdc1 	bl	800014c <is_button_Pressed>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d042      	beq.n	8001656 <selection+0x3ee>
			status = 3  ;
 80015d0:	4b7c      	ldr	r3, [pc, #496]	; (80017c4 <selection+0x55c>)
 80015d2:	2203      	movs	r2, #3
 80015d4:	601a      	str	r2, [r3, #0]
			value = 0 ;
 80015d6:	4b7a      	ldr	r3, [pc, #488]	; (80017c0 <selection+0x558>)
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]
			counter = 1 ;
 80015dc:	4b75      	ldr	r3, [pc, #468]	; (80017b4 <selection+0x54c>)
 80015de:	2201      	movs	r2, #1
 80015e0:	601a      	str	r2, [r3, #0]
			i = 0 ;
 80015e2:	4b71      	ldr	r3, [pc, #452]	; (80017a8 <selection+0x540>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	601a      	str	r2, [r3, #0]
			i1 = 0 ;
 80015e8:	4b70      	ldr	r3, [pc, #448]	; (80017ac <selection+0x544>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	601a      	str	r2, [r3, #0]
			setTimer7(500) ;
 80015ee:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80015f2:	f000 f925 	bl	8001840 <setTimer7>
			setTimer9(500) ;
 80015f6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80015fa:	f000 f8e9 	bl	80017d0 <setTimer9>
			bufferValue(value) ;
 80015fe:	4b70      	ldr	r3, [pc, #448]	; (80017c0 <selection+0x558>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4618      	mov	r0, r3
 8001604:	f000 fb3c 	bl	8001c80 <bufferValue>
			bufferMode(status) ;
 8001608:	4b6e      	ldr	r3, [pc, #440]	; (80017c4 <selection+0x55c>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4618      	mov	r0, r3
 800160e:	f000 fb65 	bl	8001cdc <bufferMode>
			HAL_GPIO_WritePin(RED1, Pin_RED1, SET) ;
 8001612:	2201      	movs	r2, #1
 8001614:	2140      	movs	r1, #64	; 0x40
 8001616:	4869      	ldr	r0, [pc, #420]	; (80017bc <selection+0x554>)
 8001618:	f000 ff01 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RED2, Pin_RED2, SET) ;
 800161c:	2201      	movs	r2, #1
 800161e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001622:	4866      	ldr	r0, [pc, #408]	; (80017bc <selection+0x554>)
 8001624:	f000 fefb 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(AMBER1, Pin_AMBER1, SET) ;
 8001628:	2201      	movs	r2, #1
 800162a:	2180      	movs	r1, #128	; 0x80
 800162c:	4863      	ldr	r0, [pc, #396]	; (80017bc <selection+0x554>)
 800162e:	f000 fef6 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(AMBER2, Pin_AMBER2, SET) ;
 8001632:	2201      	movs	r2, #1
 8001634:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001638:	4860      	ldr	r0, [pc, #384]	; (80017bc <selection+0x554>)
 800163a:	f000 fef0 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN1, Pin_GREEN1, RESET) ;
 800163e:	2200      	movs	r2, #0
 8001640:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001644:	485d      	ldr	r0, [pc, #372]	; (80017bc <selection+0x554>)
 8001646:	f000 feea 	bl	800241e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN2, Pin_GREEN2, RESET) ;
 800164a:	2200      	movs	r2, #0
 800164c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001650:	485a      	ldr	r0, [pc, #360]	; (80017bc <selection+0x554>)
 8001652:	f000 fee4 	bl	800241e <HAL_GPIO_WritePin>
		}

		if(counter <= 0 ){
 8001656:	4b57      	ldr	r3, [pc, #348]	; (80017b4 <selection+0x54c>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	2b00      	cmp	r3, #0
 800165c:	f300 809d 	bgt.w	800179a <selection+0x532>
			status = 0 ;
 8001660:	4b58      	ldr	r3, [pc, #352]	; (80017c4 <selection+0x55c>)
 8001662:	2200      	movs	r2, #0
 8001664:	601a      	str	r2, [r3, #0]
			status_traffic_0 = INIT;
 8001666:	4b58      	ldr	r3, [pc, #352]	; (80017c8 <selection+0x560>)
 8001668:	2200      	movs	r2, #0
 800166a:	601a      	str	r2, [r3, #0]
			status_traffic_1 = INIT;
 800166c:	4b57      	ldr	r3, [pc, #348]	; (80017cc <selection+0x564>)
 800166e:	2200      	movs	r2, #0
 8001670:	601a      	str	r2, [r3, #0]
			bufferMode(status);
 8001672:	4b54      	ldr	r3, [pc, #336]	; (80017c4 <selection+0x55c>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4618      	mov	r0, r3
 8001678:	f000 fb30 	bl	8001cdc <bufferMode>
		}

			break;
 800167c:	e08d      	b.n	800179a <selection+0x532>
		case 3:
			// led 7SEGs
			if(timer9_flag >= 1){
 800167e:	4b49      	ldr	r3, [pc, #292]	; (80017a4 <selection+0x53c>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	2b00      	cmp	r3, #0
 8001684:	dd21      	ble.n	80016ca <selection+0x462>
				setTimer9(500);
 8001686:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800168a:	f000 f8a1 	bl	80017d0 <setTimer9>
				if(i > 1) i = 0 ;
 800168e:	4b46      	ldr	r3, [pc, #280]	; (80017a8 <selection+0x540>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	2b01      	cmp	r3, #1
 8001694:	dd02      	ble.n	800169c <selection+0x434>
 8001696:	4b44      	ldr	r3, [pc, #272]	; (80017a8 <selection+0x540>)
 8001698:	2200      	movs	r2, #0
 800169a:	601a      	str	r2, [r3, #0]
				update_mode(i++) ;
 800169c:	4b42      	ldr	r3, [pc, #264]	; (80017a8 <selection+0x540>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	1c5a      	adds	r2, r3, #1
 80016a2:	4941      	ldr	r1, [pc, #260]	; (80017a8 <selection+0x540>)
 80016a4:	600a      	str	r2, [r1, #0]
 80016a6:	4618      	mov	r0, r3
 80016a8:	f000 fb5e 	bl	8001d68 <update_mode>
				if(i1 > 1) i1 = 0 ;
 80016ac:	4b3f      	ldr	r3, [pc, #252]	; (80017ac <selection+0x544>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	dd02      	ble.n	80016ba <selection+0x452>
 80016b4:	4b3d      	ldr	r3, [pc, #244]	; (80017ac <selection+0x544>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	601a      	str	r2, [r3, #0]
				update_value(i1++) ;
 80016ba:	4b3c      	ldr	r3, [pc, #240]	; (80017ac <selection+0x544>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	1c5a      	adds	r2, r3, #1
 80016c0:	493a      	ldr	r1, [pc, #232]	; (80017ac <selection+0x544>)
 80016c2:	600a      	str	r2, [r1, #0]
 80016c4:	4618      	mov	r0, r3
 80016c6:	f000 fb1b 	bl	8001d00 <update_value>
			}
			if(timer8_flag >= 1){
 80016ca:	4b39      	ldr	r3, [pc, #228]	; (80017b0 <selection+0x548>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	dd0d      	ble.n	80016ee <selection+0x486>
				setTimer8(1000);
 80016d2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80016d6:	f000 f897 	bl	8001808 <setTimer8>
				counter--;
 80016da:	4b36      	ldr	r3, [pc, #216]	; (80017b4 <selection+0x54c>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	3b01      	subs	r3, #1
 80016e0:	4a34      	ldr	r2, [pc, #208]	; (80017b4 <selection+0x54c>)
 80016e2:	6013      	str	r3, [r2, #0]
				bufferValue(counter);
 80016e4:	4b33      	ldr	r3, [pc, #204]	; (80017b4 <selection+0x54c>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4618      	mov	r0, r3
 80016ea:	f000 fac9 	bl	8001c80 <bufferValue>
			}

			// toggle led REDs
			if(timer7_flag >= 1){
 80016ee:	4b32      	ldr	r3, [pc, #200]	; (80017b8 <selection+0x550>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	dd0d      	ble.n	8001712 <selection+0x4aa>
				setTimer7(500);
 80016f6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80016fa:	f000 f8a1 	bl	8001840 <setTimer7>
				HAL_GPIO_TogglePin(GREEN1, Pin_GREEN1) ;
 80016fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001702:	482e      	ldr	r0, [pc, #184]	; (80017bc <selection+0x554>)
 8001704:	f000 fea3 	bl	800244e <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(GREEN2, Pin_GREEN2) ;
 8001708:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800170c:	482b      	ldr	r0, [pc, #172]	; (80017bc <selection+0x554>)
 800170e:	f000 fe9e 	bl	800244e <HAL_GPIO_TogglePin>
			}
			// increase a value of counter
			if(is_button_Pressed(1)){
 8001712:	2001      	movs	r0, #1
 8001714:	f7fe fd1a 	bl	800014c <is_button_Pressed>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d010      	beq.n	8001740 <selection+0x4d8>
				  value++;
 800171e:	4b28      	ldr	r3, [pc, #160]	; (80017c0 <selection+0x558>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	3301      	adds	r3, #1
 8001724:	4a26      	ldr	r2, [pc, #152]	; (80017c0 <selection+0x558>)
 8001726:	6013      	str	r3, [r2, #0]
				  if(value > 99) value = 0;
 8001728:	4b25      	ldr	r3, [pc, #148]	; (80017c0 <selection+0x558>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	2b63      	cmp	r3, #99	; 0x63
 800172e:	dd02      	ble.n	8001736 <selection+0x4ce>
 8001730:	4b23      	ldr	r3, [pc, #140]	; (80017c0 <selection+0x558>)
 8001732:	2200      	movs	r2, #0
 8001734:	601a      	str	r2, [r3, #0]
				  bufferValue(value) ;
 8001736:	4b22      	ldr	r3, [pc, #136]	; (80017c0 <selection+0x558>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4618      	mov	r0, r3
 800173c:	f000 faa0 	bl	8001c80 <bufferValue>
			}
			// set a value of counter then decreased value of counter
			if(is_button_Pressed(2)){
 8001740:	2002      	movs	r0, #2
 8001742:	f7fe fd03 	bl	800014c <is_button_Pressed>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d007      	beq.n	800175c <selection+0x4f4>
				counter = value ;
 800174c:	4b1c      	ldr	r3, [pc, #112]	; (80017c0 <selection+0x558>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a18      	ldr	r2, [pc, #96]	; (80017b4 <selection+0x54c>)
 8001752:	6013      	str	r3, [r2, #0]
				setTimer8(1000) ;
 8001754:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001758:	f000 f856 	bl	8001808 <setTimer8>
			}
			// chuyen trang thai
			if(is_button_Pressed(0) || counter <= 0){
 800175c:	2000      	movs	r0, #0
 800175e:	f7fe fcf5 	bl	800014c <is_button_Pressed>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d103      	bne.n	8001770 <selection+0x508>
 8001768:	4b12      	ldr	r3, [pc, #72]	; (80017b4 <selection+0x54c>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	2b00      	cmp	r3, #0
 800176e:	dc16      	bgt.n	800179e <selection+0x536>
				status = 0 ;
 8001770:	4b14      	ldr	r3, [pc, #80]	; (80017c4 <selection+0x55c>)
 8001772:	2200      	movs	r2, #0
 8001774:	601a      	str	r2, [r3, #0]
				status_traffic_0 = INIT;
 8001776:	4b14      	ldr	r3, [pc, #80]	; (80017c8 <selection+0x560>)
 8001778:	2200      	movs	r2, #0
 800177a:	601a      	str	r2, [r3, #0]
				status_traffic_1 = INIT;
 800177c:	4b13      	ldr	r3, [pc, #76]	; (80017cc <selection+0x564>)
 800177e:	2200      	movs	r2, #0
 8001780:	601a      	str	r2, [r3, #0]
				bufferMode(status);
 8001782:	4b10      	ldr	r3, [pc, #64]	; (80017c4 <selection+0x55c>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4618      	mov	r0, r3
 8001788:	f000 faa8 	bl	8001cdc <bufferMode>
			}

			break;
 800178c:	e007      	b.n	800179e <selection+0x536>

		default:
			break;
 800178e:	bf00      	nop
 8001790:	e006      	b.n	80017a0 <selection+0x538>
			break;
 8001792:	bf00      	nop
 8001794:	e004      	b.n	80017a0 <selection+0x538>
			break;
 8001796:	bf00      	nop
 8001798:	e002      	b.n	80017a0 <selection+0x538>
			break;
 800179a:	bf00      	nop
 800179c:	e000      	b.n	80017a0 <selection+0x538>
			break;
 800179e:	bf00      	nop
	}
}
 80017a0:	bf00      	nop
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	200000e0 	.word	0x200000e0
 80017a8:	20000094 	.word	0x20000094
 80017ac:	20000098 	.word	0x20000098
 80017b0:	200000d8 	.word	0x200000d8
 80017b4:	20000088 	.word	0x20000088
 80017b8:	200000d0 	.word	0x200000d0
 80017bc:	40010800 	.word	0x40010800
 80017c0:	20000080 	.word	0x20000080
 80017c4:	20000084 	.word	0x20000084
 80017c8:	2000008c 	.word	0x2000008c
 80017cc:	20000090 	.word	0x20000090

080017d0 <setTimer9>:
int timer10_flag = 0;
void setTimer10(int duration){
	timer10_counter = duration/TIME_CYCLE;
	timer10_flag = 0;
}
void setTimer9(int duration){
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
	timer9_counter = duration/TIME_CYCLE;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	4a08      	ldr	r2, [pc, #32]	; (80017fc <setTimer9+0x2c>)
 80017dc:	fb82 1203 	smull	r1, r2, r2, r3
 80017e0:	1092      	asrs	r2, r2, #2
 80017e2:	17db      	asrs	r3, r3, #31
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	4a06      	ldr	r2, [pc, #24]	; (8001800 <setTimer9+0x30>)
 80017e8:	6013      	str	r3, [r2, #0]
	timer9_flag = 0;
 80017ea:	4b06      	ldr	r3, [pc, #24]	; (8001804 <setTimer9+0x34>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	601a      	str	r2, [r3, #0]
}
 80017f0:	bf00      	nop
 80017f2:	370c      	adds	r7, #12
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bc80      	pop	{r7}
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	66666667 	.word	0x66666667
 8001800:	200000dc 	.word	0x200000dc
 8001804:	200000e0 	.word	0x200000e0

08001808 <setTimer8>:
void setTimer8(int duration){
 8001808:	b480      	push	{r7}
 800180a:	b083      	sub	sp, #12
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
	timer8_counter = duration/TIME_CYCLE;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	4a08      	ldr	r2, [pc, #32]	; (8001834 <setTimer8+0x2c>)
 8001814:	fb82 1203 	smull	r1, r2, r2, r3
 8001818:	1092      	asrs	r2, r2, #2
 800181a:	17db      	asrs	r3, r3, #31
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	4a06      	ldr	r2, [pc, #24]	; (8001838 <setTimer8+0x30>)
 8001820:	6013      	str	r3, [r2, #0]
	timer8_flag = 0;
 8001822:	4b06      	ldr	r3, [pc, #24]	; (800183c <setTimer8+0x34>)
 8001824:	2200      	movs	r2, #0
 8001826:	601a      	str	r2, [r3, #0]
}
 8001828:	bf00      	nop
 800182a:	370c      	adds	r7, #12
 800182c:	46bd      	mov	sp, r7
 800182e:	bc80      	pop	{r7}
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	66666667 	.word	0x66666667
 8001838:	200000d4 	.word	0x200000d4
 800183c:	200000d8 	.word	0x200000d8

08001840 <setTimer7>:

void setTimer7(int duration){
 8001840:	b480      	push	{r7}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
	timer7_counter = duration/TIME_CYCLE;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	4a08      	ldr	r2, [pc, #32]	; (800186c <setTimer7+0x2c>)
 800184c:	fb82 1203 	smull	r1, r2, r2, r3
 8001850:	1092      	asrs	r2, r2, #2
 8001852:	17db      	asrs	r3, r3, #31
 8001854:	1ad3      	subs	r3, r2, r3
 8001856:	4a06      	ldr	r2, [pc, #24]	; (8001870 <setTimer7+0x30>)
 8001858:	6013      	str	r3, [r2, #0]
	timer7_flag = 0;
 800185a:	4b06      	ldr	r3, [pc, #24]	; (8001874 <setTimer7+0x34>)
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]
}
 8001860:	bf00      	nop
 8001862:	370c      	adds	r7, #12
 8001864:	46bd      	mov	sp, r7
 8001866:	bc80      	pop	{r7}
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	66666667 	.word	0x66666667
 8001870:	200000cc 	.word	0x200000cc
 8001874:	200000d0 	.word	0x200000d0

08001878 <setTimer6>:
void setTimer6(int duration){
 8001878:	b480      	push	{r7}
 800187a:	b083      	sub	sp, #12
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
	timer6_counter = duration/TIME_CYCLE;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	4a08      	ldr	r2, [pc, #32]	; (80018a4 <setTimer6+0x2c>)
 8001884:	fb82 1203 	smull	r1, r2, r2, r3
 8001888:	1092      	asrs	r2, r2, #2
 800188a:	17db      	asrs	r3, r3, #31
 800188c:	1ad3      	subs	r3, r2, r3
 800188e:	4a06      	ldr	r2, [pc, #24]	; (80018a8 <setTimer6+0x30>)
 8001890:	6013      	str	r3, [r2, #0]
	timer6_flag = 0;
 8001892:	4b06      	ldr	r3, [pc, #24]	; (80018ac <setTimer6+0x34>)
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
}
 8001898:	bf00      	nop
 800189a:	370c      	adds	r7, #12
 800189c:	46bd      	mov	sp, r7
 800189e:	bc80      	pop	{r7}
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	66666667 	.word	0x66666667
 80018a8:	200000c4 	.word	0x200000c4
 80018ac:	200000c8 	.word	0x200000c8

080018b0 <setTimer5>:
void setTimer5(int duration){
 80018b0:	b480      	push	{r7}
 80018b2:	b083      	sub	sp, #12
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
	timer5_counter = duration/TIME_CYCLE;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	4a08      	ldr	r2, [pc, #32]	; (80018dc <setTimer5+0x2c>)
 80018bc:	fb82 1203 	smull	r1, r2, r2, r3
 80018c0:	1092      	asrs	r2, r2, #2
 80018c2:	17db      	asrs	r3, r3, #31
 80018c4:	1ad3      	subs	r3, r2, r3
 80018c6:	4a06      	ldr	r2, [pc, #24]	; (80018e0 <setTimer5+0x30>)
 80018c8:	6013      	str	r3, [r2, #0]
	timer5_flag = 0;
 80018ca:	4b06      	ldr	r3, [pc, #24]	; (80018e4 <setTimer5+0x34>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	601a      	str	r2, [r3, #0]
}
 80018d0:	bf00      	nop
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bc80      	pop	{r7}
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	66666667 	.word	0x66666667
 80018e0:	200000bc 	.word	0x200000bc
 80018e4:	200000c0 	.word	0x200000c0

080018e8 <setTimer4>:

void setTimer4(int duration){
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
	timer4_counter = duration/TIME_CYCLE;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	4a08      	ldr	r2, [pc, #32]	; (8001914 <setTimer4+0x2c>)
 80018f4:	fb82 1203 	smull	r1, r2, r2, r3
 80018f8:	1092      	asrs	r2, r2, #2
 80018fa:	17db      	asrs	r3, r3, #31
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	4a06      	ldr	r2, [pc, #24]	; (8001918 <setTimer4+0x30>)
 8001900:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 8001902:	4b06      	ldr	r3, [pc, #24]	; (800191c <setTimer4+0x34>)
 8001904:	2200      	movs	r2, #0
 8001906:	601a      	str	r2, [r3, #0]
}
 8001908:	bf00      	nop
 800190a:	370c      	adds	r7, #12
 800190c:	46bd      	mov	sp, r7
 800190e:	bc80      	pop	{r7}
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	66666667 	.word	0x66666667
 8001918:	200000b4 	.word	0x200000b4
 800191c:	200000b8 	.word	0x200000b8

08001920 <setTimer3>:

void setTimer3(int duration){
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
	timer3_counter = duration/TIME_CYCLE;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	4a08      	ldr	r2, [pc, #32]	; (800194c <setTimer3+0x2c>)
 800192c:	fb82 1203 	smull	r1, r2, r2, r3
 8001930:	1092      	asrs	r2, r2, #2
 8001932:	17db      	asrs	r3, r3, #31
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	4a06      	ldr	r2, [pc, #24]	; (8001950 <setTimer3+0x30>)
 8001938:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 800193a:	4b06      	ldr	r3, [pc, #24]	; (8001954 <setTimer3+0x34>)
 800193c:	2200      	movs	r2, #0
 800193e:	601a      	str	r2, [r3, #0]
}
 8001940:	bf00      	nop
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	bc80      	pop	{r7}
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	66666667 	.word	0x66666667
 8001950:	200000ac 	.word	0x200000ac
 8001954:	200000b0 	.word	0x200000b0

08001958 <setTimer2>:

void setTimer2(int duration){
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
	timer2_counter = duration/TIME_CYCLE;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	4a08      	ldr	r2, [pc, #32]	; (8001984 <setTimer2+0x2c>)
 8001964:	fb82 1203 	smull	r1, r2, r2, r3
 8001968:	1092      	asrs	r2, r2, #2
 800196a:	17db      	asrs	r3, r3, #31
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	4a06      	ldr	r2, [pc, #24]	; (8001988 <setTimer2+0x30>)
 8001970:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8001972:	4b06      	ldr	r3, [pc, #24]	; (800198c <setTimer2+0x34>)
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
}
 8001978:	bf00      	nop
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	bc80      	pop	{r7}
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	66666667 	.word	0x66666667
 8001988:	200000a4 	.word	0x200000a4
 800198c:	200000a8 	.word	0x200000a8

08001990 <setTimer1>:
void setTimer1(int duration){
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
	timer1_counter = duration/TIME_CYCLE;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	4a08      	ldr	r2, [pc, #32]	; (80019bc <setTimer1+0x2c>)
 800199c:	fb82 1203 	smull	r1, r2, r2, r3
 80019a0:	1092      	asrs	r2, r2, #2
 80019a2:	17db      	asrs	r3, r3, #31
 80019a4:	1ad3      	subs	r3, r2, r3
 80019a6:	4a06      	ldr	r2, [pc, #24]	; (80019c0 <setTimer1+0x30>)
 80019a8:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 80019aa:	4b06      	ldr	r3, [pc, #24]	; (80019c4 <setTimer1+0x34>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	601a      	str	r2, [r3, #0]
}
 80019b0:	bf00      	nop
 80019b2:	370c      	adds	r7, #12
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bc80      	pop	{r7}
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	66666667 	.word	0x66666667
 80019c0:	2000009c 	.word	0x2000009c
 80019c4:	200000a0 	.word	0x200000a0

080019c8 <timerRun>:
void timerRun(){
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
	if(timer1_counter > 0){
 80019cc:	4b51      	ldr	r3, [pc, #324]	; (8001b14 <timerRun+0x14c>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	dd0b      	ble.n	80019ec <timerRun+0x24>
		timer1_counter--;
 80019d4:	4b4f      	ldr	r3, [pc, #316]	; (8001b14 <timerRun+0x14c>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	3b01      	subs	r3, #1
 80019da:	4a4e      	ldr	r2, [pc, #312]	; (8001b14 <timerRun+0x14c>)
 80019dc:	6013      	str	r3, [r2, #0]
		if(timer1_counter == 0){
 80019de:	4b4d      	ldr	r3, [pc, #308]	; (8001b14 <timerRun+0x14c>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d102      	bne.n	80019ec <timerRun+0x24>
			timer1_flag = 1;
 80019e6:	4b4c      	ldr	r3, [pc, #304]	; (8001b18 <timerRun+0x150>)
 80019e8:	2201      	movs	r2, #1
 80019ea:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer2_counter > 0){
 80019ec:	4b4b      	ldr	r3, [pc, #300]	; (8001b1c <timerRun+0x154>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	dd0b      	ble.n	8001a0c <timerRun+0x44>
			timer2_counter--;
 80019f4:	4b49      	ldr	r3, [pc, #292]	; (8001b1c <timerRun+0x154>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	3b01      	subs	r3, #1
 80019fa:	4a48      	ldr	r2, [pc, #288]	; (8001b1c <timerRun+0x154>)
 80019fc:	6013      	str	r3, [r2, #0]
			if(timer2_counter == 0){
 80019fe:	4b47      	ldr	r3, [pc, #284]	; (8001b1c <timerRun+0x154>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d102      	bne.n	8001a0c <timerRun+0x44>
				timer2_flag = 1;
 8001a06:	4b46      	ldr	r3, [pc, #280]	; (8001b20 <timerRun+0x158>)
 8001a08:	2201      	movs	r2, #1
 8001a0a:	601a      	str	r2, [r3, #0]
			}
		}

	if(timer3_counter > 0){
 8001a0c:	4b45      	ldr	r3, [pc, #276]	; (8001b24 <timerRun+0x15c>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	dd0b      	ble.n	8001a2c <timerRun+0x64>
				timer3_counter--;
 8001a14:	4b43      	ldr	r3, [pc, #268]	; (8001b24 <timerRun+0x15c>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	3b01      	subs	r3, #1
 8001a1a:	4a42      	ldr	r2, [pc, #264]	; (8001b24 <timerRun+0x15c>)
 8001a1c:	6013      	str	r3, [r2, #0]
				if(timer3_counter == 0){
 8001a1e:	4b41      	ldr	r3, [pc, #260]	; (8001b24 <timerRun+0x15c>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d102      	bne.n	8001a2c <timerRun+0x64>
					timer3_flag = 1;
 8001a26:	4b40      	ldr	r3, [pc, #256]	; (8001b28 <timerRun+0x160>)
 8001a28:	2201      	movs	r2, #1
 8001a2a:	601a      	str	r2, [r3, #0]
				}
			}

	if(timer4_counter > 0){
 8001a2c:	4b3f      	ldr	r3, [pc, #252]	; (8001b2c <timerRun+0x164>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	dd0b      	ble.n	8001a4c <timerRun+0x84>
				timer4_counter--;
 8001a34:	4b3d      	ldr	r3, [pc, #244]	; (8001b2c <timerRun+0x164>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	3b01      	subs	r3, #1
 8001a3a:	4a3c      	ldr	r2, [pc, #240]	; (8001b2c <timerRun+0x164>)
 8001a3c:	6013      	str	r3, [r2, #0]
				if(timer4_counter == 0){
 8001a3e:	4b3b      	ldr	r3, [pc, #236]	; (8001b2c <timerRun+0x164>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d102      	bne.n	8001a4c <timerRun+0x84>
					timer4_flag = 1;
 8001a46:	4b3a      	ldr	r3, [pc, #232]	; (8001b30 <timerRun+0x168>)
 8001a48:	2201      	movs	r2, #1
 8001a4a:	601a      	str	r2, [r3, #0]
				}
			}

	if(timer5_counter > 0){
 8001a4c:	4b39      	ldr	r3, [pc, #228]	; (8001b34 <timerRun+0x16c>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	dd0b      	ble.n	8001a6c <timerRun+0xa4>
			timer5_counter--;
 8001a54:	4b37      	ldr	r3, [pc, #220]	; (8001b34 <timerRun+0x16c>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	3b01      	subs	r3, #1
 8001a5a:	4a36      	ldr	r2, [pc, #216]	; (8001b34 <timerRun+0x16c>)
 8001a5c:	6013      	str	r3, [r2, #0]
			if(timer5_counter == 0){
 8001a5e:	4b35      	ldr	r3, [pc, #212]	; (8001b34 <timerRun+0x16c>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d102      	bne.n	8001a6c <timerRun+0xa4>
				timer5_flag = 1;
 8001a66:	4b34      	ldr	r3, [pc, #208]	; (8001b38 <timerRun+0x170>)
 8001a68:	2201      	movs	r2, #1
 8001a6a:	601a      	str	r2, [r3, #0]
			}
		}


	if(timer6_counter > 0){
 8001a6c:	4b33      	ldr	r3, [pc, #204]	; (8001b3c <timerRun+0x174>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	dd0b      	ble.n	8001a8c <timerRun+0xc4>
				timer6_counter--;
 8001a74:	4b31      	ldr	r3, [pc, #196]	; (8001b3c <timerRun+0x174>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	3b01      	subs	r3, #1
 8001a7a:	4a30      	ldr	r2, [pc, #192]	; (8001b3c <timerRun+0x174>)
 8001a7c:	6013      	str	r3, [r2, #0]
				if(timer6_counter == 0){
 8001a7e:	4b2f      	ldr	r3, [pc, #188]	; (8001b3c <timerRun+0x174>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d102      	bne.n	8001a8c <timerRun+0xc4>
					timer6_flag = 1;
 8001a86:	4b2e      	ldr	r3, [pc, #184]	; (8001b40 <timerRun+0x178>)
 8001a88:	2201      	movs	r2, #1
 8001a8a:	601a      	str	r2, [r3, #0]
				}
			}

	if(timer7_counter > 0){
 8001a8c:	4b2d      	ldr	r3, [pc, #180]	; (8001b44 <timerRun+0x17c>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	dd0b      	ble.n	8001aac <timerRun+0xe4>
			timer7_counter--;
 8001a94:	4b2b      	ldr	r3, [pc, #172]	; (8001b44 <timerRun+0x17c>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	3b01      	subs	r3, #1
 8001a9a:	4a2a      	ldr	r2, [pc, #168]	; (8001b44 <timerRun+0x17c>)
 8001a9c:	6013      	str	r3, [r2, #0]
			if(timer7_counter == 0){
 8001a9e:	4b29      	ldr	r3, [pc, #164]	; (8001b44 <timerRun+0x17c>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d102      	bne.n	8001aac <timerRun+0xe4>
				timer7_flag = 1;
 8001aa6:	4b28      	ldr	r3, [pc, #160]	; (8001b48 <timerRun+0x180>)
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	601a      	str	r2, [r3, #0]
			}
		}

	if(timer10_counter > 0){
 8001aac:	4b27      	ldr	r3, [pc, #156]	; (8001b4c <timerRun+0x184>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	dd0b      	ble.n	8001acc <timerRun+0x104>
			timer10_counter--;
 8001ab4:	4b25      	ldr	r3, [pc, #148]	; (8001b4c <timerRun+0x184>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	3b01      	subs	r3, #1
 8001aba:	4a24      	ldr	r2, [pc, #144]	; (8001b4c <timerRun+0x184>)
 8001abc:	6013      	str	r3, [r2, #0]
			if(timer10_counter == 0){
 8001abe:	4b23      	ldr	r3, [pc, #140]	; (8001b4c <timerRun+0x184>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d102      	bne.n	8001acc <timerRun+0x104>
				timer10_flag = 1;
 8001ac6:	4b22      	ldr	r3, [pc, #136]	; (8001b50 <timerRun+0x188>)
 8001ac8:	2201      	movs	r2, #1
 8001aca:	601a      	str	r2, [r3, #0]
			}
		}


	if(timer9_counter > 0){
 8001acc:	4b21      	ldr	r3, [pc, #132]	; (8001b54 <timerRun+0x18c>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	dd0b      	ble.n	8001aec <timerRun+0x124>
				timer9_counter--;
 8001ad4:	4b1f      	ldr	r3, [pc, #124]	; (8001b54 <timerRun+0x18c>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	3b01      	subs	r3, #1
 8001ada:	4a1e      	ldr	r2, [pc, #120]	; (8001b54 <timerRun+0x18c>)
 8001adc:	6013      	str	r3, [r2, #0]
				if(timer9_counter == 0){
 8001ade:	4b1d      	ldr	r3, [pc, #116]	; (8001b54 <timerRun+0x18c>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d102      	bne.n	8001aec <timerRun+0x124>
					timer9_flag = 1;
 8001ae6:	4b1c      	ldr	r3, [pc, #112]	; (8001b58 <timerRun+0x190>)
 8001ae8:	2201      	movs	r2, #1
 8001aea:	601a      	str	r2, [r3, #0]
				}
			}

	if(timer8_counter > 0){
 8001aec:	4b1b      	ldr	r3, [pc, #108]	; (8001b5c <timerRun+0x194>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	dd0b      	ble.n	8001b0c <timerRun+0x144>
			timer8_counter--;
 8001af4:	4b19      	ldr	r3, [pc, #100]	; (8001b5c <timerRun+0x194>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	3b01      	subs	r3, #1
 8001afa:	4a18      	ldr	r2, [pc, #96]	; (8001b5c <timerRun+0x194>)
 8001afc:	6013      	str	r3, [r2, #0]
			if(timer8_counter == 0){
 8001afe:	4b17      	ldr	r3, [pc, #92]	; (8001b5c <timerRun+0x194>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d102      	bne.n	8001b0c <timerRun+0x144>
				timer8_flag = 1;
 8001b06:	4b16      	ldr	r3, [pc, #88]	; (8001b60 <timerRun+0x198>)
 8001b08:	2201      	movs	r2, #1
 8001b0a:	601a      	str	r2, [r3, #0]
			}
		}
}
 8001b0c:	bf00      	nop
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bc80      	pop	{r7}
 8001b12:	4770      	bx	lr
 8001b14:	2000009c 	.word	0x2000009c
 8001b18:	200000a0 	.word	0x200000a0
 8001b1c:	200000a4 	.word	0x200000a4
 8001b20:	200000a8 	.word	0x200000a8
 8001b24:	200000ac 	.word	0x200000ac
 8001b28:	200000b0 	.word	0x200000b0
 8001b2c:	200000b4 	.word	0x200000b4
 8001b30:	200000b8 	.word	0x200000b8
 8001b34:	200000bc 	.word	0x200000bc
 8001b38:	200000c0 	.word	0x200000c0
 8001b3c:	200000c4 	.word	0x200000c4
 8001b40:	200000c8 	.word	0x200000c8
 8001b44:	200000cc 	.word	0x200000cc
 8001b48:	200000d0 	.word	0x200000d0
 8001b4c:	200000e4 	.word	0x200000e4
 8001b50:	200000e8 	.word	0x200000e8
 8001b54:	200000dc 	.word	0x200000dc
 8001b58:	200000e0 	.word	0x200000e0
 8001b5c:	200000d4 	.word	0x200000d4
 8001b60:	200000d8 	.word	0x200000d8

08001b64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b085      	sub	sp, #20
 8001b68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b6a:	4b15      	ldr	r3, [pc, #84]	; (8001bc0 <HAL_MspInit+0x5c>)
 8001b6c:	699b      	ldr	r3, [r3, #24]
 8001b6e:	4a14      	ldr	r2, [pc, #80]	; (8001bc0 <HAL_MspInit+0x5c>)
 8001b70:	f043 0301 	orr.w	r3, r3, #1
 8001b74:	6193      	str	r3, [r2, #24]
 8001b76:	4b12      	ldr	r3, [pc, #72]	; (8001bc0 <HAL_MspInit+0x5c>)
 8001b78:	699b      	ldr	r3, [r3, #24]
 8001b7a:	f003 0301 	and.w	r3, r3, #1
 8001b7e:	60bb      	str	r3, [r7, #8]
 8001b80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b82:	4b0f      	ldr	r3, [pc, #60]	; (8001bc0 <HAL_MspInit+0x5c>)
 8001b84:	69db      	ldr	r3, [r3, #28]
 8001b86:	4a0e      	ldr	r2, [pc, #56]	; (8001bc0 <HAL_MspInit+0x5c>)
 8001b88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b8c:	61d3      	str	r3, [r2, #28]
 8001b8e:	4b0c      	ldr	r3, [pc, #48]	; (8001bc0 <HAL_MspInit+0x5c>)
 8001b90:	69db      	ldr	r3, [r3, #28]
 8001b92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b96:	607b      	str	r3, [r7, #4]
 8001b98:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001b9a:	4b0a      	ldr	r3, [pc, #40]	; (8001bc4 <HAL_MspInit+0x60>)
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	60fb      	str	r3, [r7, #12]
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001ba6:	60fb      	str	r3, [r7, #12]
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001bae:	60fb      	str	r3, [r7, #12]
 8001bb0:	4a04      	ldr	r2, [pc, #16]	; (8001bc4 <HAL_MspInit+0x60>)
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bb6:	bf00      	nop
 8001bb8:	3714      	adds	r7, #20
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bc80      	pop	{r7}
 8001bbe:	4770      	bx	lr
 8001bc0:	40021000 	.word	0x40021000
 8001bc4:	40010000 	.word	0x40010000

08001bc8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b084      	sub	sp, #16
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bd8:	d113      	bne.n	8001c02 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001bda:	4b0c      	ldr	r3, [pc, #48]	; (8001c0c <HAL_TIM_Base_MspInit+0x44>)
 8001bdc:	69db      	ldr	r3, [r3, #28]
 8001bde:	4a0b      	ldr	r2, [pc, #44]	; (8001c0c <HAL_TIM_Base_MspInit+0x44>)
 8001be0:	f043 0301 	orr.w	r3, r3, #1
 8001be4:	61d3      	str	r3, [r2, #28]
 8001be6:	4b09      	ldr	r3, [pc, #36]	; (8001c0c <HAL_TIM_Base_MspInit+0x44>)
 8001be8:	69db      	ldr	r3, [r3, #28]
 8001bea:	f003 0301 	and.w	r3, r3, #1
 8001bee:	60fb      	str	r3, [r7, #12]
 8001bf0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	201c      	movs	r0, #28
 8001bf8:	f000 fa49 	bl	800208e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001bfc:	201c      	movs	r0, #28
 8001bfe:	f000 fa62 	bl	80020c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001c02:	bf00      	nop
 8001c04:	3710      	adds	r7, #16
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	40021000 	.word	0x40021000

08001c10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c14:	e7fe      	b.n	8001c14 <NMI_Handler+0x4>

08001c16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c16:	b480      	push	{r7}
 8001c18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c1a:	e7fe      	b.n	8001c1a <HardFault_Handler+0x4>

08001c1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c20:	e7fe      	b.n	8001c20 <MemManage_Handler+0x4>

08001c22 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c22:	b480      	push	{r7}
 8001c24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c26:	e7fe      	b.n	8001c26 <BusFault_Handler+0x4>

08001c28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c2c:	e7fe      	b.n	8001c2c <UsageFault_Handler+0x4>

08001c2e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c2e:	b480      	push	{r7}
 8001c30:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c32:	bf00      	nop
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bc80      	pop	{r7}
 8001c38:	4770      	bx	lr

08001c3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c3a:	b480      	push	{r7}
 8001c3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c3e:	bf00      	nop
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bc80      	pop	{r7}
 8001c44:	4770      	bx	lr

08001c46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c46:	b480      	push	{r7}
 8001c48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c4a:	bf00      	nop
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bc80      	pop	{r7}
 8001c50:	4770      	bx	lr

08001c52 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c52:	b580      	push	{r7, lr}
 8001c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c56:	f000 f927 	bl	8001ea8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c5a:	bf00      	nop
 8001c5c:	bd80      	pop	{r7, pc}
	...

08001c60 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c64:	4802      	ldr	r0, [pc, #8]	; (8001c70 <TIM2_IRQHandler+0x10>)
 8001c66:	f001 f88f 	bl	8002d88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c6a:	bf00      	nop
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	200000fc 	.word	0x200000fc

08001c74 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c78:	bf00      	nop
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bc80      	pop	{r7}
 8001c7e:	4770      	bx	lr

08001c80 <bufferValue>:
#include "update_value.h"


int buffer_value[2] = {0,0};
int buffer_mode[2] = {0,0} ;
void bufferValue(int value){
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
	if(value <= 9){
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2b09      	cmp	r3, #9
 8001c8c:	dc06      	bgt.n	8001c9c <bufferValue+0x1c>
		buffer_value[0] = 0;
 8001c8e:	4b11      	ldr	r3, [pc, #68]	; (8001cd4 <bufferValue+0x54>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	601a      	str	r2, [r3, #0]
		buffer_value[1] = value;
 8001c94:	4a0f      	ldr	r2, [pc, #60]	; (8001cd4 <bufferValue+0x54>)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6053      	str	r3, [r2, #4]
	}else{
		buffer_value[0] = value/10;
		buffer_value[1] = value%10;
	}
}
 8001c9a:	e016      	b.n	8001cca <bufferValue+0x4a>
		buffer_value[0] = value/10;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	4a0e      	ldr	r2, [pc, #56]	; (8001cd8 <bufferValue+0x58>)
 8001ca0:	fb82 1203 	smull	r1, r2, r2, r3
 8001ca4:	1092      	asrs	r2, r2, #2
 8001ca6:	17db      	asrs	r3, r3, #31
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	4a0a      	ldr	r2, [pc, #40]	; (8001cd4 <bufferValue+0x54>)
 8001cac:	6013      	str	r3, [r2, #0]
		buffer_value[1] = value%10;
 8001cae:	6879      	ldr	r1, [r7, #4]
 8001cb0:	4b09      	ldr	r3, [pc, #36]	; (8001cd8 <bufferValue+0x58>)
 8001cb2:	fb83 2301 	smull	r2, r3, r3, r1
 8001cb6:	109a      	asrs	r2, r3, #2
 8001cb8:	17cb      	asrs	r3, r1, #31
 8001cba:	1ad2      	subs	r2, r2, r3
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	4413      	add	r3, r2
 8001cc2:	005b      	lsls	r3, r3, #1
 8001cc4:	1aca      	subs	r2, r1, r3
 8001cc6:	4b03      	ldr	r3, [pc, #12]	; (8001cd4 <bufferValue+0x54>)
 8001cc8:	605a      	str	r2, [r3, #4]
}
 8001cca:	bf00      	nop
 8001ccc:	370c      	adds	r7, #12
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bc80      	pop	{r7}
 8001cd2:	4770      	bx	lr
 8001cd4:	200000ec 	.word	0x200000ec
 8001cd8:	66666667 	.word	0x66666667

08001cdc <bufferMode>:
void bufferMode(int status){
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
	buffer_mode[0] = 0 ;
 8001ce4:	4b05      	ldr	r3, [pc, #20]	; (8001cfc <bufferMode+0x20>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	601a      	str	r2, [r3, #0]
	buffer_mode[1] = status + 1;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	3301      	adds	r3, #1
 8001cee:	4a03      	ldr	r2, [pc, #12]	; (8001cfc <bufferMode+0x20>)
 8001cf0:	6053      	str	r3, [r2, #4]
}
 8001cf2:	bf00      	nop
 8001cf4:	370c      	adds	r7, #12
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bc80      	pop	{r7}
 8001cfa:	4770      	bx	lr
 8001cfc:	200000f4 	.word	0x200000f4

08001d00 <update_value>:
void update_value(int index){
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
//	if(index > 1) index = 0 ;
	switch (index) {
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d003      	beq.n	8001d16 <update_value+0x16>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d010      	beq.n	8001d36 <update_value+0x36>
		case 1:
			display7SEG_1(buffer_value[1]) ;
			 HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET) ;
			 HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET) ;
		default:
			break;
 8001d14:	e01e      	b.n	8001d54 <update_value+0x54>
			display7SEG_1(buffer_value[0]) ;
 8001d16:	4b12      	ldr	r3, [pc, #72]	; (8001d60 <update_value+0x60>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f7fe fcb0 	bl	8000680 <display7SEG_1>
			 HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET) ;
 8001d20:	2200      	movs	r2, #0
 8001d22:	2108      	movs	r1, #8
 8001d24:	480f      	ldr	r0, [pc, #60]	; (8001d64 <update_value+0x64>)
 8001d26:	f000 fb7a 	bl	800241e <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET) ;
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	2110      	movs	r1, #16
 8001d2e:	480d      	ldr	r0, [pc, #52]	; (8001d64 <update_value+0x64>)
 8001d30:	f000 fb75 	bl	800241e <HAL_GPIO_WritePin>
			break;
 8001d34:	e00f      	b.n	8001d56 <update_value+0x56>
			display7SEG_1(buffer_value[1]) ;
 8001d36:	4b0a      	ldr	r3, [pc, #40]	; (8001d60 <update_value+0x60>)
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7fe fca0 	bl	8000680 <display7SEG_1>
			 HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET) ;
 8001d40:	2201      	movs	r2, #1
 8001d42:	2108      	movs	r1, #8
 8001d44:	4807      	ldr	r0, [pc, #28]	; (8001d64 <update_value+0x64>)
 8001d46:	f000 fb6a 	bl	800241e <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET) ;
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	2110      	movs	r1, #16
 8001d4e:	4805      	ldr	r0, [pc, #20]	; (8001d64 <update_value+0x64>)
 8001d50:	f000 fb65 	bl	800241e <HAL_GPIO_WritePin>
			break;
 8001d54:	bf00      	nop
	}
}
 8001d56:	bf00      	nop
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	200000ec 	.word	0x200000ec
 8001d64:	40010800 	.word	0x40010800

08001d68 <update_mode>:
void update_mode(int index){
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
//	if(index > 1) index = 0 ;
	switch (index) {
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d003      	beq.n	8001d7e <update_mode+0x16>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d010      	beq.n	8001d9e <update_mode+0x36>
			 HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET) ;
			 HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET) ;
//			 HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET) ;
//			 HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET) ;
		default:
			break;
 8001d7c:	e01e      	b.n	8001dbc <update_mode+0x54>
			display7SEG_0(buffer_mode[0]) ;
 8001d7e:	4b12      	ldr	r3, [pc, #72]	; (8001dc8 <update_mode+0x60>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4618      	mov	r0, r3
 8001d84:	f7fe faea 	bl	800035c <display7SEG_0>
			 HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET) ;
 8001d88:	2200      	movs	r2, #0
 8001d8a:	2102      	movs	r1, #2
 8001d8c:	480f      	ldr	r0, [pc, #60]	; (8001dcc <update_mode+0x64>)
 8001d8e:	f000 fb46 	bl	800241e <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET) ;
 8001d92:	2201      	movs	r2, #1
 8001d94:	2104      	movs	r1, #4
 8001d96:	480d      	ldr	r0, [pc, #52]	; (8001dcc <update_mode+0x64>)
 8001d98:	f000 fb41 	bl	800241e <HAL_GPIO_WritePin>
			break;
 8001d9c:	e00f      	b.n	8001dbe <update_mode+0x56>
			display7SEG_0(buffer_mode[1]) ;
 8001d9e:	4b0a      	ldr	r3, [pc, #40]	; (8001dc8 <update_mode+0x60>)
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	4618      	mov	r0, r3
 8001da4:	f7fe fada 	bl	800035c <display7SEG_0>
			 HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET) ;
 8001da8:	2201      	movs	r2, #1
 8001daa:	2102      	movs	r1, #2
 8001dac:	4807      	ldr	r0, [pc, #28]	; (8001dcc <update_mode+0x64>)
 8001dae:	f000 fb36 	bl	800241e <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET) ;
 8001db2:	2200      	movs	r2, #0
 8001db4:	2104      	movs	r1, #4
 8001db6:	4805      	ldr	r0, [pc, #20]	; (8001dcc <update_mode+0x64>)
 8001db8:	f000 fb31 	bl	800241e <HAL_GPIO_WritePin>
			break;
 8001dbc:	bf00      	nop
	}

}
 8001dbe:	bf00      	nop
 8001dc0:	3708      	adds	r7, #8
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	200000f4 	.word	0x200000f4
 8001dcc:	40010800 	.word	0x40010800

08001dd0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001dd0:	480c      	ldr	r0, [pc, #48]	; (8001e04 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001dd2:	490d      	ldr	r1, [pc, #52]	; (8001e08 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001dd4:	4a0d      	ldr	r2, [pc, #52]	; (8001e0c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001dd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001dd8:	e002      	b.n	8001de0 <LoopCopyDataInit>

08001dda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ddc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dde:	3304      	adds	r3, #4

08001de0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001de0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001de2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001de4:	d3f9      	bcc.n	8001dda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001de6:	4a0a      	ldr	r2, [pc, #40]	; (8001e10 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001de8:	4c0a      	ldr	r4, [pc, #40]	; (8001e14 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001dea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dec:	e001      	b.n	8001df2 <LoopFillZerobss>

08001dee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001df0:	3204      	adds	r2, #4

08001df2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001df2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001df4:	d3fb      	bcc.n	8001dee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001df6:	f7ff ff3d 	bl	8001c74 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001dfa:	f001 fb0d 	bl	8003418 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001dfe:	f7ff f8e3 	bl	8000fc8 <main>
  bx lr
 8001e02:	4770      	bx	lr
  ldr r0, =_sdata
 8001e04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e08:	2000003c 	.word	0x2000003c
  ldr r2, =_sidata
 8001e0c:	080034b0 	.word	0x080034b0
  ldr r2, =_sbss
 8001e10:	2000003c 	.word	0x2000003c
  ldr r4, =_ebss
 8001e14:	20000148 	.word	0x20000148

08001e18 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e18:	e7fe      	b.n	8001e18 <ADC1_2_IRQHandler>
	...

08001e1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e20:	4b08      	ldr	r3, [pc, #32]	; (8001e44 <HAL_Init+0x28>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a07      	ldr	r2, [pc, #28]	; (8001e44 <HAL_Init+0x28>)
 8001e26:	f043 0310 	orr.w	r3, r3, #16
 8001e2a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e2c:	2003      	movs	r0, #3
 8001e2e:	f000 f923 	bl	8002078 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e32:	200f      	movs	r0, #15
 8001e34:	f000 f808 	bl	8001e48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e38:	f7ff fe94 	bl	8001b64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e3c:	2300      	movs	r3, #0
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	40022000 	.word	0x40022000

08001e48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e50:	4b12      	ldr	r3, [pc, #72]	; (8001e9c <HAL_InitTick+0x54>)
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	4b12      	ldr	r3, [pc, #72]	; (8001ea0 <HAL_InitTick+0x58>)
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	4619      	mov	r1, r3
 8001e5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e62:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e66:	4618      	mov	r0, r3
 8001e68:	f000 f93b 	bl	80020e2 <HAL_SYSTICK_Config>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e00e      	b.n	8001e94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2b0f      	cmp	r3, #15
 8001e7a:	d80a      	bhi.n	8001e92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	6879      	ldr	r1, [r7, #4]
 8001e80:	f04f 30ff 	mov.w	r0, #4294967295
 8001e84:	f000 f903 	bl	800208e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e88:	4a06      	ldr	r2, [pc, #24]	; (8001ea4 <HAL_InitTick+0x5c>)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	e000      	b.n	8001e94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	3708      	adds	r7, #8
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	20000030 	.word	0x20000030
 8001ea0:	20000038 	.word	0x20000038
 8001ea4:	20000034 	.word	0x20000034

08001ea8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001eac:	4b05      	ldr	r3, [pc, #20]	; (8001ec4 <HAL_IncTick+0x1c>)
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	4b05      	ldr	r3, [pc, #20]	; (8001ec8 <HAL_IncTick+0x20>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4413      	add	r3, r2
 8001eb8:	4a03      	ldr	r2, [pc, #12]	; (8001ec8 <HAL_IncTick+0x20>)
 8001eba:	6013      	str	r3, [r2, #0]
}
 8001ebc:	bf00      	nop
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bc80      	pop	{r7}
 8001ec2:	4770      	bx	lr
 8001ec4:	20000038 	.word	0x20000038
 8001ec8:	20000144 	.word	0x20000144

08001ecc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  return uwTick;
 8001ed0:	4b02      	ldr	r3, [pc, #8]	; (8001edc <HAL_GetTick+0x10>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bc80      	pop	{r7}
 8001eda:	4770      	bx	lr
 8001edc:	20000144 	.word	0x20000144

08001ee0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b085      	sub	sp, #20
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	f003 0307 	and.w	r3, r3, #7
 8001eee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ef0:	4b0c      	ldr	r3, [pc, #48]	; (8001f24 <__NVIC_SetPriorityGrouping+0x44>)
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ef6:	68ba      	ldr	r2, [r7, #8]
 8001ef8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001efc:	4013      	ands	r3, r2
 8001efe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f12:	4a04      	ldr	r2, [pc, #16]	; (8001f24 <__NVIC_SetPriorityGrouping+0x44>)
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	60d3      	str	r3, [r2, #12]
}
 8001f18:	bf00      	nop
 8001f1a:	3714      	adds	r7, #20
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bc80      	pop	{r7}
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	e000ed00 	.word	0xe000ed00

08001f28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f2c:	4b04      	ldr	r3, [pc, #16]	; (8001f40 <__NVIC_GetPriorityGrouping+0x18>)
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	0a1b      	lsrs	r3, r3, #8
 8001f32:	f003 0307 	and.w	r3, r3, #7
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bc80      	pop	{r7}
 8001f3c:	4770      	bx	lr
 8001f3e:	bf00      	nop
 8001f40:	e000ed00 	.word	0xe000ed00

08001f44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b083      	sub	sp, #12
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	db0b      	blt.n	8001f6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f56:	79fb      	ldrb	r3, [r7, #7]
 8001f58:	f003 021f 	and.w	r2, r3, #31
 8001f5c:	4906      	ldr	r1, [pc, #24]	; (8001f78 <__NVIC_EnableIRQ+0x34>)
 8001f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f62:	095b      	lsrs	r3, r3, #5
 8001f64:	2001      	movs	r0, #1
 8001f66:	fa00 f202 	lsl.w	r2, r0, r2
 8001f6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f6e:	bf00      	nop
 8001f70:	370c      	adds	r7, #12
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bc80      	pop	{r7}
 8001f76:	4770      	bx	lr
 8001f78:	e000e100 	.word	0xe000e100

08001f7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	4603      	mov	r3, r0
 8001f84:	6039      	str	r1, [r7, #0]
 8001f86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	db0a      	blt.n	8001fa6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	b2da      	uxtb	r2, r3
 8001f94:	490c      	ldr	r1, [pc, #48]	; (8001fc8 <__NVIC_SetPriority+0x4c>)
 8001f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f9a:	0112      	lsls	r2, r2, #4
 8001f9c:	b2d2      	uxtb	r2, r2
 8001f9e:	440b      	add	r3, r1
 8001fa0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fa4:	e00a      	b.n	8001fbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	b2da      	uxtb	r2, r3
 8001faa:	4908      	ldr	r1, [pc, #32]	; (8001fcc <__NVIC_SetPriority+0x50>)
 8001fac:	79fb      	ldrb	r3, [r7, #7]
 8001fae:	f003 030f 	and.w	r3, r3, #15
 8001fb2:	3b04      	subs	r3, #4
 8001fb4:	0112      	lsls	r2, r2, #4
 8001fb6:	b2d2      	uxtb	r2, r2
 8001fb8:	440b      	add	r3, r1
 8001fba:	761a      	strb	r2, [r3, #24]
}
 8001fbc:	bf00      	nop
 8001fbe:	370c      	adds	r7, #12
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bc80      	pop	{r7}
 8001fc4:	4770      	bx	lr
 8001fc6:	bf00      	nop
 8001fc8:	e000e100 	.word	0xe000e100
 8001fcc:	e000ed00 	.word	0xe000ed00

08001fd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b089      	sub	sp, #36	; 0x24
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	60f8      	str	r0, [r7, #12]
 8001fd8:	60b9      	str	r1, [r7, #8]
 8001fda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	f003 0307 	and.w	r3, r3, #7
 8001fe2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fe4:	69fb      	ldr	r3, [r7, #28]
 8001fe6:	f1c3 0307 	rsb	r3, r3, #7
 8001fea:	2b04      	cmp	r3, #4
 8001fec:	bf28      	it	cs
 8001fee:	2304      	movcs	r3, #4
 8001ff0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	3304      	adds	r3, #4
 8001ff6:	2b06      	cmp	r3, #6
 8001ff8:	d902      	bls.n	8002000 <NVIC_EncodePriority+0x30>
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	3b03      	subs	r3, #3
 8001ffe:	e000      	b.n	8002002 <NVIC_EncodePriority+0x32>
 8002000:	2300      	movs	r3, #0
 8002002:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002004:	f04f 32ff 	mov.w	r2, #4294967295
 8002008:	69bb      	ldr	r3, [r7, #24]
 800200a:	fa02 f303 	lsl.w	r3, r2, r3
 800200e:	43da      	mvns	r2, r3
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	401a      	ands	r2, r3
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002018:	f04f 31ff 	mov.w	r1, #4294967295
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	fa01 f303 	lsl.w	r3, r1, r3
 8002022:	43d9      	mvns	r1, r3
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002028:	4313      	orrs	r3, r2
         );
}
 800202a:	4618      	mov	r0, r3
 800202c:	3724      	adds	r7, #36	; 0x24
 800202e:	46bd      	mov	sp, r7
 8002030:	bc80      	pop	{r7}
 8002032:	4770      	bx	lr

08002034 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	3b01      	subs	r3, #1
 8002040:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002044:	d301      	bcc.n	800204a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002046:	2301      	movs	r3, #1
 8002048:	e00f      	b.n	800206a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800204a:	4a0a      	ldr	r2, [pc, #40]	; (8002074 <SysTick_Config+0x40>)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	3b01      	subs	r3, #1
 8002050:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002052:	210f      	movs	r1, #15
 8002054:	f04f 30ff 	mov.w	r0, #4294967295
 8002058:	f7ff ff90 	bl	8001f7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800205c:	4b05      	ldr	r3, [pc, #20]	; (8002074 <SysTick_Config+0x40>)
 800205e:	2200      	movs	r2, #0
 8002060:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002062:	4b04      	ldr	r3, [pc, #16]	; (8002074 <SysTick_Config+0x40>)
 8002064:	2207      	movs	r2, #7
 8002066:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002068:	2300      	movs	r3, #0
}
 800206a:	4618      	mov	r0, r3
 800206c:	3708      	adds	r7, #8
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	e000e010 	.word	0xe000e010

08002078 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002080:	6878      	ldr	r0, [r7, #4]
 8002082:	f7ff ff2d 	bl	8001ee0 <__NVIC_SetPriorityGrouping>
}
 8002086:	bf00      	nop
 8002088:	3708      	adds	r7, #8
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}

0800208e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800208e:	b580      	push	{r7, lr}
 8002090:	b086      	sub	sp, #24
 8002092:	af00      	add	r7, sp, #0
 8002094:	4603      	mov	r3, r0
 8002096:	60b9      	str	r1, [r7, #8]
 8002098:	607a      	str	r2, [r7, #4]
 800209a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800209c:	2300      	movs	r3, #0
 800209e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020a0:	f7ff ff42 	bl	8001f28 <__NVIC_GetPriorityGrouping>
 80020a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020a6:	687a      	ldr	r2, [r7, #4]
 80020a8:	68b9      	ldr	r1, [r7, #8]
 80020aa:	6978      	ldr	r0, [r7, #20]
 80020ac:	f7ff ff90 	bl	8001fd0 <NVIC_EncodePriority>
 80020b0:	4602      	mov	r2, r0
 80020b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020b6:	4611      	mov	r1, r2
 80020b8:	4618      	mov	r0, r3
 80020ba:	f7ff ff5f 	bl	8001f7c <__NVIC_SetPriority>
}
 80020be:	bf00      	nop
 80020c0:	3718      	adds	r7, #24
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}

080020c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020c6:	b580      	push	{r7, lr}
 80020c8:	b082      	sub	sp, #8
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	4603      	mov	r3, r0
 80020ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020d4:	4618      	mov	r0, r3
 80020d6:	f7ff ff35 	bl	8001f44 <__NVIC_EnableIRQ>
}
 80020da:	bf00      	nop
 80020dc:	3708      	adds	r7, #8
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}

080020e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020e2:	b580      	push	{r7, lr}
 80020e4:	b082      	sub	sp, #8
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f7ff ffa2 	bl	8002034 <SysTick_Config>
 80020f0:	4603      	mov	r3, r0
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3708      	adds	r7, #8
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
	...

080020fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b08b      	sub	sp, #44	; 0x2c
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002106:	2300      	movs	r3, #0
 8002108:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800210a:	2300      	movs	r3, #0
 800210c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800210e:	e148      	b.n	80023a2 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002110:	2201      	movs	r2, #1
 8002112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002114:	fa02 f303 	lsl.w	r3, r2, r3
 8002118:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	69fa      	ldr	r2, [r7, #28]
 8002120:	4013      	ands	r3, r2
 8002122:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002124:	69ba      	ldr	r2, [r7, #24]
 8002126:	69fb      	ldr	r3, [r7, #28]
 8002128:	429a      	cmp	r2, r3
 800212a:	f040 8137 	bne.w	800239c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	4aa3      	ldr	r2, [pc, #652]	; (80023c0 <HAL_GPIO_Init+0x2c4>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d05e      	beq.n	80021f6 <HAL_GPIO_Init+0xfa>
 8002138:	4aa1      	ldr	r2, [pc, #644]	; (80023c0 <HAL_GPIO_Init+0x2c4>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d875      	bhi.n	800222a <HAL_GPIO_Init+0x12e>
 800213e:	4aa1      	ldr	r2, [pc, #644]	; (80023c4 <HAL_GPIO_Init+0x2c8>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d058      	beq.n	80021f6 <HAL_GPIO_Init+0xfa>
 8002144:	4a9f      	ldr	r2, [pc, #636]	; (80023c4 <HAL_GPIO_Init+0x2c8>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d86f      	bhi.n	800222a <HAL_GPIO_Init+0x12e>
 800214a:	4a9f      	ldr	r2, [pc, #636]	; (80023c8 <HAL_GPIO_Init+0x2cc>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d052      	beq.n	80021f6 <HAL_GPIO_Init+0xfa>
 8002150:	4a9d      	ldr	r2, [pc, #628]	; (80023c8 <HAL_GPIO_Init+0x2cc>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d869      	bhi.n	800222a <HAL_GPIO_Init+0x12e>
 8002156:	4a9d      	ldr	r2, [pc, #628]	; (80023cc <HAL_GPIO_Init+0x2d0>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d04c      	beq.n	80021f6 <HAL_GPIO_Init+0xfa>
 800215c:	4a9b      	ldr	r2, [pc, #620]	; (80023cc <HAL_GPIO_Init+0x2d0>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d863      	bhi.n	800222a <HAL_GPIO_Init+0x12e>
 8002162:	4a9b      	ldr	r2, [pc, #620]	; (80023d0 <HAL_GPIO_Init+0x2d4>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d046      	beq.n	80021f6 <HAL_GPIO_Init+0xfa>
 8002168:	4a99      	ldr	r2, [pc, #612]	; (80023d0 <HAL_GPIO_Init+0x2d4>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d85d      	bhi.n	800222a <HAL_GPIO_Init+0x12e>
 800216e:	2b12      	cmp	r3, #18
 8002170:	d82a      	bhi.n	80021c8 <HAL_GPIO_Init+0xcc>
 8002172:	2b12      	cmp	r3, #18
 8002174:	d859      	bhi.n	800222a <HAL_GPIO_Init+0x12e>
 8002176:	a201      	add	r2, pc, #4	; (adr r2, 800217c <HAL_GPIO_Init+0x80>)
 8002178:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800217c:	080021f7 	.word	0x080021f7
 8002180:	080021d1 	.word	0x080021d1
 8002184:	080021e3 	.word	0x080021e3
 8002188:	08002225 	.word	0x08002225
 800218c:	0800222b 	.word	0x0800222b
 8002190:	0800222b 	.word	0x0800222b
 8002194:	0800222b 	.word	0x0800222b
 8002198:	0800222b 	.word	0x0800222b
 800219c:	0800222b 	.word	0x0800222b
 80021a0:	0800222b 	.word	0x0800222b
 80021a4:	0800222b 	.word	0x0800222b
 80021a8:	0800222b 	.word	0x0800222b
 80021ac:	0800222b 	.word	0x0800222b
 80021b0:	0800222b 	.word	0x0800222b
 80021b4:	0800222b 	.word	0x0800222b
 80021b8:	0800222b 	.word	0x0800222b
 80021bc:	0800222b 	.word	0x0800222b
 80021c0:	080021d9 	.word	0x080021d9
 80021c4:	080021ed 	.word	0x080021ed
 80021c8:	4a82      	ldr	r2, [pc, #520]	; (80023d4 <HAL_GPIO_Init+0x2d8>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d013      	beq.n	80021f6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80021ce:	e02c      	b.n	800222a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	623b      	str	r3, [r7, #32]
          break;
 80021d6:	e029      	b.n	800222c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	3304      	adds	r3, #4
 80021de:	623b      	str	r3, [r7, #32]
          break;
 80021e0:	e024      	b.n	800222c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	68db      	ldr	r3, [r3, #12]
 80021e6:	3308      	adds	r3, #8
 80021e8:	623b      	str	r3, [r7, #32]
          break;
 80021ea:	e01f      	b.n	800222c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	68db      	ldr	r3, [r3, #12]
 80021f0:	330c      	adds	r3, #12
 80021f2:	623b      	str	r3, [r7, #32]
          break;
 80021f4:	e01a      	b.n	800222c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d102      	bne.n	8002204 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80021fe:	2304      	movs	r3, #4
 8002200:	623b      	str	r3, [r7, #32]
          break;
 8002202:	e013      	b.n	800222c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	2b01      	cmp	r3, #1
 800220a:	d105      	bne.n	8002218 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800220c:	2308      	movs	r3, #8
 800220e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	69fa      	ldr	r2, [r7, #28]
 8002214:	611a      	str	r2, [r3, #16]
          break;
 8002216:	e009      	b.n	800222c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002218:	2308      	movs	r3, #8
 800221a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	69fa      	ldr	r2, [r7, #28]
 8002220:	615a      	str	r2, [r3, #20]
          break;
 8002222:	e003      	b.n	800222c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002224:	2300      	movs	r3, #0
 8002226:	623b      	str	r3, [r7, #32]
          break;
 8002228:	e000      	b.n	800222c <HAL_GPIO_Init+0x130>
          break;
 800222a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800222c:	69bb      	ldr	r3, [r7, #24]
 800222e:	2bff      	cmp	r3, #255	; 0xff
 8002230:	d801      	bhi.n	8002236 <HAL_GPIO_Init+0x13a>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	e001      	b.n	800223a <HAL_GPIO_Init+0x13e>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	3304      	adds	r3, #4
 800223a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800223c:	69bb      	ldr	r3, [r7, #24]
 800223e:	2bff      	cmp	r3, #255	; 0xff
 8002240:	d802      	bhi.n	8002248 <HAL_GPIO_Init+0x14c>
 8002242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	e002      	b.n	800224e <HAL_GPIO_Init+0x152>
 8002248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800224a:	3b08      	subs	r3, #8
 800224c:	009b      	lsls	r3, r3, #2
 800224e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	210f      	movs	r1, #15
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	fa01 f303 	lsl.w	r3, r1, r3
 800225c:	43db      	mvns	r3, r3
 800225e:	401a      	ands	r2, r3
 8002260:	6a39      	ldr	r1, [r7, #32]
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	fa01 f303 	lsl.w	r3, r1, r3
 8002268:	431a      	orrs	r2, r3
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002276:	2b00      	cmp	r3, #0
 8002278:	f000 8090 	beq.w	800239c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800227c:	4b56      	ldr	r3, [pc, #344]	; (80023d8 <HAL_GPIO_Init+0x2dc>)
 800227e:	699b      	ldr	r3, [r3, #24]
 8002280:	4a55      	ldr	r2, [pc, #340]	; (80023d8 <HAL_GPIO_Init+0x2dc>)
 8002282:	f043 0301 	orr.w	r3, r3, #1
 8002286:	6193      	str	r3, [r2, #24]
 8002288:	4b53      	ldr	r3, [pc, #332]	; (80023d8 <HAL_GPIO_Init+0x2dc>)
 800228a:	699b      	ldr	r3, [r3, #24]
 800228c:	f003 0301 	and.w	r3, r3, #1
 8002290:	60bb      	str	r3, [r7, #8]
 8002292:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002294:	4a51      	ldr	r2, [pc, #324]	; (80023dc <HAL_GPIO_Init+0x2e0>)
 8002296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002298:	089b      	lsrs	r3, r3, #2
 800229a:	3302      	adds	r3, #2
 800229c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022a0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80022a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a4:	f003 0303 	and.w	r3, r3, #3
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	220f      	movs	r2, #15
 80022ac:	fa02 f303 	lsl.w	r3, r2, r3
 80022b0:	43db      	mvns	r3, r3
 80022b2:	68fa      	ldr	r2, [r7, #12]
 80022b4:	4013      	ands	r3, r2
 80022b6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	4a49      	ldr	r2, [pc, #292]	; (80023e0 <HAL_GPIO_Init+0x2e4>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	d00d      	beq.n	80022dc <HAL_GPIO_Init+0x1e0>
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	4a48      	ldr	r2, [pc, #288]	; (80023e4 <HAL_GPIO_Init+0x2e8>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d007      	beq.n	80022d8 <HAL_GPIO_Init+0x1dc>
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	4a47      	ldr	r2, [pc, #284]	; (80023e8 <HAL_GPIO_Init+0x2ec>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d101      	bne.n	80022d4 <HAL_GPIO_Init+0x1d8>
 80022d0:	2302      	movs	r3, #2
 80022d2:	e004      	b.n	80022de <HAL_GPIO_Init+0x1e2>
 80022d4:	2303      	movs	r3, #3
 80022d6:	e002      	b.n	80022de <HAL_GPIO_Init+0x1e2>
 80022d8:	2301      	movs	r3, #1
 80022da:	e000      	b.n	80022de <HAL_GPIO_Init+0x1e2>
 80022dc:	2300      	movs	r3, #0
 80022de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80022e0:	f002 0203 	and.w	r2, r2, #3
 80022e4:	0092      	lsls	r2, r2, #2
 80022e6:	4093      	lsls	r3, r2
 80022e8:	68fa      	ldr	r2, [r7, #12]
 80022ea:	4313      	orrs	r3, r2
 80022ec:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80022ee:	493b      	ldr	r1, [pc, #236]	; (80023dc <HAL_GPIO_Init+0x2e0>)
 80022f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022f2:	089b      	lsrs	r3, r3, #2
 80022f4:	3302      	adds	r3, #2
 80022f6:	68fa      	ldr	r2, [r7, #12]
 80022f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002304:	2b00      	cmp	r3, #0
 8002306:	d006      	beq.n	8002316 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002308:	4b38      	ldr	r3, [pc, #224]	; (80023ec <HAL_GPIO_Init+0x2f0>)
 800230a:	681a      	ldr	r2, [r3, #0]
 800230c:	4937      	ldr	r1, [pc, #220]	; (80023ec <HAL_GPIO_Init+0x2f0>)
 800230e:	69bb      	ldr	r3, [r7, #24]
 8002310:	4313      	orrs	r3, r2
 8002312:	600b      	str	r3, [r1, #0]
 8002314:	e006      	b.n	8002324 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002316:	4b35      	ldr	r3, [pc, #212]	; (80023ec <HAL_GPIO_Init+0x2f0>)
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	69bb      	ldr	r3, [r7, #24]
 800231c:	43db      	mvns	r3, r3
 800231e:	4933      	ldr	r1, [pc, #204]	; (80023ec <HAL_GPIO_Init+0x2f0>)
 8002320:	4013      	ands	r3, r2
 8002322:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800232c:	2b00      	cmp	r3, #0
 800232e:	d006      	beq.n	800233e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002330:	4b2e      	ldr	r3, [pc, #184]	; (80023ec <HAL_GPIO_Init+0x2f0>)
 8002332:	685a      	ldr	r2, [r3, #4]
 8002334:	492d      	ldr	r1, [pc, #180]	; (80023ec <HAL_GPIO_Init+0x2f0>)
 8002336:	69bb      	ldr	r3, [r7, #24]
 8002338:	4313      	orrs	r3, r2
 800233a:	604b      	str	r3, [r1, #4]
 800233c:	e006      	b.n	800234c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800233e:	4b2b      	ldr	r3, [pc, #172]	; (80023ec <HAL_GPIO_Init+0x2f0>)
 8002340:	685a      	ldr	r2, [r3, #4]
 8002342:	69bb      	ldr	r3, [r7, #24]
 8002344:	43db      	mvns	r3, r3
 8002346:	4929      	ldr	r1, [pc, #164]	; (80023ec <HAL_GPIO_Init+0x2f0>)
 8002348:	4013      	ands	r3, r2
 800234a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002354:	2b00      	cmp	r3, #0
 8002356:	d006      	beq.n	8002366 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002358:	4b24      	ldr	r3, [pc, #144]	; (80023ec <HAL_GPIO_Init+0x2f0>)
 800235a:	689a      	ldr	r2, [r3, #8]
 800235c:	4923      	ldr	r1, [pc, #140]	; (80023ec <HAL_GPIO_Init+0x2f0>)
 800235e:	69bb      	ldr	r3, [r7, #24]
 8002360:	4313      	orrs	r3, r2
 8002362:	608b      	str	r3, [r1, #8]
 8002364:	e006      	b.n	8002374 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002366:	4b21      	ldr	r3, [pc, #132]	; (80023ec <HAL_GPIO_Init+0x2f0>)
 8002368:	689a      	ldr	r2, [r3, #8]
 800236a:	69bb      	ldr	r3, [r7, #24]
 800236c:	43db      	mvns	r3, r3
 800236e:	491f      	ldr	r1, [pc, #124]	; (80023ec <HAL_GPIO_Init+0x2f0>)
 8002370:	4013      	ands	r3, r2
 8002372:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800237c:	2b00      	cmp	r3, #0
 800237e:	d006      	beq.n	800238e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002380:	4b1a      	ldr	r3, [pc, #104]	; (80023ec <HAL_GPIO_Init+0x2f0>)
 8002382:	68da      	ldr	r2, [r3, #12]
 8002384:	4919      	ldr	r1, [pc, #100]	; (80023ec <HAL_GPIO_Init+0x2f0>)
 8002386:	69bb      	ldr	r3, [r7, #24]
 8002388:	4313      	orrs	r3, r2
 800238a:	60cb      	str	r3, [r1, #12]
 800238c:	e006      	b.n	800239c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800238e:	4b17      	ldr	r3, [pc, #92]	; (80023ec <HAL_GPIO_Init+0x2f0>)
 8002390:	68da      	ldr	r2, [r3, #12]
 8002392:	69bb      	ldr	r3, [r7, #24]
 8002394:	43db      	mvns	r3, r3
 8002396:	4915      	ldr	r1, [pc, #84]	; (80023ec <HAL_GPIO_Init+0x2f0>)
 8002398:	4013      	ands	r3, r2
 800239a:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800239c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800239e:	3301      	adds	r3, #1
 80023a0:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023a8:	fa22 f303 	lsr.w	r3, r2, r3
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	f47f aeaf 	bne.w	8002110 <HAL_GPIO_Init+0x14>
  }
}
 80023b2:	bf00      	nop
 80023b4:	bf00      	nop
 80023b6:	372c      	adds	r7, #44	; 0x2c
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bc80      	pop	{r7}
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop
 80023c0:	10320000 	.word	0x10320000
 80023c4:	10310000 	.word	0x10310000
 80023c8:	10220000 	.word	0x10220000
 80023cc:	10210000 	.word	0x10210000
 80023d0:	10120000 	.word	0x10120000
 80023d4:	10110000 	.word	0x10110000
 80023d8:	40021000 	.word	0x40021000
 80023dc:	40010000 	.word	0x40010000
 80023e0:	40010800 	.word	0x40010800
 80023e4:	40010c00 	.word	0x40010c00
 80023e8:	40011000 	.word	0x40011000
 80023ec:	40010400 	.word	0x40010400

080023f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b085      	sub	sp, #20
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
 80023f8:	460b      	mov	r3, r1
 80023fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	689a      	ldr	r2, [r3, #8]
 8002400:	887b      	ldrh	r3, [r7, #2]
 8002402:	4013      	ands	r3, r2
 8002404:	2b00      	cmp	r3, #0
 8002406:	d002      	beq.n	800240e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002408:	2301      	movs	r3, #1
 800240a:	73fb      	strb	r3, [r7, #15]
 800240c:	e001      	b.n	8002412 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800240e:	2300      	movs	r3, #0
 8002410:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002412:	7bfb      	ldrb	r3, [r7, #15]
}
 8002414:	4618      	mov	r0, r3
 8002416:	3714      	adds	r7, #20
 8002418:	46bd      	mov	sp, r7
 800241a:	bc80      	pop	{r7}
 800241c:	4770      	bx	lr

0800241e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800241e:	b480      	push	{r7}
 8002420:	b083      	sub	sp, #12
 8002422:	af00      	add	r7, sp, #0
 8002424:	6078      	str	r0, [r7, #4]
 8002426:	460b      	mov	r3, r1
 8002428:	807b      	strh	r3, [r7, #2]
 800242a:	4613      	mov	r3, r2
 800242c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800242e:	787b      	ldrb	r3, [r7, #1]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d003      	beq.n	800243c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002434:	887a      	ldrh	r2, [r7, #2]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800243a:	e003      	b.n	8002444 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800243c:	887b      	ldrh	r3, [r7, #2]
 800243e:	041a      	lsls	r2, r3, #16
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	611a      	str	r2, [r3, #16]
}
 8002444:	bf00      	nop
 8002446:	370c      	adds	r7, #12
 8002448:	46bd      	mov	sp, r7
 800244a:	bc80      	pop	{r7}
 800244c:	4770      	bx	lr

0800244e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800244e:	b480      	push	{r7}
 8002450:	b085      	sub	sp, #20
 8002452:	af00      	add	r7, sp, #0
 8002454:	6078      	str	r0, [r7, #4]
 8002456:	460b      	mov	r3, r1
 8002458:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	68db      	ldr	r3, [r3, #12]
 800245e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002460:	887a      	ldrh	r2, [r7, #2]
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	4013      	ands	r3, r2
 8002466:	041a      	lsls	r2, r3, #16
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	43d9      	mvns	r1, r3
 800246c:	887b      	ldrh	r3, [r7, #2]
 800246e:	400b      	ands	r3, r1
 8002470:	431a      	orrs	r2, r3
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	611a      	str	r2, [r3, #16]
}
 8002476:	bf00      	nop
 8002478:	3714      	adds	r7, #20
 800247a:	46bd      	mov	sp, r7
 800247c:	bc80      	pop	{r7}
 800247e:	4770      	bx	lr

08002480 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b086      	sub	sp, #24
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d101      	bne.n	8002492 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e26c      	b.n	800296c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 0301 	and.w	r3, r3, #1
 800249a:	2b00      	cmp	r3, #0
 800249c:	f000 8087 	beq.w	80025ae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80024a0:	4b92      	ldr	r3, [pc, #584]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f003 030c 	and.w	r3, r3, #12
 80024a8:	2b04      	cmp	r3, #4
 80024aa:	d00c      	beq.n	80024c6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80024ac:	4b8f      	ldr	r3, [pc, #572]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f003 030c 	and.w	r3, r3, #12
 80024b4:	2b08      	cmp	r3, #8
 80024b6:	d112      	bne.n	80024de <HAL_RCC_OscConfig+0x5e>
 80024b8:	4b8c      	ldr	r3, [pc, #560]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024c4:	d10b      	bne.n	80024de <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024c6:	4b89      	ldr	r3, [pc, #548]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d06c      	beq.n	80025ac <HAL_RCC_OscConfig+0x12c>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d168      	bne.n	80025ac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	e246      	b.n	800296c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024e6:	d106      	bne.n	80024f6 <HAL_RCC_OscConfig+0x76>
 80024e8:	4b80      	ldr	r3, [pc, #512]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a7f      	ldr	r2, [pc, #508]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 80024ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024f2:	6013      	str	r3, [r2, #0]
 80024f4:	e02e      	b.n	8002554 <HAL_RCC_OscConfig+0xd4>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d10c      	bne.n	8002518 <HAL_RCC_OscConfig+0x98>
 80024fe:	4b7b      	ldr	r3, [pc, #492]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a7a      	ldr	r2, [pc, #488]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 8002504:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002508:	6013      	str	r3, [r2, #0]
 800250a:	4b78      	ldr	r3, [pc, #480]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a77      	ldr	r2, [pc, #476]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 8002510:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002514:	6013      	str	r3, [r2, #0]
 8002516:	e01d      	b.n	8002554 <HAL_RCC_OscConfig+0xd4>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002520:	d10c      	bne.n	800253c <HAL_RCC_OscConfig+0xbc>
 8002522:	4b72      	ldr	r3, [pc, #456]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a71      	ldr	r2, [pc, #452]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 8002528:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800252c:	6013      	str	r3, [r2, #0]
 800252e:	4b6f      	ldr	r3, [pc, #444]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a6e      	ldr	r2, [pc, #440]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 8002534:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002538:	6013      	str	r3, [r2, #0]
 800253a:	e00b      	b.n	8002554 <HAL_RCC_OscConfig+0xd4>
 800253c:	4b6b      	ldr	r3, [pc, #428]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a6a      	ldr	r2, [pc, #424]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 8002542:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002546:	6013      	str	r3, [r2, #0]
 8002548:	4b68      	ldr	r3, [pc, #416]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a67      	ldr	r2, [pc, #412]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 800254e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002552:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d013      	beq.n	8002584 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800255c:	f7ff fcb6 	bl	8001ecc <HAL_GetTick>
 8002560:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002562:	e008      	b.n	8002576 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002564:	f7ff fcb2 	bl	8001ecc <HAL_GetTick>
 8002568:	4602      	mov	r2, r0
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	1ad3      	subs	r3, r2, r3
 800256e:	2b64      	cmp	r3, #100	; 0x64
 8002570:	d901      	bls.n	8002576 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002572:	2303      	movs	r3, #3
 8002574:	e1fa      	b.n	800296c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002576:	4b5d      	ldr	r3, [pc, #372]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800257e:	2b00      	cmp	r3, #0
 8002580:	d0f0      	beq.n	8002564 <HAL_RCC_OscConfig+0xe4>
 8002582:	e014      	b.n	80025ae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002584:	f7ff fca2 	bl	8001ecc <HAL_GetTick>
 8002588:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800258a:	e008      	b.n	800259e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800258c:	f7ff fc9e 	bl	8001ecc <HAL_GetTick>
 8002590:	4602      	mov	r2, r0
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	2b64      	cmp	r3, #100	; 0x64
 8002598:	d901      	bls.n	800259e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800259a:	2303      	movs	r3, #3
 800259c:	e1e6      	b.n	800296c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800259e:	4b53      	ldr	r3, [pc, #332]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d1f0      	bne.n	800258c <HAL_RCC_OscConfig+0x10c>
 80025aa:	e000      	b.n	80025ae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 0302 	and.w	r3, r3, #2
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d063      	beq.n	8002682 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80025ba:	4b4c      	ldr	r3, [pc, #304]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f003 030c 	and.w	r3, r3, #12
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d00b      	beq.n	80025de <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80025c6:	4b49      	ldr	r3, [pc, #292]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	f003 030c 	and.w	r3, r3, #12
 80025ce:	2b08      	cmp	r3, #8
 80025d0:	d11c      	bne.n	800260c <HAL_RCC_OscConfig+0x18c>
 80025d2:	4b46      	ldr	r3, [pc, #280]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d116      	bne.n	800260c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025de:	4b43      	ldr	r3, [pc, #268]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0302 	and.w	r3, r3, #2
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d005      	beq.n	80025f6 <HAL_RCC_OscConfig+0x176>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	691b      	ldr	r3, [r3, #16]
 80025ee:	2b01      	cmp	r3, #1
 80025f0:	d001      	beq.n	80025f6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e1ba      	b.n	800296c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025f6:	4b3d      	ldr	r3, [pc, #244]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	695b      	ldr	r3, [r3, #20]
 8002602:	00db      	lsls	r3, r3, #3
 8002604:	4939      	ldr	r1, [pc, #228]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 8002606:	4313      	orrs	r3, r2
 8002608:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800260a:	e03a      	b.n	8002682 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	691b      	ldr	r3, [r3, #16]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d020      	beq.n	8002656 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002614:	4b36      	ldr	r3, [pc, #216]	; (80026f0 <HAL_RCC_OscConfig+0x270>)
 8002616:	2201      	movs	r2, #1
 8002618:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800261a:	f7ff fc57 	bl	8001ecc <HAL_GetTick>
 800261e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002620:	e008      	b.n	8002634 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002622:	f7ff fc53 	bl	8001ecc <HAL_GetTick>
 8002626:	4602      	mov	r2, r0
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	1ad3      	subs	r3, r2, r3
 800262c:	2b02      	cmp	r3, #2
 800262e:	d901      	bls.n	8002634 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002630:	2303      	movs	r3, #3
 8002632:	e19b      	b.n	800296c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002634:	4b2d      	ldr	r3, [pc, #180]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f003 0302 	and.w	r3, r3, #2
 800263c:	2b00      	cmp	r3, #0
 800263e:	d0f0      	beq.n	8002622 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002640:	4b2a      	ldr	r3, [pc, #168]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	695b      	ldr	r3, [r3, #20]
 800264c:	00db      	lsls	r3, r3, #3
 800264e:	4927      	ldr	r1, [pc, #156]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 8002650:	4313      	orrs	r3, r2
 8002652:	600b      	str	r3, [r1, #0]
 8002654:	e015      	b.n	8002682 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002656:	4b26      	ldr	r3, [pc, #152]	; (80026f0 <HAL_RCC_OscConfig+0x270>)
 8002658:	2200      	movs	r2, #0
 800265a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800265c:	f7ff fc36 	bl	8001ecc <HAL_GetTick>
 8002660:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002662:	e008      	b.n	8002676 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002664:	f7ff fc32 	bl	8001ecc <HAL_GetTick>
 8002668:	4602      	mov	r2, r0
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	2b02      	cmp	r3, #2
 8002670:	d901      	bls.n	8002676 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002672:	2303      	movs	r3, #3
 8002674:	e17a      	b.n	800296c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002676:	4b1d      	ldr	r3, [pc, #116]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0302 	and.w	r3, r3, #2
 800267e:	2b00      	cmp	r3, #0
 8002680:	d1f0      	bne.n	8002664 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 0308 	and.w	r3, r3, #8
 800268a:	2b00      	cmp	r3, #0
 800268c:	d03a      	beq.n	8002704 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	699b      	ldr	r3, [r3, #24]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d019      	beq.n	80026ca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002696:	4b17      	ldr	r3, [pc, #92]	; (80026f4 <HAL_RCC_OscConfig+0x274>)
 8002698:	2201      	movs	r2, #1
 800269a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800269c:	f7ff fc16 	bl	8001ecc <HAL_GetTick>
 80026a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026a2:	e008      	b.n	80026b6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026a4:	f7ff fc12 	bl	8001ecc <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d901      	bls.n	80026b6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	e15a      	b.n	800296c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026b6:	4b0d      	ldr	r3, [pc, #52]	; (80026ec <HAL_RCC_OscConfig+0x26c>)
 80026b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ba:	f003 0302 	and.w	r3, r3, #2
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d0f0      	beq.n	80026a4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80026c2:	2001      	movs	r0, #1
 80026c4:	f000 faa6 	bl	8002c14 <RCC_Delay>
 80026c8:	e01c      	b.n	8002704 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026ca:	4b0a      	ldr	r3, [pc, #40]	; (80026f4 <HAL_RCC_OscConfig+0x274>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026d0:	f7ff fbfc 	bl	8001ecc <HAL_GetTick>
 80026d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026d6:	e00f      	b.n	80026f8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026d8:	f7ff fbf8 	bl	8001ecc <HAL_GetTick>
 80026dc:	4602      	mov	r2, r0
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	1ad3      	subs	r3, r2, r3
 80026e2:	2b02      	cmp	r3, #2
 80026e4:	d908      	bls.n	80026f8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80026e6:	2303      	movs	r3, #3
 80026e8:	e140      	b.n	800296c <HAL_RCC_OscConfig+0x4ec>
 80026ea:	bf00      	nop
 80026ec:	40021000 	.word	0x40021000
 80026f0:	42420000 	.word	0x42420000
 80026f4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026f8:	4b9e      	ldr	r3, [pc, #632]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 80026fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026fc:	f003 0302 	and.w	r3, r3, #2
 8002700:	2b00      	cmp	r3, #0
 8002702:	d1e9      	bne.n	80026d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 0304 	and.w	r3, r3, #4
 800270c:	2b00      	cmp	r3, #0
 800270e:	f000 80a6 	beq.w	800285e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002712:	2300      	movs	r3, #0
 8002714:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002716:	4b97      	ldr	r3, [pc, #604]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 8002718:	69db      	ldr	r3, [r3, #28]
 800271a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d10d      	bne.n	800273e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002722:	4b94      	ldr	r3, [pc, #592]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 8002724:	69db      	ldr	r3, [r3, #28]
 8002726:	4a93      	ldr	r2, [pc, #588]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 8002728:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800272c:	61d3      	str	r3, [r2, #28]
 800272e:	4b91      	ldr	r3, [pc, #580]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 8002730:	69db      	ldr	r3, [r3, #28]
 8002732:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002736:	60bb      	str	r3, [r7, #8]
 8002738:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800273a:	2301      	movs	r3, #1
 800273c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800273e:	4b8e      	ldr	r3, [pc, #568]	; (8002978 <HAL_RCC_OscConfig+0x4f8>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002746:	2b00      	cmp	r3, #0
 8002748:	d118      	bne.n	800277c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800274a:	4b8b      	ldr	r3, [pc, #556]	; (8002978 <HAL_RCC_OscConfig+0x4f8>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a8a      	ldr	r2, [pc, #552]	; (8002978 <HAL_RCC_OscConfig+0x4f8>)
 8002750:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002754:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002756:	f7ff fbb9 	bl	8001ecc <HAL_GetTick>
 800275a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800275c:	e008      	b.n	8002770 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800275e:	f7ff fbb5 	bl	8001ecc <HAL_GetTick>
 8002762:	4602      	mov	r2, r0
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	1ad3      	subs	r3, r2, r3
 8002768:	2b64      	cmp	r3, #100	; 0x64
 800276a:	d901      	bls.n	8002770 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800276c:	2303      	movs	r3, #3
 800276e:	e0fd      	b.n	800296c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002770:	4b81      	ldr	r3, [pc, #516]	; (8002978 <HAL_RCC_OscConfig+0x4f8>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002778:	2b00      	cmp	r3, #0
 800277a:	d0f0      	beq.n	800275e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	2b01      	cmp	r3, #1
 8002782:	d106      	bne.n	8002792 <HAL_RCC_OscConfig+0x312>
 8002784:	4b7b      	ldr	r3, [pc, #492]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 8002786:	6a1b      	ldr	r3, [r3, #32]
 8002788:	4a7a      	ldr	r2, [pc, #488]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 800278a:	f043 0301 	orr.w	r3, r3, #1
 800278e:	6213      	str	r3, [r2, #32]
 8002790:	e02d      	b.n	80027ee <HAL_RCC_OscConfig+0x36e>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	68db      	ldr	r3, [r3, #12]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d10c      	bne.n	80027b4 <HAL_RCC_OscConfig+0x334>
 800279a:	4b76      	ldr	r3, [pc, #472]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 800279c:	6a1b      	ldr	r3, [r3, #32]
 800279e:	4a75      	ldr	r2, [pc, #468]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 80027a0:	f023 0301 	bic.w	r3, r3, #1
 80027a4:	6213      	str	r3, [r2, #32]
 80027a6:	4b73      	ldr	r3, [pc, #460]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 80027a8:	6a1b      	ldr	r3, [r3, #32]
 80027aa:	4a72      	ldr	r2, [pc, #456]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 80027ac:	f023 0304 	bic.w	r3, r3, #4
 80027b0:	6213      	str	r3, [r2, #32]
 80027b2:	e01c      	b.n	80027ee <HAL_RCC_OscConfig+0x36e>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	2b05      	cmp	r3, #5
 80027ba:	d10c      	bne.n	80027d6 <HAL_RCC_OscConfig+0x356>
 80027bc:	4b6d      	ldr	r3, [pc, #436]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 80027be:	6a1b      	ldr	r3, [r3, #32]
 80027c0:	4a6c      	ldr	r2, [pc, #432]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 80027c2:	f043 0304 	orr.w	r3, r3, #4
 80027c6:	6213      	str	r3, [r2, #32]
 80027c8:	4b6a      	ldr	r3, [pc, #424]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 80027ca:	6a1b      	ldr	r3, [r3, #32]
 80027cc:	4a69      	ldr	r2, [pc, #420]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 80027ce:	f043 0301 	orr.w	r3, r3, #1
 80027d2:	6213      	str	r3, [r2, #32]
 80027d4:	e00b      	b.n	80027ee <HAL_RCC_OscConfig+0x36e>
 80027d6:	4b67      	ldr	r3, [pc, #412]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 80027d8:	6a1b      	ldr	r3, [r3, #32]
 80027da:	4a66      	ldr	r2, [pc, #408]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 80027dc:	f023 0301 	bic.w	r3, r3, #1
 80027e0:	6213      	str	r3, [r2, #32]
 80027e2:	4b64      	ldr	r3, [pc, #400]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 80027e4:	6a1b      	ldr	r3, [r3, #32]
 80027e6:	4a63      	ldr	r2, [pc, #396]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 80027e8:	f023 0304 	bic.w	r3, r3, #4
 80027ec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	68db      	ldr	r3, [r3, #12]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d015      	beq.n	8002822 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027f6:	f7ff fb69 	bl	8001ecc <HAL_GetTick>
 80027fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027fc:	e00a      	b.n	8002814 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027fe:	f7ff fb65 	bl	8001ecc <HAL_GetTick>
 8002802:	4602      	mov	r2, r0
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	1ad3      	subs	r3, r2, r3
 8002808:	f241 3288 	movw	r2, #5000	; 0x1388
 800280c:	4293      	cmp	r3, r2
 800280e:	d901      	bls.n	8002814 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002810:	2303      	movs	r3, #3
 8002812:	e0ab      	b.n	800296c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002814:	4b57      	ldr	r3, [pc, #348]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 8002816:	6a1b      	ldr	r3, [r3, #32]
 8002818:	f003 0302 	and.w	r3, r3, #2
 800281c:	2b00      	cmp	r3, #0
 800281e:	d0ee      	beq.n	80027fe <HAL_RCC_OscConfig+0x37e>
 8002820:	e014      	b.n	800284c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002822:	f7ff fb53 	bl	8001ecc <HAL_GetTick>
 8002826:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002828:	e00a      	b.n	8002840 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800282a:	f7ff fb4f 	bl	8001ecc <HAL_GetTick>
 800282e:	4602      	mov	r2, r0
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	1ad3      	subs	r3, r2, r3
 8002834:	f241 3288 	movw	r2, #5000	; 0x1388
 8002838:	4293      	cmp	r3, r2
 800283a:	d901      	bls.n	8002840 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800283c:	2303      	movs	r3, #3
 800283e:	e095      	b.n	800296c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002840:	4b4c      	ldr	r3, [pc, #304]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 8002842:	6a1b      	ldr	r3, [r3, #32]
 8002844:	f003 0302 	and.w	r3, r3, #2
 8002848:	2b00      	cmp	r3, #0
 800284a:	d1ee      	bne.n	800282a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800284c:	7dfb      	ldrb	r3, [r7, #23]
 800284e:	2b01      	cmp	r3, #1
 8002850:	d105      	bne.n	800285e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002852:	4b48      	ldr	r3, [pc, #288]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 8002854:	69db      	ldr	r3, [r3, #28]
 8002856:	4a47      	ldr	r2, [pc, #284]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 8002858:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800285c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	69db      	ldr	r3, [r3, #28]
 8002862:	2b00      	cmp	r3, #0
 8002864:	f000 8081 	beq.w	800296a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002868:	4b42      	ldr	r3, [pc, #264]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f003 030c 	and.w	r3, r3, #12
 8002870:	2b08      	cmp	r3, #8
 8002872:	d061      	beq.n	8002938 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	69db      	ldr	r3, [r3, #28]
 8002878:	2b02      	cmp	r3, #2
 800287a:	d146      	bne.n	800290a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800287c:	4b3f      	ldr	r3, [pc, #252]	; (800297c <HAL_RCC_OscConfig+0x4fc>)
 800287e:	2200      	movs	r2, #0
 8002880:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002882:	f7ff fb23 	bl	8001ecc <HAL_GetTick>
 8002886:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002888:	e008      	b.n	800289c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800288a:	f7ff fb1f 	bl	8001ecc <HAL_GetTick>
 800288e:	4602      	mov	r2, r0
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	2b02      	cmp	r3, #2
 8002896:	d901      	bls.n	800289c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002898:	2303      	movs	r3, #3
 800289a:	e067      	b.n	800296c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800289c:	4b35      	ldr	r3, [pc, #212]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d1f0      	bne.n	800288a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6a1b      	ldr	r3, [r3, #32]
 80028ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028b0:	d108      	bne.n	80028c4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80028b2:	4b30      	ldr	r3, [pc, #192]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	492d      	ldr	r1, [pc, #180]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 80028c0:	4313      	orrs	r3, r2
 80028c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028c4:	4b2b      	ldr	r3, [pc, #172]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6a19      	ldr	r1, [r3, #32]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d4:	430b      	orrs	r3, r1
 80028d6:	4927      	ldr	r1, [pc, #156]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 80028d8:	4313      	orrs	r3, r2
 80028da:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028dc:	4b27      	ldr	r3, [pc, #156]	; (800297c <HAL_RCC_OscConfig+0x4fc>)
 80028de:	2201      	movs	r2, #1
 80028e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028e2:	f7ff faf3 	bl	8001ecc <HAL_GetTick>
 80028e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028e8:	e008      	b.n	80028fc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028ea:	f7ff faef 	bl	8001ecc <HAL_GetTick>
 80028ee:	4602      	mov	r2, r0
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	2b02      	cmp	r3, #2
 80028f6:	d901      	bls.n	80028fc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80028f8:	2303      	movs	r3, #3
 80028fa:	e037      	b.n	800296c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028fc:	4b1d      	ldr	r3, [pc, #116]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002904:	2b00      	cmp	r3, #0
 8002906:	d0f0      	beq.n	80028ea <HAL_RCC_OscConfig+0x46a>
 8002908:	e02f      	b.n	800296a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800290a:	4b1c      	ldr	r3, [pc, #112]	; (800297c <HAL_RCC_OscConfig+0x4fc>)
 800290c:	2200      	movs	r2, #0
 800290e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002910:	f7ff fadc 	bl	8001ecc <HAL_GetTick>
 8002914:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002916:	e008      	b.n	800292a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002918:	f7ff fad8 	bl	8001ecc <HAL_GetTick>
 800291c:	4602      	mov	r2, r0
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	1ad3      	subs	r3, r2, r3
 8002922:	2b02      	cmp	r3, #2
 8002924:	d901      	bls.n	800292a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	e020      	b.n	800296c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800292a:	4b12      	ldr	r3, [pc, #72]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d1f0      	bne.n	8002918 <HAL_RCC_OscConfig+0x498>
 8002936:	e018      	b.n	800296a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	69db      	ldr	r3, [r3, #28]
 800293c:	2b01      	cmp	r3, #1
 800293e:	d101      	bne.n	8002944 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002940:	2301      	movs	r3, #1
 8002942:	e013      	b.n	800296c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002944:	4b0b      	ldr	r3, [pc, #44]	; (8002974 <HAL_RCC_OscConfig+0x4f4>)
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6a1b      	ldr	r3, [r3, #32]
 8002954:	429a      	cmp	r2, r3
 8002956:	d106      	bne.n	8002966 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002962:	429a      	cmp	r2, r3
 8002964:	d001      	beq.n	800296a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e000      	b.n	800296c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800296a:	2300      	movs	r3, #0
}
 800296c:	4618      	mov	r0, r3
 800296e:	3718      	adds	r7, #24
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}
 8002974:	40021000 	.word	0x40021000
 8002978:	40007000 	.word	0x40007000
 800297c:	42420060 	.word	0x42420060

08002980 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b084      	sub	sp, #16
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d101      	bne.n	8002994 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	e0d0      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002994:	4b6a      	ldr	r3, [pc, #424]	; (8002b40 <HAL_RCC_ClockConfig+0x1c0>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f003 0307 	and.w	r3, r3, #7
 800299c:	683a      	ldr	r2, [r7, #0]
 800299e:	429a      	cmp	r2, r3
 80029a0:	d910      	bls.n	80029c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029a2:	4b67      	ldr	r3, [pc, #412]	; (8002b40 <HAL_RCC_ClockConfig+0x1c0>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f023 0207 	bic.w	r2, r3, #7
 80029aa:	4965      	ldr	r1, [pc, #404]	; (8002b40 <HAL_RCC_ClockConfig+0x1c0>)
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	4313      	orrs	r3, r2
 80029b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029b2:	4b63      	ldr	r3, [pc, #396]	; (8002b40 <HAL_RCC_ClockConfig+0x1c0>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 0307 	and.w	r3, r3, #7
 80029ba:	683a      	ldr	r2, [r7, #0]
 80029bc:	429a      	cmp	r2, r3
 80029be:	d001      	beq.n	80029c4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e0b8      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 0302 	and.w	r3, r3, #2
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d020      	beq.n	8002a12 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0304 	and.w	r3, r3, #4
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d005      	beq.n	80029e8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029dc:	4b59      	ldr	r3, [pc, #356]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	4a58      	ldr	r2, [pc, #352]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 80029e2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80029e6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f003 0308 	and.w	r3, r3, #8
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d005      	beq.n	8002a00 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029f4:	4b53      	ldr	r3, [pc, #332]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	4a52      	ldr	r2, [pc, #328]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 80029fa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80029fe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a00:	4b50      	ldr	r3, [pc, #320]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	494d      	ldr	r1, [pc, #308]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0301 	and.w	r3, r3, #1
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d040      	beq.n	8002aa0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d107      	bne.n	8002a36 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a26:	4b47      	ldr	r3, [pc, #284]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d115      	bne.n	8002a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e07f      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	2b02      	cmp	r3, #2
 8002a3c:	d107      	bne.n	8002a4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a3e:	4b41      	ldr	r3, [pc, #260]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d109      	bne.n	8002a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e073      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a4e:	4b3d      	ldr	r3, [pc, #244]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f003 0302 	and.w	r3, r3, #2
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d101      	bne.n	8002a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e06b      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a5e:	4b39      	ldr	r3, [pc, #228]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	f023 0203 	bic.w	r2, r3, #3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	4936      	ldr	r1, [pc, #216]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a70:	f7ff fa2c 	bl	8001ecc <HAL_GetTick>
 8002a74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a76:	e00a      	b.n	8002a8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a78:	f7ff fa28 	bl	8001ecc <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d901      	bls.n	8002a8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e053      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a8e:	4b2d      	ldr	r3, [pc, #180]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f003 020c 	and.w	r2, r3, #12
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	009b      	lsls	r3, r3, #2
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	d1eb      	bne.n	8002a78 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002aa0:	4b27      	ldr	r3, [pc, #156]	; (8002b40 <HAL_RCC_ClockConfig+0x1c0>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f003 0307 	and.w	r3, r3, #7
 8002aa8:	683a      	ldr	r2, [r7, #0]
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	d210      	bcs.n	8002ad0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aae:	4b24      	ldr	r3, [pc, #144]	; (8002b40 <HAL_RCC_ClockConfig+0x1c0>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f023 0207 	bic.w	r2, r3, #7
 8002ab6:	4922      	ldr	r1, [pc, #136]	; (8002b40 <HAL_RCC_ClockConfig+0x1c0>)
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	4313      	orrs	r3, r2
 8002abc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002abe:	4b20      	ldr	r3, [pc, #128]	; (8002b40 <HAL_RCC_ClockConfig+0x1c0>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0307 	and.w	r3, r3, #7
 8002ac6:	683a      	ldr	r2, [r7, #0]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d001      	beq.n	8002ad0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	e032      	b.n	8002b36 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0304 	and.w	r3, r3, #4
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d008      	beq.n	8002aee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002adc:	4b19      	ldr	r3, [pc, #100]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	4916      	ldr	r1, [pc, #88]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002aea:	4313      	orrs	r3, r2
 8002aec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0308 	and.w	r3, r3, #8
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d009      	beq.n	8002b0e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002afa:	4b12      	ldr	r3, [pc, #72]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	691b      	ldr	r3, [r3, #16]
 8002b06:	00db      	lsls	r3, r3, #3
 8002b08:	490e      	ldr	r1, [pc, #56]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b0e:	f000 f821 	bl	8002b54 <HAL_RCC_GetSysClockFreq>
 8002b12:	4602      	mov	r2, r0
 8002b14:	4b0b      	ldr	r3, [pc, #44]	; (8002b44 <HAL_RCC_ClockConfig+0x1c4>)
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	091b      	lsrs	r3, r3, #4
 8002b1a:	f003 030f 	and.w	r3, r3, #15
 8002b1e:	490a      	ldr	r1, [pc, #40]	; (8002b48 <HAL_RCC_ClockConfig+0x1c8>)
 8002b20:	5ccb      	ldrb	r3, [r1, r3]
 8002b22:	fa22 f303 	lsr.w	r3, r2, r3
 8002b26:	4a09      	ldr	r2, [pc, #36]	; (8002b4c <HAL_RCC_ClockConfig+0x1cc>)
 8002b28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002b2a:	4b09      	ldr	r3, [pc, #36]	; (8002b50 <HAL_RCC_ClockConfig+0x1d0>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7ff f98a 	bl	8001e48 <HAL_InitTick>

  return HAL_OK;
 8002b34:	2300      	movs	r3, #0
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3710      	adds	r7, #16
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	40022000 	.word	0x40022000
 8002b44:	40021000 	.word	0x40021000
 8002b48:	08003498 	.word	0x08003498
 8002b4c:	20000030 	.word	0x20000030
 8002b50:	20000034 	.word	0x20000034

08002b54 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b54:	b490      	push	{r4, r7}
 8002b56:	b08a      	sub	sp, #40	; 0x28
 8002b58:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002b5a:	4b2a      	ldr	r3, [pc, #168]	; (8002c04 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002b5c:	1d3c      	adds	r4, r7, #4
 8002b5e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b60:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002b64:	f240 2301 	movw	r3, #513	; 0x201
 8002b68:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	61fb      	str	r3, [r7, #28]
 8002b6e:	2300      	movs	r3, #0
 8002b70:	61bb      	str	r3, [r7, #24]
 8002b72:	2300      	movs	r3, #0
 8002b74:	627b      	str	r3, [r7, #36]	; 0x24
 8002b76:	2300      	movs	r3, #0
 8002b78:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002b7e:	4b22      	ldr	r3, [pc, #136]	; (8002c08 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b84:	69fb      	ldr	r3, [r7, #28]
 8002b86:	f003 030c 	and.w	r3, r3, #12
 8002b8a:	2b04      	cmp	r3, #4
 8002b8c:	d002      	beq.n	8002b94 <HAL_RCC_GetSysClockFreq+0x40>
 8002b8e:	2b08      	cmp	r3, #8
 8002b90:	d003      	beq.n	8002b9a <HAL_RCC_GetSysClockFreq+0x46>
 8002b92:	e02d      	b.n	8002bf0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b94:	4b1d      	ldr	r3, [pc, #116]	; (8002c0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b96:	623b      	str	r3, [r7, #32]
      break;
 8002b98:	e02d      	b.n	8002bf6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002b9a:	69fb      	ldr	r3, [r7, #28]
 8002b9c:	0c9b      	lsrs	r3, r3, #18
 8002b9e:	f003 030f 	and.w	r3, r3, #15
 8002ba2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002ba6:	4413      	add	r3, r2
 8002ba8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002bac:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d013      	beq.n	8002be0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002bb8:	4b13      	ldr	r3, [pc, #76]	; (8002c08 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	0c5b      	lsrs	r3, r3, #17
 8002bbe:	f003 0301 	and.w	r3, r3, #1
 8002bc2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002bc6:	4413      	add	r3, r2
 8002bc8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002bcc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	4a0e      	ldr	r2, [pc, #56]	; (8002c0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002bd2:	fb02 f203 	mul.w	r2, r2, r3
 8002bd6:	69bb      	ldr	r3, [r7, #24]
 8002bd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bdc:	627b      	str	r3, [r7, #36]	; 0x24
 8002bde:	e004      	b.n	8002bea <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	4a0b      	ldr	r2, [pc, #44]	; (8002c10 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002be4:	fb02 f303 	mul.w	r3, r2, r3
 8002be8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bec:	623b      	str	r3, [r7, #32]
      break;
 8002bee:	e002      	b.n	8002bf6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002bf0:	4b06      	ldr	r3, [pc, #24]	; (8002c0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002bf2:	623b      	str	r3, [r7, #32]
      break;
 8002bf4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002bf6:	6a3b      	ldr	r3, [r7, #32]
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	3728      	adds	r7, #40	; 0x28
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bc90      	pop	{r4, r7}
 8002c00:	4770      	bx	lr
 8002c02:	bf00      	nop
 8002c04:	08003488 	.word	0x08003488
 8002c08:	40021000 	.word	0x40021000
 8002c0c:	007a1200 	.word	0x007a1200
 8002c10:	003d0900 	.word	0x003d0900

08002c14 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b085      	sub	sp, #20
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002c1c:	4b0a      	ldr	r3, [pc, #40]	; (8002c48 <RCC_Delay+0x34>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a0a      	ldr	r2, [pc, #40]	; (8002c4c <RCC_Delay+0x38>)
 8002c22:	fba2 2303 	umull	r2, r3, r2, r3
 8002c26:	0a5b      	lsrs	r3, r3, #9
 8002c28:	687a      	ldr	r2, [r7, #4]
 8002c2a:	fb02 f303 	mul.w	r3, r2, r3
 8002c2e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002c30:	bf00      	nop
  }
  while (Delay --);
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	1e5a      	subs	r2, r3, #1
 8002c36:	60fa      	str	r2, [r7, #12]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d1f9      	bne.n	8002c30 <RCC_Delay+0x1c>
}
 8002c3c:	bf00      	nop
 8002c3e:	bf00      	nop
 8002c40:	3714      	adds	r7, #20
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bc80      	pop	{r7}
 8002c46:	4770      	bx	lr
 8002c48:	20000030 	.word	0x20000030
 8002c4c:	10624dd3 	.word	0x10624dd3

08002c50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d101      	bne.n	8002c62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e041      	b.n	8002ce6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d106      	bne.n	8002c7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2200      	movs	r2, #0
 8002c72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	f7fe ffa6 	bl	8001bc8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2202      	movs	r2, #2
 8002c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	3304      	adds	r3, #4
 8002c8c:	4619      	mov	r1, r3
 8002c8e:	4610      	mov	r0, r2
 8002c90:	f000 fa6a 	bl	8003168 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2201      	movs	r2, #1
 8002c98:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2201      	movs	r2, #1
 8002cb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2201      	movs	r2, #1
 8002cd0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2201      	movs	r2, #1
 8002ce0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ce4:	2300      	movs	r3, #0
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3708      	adds	r7, #8
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
	...

08002cf0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b085      	sub	sp, #20
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d001      	beq.n	8002d08 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e035      	b.n	8002d74 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2202      	movs	r2, #2
 8002d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	68da      	ldr	r2, [r3, #12]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f042 0201 	orr.w	r2, r2, #1
 8002d1e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a16      	ldr	r2, [pc, #88]	; (8002d80 <HAL_TIM_Base_Start_IT+0x90>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d009      	beq.n	8002d3e <HAL_TIM_Base_Start_IT+0x4e>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d32:	d004      	beq.n	8002d3e <HAL_TIM_Base_Start_IT+0x4e>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a12      	ldr	r2, [pc, #72]	; (8002d84 <HAL_TIM_Base_Start_IT+0x94>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d111      	bne.n	8002d62 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	f003 0307 	and.w	r3, r3, #7
 8002d48:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2b06      	cmp	r3, #6
 8002d4e:	d010      	beq.n	8002d72 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	681a      	ldr	r2, [r3, #0]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f042 0201 	orr.w	r2, r2, #1
 8002d5e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d60:	e007      	b.n	8002d72 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f042 0201 	orr.w	r2, r2, #1
 8002d70:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002d72:	2300      	movs	r3, #0
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3714      	adds	r7, #20
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bc80      	pop	{r7}
 8002d7c:	4770      	bx	lr
 8002d7e:	bf00      	nop
 8002d80:	40012c00 	.word	0x40012c00
 8002d84:	40000400 	.word	0x40000400

08002d88 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	691b      	ldr	r3, [r3, #16]
 8002d96:	f003 0302 	and.w	r3, r3, #2
 8002d9a:	2b02      	cmp	r3, #2
 8002d9c:	d122      	bne.n	8002de4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	68db      	ldr	r3, [r3, #12]
 8002da4:	f003 0302 	and.w	r3, r3, #2
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d11b      	bne.n	8002de4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f06f 0202 	mvn.w	r2, #2
 8002db4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2201      	movs	r2, #1
 8002dba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	699b      	ldr	r3, [r3, #24]
 8002dc2:	f003 0303 	and.w	r3, r3, #3
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d003      	beq.n	8002dd2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002dca:	6878      	ldr	r0, [r7, #4]
 8002dcc:	f000 f9b1 	bl	8003132 <HAL_TIM_IC_CaptureCallback>
 8002dd0:	e005      	b.n	8002dde <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dd2:	6878      	ldr	r0, [r7, #4]
 8002dd4:	f000 f9a4 	bl	8003120 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dd8:	6878      	ldr	r0, [r7, #4]
 8002dda:	f000 f9b3 	bl	8003144 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	691b      	ldr	r3, [r3, #16]
 8002dea:	f003 0304 	and.w	r3, r3, #4
 8002dee:	2b04      	cmp	r3, #4
 8002df0:	d122      	bne.n	8002e38 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	68db      	ldr	r3, [r3, #12]
 8002df8:	f003 0304 	and.w	r3, r3, #4
 8002dfc:	2b04      	cmp	r3, #4
 8002dfe:	d11b      	bne.n	8002e38 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f06f 0204 	mvn.w	r2, #4
 8002e08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2202      	movs	r2, #2
 8002e0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	699b      	ldr	r3, [r3, #24]
 8002e16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d003      	beq.n	8002e26 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f000 f987 	bl	8003132 <HAL_TIM_IC_CaptureCallback>
 8002e24:	e005      	b.n	8002e32 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f000 f97a 	bl	8003120 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e2c:	6878      	ldr	r0, [r7, #4]
 8002e2e:	f000 f989 	bl	8003144 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2200      	movs	r2, #0
 8002e36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	691b      	ldr	r3, [r3, #16]
 8002e3e:	f003 0308 	and.w	r3, r3, #8
 8002e42:	2b08      	cmp	r3, #8
 8002e44:	d122      	bne.n	8002e8c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	f003 0308 	and.w	r3, r3, #8
 8002e50:	2b08      	cmp	r3, #8
 8002e52:	d11b      	bne.n	8002e8c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f06f 0208 	mvn.w	r2, #8
 8002e5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2204      	movs	r2, #4
 8002e62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	69db      	ldr	r3, [r3, #28]
 8002e6a:	f003 0303 	and.w	r3, r3, #3
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d003      	beq.n	8002e7a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f000 f95d 	bl	8003132 <HAL_TIM_IC_CaptureCallback>
 8002e78:	e005      	b.n	8002e86 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f000 f950 	bl	8003120 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e80:	6878      	ldr	r0, [r7, #4]
 8002e82:	f000 f95f 	bl	8003144 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	691b      	ldr	r3, [r3, #16]
 8002e92:	f003 0310 	and.w	r3, r3, #16
 8002e96:	2b10      	cmp	r3, #16
 8002e98:	d122      	bne.n	8002ee0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	f003 0310 	and.w	r3, r3, #16
 8002ea4:	2b10      	cmp	r3, #16
 8002ea6:	d11b      	bne.n	8002ee0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f06f 0210 	mvn.w	r2, #16
 8002eb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2208      	movs	r2, #8
 8002eb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	69db      	ldr	r3, [r3, #28]
 8002ebe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d003      	beq.n	8002ece <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	f000 f933 	bl	8003132 <HAL_TIM_IC_CaptureCallback>
 8002ecc:	e005      	b.n	8002eda <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ece:	6878      	ldr	r0, [r7, #4]
 8002ed0:	f000 f926 	bl	8003120 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ed4:	6878      	ldr	r0, [r7, #4]
 8002ed6:	f000 f935 	bl	8003144 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2200      	movs	r2, #0
 8002ede:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	691b      	ldr	r3, [r3, #16]
 8002ee6:	f003 0301 	and.w	r3, r3, #1
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d10e      	bne.n	8002f0c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	f003 0301 	and.w	r3, r3, #1
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d107      	bne.n	8002f0c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f06f 0201 	mvn.w	r2, #1
 8002f04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f06:	6878      	ldr	r0, [r7, #4]
 8002f08:	f7fe f994 	bl	8001234 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	691b      	ldr	r3, [r3, #16]
 8002f12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f16:	2b80      	cmp	r3, #128	; 0x80
 8002f18:	d10e      	bne.n	8002f38 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	68db      	ldr	r3, [r3, #12]
 8002f20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f24:	2b80      	cmp	r3, #128	; 0x80
 8002f26:	d107      	bne.n	8002f38 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002f30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f000 fa67 	bl	8003406 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	691b      	ldr	r3, [r3, #16]
 8002f3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f42:	2b40      	cmp	r3, #64	; 0x40
 8002f44:	d10e      	bne.n	8002f64 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f50:	2b40      	cmp	r3, #64	; 0x40
 8002f52:	d107      	bne.n	8002f64 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002f5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	f000 f8f9 	bl	8003156 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	691b      	ldr	r3, [r3, #16]
 8002f6a:	f003 0320 	and.w	r3, r3, #32
 8002f6e:	2b20      	cmp	r3, #32
 8002f70:	d10e      	bne.n	8002f90 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	f003 0320 	and.w	r3, r3, #32
 8002f7c:	2b20      	cmp	r3, #32
 8002f7e:	d107      	bne.n	8002f90 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f06f 0220 	mvn.w	r2, #32
 8002f88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f000 fa32 	bl	80033f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002f90:	bf00      	nop
 8002f92:	3708      	adds	r7, #8
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}

08002f98 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b084      	sub	sp, #16
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
 8002fa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d101      	bne.n	8002fb0 <HAL_TIM_ConfigClockSource+0x18>
 8002fac:	2302      	movs	r3, #2
 8002fae:	e0b3      	b.n	8003118 <HAL_TIM_ConfigClockSource+0x180>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2202      	movs	r2, #2
 8002fbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002fce:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002fd6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	68fa      	ldr	r2, [r7, #12]
 8002fde:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002fe8:	d03e      	beq.n	8003068 <HAL_TIM_ConfigClockSource+0xd0>
 8002fea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002fee:	f200 8087 	bhi.w	8003100 <HAL_TIM_ConfigClockSource+0x168>
 8002ff2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ff6:	f000 8085 	beq.w	8003104 <HAL_TIM_ConfigClockSource+0x16c>
 8002ffa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ffe:	d87f      	bhi.n	8003100 <HAL_TIM_ConfigClockSource+0x168>
 8003000:	2b70      	cmp	r3, #112	; 0x70
 8003002:	d01a      	beq.n	800303a <HAL_TIM_ConfigClockSource+0xa2>
 8003004:	2b70      	cmp	r3, #112	; 0x70
 8003006:	d87b      	bhi.n	8003100 <HAL_TIM_ConfigClockSource+0x168>
 8003008:	2b60      	cmp	r3, #96	; 0x60
 800300a:	d050      	beq.n	80030ae <HAL_TIM_ConfigClockSource+0x116>
 800300c:	2b60      	cmp	r3, #96	; 0x60
 800300e:	d877      	bhi.n	8003100 <HAL_TIM_ConfigClockSource+0x168>
 8003010:	2b50      	cmp	r3, #80	; 0x50
 8003012:	d03c      	beq.n	800308e <HAL_TIM_ConfigClockSource+0xf6>
 8003014:	2b50      	cmp	r3, #80	; 0x50
 8003016:	d873      	bhi.n	8003100 <HAL_TIM_ConfigClockSource+0x168>
 8003018:	2b40      	cmp	r3, #64	; 0x40
 800301a:	d058      	beq.n	80030ce <HAL_TIM_ConfigClockSource+0x136>
 800301c:	2b40      	cmp	r3, #64	; 0x40
 800301e:	d86f      	bhi.n	8003100 <HAL_TIM_ConfigClockSource+0x168>
 8003020:	2b30      	cmp	r3, #48	; 0x30
 8003022:	d064      	beq.n	80030ee <HAL_TIM_ConfigClockSource+0x156>
 8003024:	2b30      	cmp	r3, #48	; 0x30
 8003026:	d86b      	bhi.n	8003100 <HAL_TIM_ConfigClockSource+0x168>
 8003028:	2b20      	cmp	r3, #32
 800302a:	d060      	beq.n	80030ee <HAL_TIM_ConfigClockSource+0x156>
 800302c:	2b20      	cmp	r3, #32
 800302e:	d867      	bhi.n	8003100 <HAL_TIM_ConfigClockSource+0x168>
 8003030:	2b00      	cmp	r3, #0
 8003032:	d05c      	beq.n	80030ee <HAL_TIM_ConfigClockSource+0x156>
 8003034:	2b10      	cmp	r3, #16
 8003036:	d05a      	beq.n	80030ee <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003038:	e062      	b.n	8003100 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6818      	ldr	r0, [r3, #0]
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	6899      	ldr	r1, [r3, #8]
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	685a      	ldr	r2, [r3, #4]
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	f000 f95c 	bl	8003306 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800305c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	68fa      	ldr	r2, [r7, #12]
 8003064:	609a      	str	r2, [r3, #8]
      break;
 8003066:	e04e      	b.n	8003106 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6818      	ldr	r0, [r3, #0]
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	6899      	ldr	r1, [r3, #8]
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	685a      	ldr	r2, [r3, #4]
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	68db      	ldr	r3, [r3, #12]
 8003078:	f000 f945 	bl	8003306 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	689a      	ldr	r2, [r3, #8]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800308a:	609a      	str	r2, [r3, #8]
      break;
 800308c:	e03b      	b.n	8003106 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6818      	ldr	r0, [r3, #0]
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	6859      	ldr	r1, [r3, #4]
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	68db      	ldr	r3, [r3, #12]
 800309a:	461a      	mov	r2, r3
 800309c:	f000 f8bc 	bl	8003218 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	2150      	movs	r1, #80	; 0x50
 80030a6:	4618      	mov	r0, r3
 80030a8:	f000 f913 	bl	80032d2 <TIM_ITRx_SetConfig>
      break;
 80030ac:	e02b      	b.n	8003106 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6818      	ldr	r0, [r3, #0]
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	6859      	ldr	r1, [r3, #4]
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	68db      	ldr	r3, [r3, #12]
 80030ba:	461a      	mov	r2, r3
 80030bc:	f000 f8da 	bl	8003274 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	2160      	movs	r1, #96	; 0x60
 80030c6:	4618      	mov	r0, r3
 80030c8:	f000 f903 	bl	80032d2 <TIM_ITRx_SetConfig>
      break;
 80030cc:	e01b      	b.n	8003106 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6818      	ldr	r0, [r3, #0]
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	6859      	ldr	r1, [r3, #4]
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	461a      	mov	r2, r3
 80030dc:	f000 f89c 	bl	8003218 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	2140      	movs	r1, #64	; 0x40
 80030e6:	4618      	mov	r0, r3
 80030e8:	f000 f8f3 	bl	80032d2 <TIM_ITRx_SetConfig>
      break;
 80030ec:	e00b      	b.n	8003106 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4619      	mov	r1, r3
 80030f8:	4610      	mov	r0, r2
 80030fa:	f000 f8ea 	bl	80032d2 <TIM_ITRx_SetConfig>
        break;
 80030fe:	e002      	b.n	8003106 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003100:	bf00      	nop
 8003102:	e000      	b.n	8003106 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003104:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2201      	movs	r2, #1
 800310a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2200      	movs	r2, #0
 8003112:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003116:	2300      	movs	r3, #0
}
 8003118:	4618      	mov	r0, r3
 800311a:	3710      	adds	r7, #16
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}

08003120 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003120:	b480      	push	{r7}
 8003122:	b083      	sub	sp, #12
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003128:	bf00      	nop
 800312a:	370c      	adds	r7, #12
 800312c:	46bd      	mov	sp, r7
 800312e:	bc80      	pop	{r7}
 8003130:	4770      	bx	lr

08003132 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003132:	b480      	push	{r7}
 8003134:	b083      	sub	sp, #12
 8003136:	af00      	add	r7, sp, #0
 8003138:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800313a:	bf00      	nop
 800313c:	370c      	adds	r7, #12
 800313e:	46bd      	mov	sp, r7
 8003140:	bc80      	pop	{r7}
 8003142:	4770      	bx	lr

08003144 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003144:	b480      	push	{r7}
 8003146:	b083      	sub	sp, #12
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800314c:	bf00      	nop
 800314e:	370c      	adds	r7, #12
 8003150:	46bd      	mov	sp, r7
 8003152:	bc80      	pop	{r7}
 8003154:	4770      	bx	lr

08003156 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003156:	b480      	push	{r7}
 8003158:	b083      	sub	sp, #12
 800315a:	af00      	add	r7, sp, #0
 800315c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800315e:	bf00      	nop
 8003160:	370c      	adds	r7, #12
 8003162:	46bd      	mov	sp, r7
 8003164:	bc80      	pop	{r7}
 8003166:	4770      	bx	lr

08003168 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003168:	b480      	push	{r7}
 800316a:	b085      	sub	sp, #20
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	4a25      	ldr	r2, [pc, #148]	; (8003210 <TIM_Base_SetConfig+0xa8>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d007      	beq.n	8003190 <TIM_Base_SetConfig+0x28>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003186:	d003      	beq.n	8003190 <TIM_Base_SetConfig+0x28>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	4a22      	ldr	r2, [pc, #136]	; (8003214 <TIM_Base_SetConfig+0xac>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d108      	bne.n	80031a2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003196:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	68fa      	ldr	r2, [r7, #12]
 800319e:	4313      	orrs	r3, r2
 80031a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	4a1a      	ldr	r2, [pc, #104]	; (8003210 <TIM_Base_SetConfig+0xa8>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d007      	beq.n	80031ba <TIM_Base_SetConfig+0x52>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031b0:	d003      	beq.n	80031ba <TIM_Base_SetConfig+0x52>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	4a17      	ldr	r2, [pc, #92]	; (8003214 <TIM_Base_SetConfig+0xac>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d108      	bne.n	80031cc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	68db      	ldr	r3, [r3, #12]
 80031c6:	68fa      	ldr	r2, [r7, #12]
 80031c8:	4313      	orrs	r3, r2
 80031ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	695b      	ldr	r3, [r3, #20]
 80031d6:	4313      	orrs	r3, r2
 80031d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	68fa      	ldr	r2, [r7, #12]
 80031de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	689a      	ldr	r2, [r3, #8]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	681a      	ldr	r2, [r3, #0]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	4a07      	ldr	r2, [pc, #28]	; (8003210 <TIM_Base_SetConfig+0xa8>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d103      	bne.n	8003200 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	691a      	ldr	r2, [r3, #16]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2201      	movs	r2, #1
 8003204:	615a      	str	r2, [r3, #20]
}
 8003206:	bf00      	nop
 8003208:	3714      	adds	r7, #20
 800320a:	46bd      	mov	sp, r7
 800320c:	bc80      	pop	{r7}
 800320e:	4770      	bx	lr
 8003210:	40012c00 	.word	0x40012c00
 8003214:	40000400 	.word	0x40000400

08003218 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003218:	b480      	push	{r7}
 800321a:	b087      	sub	sp, #28
 800321c:	af00      	add	r7, sp, #0
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	60b9      	str	r1, [r7, #8]
 8003222:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	6a1b      	ldr	r3, [r3, #32]
 8003228:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	6a1b      	ldr	r3, [r3, #32]
 800322e:	f023 0201 	bic.w	r2, r3, #1
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	699b      	ldr	r3, [r3, #24]
 800323a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003242:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	011b      	lsls	r3, r3, #4
 8003248:	693a      	ldr	r2, [r7, #16]
 800324a:	4313      	orrs	r3, r2
 800324c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	f023 030a 	bic.w	r3, r3, #10
 8003254:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003256:	697a      	ldr	r2, [r7, #20]
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	4313      	orrs	r3, r2
 800325c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	693a      	ldr	r2, [r7, #16]
 8003262:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	697a      	ldr	r2, [r7, #20]
 8003268:	621a      	str	r2, [r3, #32]
}
 800326a:	bf00      	nop
 800326c:	371c      	adds	r7, #28
 800326e:	46bd      	mov	sp, r7
 8003270:	bc80      	pop	{r7}
 8003272:	4770      	bx	lr

08003274 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003274:	b480      	push	{r7}
 8003276:	b087      	sub	sp, #28
 8003278:	af00      	add	r7, sp, #0
 800327a:	60f8      	str	r0, [r7, #12]
 800327c:	60b9      	str	r1, [r7, #8]
 800327e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	6a1b      	ldr	r3, [r3, #32]
 8003284:	f023 0210 	bic.w	r2, r3, #16
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	699b      	ldr	r3, [r3, #24]
 8003290:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	6a1b      	ldr	r3, [r3, #32]
 8003296:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800329e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	031b      	lsls	r3, r3, #12
 80032a4:	697a      	ldr	r2, [r7, #20]
 80032a6:	4313      	orrs	r3, r2
 80032a8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80032b0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	011b      	lsls	r3, r3, #4
 80032b6:	693a      	ldr	r2, [r7, #16]
 80032b8:	4313      	orrs	r3, r2
 80032ba:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	697a      	ldr	r2, [r7, #20]
 80032c0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	693a      	ldr	r2, [r7, #16]
 80032c6:	621a      	str	r2, [r3, #32]
}
 80032c8:	bf00      	nop
 80032ca:	371c      	adds	r7, #28
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bc80      	pop	{r7}
 80032d0:	4770      	bx	lr

080032d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80032d2:	b480      	push	{r7}
 80032d4:	b085      	sub	sp, #20
 80032d6:	af00      	add	r7, sp, #0
 80032d8:	6078      	str	r0, [r7, #4]
 80032da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80032ea:	683a      	ldr	r2, [r7, #0]
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	f043 0307 	orr.w	r3, r3, #7
 80032f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	68fa      	ldr	r2, [r7, #12]
 80032fa:	609a      	str	r2, [r3, #8]
}
 80032fc:	bf00      	nop
 80032fe:	3714      	adds	r7, #20
 8003300:	46bd      	mov	sp, r7
 8003302:	bc80      	pop	{r7}
 8003304:	4770      	bx	lr

08003306 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003306:	b480      	push	{r7}
 8003308:	b087      	sub	sp, #28
 800330a:	af00      	add	r7, sp, #0
 800330c:	60f8      	str	r0, [r7, #12]
 800330e:	60b9      	str	r1, [r7, #8]
 8003310:	607a      	str	r2, [r7, #4]
 8003312:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003320:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	021a      	lsls	r2, r3, #8
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	431a      	orrs	r2, r3
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	4313      	orrs	r3, r2
 800332e:	697a      	ldr	r2, [r7, #20]
 8003330:	4313      	orrs	r3, r2
 8003332:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	697a      	ldr	r2, [r7, #20]
 8003338:	609a      	str	r2, [r3, #8]
}
 800333a:	bf00      	nop
 800333c:	371c      	adds	r7, #28
 800333e:	46bd      	mov	sp, r7
 8003340:	bc80      	pop	{r7}
 8003342:	4770      	bx	lr

08003344 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003344:	b480      	push	{r7}
 8003346:	b085      	sub	sp, #20
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003354:	2b01      	cmp	r3, #1
 8003356:	d101      	bne.n	800335c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003358:	2302      	movs	r3, #2
 800335a:	e041      	b.n	80033e0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2201      	movs	r2, #1
 8003360:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2202      	movs	r2, #2
 8003368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003382:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	68fa      	ldr	r2, [r7, #12]
 800338a:	4313      	orrs	r3, r2
 800338c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	68fa      	ldr	r2, [r7, #12]
 8003394:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a14      	ldr	r2, [pc, #80]	; (80033ec <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d009      	beq.n	80033b4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033a8:	d004      	beq.n	80033b4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a10      	ldr	r2, [pc, #64]	; (80033f0 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d10c      	bne.n	80033ce <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80033ba:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	68ba      	ldr	r2, [r7, #8]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	68ba      	ldr	r2, [r7, #8]
 80033cc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2201      	movs	r2, #1
 80033d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80033de:	2300      	movs	r3, #0
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	3714      	adds	r7, #20
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bc80      	pop	{r7}
 80033e8:	4770      	bx	lr
 80033ea:	bf00      	nop
 80033ec:	40012c00 	.word	0x40012c00
 80033f0:	40000400 	.word	0x40000400

080033f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b083      	sub	sp, #12
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80033fc:	bf00      	nop
 80033fe:	370c      	adds	r7, #12
 8003400:	46bd      	mov	sp, r7
 8003402:	bc80      	pop	{r7}
 8003404:	4770      	bx	lr

08003406 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003406:	b480      	push	{r7}
 8003408:	b083      	sub	sp, #12
 800340a:	af00      	add	r7, sp, #0
 800340c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800340e:	bf00      	nop
 8003410:	370c      	adds	r7, #12
 8003412:	46bd      	mov	sp, r7
 8003414:	bc80      	pop	{r7}
 8003416:	4770      	bx	lr

08003418 <__libc_init_array>:
 8003418:	b570      	push	{r4, r5, r6, lr}
 800341a:	2600      	movs	r6, #0
 800341c:	4d0c      	ldr	r5, [pc, #48]	; (8003450 <__libc_init_array+0x38>)
 800341e:	4c0d      	ldr	r4, [pc, #52]	; (8003454 <__libc_init_array+0x3c>)
 8003420:	1b64      	subs	r4, r4, r5
 8003422:	10a4      	asrs	r4, r4, #2
 8003424:	42a6      	cmp	r6, r4
 8003426:	d109      	bne.n	800343c <__libc_init_array+0x24>
 8003428:	f000 f822 	bl	8003470 <_init>
 800342c:	2600      	movs	r6, #0
 800342e:	4d0a      	ldr	r5, [pc, #40]	; (8003458 <__libc_init_array+0x40>)
 8003430:	4c0a      	ldr	r4, [pc, #40]	; (800345c <__libc_init_array+0x44>)
 8003432:	1b64      	subs	r4, r4, r5
 8003434:	10a4      	asrs	r4, r4, #2
 8003436:	42a6      	cmp	r6, r4
 8003438:	d105      	bne.n	8003446 <__libc_init_array+0x2e>
 800343a:	bd70      	pop	{r4, r5, r6, pc}
 800343c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003440:	4798      	blx	r3
 8003442:	3601      	adds	r6, #1
 8003444:	e7ee      	b.n	8003424 <__libc_init_array+0xc>
 8003446:	f855 3b04 	ldr.w	r3, [r5], #4
 800344a:	4798      	blx	r3
 800344c:	3601      	adds	r6, #1
 800344e:	e7f2      	b.n	8003436 <__libc_init_array+0x1e>
 8003450:	080034a8 	.word	0x080034a8
 8003454:	080034a8 	.word	0x080034a8
 8003458:	080034a8 	.word	0x080034a8
 800345c:	080034ac 	.word	0x080034ac

08003460 <memset>:
 8003460:	4603      	mov	r3, r0
 8003462:	4402      	add	r2, r0
 8003464:	4293      	cmp	r3, r2
 8003466:	d100      	bne.n	800346a <memset+0xa>
 8003468:	4770      	bx	lr
 800346a:	f803 1b01 	strb.w	r1, [r3], #1
 800346e:	e7f9      	b.n	8003464 <memset+0x4>

08003470 <_init>:
 8003470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003472:	bf00      	nop
 8003474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003476:	bc08      	pop	{r3}
 8003478:	469e      	mov	lr, r3
 800347a:	4770      	bx	lr

0800347c <_fini>:
 800347c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800347e:	bf00      	nop
 8003480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003482:	bc08      	pop	{r3}
 8003484:	469e      	mov	lr, r3
 8003486:	4770      	bx	lr
