\hypertarget{struct_tc_count16}{}\doxysection{Tc\+Count16 Struct Reference}
\label{struct_tc_count16}\index{TcCount16@{TcCount16}}


TC\+\_\+\+COUNT16 hardware registers.  




{\ttfamily \#include $<$tc.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_tc_count16_a95d341d2612817272305505427408ed0}\label{struct_tc_count16_a95d341d2612817272305505427408ed0}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_a___type}{TC\+\_\+\+CTRLA\+\_\+\+Type}} {\bfseries CTRLA}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x00 (R/W 16) Control A. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count16_a989333ce4dc9e42f449cd6f6c0ee517f}\label{struct_tc_count16_a989333ce4dc9e42f449cd6f6c0ee517f}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___r_e_a_d_r_e_q___type}{TC\+\_\+\+READREQ\+\_\+\+Type}} {\bfseries READREQ}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x02 (R/W 16) Read Request. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count16_a9b86c67d0b2da1e57b3b79ef728cd8fb}\label{struct_tc_count16_a9b86c67d0b2da1e57b3b79ef728cd8fb}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_b_c_l_r___type}{TC\+\_\+\+CTRLBCLR\+\_\+\+Type}} {\bfseries CTRLBCLR}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x04 (R/W 8) Control B Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count16_a88bbb63998950bc7726d01c9ea1a42c6}\label{struct_tc_count16_a88bbb63998950bc7726d01c9ea1a42c6}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_b_s_e_t___type}{TC\+\_\+\+CTRLBSET\+\_\+\+Type}} {\bfseries CTRLBSET}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x05 (R/W 8) Control B Set. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count16_a6f19a03d33505707f1f384a920f1fd29}\label{struct_tc_count16_a6f19a03d33505707f1f384a920f1fd29}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_t_r_l_c___type}{TC\+\_\+\+CTRLC\+\_\+\+Type}} {\bfseries CTRLC}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x06 (R/W 8) Control C. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count16_a702e88cd2051f296b7fff2417004c5a3}\label{struct_tc_count16_a702e88cd2051f296b7fff2417004c5a3}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved1} \mbox{[}0x1\mbox{]}
\item 
\mbox{\Hypertarget{struct_tc_count16_a8ed8f485b991e76d4abcf63e1c12545b}\label{struct_tc_count16_a8ed8f485b991e76d4abcf63e1c12545b}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___d_b_g_c_t_r_l___type}{TC\+\_\+\+DBGCTRL\+\_\+\+Type}} {\bfseries DBGCTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x08 (R/W 8) Debug Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count16_ab0af52c61eb534dca727944d4991ab37}\label{struct_tc_count16_ab0af52c61eb534dca727944d4991ab37}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved2} \mbox{[}0x1\mbox{]}
\item 
\mbox{\Hypertarget{struct_tc_count16_a1e1467c54c95c2d5832ff38e39ad1a6a}\label{struct_tc_count16_a1e1467c54c95c2d5832ff38e39ad1a6a}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___e_v_c_t_r_l___type}{TC\+\_\+\+EVCTRL\+\_\+\+Type}} {\bfseries EVCTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0A (R/W 16) Event Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count16_ad1def93d6f20cbb31783a6a84bd4dffd}\label{struct_tc_count16_ad1def93d6f20cbb31783a6a84bd4dffd}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___i_n_t_e_n_c_l_r___type}{TC\+\_\+\+INTENCLR\+\_\+\+Type}} {\bfseries INTENCLR}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0C (R/W 8) Interrupt Enable Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count16_a6e801d2cfa907ef718181d562516d25b}\label{struct_tc_count16_a6e801d2cfa907ef718181d562516d25b}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___i_n_t_e_n_s_e_t___type}{TC\+\_\+\+INTENSET\+\_\+\+Type}} {\bfseries INTENSET}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0D (R/W 8) Interrupt Enable Set. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count16_a6d2ddddf3183bc1cedc965ee936b4f13}\label{struct_tc_count16_a6d2ddddf3183bc1cedc965ee936b4f13}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___i_n_t_f_l_a_g___type}{TC\+\_\+\+INTFLAG\+\_\+\+Type}} {\bfseries INTFLAG}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0E (R/W 8) Interrupt Flag Status and Clear. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count16_a40515223b693256dbe727a360ced6f27}\label{struct_tc_count16_a40515223b693256dbe727a360ced6f27}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_t_c___s_t_a_t_u_s___type}{TC\+\_\+\+STATUS\+\_\+\+Type}} {\bfseries STATUS}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0F (R/ 8) Status. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count16_acb9a47b2d1577305b71748c3e6a0d418}\label{struct_tc_count16_acb9a47b2d1577305b71748c3e6a0d418}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_o_u_n_t16___c_o_u_n_t___type}{TC\+\_\+\+COUNT16\+\_\+\+COUNT\+\_\+\+Type}} {\bfseries COUNT}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x10 (R/W 16) COUNT16 Counter Value. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_tc_count16_a4213aa83b010c5315dd3d076debf8a6f}\label{struct_tc_count16_a4213aa83b010c5315dd3d076debf8a6f}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved3} \mbox{[}0x6\mbox{]}
\item 
\mbox{\Hypertarget{struct_tc_count16_a1380092d24a966edf4024957566b0b74}\label{struct_tc_count16_a1380092d24a966edf4024957566b0b74}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c___c_o_u_n_t16___c_c___type}{TC\+\_\+\+COUNT16\+\_\+\+CC\+\_\+\+Type}} {\bfseries CC} \mbox{[}2\mbox{]}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x18 (R/W 16) COUNT16 Compare/\+Capture. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
TC\+\_\+\+COUNT16 hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{utils_2cmsis_2samd20_2include_2component_2tc_8h}{tc.\+h}}\end{DoxyCompactItemize}
