{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742723498207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742723498207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 23 16:51:37 2025 " "Processing started: Sun Mar 23 16:51:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742723498207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742723498207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off length_acummulator -c length_acummulator " "Command: quartus_map --read_settings_files=on --write_settings_files=off length_acummulator -c length_acummulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742723498207 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1742723498528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/compress/stage2/stage2/src/word_length_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/compress/stage2/stage2/src/word_length_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 word_length_genetator " "Found entity 1: word_length_genetator" {  } { { "../src/word_length_generator.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage2/Stage2/src/word_length_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742723498548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742723498548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/compress/stage2/stage2/src/length_generation.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/compress/stage2/stage2/src/length_generation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 length_generation " "Found entity 1: length_generation" {  } { { "../src/length_generation.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage2/Stage2/src/length_generation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742723498556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742723498556 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"WORD_SIZE\" length_accumulator.sv(28) " "Verilog HDL syntax error at length_accumulator.sv(28) near text \"WORD_SIZE\"" {  } { { "../src/length_accumulator.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage2/Stage2/src/length_accumulator.sv" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1742723498557 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_DECIMAL" "length_accumulator.sv(30) " "Verilog HDL syntax error at length_accumulator.sv(30): illegal character in decimal number" {  } { { "../src/length_accumulator.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage2/Stage2/src/length_accumulator.sv" 30 0 0 } }  } 0 10080 "Verilog HDL syntax error at %1!s!: illegal character in decimal number" 0 0 "Quartus II" 0 -1 1742723498560 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"HE_LINE\";  expecting \";\" length_accumulator.sv(30) " "Verilog HDL syntax error at length_accumulator.sv(30) near text \"HE_LINE\";  expecting \";\"" {  } { { "../src/length_accumulator.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage2/Stage2/src/length_accumulator.sv" 30 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1742723498560 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "length_accumulator length_accumulator.sv(1) " "Ignored design unit \"length_accumulator\" at length_accumulator.sv(1) due to previous errors" {  } { { "../src/length_accumulator.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage2/Stage2/src/length_accumulator.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1742723498560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/compress/stage2/stage2/src/length_accumulator.sv 0 0 " "Found 0 design units, including 0 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/compress/stage2/stage2/src/length_accumulator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742723498560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duc/a place holder/github/code graduate/code_graduate/compress/stage2/stage2/src/total_length_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/duc/a place holder/github/code graduate/code_graduate/compress/stage2/stage2/src/total_length_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 total_length_generator " "Found entity 1: total_length_generator" {  } { { "../src/total_length_generator.sv" "" { Text "C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage2/Stage2/src/total_length_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742723498560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742723498560 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4588 " "Peak virtual memory: 4588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742723498592 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 23 16:51:38 2025 " "Processing ended: Sun Mar 23 16:51:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742723498592 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742723498592 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742723498592 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742723498592 ""}
