-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for struct of pads_eastnord
--
-- Generated
--  by:  wig
--  on:  Mon Mar  5 15:01:50 2007
--  cmd: /cygdrive/c/Documents and Settings/wig/My Documents/work/MIX/mix_0.pl ../padio2.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: pads_eastnord-struct-a.vhd,v 1.6 2007/03/05 15:29:26 wig Exp $
-- $Date: 2007/03/05 15:29:26 $
-- $Log: pads_eastnord-struct-a.vhd,v $
-- Revision 1.6  2007/03/05 15:29:26  wig
-- Updated testcase.
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.104 2007/03/03 17:24:06 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.47 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture struct of pads_eastnord
--
architecture struct of pads_eastnord is 

	--
	-- Generated Constant Declarations
	--


	--
	-- Generated Components
	--
	component ioc
		-- No Generated Generics
		port (
		-- Generated Port for Entity ioc
			bypass	: in	std_ulogic_vector(1 downto 0);
			clk	: in	std_ulogic_vector(1 downto 0);
			clockdr_i	: in	std_ulogic;
			di	: out	std_ulogic; -- __I_AUTO_REDUCED_BUS2SIGNAL
			do	: in	std_ulogic_vector(1 downto 0);
			en	: in	std_ulogic_vector(1 downto 0);
			enq	: in	std_ulogic; -- __I_AUTO_REDUCED_BUS2SIGNAL
			iddq	: in	std_ulogic_vector(1 downto 0);
			mode_1_i	: in	std_ulogic;
			mode_2_i	: in	std_ulogic;
			mode_3_i	: in	std_ulogic;
			mux_sel_p	: in	std_ulogic_vector(1 downto 0);
			oe	: in	std_ulogic_vector(1 downto 0);
			pad	: inout	std_ulogic;
			pd	: in	std_ulogic_vector(1 downto 0);
			res_n	: in	std_ulogic;
			scan_en_i	: in	std_ulogic;
			scan_i	: in	std_ulogic;
			scan_o	: out	std_ulogic;
			serial_input_i	: in	std_ulogic;
			serial_output_o	: out	std_ulogic;
			shiftdr_i	: in	std_ulogic;
			tck_i	: in	std_ulogic;
			tenq	: in	std_ulogic; -- __I_AUTO_REDUCED_BUS2SIGNAL
			updatedr_i	: in	std_ulogic
		-- End of Generated Port for Entity ioc
		);
	end component;
	-- ---------



	--
	-- Generated Signal List
	--
		signal	mix_logic1_0	: std_ulogic; 
		signal	mix_logic1_1	: std_ulogic; 
		signal	mix_logic1_10	: std_ulogic; 
		signal	mix_logic1_11	: std_ulogic; 
		signal	mix_logic1_12	: std_ulogic; 
		signal	mix_logic1_13	: std_ulogic; 
		signal	mix_logic1_14	: std_ulogic; 
		signal	mix_logic1_15	: std_ulogic; 
		signal	mix_logic1_16	: std_ulogic; 
		signal	mix_logic1_17	: std_ulogic; 
		signal	mix_logic1_2	: std_ulogic; 
		signal	mix_logic1_3	: std_ulogic; 
		signal	mix_logic1_4	: std_ulogic; 
		signal	mix_logic1_48	: std_ulogic; 
		signal	mix_logic1_49	: std_ulogic; 
		signal	mix_logic1_5	: std_ulogic; 
		signal	mix_logic1_50	: std_ulogic; 
		signal	mix_logic1_51	: std_ulogic; 
		signal	mix_logic1_52	: std_ulogic; 
		signal	mix_logic1_53	: std_ulogic; 
		signal	mix_logic1_54	: std_ulogic; 
		signal	mix_logic1_55	: std_ulogic; 
		signal	mix_logic1_56	: std_ulogic; 
		signal	mix_logic1_57	: std_ulogic; 
		signal	mix_logic1_58	: std_ulogic; 
		signal	mix_logic1_59	: std_ulogic; 
		signal	mix_logic1_6	: std_ulogic; 
		signal	mix_logic1_60	: std_ulogic; 
		signal	mix_logic1_61	: std_ulogic; 
		signal	mix_logic1_62	: std_ulogic; 
		signal	mix_logic1_63	: std_ulogic; 
		signal	mix_logic1_64	: std_ulogic; 
		signal	mix_logic1_65	: std_ulogic; 
		signal	mix_logic1_7	: std_ulogic; 
		signal	mix_logic1_8	: std_ulogic; 
		signal	mix_logic1_9	: std_ulogic; 
		signal	mix_logic0_0	: std_ulogic; 
		signal	mix_logic0_1	: std_ulogic; 
		signal	mix_logic0_16	: std_ulogic; 
		signal	mix_logic0_17	: std_ulogic; 
		signal	mix_logic0_18	: std_ulogic; 
		signal	mix_logic0_19	: std_ulogic; 
		signal	mix_logic0_2	: std_ulogic; 
		signal	mix_logic0_20	: std_ulogic; 
		signal	mix_logic0_21	: std_ulogic; 
		signal	mix_logic0_3	: std_ulogic; 
		signal	mix_logic0_34	: std_ulogic; 
		signal	mix_logic0_37	: std_ulogic; 
		signal	mix_logic0_39	: std_ulogic; 
		signal	mix_logic0_4	: std_ulogic; 
		signal	mix_logic0_41	: std_ulogic; 
		signal	mix_logic0_43	: std_ulogic; 
		signal	mix_logic0_45	: std_ulogic; 
		signal	mix_logic0_5	: std_ulogic; 
		signal	mix_logic0_50	: std_ulogic; 
		signal	mix_logic0_53	: std_ulogic; 
		signal	mix_logic0_55	: std_ulogic; 
		signal	mix_logic0_56	: std_ulogic; 
		signal	mix_logic0_61	: std_ulogic; 
		signal	mix_logic0_63	: std_ulogic; 
		signal	clkf81	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	clockdr_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	dbo_o	: std_ulogic_vector(15 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
		signal	default	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	mode_1_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	mode_2_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	mode_3_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	pmux_sel_por	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	res_f81_n	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	rgbout_byp_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	rgbout_iddq_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	rgbout_sio_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	s_in_db2o_10	: std_ulogic; 
		signal	s_in_db2o_11	: std_ulogic; 
		signal	s_in_db2o_12	: std_ulogic; 
		signal	s_in_db2o_13	: std_ulogic; 
		signal	s_in_db2o_14	: std_ulogic; 
		signal	s_in_db2o_15	: std_ulogic; 
		signal	s_in_dbo_10	: std_ulogic; 
		signal	s_in_dbo_11	: std_ulogic; 
		signal	s_in_dbo_12	: std_ulogic; 
		signal	s_in_dbo_13	: std_ulogic; 
		signal	s_in_dbo_14	: std_ulogic; 
		signal	s_in_dbo_15	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_db2o_10	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_db2o_11	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_db2o_12	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_db2o_13	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_db2o_14	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_db2o_15	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_dbo_10	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_dbo_11	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_dbo_12	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_dbo_13	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_dbo_14	: std_ulogic; 
		--  __I_OUT_OPEN signal	s_out_dbo_15	: std_ulogic; 
		signal	scan_en_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	shiftdr_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	tck_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	updatedr_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		signal	varclk_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
	--
	-- End of Generated Signal List
	--




begin


	--
	-- Generated Concurrent Statements
	--

	--
	-- Generated Signal Assignments
	--
		mix_logic1_0	<=	'1';
		mix_logic1_1	<=	'1';
		mix_logic1_10	<=	'1';
		mix_logic1_11	<=	'1';
		mix_logic1_12	<=	'1';
		mix_logic1_13	<=	'1';
		mix_logic1_14	<=	'1';
		mix_logic1_15	<=	'1';
		mix_logic1_16	<=	'1';
		mix_logic1_17	<=	'1';
		mix_logic1_2	<=	'1';
		mix_logic1_3	<=	'1';
		mix_logic1_4	<=	'1';
		mix_logic1_48	<=	'1';
		mix_logic1_49	<=	'1';
		mix_logic1_5	<=	'1';
		mix_logic1_50	<=	'1';
		mix_logic1_51	<=	'1';
		mix_logic1_52	<=	'1';
		mix_logic1_53	<=	'1';
		mix_logic1_54	<=	'1';
		mix_logic1_55	<=	'1';
		mix_logic1_56	<=	'1';
		mix_logic1_57	<=	'1';
		mix_logic1_58	<=	'1';
		mix_logic1_59	<=	'1';
		mix_logic1_6	<=	'1';
		mix_logic1_60	<=	'1';
		mix_logic1_61	<=	'1';
		mix_logic1_62	<=	'1';
		mix_logic1_63	<=	'1';
		mix_logic1_64	<=	'1';
		mix_logic1_65	<=	'1';
		mix_logic1_7	<=	'1';
		mix_logic1_8	<=	'1';
		mix_logic1_9	<=	'1';
		mix_logic0_0	<=	'0';
		mix_logic0_1	<=	'0';
		mix_logic0_16	<=	'0';
		mix_logic0_17	<=	'0';
		mix_logic0_18	<=	'0';
		mix_logic0_19	<=	'0';
		mix_logic0_2	<=	'0';
		mix_logic0_20	<=	'0';
		mix_logic0_21	<=	'0';
		mix_logic0_3	<=	'0';
		mix_logic0_34	<=	'0';
		mix_logic0_37	<=	'0';
		mix_logic0_39	<=	'0';
		mix_logic0_4	<=	'0';
		mix_logic0_41	<=	'0';
		mix_logic0_43	<=	'0';
		mix_logic0_45	<=	'0';
		mix_logic0_5	<=	'0';
		mix_logic0_50	<=	'0';
		mix_logic0_53	<=	'0';
		mix_logic0_55	<=	'0';
		mix_logic0_56	<=	'0';
		mix_logic0_61	<=	'0';
		mix_logic0_63	<=	'0';
		clkf81	<=	clkf81_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		clockdr_i	<=	clockdr_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		dbo_o_15_10_go(5 downto 0)	<=	dbo_o(15 downto 10);  -- __I_O_SLICE_PORT
		default	<=	default_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		mode_1_i	<=	mode_1_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		mode_2_i	<=	mode_2_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		mode_3_i	<=	mode_3_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		pmux_sel_por	<=	pmux_sel_por_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		res_f81_n	<=	res_f81_n_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		rgbout_byp_i	<=	rgbout_byp_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		rgbout_iddq_i	<=	rgbout_iddq_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		rgbout_sio_i	<=	rgbout_sio_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		scan_en_i	<=	scan_en_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		shiftdr_i	<=	shiftdr_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		tck_i	<=	tck_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		updatedr_i	<=	updatedr_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
		varclk_i	<=	varclk_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)


	--
	-- Generated Instances and Port Mappings
	--
		-- Generated Instance Port Map for ioc_db2o_10
		ioc_db2o_10: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_50, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => db2o_o(10),	-- padout (X2)
			do(0) => db2o_i(10),	-- padin (X2)
			do(1) => mix_logic1_48, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_16, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_49, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => db2o_10,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_34,
			scan_o => open,
			serial_input_i => s_in_db2o_10,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_db2o_10

		-- Generated Instance Port Map for ioc_db2o_11
		ioc_db2o_11: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_53, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => db2o_o(11),	-- padout (X2)
			do(0) => db2o_i(11),	-- padin (X2)
			do(1) => mix_logic1_51, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_17, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_52, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => db2o_11,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_39,
			scan_o => open,
			serial_input_i => s_in_db2o_11,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_db2o_11

		-- Generated Instance Port Map for ioc_db2o_12
		ioc_db2o_12: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_56, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => db2o_o(12),	-- padout (X2)
			do(0) => db2o_i(12),	-- padin (X2)
			do(1) => mix_logic1_54, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_18, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_55, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => db2o_12,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_55,
			scan_o => open,
			serial_input_i => s_in_db2o_12,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_db2o_12

		-- Generated Instance Port Map for ioc_db2o_13
		ioc_db2o_13: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_59, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => db2o_o(13),	-- padout (X2)
			do(0) => db2o_i(13),	-- padin (X2)
			do(1) => mix_logic1_57, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_19, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_58, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => db2o_13,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_37,
			scan_o => open,
			serial_input_i => s_in_db2o_13,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_db2o_13

		-- Generated Instance Port Map for ioc_db2o_14
		ioc_db2o_14: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_62, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => db2o_o(14),	-- padout (X2)
			do(0) => db2o_i(14),	-- padin (X2)
			do(1) => mix_logic1_60, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_20, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_61, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => db2o_14,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_45,
			scan_o => open,
			serial_input_i => s_in_db2o_14,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_db2o_14

		-- Generated Instance Port Map for ioc_db2o_15
		ioc_db2o_15: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_65, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => db2o_o(15),	-- padout (X2)
			do(0) => db2o_i(15),	-- padin (X2)
			do(1) => mix_logic1_63, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_21, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_64, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => db2o_15,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_41,
			scan_o => open,
			serial_input_i => s_in_db2o_15,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_db2o_15

		-- Generated Instance Port Map for ioc_dbo_10
		ioc_dbo_10: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_2, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => dbo_o(10),	-- padout
			do(0) => dbo_i(10),	-- padin (X2)
			do(1) => mix_logic1_0, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_0, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_1, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => dbo_10,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_50,
			scan_o => open,
			serial_input_i => s_in_dbo_10,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_dbo_10

		-- Generated Instance Port Map for ioc_dbo_11
		ioc_dbo_11: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_5, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => dbo_o(11),	-- padout
			do(0) => dbo_i(11),	-- padin (X2)
			do(1) => mix_logic1_3, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_1, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_4, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => dbo_11,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_61,
			scan_o => open,
			serial_input_i => s_in_dbo_11,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_dbo_11

		-- Generated Instance Port Map for ioc_dbo_12
		ioc_dbo_12: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_8, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => dbo_o(12),	-- padout
			do(0) => dbo_i(12),	-- padin (X2)
			do(1) => mix_logic1_6, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_2, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_7, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => dbo_12,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_53,
			scan_o => open,
			serial_input_i => s_in_dbo_12,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_dbo_12

		-- Generated Instance Port Map for ioc_dbo_13
		ioc_dbo_13: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_11, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => dbo_o(13),	-- padout
			do(0) => dbo_i(13),	-- padin (X2)
			do(1) => mix_logic1_9, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_3, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_10, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => dbo_13,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_43,
			scan_o => open,
			serial_input_i => s_in_dbo_13,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_dbo_13

		-- Generated Instance Port Map for ioc_dbo_14
		ioc_dbo_14: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_14, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => dbo_o(14),	-- padout
			do(0) => dbo_i(14),	-- padin (X2)
			do(1) => mix_logic1_12, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_4, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_13, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => dbo_14,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_56,
			scan_o => open,
			serial_input_i => s_in_dbo_14,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_dbo_14

		-- Generated Instance Port Map for ioc_dbo_15
		ioc_dbo_15: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1_17, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => dbo_o(15),	-- padout
			do(0) => dbo_i(15),	-- padin (X2)
			do(1) => mix_logic1_15, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0_5, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1_16, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => dbo_15,	-- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0_63,
			scan_o => open,
			serial_input_i => s_in_dbo_15,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);

		-- End of Generated Instance Port Map for ioc_dbo_15



end struct;


--
--!End of Architecture/s
-- --------------------------------------------------------------
