Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\RenanPC\Documents\Disciplinas\OAC\Lab3-aoc\Lab3\RISCV-v2.0\Core_restored\ADC_controller.qsys --block-symbol-file --output-directory=C:\Users\RenanPC\Documents\Disciplinas\OAC\Lab3-aoc\Lab3\RISCV-v2.0\MMIO --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Core_restored/ADC_controller.qsys
Progress: Reading input file
Progress: Adding adc_mega_0 [altera_up_avalon_adc_mega 18.0]
Progress: Parameterizing module adc_mega_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\RenanPC\Documents\Disciplinas\OAC\Lab3-aoc\Lab3\RISCV-v2.0\Core_restored\ADC_controller.qsys --synthesis=VERILOG --output-directory=C:\Users\RenanPC\Documents\Disciplinas\OAC\Lab3-aoc\Lab3\RISCV-v2.0\MMIO\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Core_restored/ADC_controller.qsys
Progress: Reading input file
Progress: Adding adc_mega_0 [altera_up_avalon_adc_mega 18.0]
Progress: Parameterizing module adc_mega_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ADC_controller: Generating ADC_controller "ADC_controller" for QUARTUS_SYNTH
Info: adc_mega_0: Starting Generation of ADC Controller for DE-series Board
Info: adc_mega_0: C:/intelfpga_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/RenanPC/AppData/Local/Temp/alt8055_2311065753176955480.dir/0002_sopcgen/ADC_controller_adc_mega_0.v
Info: adc_mega_0: "ADC_controller" instantiated altera_up_avalon_adc_mega "adc_mega_0"
Info: ADC_controller: Done "ADC_controller" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
