<profile>

<section name = "Vivado HLS Report for 'axis_width_upsizer'" level="0">
<item name = "Date">Tue Oct 20 12:45:17 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">axisWidthUpsizer_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">kintexu</item>
<item name = "Target device">xcku040-ffva1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.66, 1.671, 0.83</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2, 2, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 82</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 228</column>
<column name="Register">-, -, 305, -</column>
<specialColumn name="Available">1200, 1920, 484800, 242400</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_7_fu_375_p2">+, 0, 0, 11, 3, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_334">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_368">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op44_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op56_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="data_out_V_data_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="data_out_V_data_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="data_out_V_keep_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="data_out_V_keep_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="data_out_V_last_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="data_out_V_last_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="tmp_nbreadreq_fu_108_p4">and, 0, 0, 2, 1, 0</column>
<column name="data_out_V_data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="data_out_V_keep_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="data_out_V_last_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_5_fu_363_p2">icmp, 0, 0, 9, 3, 2</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="or_cond_fu_369_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_phi_reg_pp0_iter1_tmp_data_V_1_reg_179">44, 9, 64, 576</column>
<column name="ap_phi_reg_pp0_iter1_tmp_keep_V_reg_139">44, 9, 8, 72</column>
<column name="counter_V">9, 2, 3, 6</column>
<column name="data_in_TDATA_blk_n">9, 2, 1, 2</column>
<column name="data_out_TDATA_blk_n">9, 2, 1, 2</column>
<column name="data_out_V_data_V_1_data_out">9, 2, 64, 128</column>
<column name="data_out_V_data_V_1_state">15, 3, 2, 6</column>
<column name="data_out_V_keep_V_1_data_out">9, 2, 8, 16</column>
<column name="data_out_V_keep_V_1_state">15, 3, 2, 6</column>
<column name="data_out_V_last_V_1_data_out">9, 2, 1, 2</column>
<column name="data_out_V_last_V_1_state">15, 3, 2, 6</column>
<column name="send_word_data_V">41, 8, 64, 512</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_data_V_1_reg_179">64, 0, 64, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_keep_V_reg_139">8, 0, 8, 0</column>
<column name="counter_V">3, 0, 3, 0</column>
<column name="data_out_V_data_V_1_payload_A">64, 0, 64, 0</column>
<column name="data_out_V_data_V_1_payload_B">64, 0, 64, 0</column>
<column name="data_out_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="data_out_V_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="data_out_V_data_V_1_state">2, 0, 2, 0</column>
<column name="data_out_V_keep_V_1_payload_A">8, 0, 8, 0</column>
<column name="data_out_V_keep_V_1_payload_B">8, 0, 8, 0</column>
<column name="data_out_V_keep_V_1_sel_rd">1, 0, 1, 0</column>
<column name="data_out_V_keep_V_1_sel_wr">1, 0, 1, 0</column>
<column name="data_out_V_keep_V_1_state">2, 0, 2, 0</column>
<column name="data_out_V_last_V_1_payload_A">1, 0, 1, 0</column>
<column name="data_out_V_last_V_1_payload_B">1, 0, 1, 0</column>
<column name="data_out_V_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="data_out_V_last_V_1_sel_wr">1, 0, 1, 0</column>
<column name="data_out_V_last_V_1_state">2, 0, 2, 0</column>
<column name="or_cond_reg_445">1, 0, 1, 0</column>
<column name="or_cond_reg_445_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="send_word_data_V">64, 0, 64, 0</column>
<column name="tmp_last_V_reg_397">1, 0, 1, 0</column>
<column name="tmp_reg_393">1, 0, 1, 0</column>
<column name="tmp_reg_393_pp0_iter1_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, axis_width_upsizer, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, axis_width_upsizer, return value</column>
<column name="data_in_TDATA">in, 8, axis, data_in_V_data_V, pointer</column>
<column name="data_in_TVALID">in, 1, axis, data_in_V_last_V, pointer</column>
<column name="data_in_TREADY">out, 1, axis, data_in_V_last_V, pointer</column>
<column name="data_in_TLAST">in, 1, axis, data_in_V_last_V, pointer</column>
<column name="data_out_TDATA">out, 64, axis, data_out_V_data_V, pointer</column>
<column name="data_out_TREADY">in, 1, axis, data_out_V_data_V, pointer</column>
<column name="data_out_TVALID">out, 1, axis, data_out_V_keep_V, pointer</column>
<column name="data_out_TKEEP">out, 8, axis, data_out_V_keep_V, pointer</column>
<column name="data_out_TLAST">out, 1, axis, data_out_V_last_V, pointer</column>
</table>
</item>
</section>
</profile>
