{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "VitisRegion_util_reduced_logic_1_0",
    "cell_name": "util_reduced_logic_1",
    "component_reference": "xilinx.com:ip:util_reduced_logic:2.0",
    "ip_revision": "7",
    "gen_directory": "../../../../../../project_1.gen/sources_1/bd/VitisRegion/ip/VitisRegion_util_reduced_logic_1_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "VitisRegion_util_reduced_logic_1_0", "resolve_type": "user", "usage": "all" } ],
        "C_SIZE": [ { "value": "23", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_OPERATION": [ { "value": "or", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "LOGO_FILE": [ { "value": "data/sym_orgate.png", "resolve_type": "user", "enabled": false, "usage": "all" } ]
      },
      "model_parameters": {
        "C_OPERATION": [ { "value": "or", "resolve_type": "generated", "usage": "all" } ],
        "C_SIZE": [ { "value": "23", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynquplus", "resolve_type": "generated", "usage": "all" } ],
        "BASE_BOARD_PART": [ { "value": "xilinx.com:kr260_som:part0:1.1", "resolve_type": "generated", "usage": "all" } ],
        "BOARD_CONNECTIONS": [ { "value": "som240_2_connector xilinx.com:kr260_carrier:som240_2_connector:1.1 som240_1_connector xilinx.com:kr260_carrier:som240_1_connector:1.1", "resolve_type": "generated", "usage": "all" } ],
        "DEVICE": [ { "value": "xck26", "resolve_type": "generated", "usage": "all" } ],
        "PACKAGE": [ { "value": "sfvc784", "resolve_type": "generated", "usage": "all" } ],
        "PREFHDL": [ { "value": "VERILOG", "resolve_type": "generated", "usage": "all" } ],
        "SILICON_REVISION": [ { "value": "", "resolve_type": "generated", "usage": "all" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED", "resolve_type": "generated", "usage": "all" } ],
        "SPEEDGRADE": [ { "value": "-2LV", "resolve_type": "generated", "usage": "all" } ],
        "STATIC_POWER": [ { "value": "", "resolve_type": "generated", "usage": "all" } ],
        "TEMPERATURE_GRADE": [ { "value": "C", "resolve_type": "generated", "usage": "all" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "7" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../project_1.gen/sources_1/bd/VitisRegion/ip/VitisRegion_util_reduced_logic_1_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2025.2" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "Op1": [ { "direction": "in", "size_left": "22", "size_right": "0" } ],
        "Res": [ { "direction": "out" } ]
      }
    }
  },
  "checksum": "c9ca70ae"
}