-- VHDL for IBM SMS ALD page 17.13.15.1
-- Title: EDIT CONTROLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/8/2020 8:46:52 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_17_13_15_1_EDIT_CONTROLS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_MQ_LATCH:	 in STD_LOGIC;
		PS_2ND_SCAN:	 in STD_LOGIC;
		PS_E_OR_Z_OP_DOT_B_CYCLE:	 in STD_LOGIC;
		PS_EXTENSION_LATCH:	 in STD_LOGIC;
		PS_3RD_SCAN:	 in STD_LOGIC;
		PS_E_OP_DOT_B_CYCLE_2:	 in STD_LOGIC;
		PS_1ST_SCAN:	 in STD_LOGIC;
		MS_EDIT_SKID_CYCLE:	 out STD_LOGIC;
		PS_E_OR_Z_DOT_2ND_SCAN_DOT_EXTENSION:	 out STD_LOGIC;
		PS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION:	 out STD_LOGIC;
		MS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION:	 out STD_LOGIC;
		PS_E_OP_DOT_B_CY_DOT_1ST_SCAN:	 out STD_LOGIC);
end ALD_17_13_15_1_EDIT_CONTROLS;

architecture behavioral of ALD_17_13_15_1_EDIT_CONTROLS is 

	signal OUT_4B_R: STD_LOGIC;
	signal OUT_2B_A: STD_LOGIC;
	signal OUT_4D_D: STD_LOGIC;
	signal OUT_2D_R: STD_LOGIC;
	signal OUT_4F_E: STD_LOGIC;
	signal OUT_2F_B: STD_LOGIC;
	signal OUT_4H_D: STD_LOGIC;
	signal OUT_2H_R: STD_LOGIC;

begin

	OUT_4B_R <= NOT(PS_E_OR_Z_OP_DOT_B_CYCLE AND PS_MQ_LATCH );
	OUT_2B_A <= OUT_4B_R;
	OUT_4D_D <= NOT(PS_E_OR_Z_OP_DOT_B_CYCLE AND PS_2ND_SCAN AND PS_EXTENSION_LATCH );
	OUT_2D_R <= NOT OUT_4D_D;
	OUT_4F_E <= NOT(PS_E_OR_Z_OP_DOT_B_CYCLE AND PS_3RD_SCAN AND PS_EXTENSION_LATCH );
	OUT_2F_B <= NOT OUT_4F_E;
	OUT_4H_D <= NOT(PS_E_OP_DOT_B_CYCLE_2 AND PS_1ST_SCAN );
	OUT_2H_R <= NOT OUT_4H_D;

	MS_EDIT_SKID_CYCLE <= OUT_2B_A;
	PS_E_OR_Z_DOT_2ND_SCAN_DOT_EXTENSION <= OUT_2D_R;
	MS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION <= OUT_4F_E;
	PS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION <= OUT_2F_B;
	PS_E_OP_DOT_B_CY_DOT_1ST_SCAN <= OUT_2H_R;


end;
