Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 07:15:44 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -max_paths 10 -file ./report/DigitRec_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.788ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 1.808ns (34.903%)  route 3.372ns (65.097%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/Q
                         net (fo=4, unplaced)         0.989     2.480    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.775 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.639     3.414    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3_n_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.934 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     3.943    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.060 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.060    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.177 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.177    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.294 f  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     5.212    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2_n_4
                         LUT2 (Prop_lut2_I1_O)        0.124     5.336 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1/O
                         net (fo=9, unplaced)         0.817     6.153    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1_n_4
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[0]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[0]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                 -0.788    

Slack (VIOLATED) :        -0.788ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 1.808ns (34.903%)  route 3.372ns (65.097%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/Q
                         net (fo=4, unplaced)         0.989     2.480    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.775 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.639     3.414    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3_n_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.934 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     3.943    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.060 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.060    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.177 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.177    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.294 f  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     5.212    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2_n_4
                         LUT2 (Prop_lut2_I1_O)        0.124     5.336 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1/O
                         net (fo=9, unplaced)         0.817     6.153    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1_n_4
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[1]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[1]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                 -0.788    

Slack (VIOLATED) :        -0.788ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 1.808ns (34.903%)  route 3.372ns (65.097%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/Q
                         net (fo=4, unplaced)         0.989     2.480    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.775 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.639     3.414    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3_n_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.934 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     3.943    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.060 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.060    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.177 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.177    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.294 f  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     5.212    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2_n_4
                         LUT2 (Prop_lut2_I1_O)        0.124     5.336 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1/O
                         net (fo=9, unplaced)         0.817     6.153    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1_n_4
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[2]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[2]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                 -0.788    

Slack (VIOLATED) :        -0.788ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 1.808ns (34.903%)  route 3.372ns (65.097%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/Q
                         net (fo=4, unplaced)         0.989     2.480    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.775 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.639     3.414    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3_n_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.934 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     3.943    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.060 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.060    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.177 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.177    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.294 f  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     5.212    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2_n_4
                         LUT2 (Prop_lut2_I1_O)        0.124     5.336 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1/O
                         net (fo=9, unplaced)         0.817     6.153    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1_n_4
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[3]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[3]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                 -0.788    

Slack (VIOLATED) :        -0.788ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 1.808ns (34.903%)  route 3.372ns (65.097%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/Q
                         net (fo=4, unplaced)         0.989     2.480    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.775 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.639     3.414    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3_n_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.934 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     3.943    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.060 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.060    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.177 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.177    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.294 f  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     5.212    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2_n_4
                         LUT2 (Prop_lut2_I1_O)        0.124     5.336 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1/O
                         net (fo=9, unplaced)         0.817     6.153    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1_n_4
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[4]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[4]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                 -0.788    

Slack (VIOLATED) :        -0.788ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 1.808ns (34.903%)  route 3.372ns (65.097%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/Q
                         net (fo=4, unplaced)         0.989     2.480    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.775 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.639     3.414    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3_n_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.934 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     3.943    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.060 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.060    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.177 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.177    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.294 f  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     5.212    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2_n_4
                         LUT2 (Prop_lut2_I1_O)        0.124     5.336 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1/O
                         net (fo=9, unplaced)         0.817     6.153    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1_n_4
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[5]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[5]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                 -0.788    

Slack (VIOLATED) :        -0.788ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 1.808ns (34.903%)  route 3.372ns (65.097%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/Q
                         net (fo=4, unplaced)         0.989     2.480    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.775 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.639     3.414    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3_n_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.934 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     3.943    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.060 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.060    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.177 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.177    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.294 f  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     5.212    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2_n_4
                         LUT2 (Prop_lut2_I1_O)        0.124     5.336 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1/O
                         net (fo=9, unplaced)         0.817     6.153    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1_n_4
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[6]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[6]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                 -0.788    

Slack (VIOLATED) :        -0.788ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 1.808ns (34.903%)  route 3.372ns (65.097%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/Q
                         net (fo=4, unplaced)         0.989     2.480    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.775 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.639     3.414    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3_n_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.934 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     3.943    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.060 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.060    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.177 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.177    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.294 f  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     5.212    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2_n_4
                         LUT2 (Prop_lut2_I1_O)        0.124     5.336 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1/O
                         net (fo=9, unplaced)         0.817     6.153    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1_n_4
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[7]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[7]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                 -0.788    

Slack (VIOLATED) :        -0.788ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 1.808ns (34.903%)  route 3.372ns (65.097%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/Q
                         net (fo=4, unplaced)         0.989     2.480    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.775 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.639     3.414    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3_n_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.934 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     3.943    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.060 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.060    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.177 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.177    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.294 f  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     5.212    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2_n_4
                         LUT2 (Prop_lut2_I1_O)        0.124     5.336 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1/O
                         net (fo=9, unplaced)         0.817     6.153    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1_n_4
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[8]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[8]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                 -0.788    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_3_out_load_reg_6874_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_4_reg_6919_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.956ns (40.767%)  route 2.842ns (59.233%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_3_out_load_reg_6874_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_3_out_load_reg_6874_reg[2]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_3_out_load_reg_6874[2]
                         LUT3 (Prop_lut3_I0_O)        0.319     2.569 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln53_fu_4835_p2_carry_i_11/O
                         net (fo=1, unplaced)         0.449     3.018    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln53_fu_4835_p2_carry_i_11_n_4
                         LUT6 (Prop_lut6_I0_O)        0.124     3.142 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln53_fu_4835_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.639     3.781    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln53_fu_4835_p2_carry_i_3_n_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.301 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln53_fu_4835_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.310    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln53_fu_4835_p2_carry_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.427 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln53_fu_4835_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.427    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln53_fu_4835_p2_carry__0_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.544 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln53_fu_4835_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.544    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln53_fu_4835_p2_carry__1_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.661 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln53_fu_4835_p2_carry__2/CO[3]
                         net (fo=28, unplaced)        0.986     5.647    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/p_1_in
                         LUT4 (Prop_lut4_I2_O)        0.124     5.771 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_4_reg_6919[0]_i_1/O
                         net (fo=1, unplaced)         0.000     5.771    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_4_fu_4878_p3[0]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_4_reg_6919_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_4_reg_6919_reg[0]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_D)        0.077     5.966    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_4_reg_6919_reg[0]
  -------------------------------------------------------------------
                         required time                          5.966    
                         arrival time                          -5.771    
  -------------------------------------------------------------------
                         slack                                  0.195    




