{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nperforms an XLEN-bit \\(\\times\\) XLEN-bit multiplication of signed rs1 by unsigned rs2 and places the upper XLEN bits in the destination register.[/INST] x[rd] = (x[rs1] s latexmath:[$\\times$] x[rs2]) >>s XLEN</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nperforms an XLEN-bit \\(\\times\\) XLEN-bit multiplication of unsigned rs1 by unsigned rs2 and places the upper XLEN bits in the destination register.[/INST] x[rd] = (x[rs1] u latexmath:[$\\times$] x[rs2]) >>u XLEN</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nperform an XLEN bits by XLEN bits signed integer division of rs1 by rs2, rounding towards zero.[/INST] x[rd] = x[rs1] /s x[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nperform an XLEN bits by XLEN bits unsigned integer division of rs1 by rs2, rounding towards zero.[/INST] x[rd] = x[rs1] /u x[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nperform an XLEN bits by XLEN bits signed integer reminder of rs1 by rs2.[/INST] x[rd] = x[rs1] %s x[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nperform an XLEN bits by XLEN bits unsigned integer reminder of rs1 by rs2.[/INST] x[rd] = x[rs1] %u x[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nperform an 32 bits by 32 bits signed integer division of rs1 by rs2.[/INST] x[rd] = sext((x[rs1] \u00d7 x[rs2])[31:0])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nperform an 32 bits by 32 bits signed integer division of rs1 by rs2.[/INST] x[rd] = sext(x[rs1][31:0] /s x[rs2][31:0]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nperform an 32 bits by 32 bits signed integer reminder of rs1 by rs2.[/INST] x[rd] = sext(x[rs1][31:0] %s x[rs2][31:0])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nload a word from the address in rs1, places the sign-extended value in rd, and registers a reservation on the memory address.[/INST] x[rd] = LoadReserved32(M[x[rs1]])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nwrite a word in rs2 to the address in rs1, provided a valid reservation still exists on that address. SC writes zero to rd on success or a nonzero code on failure.[/INST] x[rd] = StoreConditional32(M[x[rs1]], x[rs2])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\natomically load a 32-bit signed data value from the address in rs1, place the value into register rd, swap the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.[/INST] x[rd] = AMO32(M[x[rs1]] SWAP x[rs2])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nAtomically load a 32-bit signed data value from the address in rs1, place the value into register rd, apply add the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.[/INST] x[rd] = AMO32(M[x[rs1]] + x[rs2])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nAtomically load a 32-bit signed data value from the address in rs1, place the value into register rd, apply exclusive or the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.[/INST] x[rd] = AMO32(M[x[rs1]] ^ x[rs2])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nAtomically load a 32-bit signed data value from the address in rs1, place the value into register rd, apply and the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.[/INST] x[rd] = AMO32(M[x[rs1]] & x[rs2])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nAtomically load a 32-bit signed data value from the address in rs1, place the value into register rd, apply or the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.[/INST] x[rd] = AMO32(M[x[rs1]] | x[rs2])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nAtomically load a 32-bit signed data value from the address in rs1, place the value into register rd, apply min operator the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.[/INST] x[rd] = AMO32(M[x[rs1]] MIN x[rs2])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nAtomically load a 32-bit signed data value from the address in rs1, place the value into register rd, apply max operator the loaded value and the original 32-bit signed value in rs2, then store the result back to the address in rs1.[/INST] x[rd] = AMO32(M[x[rs1]] MAX x[rs2])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nAtomically load a 32-bit unsigned data value from the address in rs1, place the value into register rd, apply unsigned min the loaded value and the original 32-bit unsigned value in rs2, then store the result back to the address in rs1.[/INST] x[rd] = AMO32(M[x[rs1]] MINU x[rs2])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nAtomically load a 32-bit unsigned data value from the address in rs1, place the value into register rd, apply unsigned max the loaded value and the original 32-bit unsigned value in rs2, then store the result back to the address in rs1.[/INST] x[rd] = AMO32(M[x[rs1]] MAXU x[rs2])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nload a 64-bit data from the address in rs1, places value in rd, and registers a reservation on the memory address.[/INST] x[rd] = LoadReserved64(M[x[rs1]])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nwrite a 64-bit data in rs2 to the address in rs1, provided a valid reservation still exists on that address. SC writes zero to rd on success or a nonzero code on failure.[/INST] x[rd] = StoreConditional64(M[x[rs1]], x[rs2])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\natomically load a 64-bit data value from the address in rs1, place the value into register rd, swap the loaded value and the original 64-bit value in rs2, then store the result back to the address in rs1.[/INST] x[rd] = AMO64(M[x[rs1]] SWAP x[rs2])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\natomically load a 64-bit data value from the address in rs1, place the value into register rd, apply add the loaded value and the original 64-bit value in rs2, then store the result back to the address in rs1.[/INST] x[rd] = AMO64(M[x[rs1]] + x[rs2])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\natomically load a 64-bit data value from the address in rs1, place the value into register rd, apply xor the loaded value and the original 64-bit value in rs2, then store the result back to the address in rs1.[/INST] x[rd] = AMO64(M[x[rs1]] ^ x[rs2])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\natomically load a 64-bit data value from the address in rs1, place the value into register rd, apply and the loaded value and the original 64-bit value in rs2, then store the result back to the address in rs1.[/INST] x[rd] = AMO64(M[x[rs1]] & x[rs2])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\natomically load a 64-bit data value from the address in rs1, place the value into register rd, apply or the loaded value and the original 64-bit value in rs2, then store the result back to the address in rs1.[/INST] x[rd] = AMO64(M[x[rs1]] | x[rs2])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\natomically load a 64-bit data value from the address in rs1, place the value into register rd, apply min the loaded value and the original 64-bit value in rs2, then store the result back to the address in rs1.[/INST] x[rd] = AMO64(M[x[rs1]] MIN x[rs2])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\natomically load a 64-bit data value from the address in rs1, place the value into register rd, apply max the loaded value and the original 64-bit value in rs2, then store the result back to the address in rs1.[/INST] x[rd] = AMO64(M[x[rs1]] MAX x[rs2])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\natomically load a 64-bit data value from the address in rs1, place the value into register rd, apply unsigned min the loaded value and the original 64-bit value in rs2, then store the result back to the address in rs1.[/INST] x[rd] = AMO64(M[x[rs1]] MINU x[rs2])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\natomically load a 64-bit data value from the address in rs1, place the value into register rd, apply unsigned max the loaded value and the original 64-bit value in rs2, then store the result back to the address in rs1.[/INST] x[rd] = AMO64(M[x[rs1]] MAXU x[rs2])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform single-precision fused multiply addition.[/INST] f[rd] = f[rs1]\u00d7f[rs2]+f[rs3]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform single-precision fused multiply addition.[/INST] f[rd] = f[rs1]\u00d7f[rs2]-f[rs3]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform negated single-precision fused multiply subtraction.[/INST] f[rd] = -f[rs1]\u00d7f[rs2]+f[rs3]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform negated single-precision fused multiply addition.[/INST] f[rd] = -f[rs1]\u00d7f[rs2]-f[rs3]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform single-precision floating-point addition.[/INST] f[rd] = f[rs1] + f[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform single-precision floating-point substraction.[/INST] f[rd] = f[rs1] - f[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform single-precision floating-point multiplication.[/INST] f[rd] = f[rs1] \u00d7 f[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform single-precision floating-point division.[/INST] f[rd] = f[rs1] / f[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform single-precision square root.[/INST] f[rd] = sqrt(f[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nProduce a result that takes all bits except the sign bit from rs1. The result\u2019s sign bit is rs2\u2019s sign bit.[/INST] f[rd] = {f[rs2][31], f[rs1][30:0]}</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nProduce a result that takes all bits except the sign bit from rs1. The result\u2019s sign bit is opposite of rs2\u2019s sign bit.[/INST] f[rd] = {~f[rs2][31], f[rs1][30:0]}</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nProduce a result that takes all bits except the sign bit from rs1. The result\u2019s sign bit is XOR of sign bit of rs1 and rs2.[/INST] f[rd] = {f[rs1][31] ^ f[rs2][31], f[rs1][30:0]}</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nWrite the smaller of single precision data in rs1 and rs2 to rd.[/INST] f[rd] = min(f[rs1], f[rs2])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nWrite the larger of single precision data in rs1 and rs2 to rd.[/INST] f[rd] = max(f[rs1], f[rs2])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nConvert a floating-point number in floating-point register rs1 to a signed 32-bit in integer register rd.[/INST] x[rd] = sext(f32->s32(f[rs1]))</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nConvert a floating-point number in floating-point register rs1 to a signed 32-bit in unsigned integer register rd.[/INST] x[rd] = sext(f32->u32(f[rs1]))</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nMove the single-precision value in floating-point register rs1 represented in IEEE 754-2008 encoding to the lower 32 bits of integer register rd.[/INST] x[rd] = sext(f[rs1][31:0])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerforms a quiet equal comparison between single-precision floating-point registers rs1 and rs2 and record the Boolean result in integer register rd. Only signaling NaN inputs cause an Invalid Operation exception. The result is 0 if either operand is NaN.[/INST] x[rd] = f[rs1] == f[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerforms a quiet less comparison between single-precision floating-point registers rs1 and rs2 and record the Boolean result in integer register rd. Only signaling NaN inputs cause an Invalid Operation exception. The result is 0 if either operand is NaN.[/INST] x[rd] = f[rs1] < f[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerforms a quiet less or equal comparison between single-precision floating-point registers rs1 and rs2 and record the Boolean result in integer register rd. Only signaling NaN inputs cause an Invalid Operation exception. The result is 0 if either operand is NaN.[/INST] x[rd] = f[rs1] <= f[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nExamines the value in single-precision floating-point register rs1 and writes to integer register rd a 10-bit mask that indicates the class of the floating-point number. The format of the mask is described in [classify table]_. The corresponding bit in rd will be set if the property is true and clear otherwise. All other bits in rd are cleared. Note that exactly one bit in rd will be set.[/INST] x[rd] = classify_s(f[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nConverts a 32-bit signed integer, in integer register rs1 into a floating-point number in floating-point register rd.[/INST] f[rd] = s32->f32(x[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nConverts a 32-bit unsigned integer, in integer register rs1 into a floating-point number in floating-point register rd.[/INST] f[rd] = u32->f32(x[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nMove the single-precision value encoded in IEEE 754-2008 standard encoding from the lower 32 bits of integer register rs1 to the floating-point register rd.[/INST] f[rd] = x[rs1][31:0]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform double-precision fused multiply addition.[/INST] f[rd] = f[rs1]\u00d7f[rs2]+f[rs3]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform double-precision fused multiply subtraction.[/INST] f[rd] = f[rs1]\u00d7f[rs2]-f[rs3]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform negated double-precision fused multiply subtraction.[/INST] f[rd] = -f[rs1]\u00d7f[rs2]+f[rs3]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform negated double-precision fused multiply addition.[/INST] f[rd] = -f[rs1]\u00d7f[rs2]-f[rs3]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform double-precision floating-point addition.[/INST] f[rd] = f[rs1] + f[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform double-precision floating-point addition.[/INST] f[rd] = f[rs1] - f[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform double-precision floating-point addition.[/INST] f[rd] = f[rs1] \u00d7 f[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform double-precision floating-point addition.[/INST] f[rd] = f[rs1] / f[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform double-precision square root.[/INST] f[rd] = sqrt(f[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nProduce a result that takes all bits except the sign bit from rs1. The result\u2019s sign bit is rs2\u2019s sign bit.[/INST] f[rd] = {f[rs2][63], f[rs1][62:0]}</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nProduce a result that takes all bits except the sign bit from rs1. The result\u2019s sign bit is opposite of rs2\u2019s sign bit.[/INST] f[rd] = {~f[rs2][63], f[rs1][62:0]}</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nProduce a result that takes all bits except the sign bit from rs1. The result\u2019s sign bit is XOR of sign bit of rs1 and rs2.[/INST] f[rd] = {f[rs1][63] ^ f[rs2][63], f[rs1][62:0]}</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nWrite the smaller of double precision data in rs1 and rs2 to rd.[/INST] f[rd] = min(f[rs1], f[rs2])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nWrite the larger of double precision data in rs1 and rs2 to rd.[/INST] f[rd] = max(f[rs1], f[rs2])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nConverts double floating-point register in rs1 into a floating-point number in floating-point register rd.[/INST] f[rd] = f64->f32(f[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nConverts single floating-point register in rs1 into a double floating-point number in floating-point register rd.[/INST] f[rd] = f32->f64(f[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerforms a quiet equal comparison between double-precision floating-point registers rs1 and rs2 and record the Boolean result in integer register rd. Only signaling NaN inputs cause an Invalid Operation exception. The result is 0 if either operand is NaN.[/INST] x[rd] = f[rs1] == f[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerforms a quiet less comparison between double-precision floating-point registers rs1 and rs2 and record the Boolean result in integer register rd. Only signaling NaN inputs cause an Invalid Operation exception. The result is 0 if either operand is NaN.[/INST] x[rd] = f[rs1] < f[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerforms a quiet less or equal comparison between double-precision floating-point registers rs1 and rs2 and record the Boolean result in integer register rd. Only signaling NaN inputs cause an Invalid Operation exception. The result is 0 if either operand is NaN.[/INST] x[rd] = f[rs1] <= f[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nExamines the value in double-precision floating-point register rs1 and writes to integer register rd a 10-bit mask that indicates the class of the floating-point number. The format of the mask is described in table [classify table]_. The corresponding bit in rd will be set if the property is true and clear otherwise. All other bits in rd are cleared. Note that exactly one bit in rd will be set.[/INST] x[rd] = classifys(f[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nConverts a double-precision floating-point number in floating-point register rs1 to a signed 32-bit integer, in integer register rd.[/INST] x[rd] = sext(f64->s32(f[rs1]))</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nConverts a double-precision floating-point number in floating-point register rs1 to a unsigned 32-bit integer, in integer register rd.[/INST] x[rd] = sext(u32f64(f[rs1]))</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nConverts a 32-bit signed integer, in integer register rs1 into a double-precision floating-point number in floating-point register rd.[/INST] x[rd] = sext(f64->s32(f[rs1]))</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nConverts a 32-bit unsigned integer, in integer register rs1 into a double-precision floating-point number in floating-point register rd.[/INST] f[rd] = u32->f64(x[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nLoad a single-precision floating-point value from memory into floating-point register rd.[/INST] f[rd] = M[x[rs1] + sext(offset)][31:0]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nStore a single-precision value from floating-point register rs2 to memory.[/INST] M[x[rs1] + sext(offset)] = f[rs2][31:0]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nLoad a double-precision floating-point value from memory into floating-point register rd.[/INST] f[rd] = M[x[rs1] + sext(offset)][63:0]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nStore a double-precision value from the floating-point registers to memory.[/INST] M[x[rs1] + sext(offset)] = f[rs2][63:0]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nfcvt.l.d rd,rs1[/INST] x[rd] = f32->s64(f[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nfcvt.l.d rd,rs1[/INST] x[rd] = f32->u64(f[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nfcvt.l.d rd,rs1[/INST] f[rd] = s64->f32(x[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nfcvt.l.d rd,rs1[/INST] f[rd] = u64->f32(x[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nfcvt.lu.d rd,rs1[/INST] x[rd] = f64->s64(f[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nx[rd] = f64\u2192u64(f[rs1])[/INST] x[rd] = f[rs1][63:0]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nfcvt.d.l rd,rs1[/INST] x[rd] = f[rs1][63:0]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nfcvt.d.lu rd,rs1[/INST] f[rd] = s64->f64(x[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nfmv.d.x rd,rs1[/INST] f[rd] = u64->f64(x[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nAdd a zero-extended non-zero immediate, scaled by 4, to the stack pointer, x2, and writes the result to rd'. This instruction is used to generate pointers to stack-allocated variables, and expands to addi rd', x2, nzuimm[9:2].[/INST] f[rd] = x[rs1][63:0]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nAdd a zero-extended non-zero immediate, scaled by 4, to the stack pointer, x2, and writes the result to rd'. This instruction is used to generate pointers to stack-allocated variables, and expands to addi rd', x2, nzuimm[9:2].[/INST] x[8+rd'] = x[2] + uimm</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nLoad a double-precision floating-point value from memory into floating-point register rd'. It computes an effective address by adding the zero-extended offset, scaled by 8, to the base address in register rs1'.[/INST] f[8+rd'] = M[x[8+rs1'] + uimm][63:0]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nLoad a 32-bit value from memory into register rd'. It computes an effective address by adding the zero-extended offset, scaled by 4, to the base address in register rs1'.[/INST] x[8+rd'] = sext(M[x[8+rs1'] + uimm][31:0])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nLoad a single-precision floating-point value from memory into floating-point register rd'. It computes an effective address by adding the zero-extended offset, scaled by 4, to the base address in register rs1'.[/INST] f[8+rd'] = M[x[8+rs1'] + uimm][31:0]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nLoad a 64-bit value from memory into register rd'. It computes an effective address by adding the zero-extended offset, scaled by 8, to the base address in register rs1'.[/INST] x[8+rd'] = M[x[8+rs1'] + uimm][63:0]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nStore a 32-bit value in register rs2' to memory. It computes an effective address by adding the zero-extended offset, scaled by 4, to the base address in register rs1'.[/INST] M[x[8+rs1'] + uimm][31:0] = x[8+rs2']</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nStore a single-precision floating-point value in floatingpoint register rs2' to memory. It computes an effective address by adding the zero-extended offset, scaled by 4, to the base address in register rs1'.[/INST] M[x[8+rs1'] + uimm][31:0] = f[8+rs2']</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nStore a 64-bit value in register rs2' to memory. It computes an effective address by adding the zero-extended offset, scaled by 8, to the base address in register rs1'.[/INST] M[x[8+rs1'] + uimm][63:0] = x[8+rs2']</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nAdd the non-zero sign-extended 6-bit immediate to the value in register rd then writes the result to rd.[/INST] x[rd] = x[rd] + sext(imm)</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nJump to address and place return address in rd.[/INST] x[1] = pc+2; pc += sext(offset)</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nAdd the non-zero sign-extended 6-bit immediate to the value in register rd then produce 32-bit result, then sign-extends result to 64 bits.[/INST] x[rd] = sext((x[rd] + sext(imm))[31:0])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nLoad the sign-extended 6-bit immediate, imm, into register rd. C.LI is only valid when rd!=x0.[/INST] x[rd] = sext(imm)</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nAdd the non-zero sign-extended 6-bit immediate to the value in the stack pointer (sp=x2), where the immediate is scaled to represent multiples of 16 in the range (-512,496).[/INST] x[2] = x[2] + sext(imm)</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform a logical right shift of the value in register rd' then writes the result to rd'. The shift amount is encoded in the shamt field, where shamt[5] must be zero for RV32C.[/INST] x[rd] = sext(imm[17:12] << 12)</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform a logical right shift of the value in register rd' then writes the result to rd'. The shift amount is encoded in the shamt field, where shamt[5] must be zero for RV32C.[/INST] x[8+rd'] = x[8+rd'] >>u uimm</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform a arithmetic right shift of the value in register rd' then writes the result to rd'. The shift amount is encoded in the shamt field, where shamt[5] must be zero for RV32C.[/INST] x[8+rd'] = x[8+rd'] >>s uimm</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nCompute the bitwise AND of of the value in register rd' and the sign-extended 6-bit immediate, then writes the result to rd'.[/INST] x[8+rd'] = x[8+rd'] & sext(imm)</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nSubtract the value in register rs2' from the value in register rd', then writes the result to register rd'.[/INST] x[8+rd'] = x[8+rd'] - x[8+rs2']</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nCompute the bitwise XOR of the values in registers rd' and rs2', then writes the result to register rd'.[/INST] x[8+rd'] = x[8+rd'] ^ x[8+rs2']</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nCompute the bitwise OR of the values in registers rd' and rs2', then writes the result to register rd'.[/INST] x[8+rd'] = x[8+rd'] | x[8+rs2']</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nCompute the bitwise AND of the values in registers rd' and rs2', then writes the result to register rd'.[/INST] x[8+rd'] = x[8+rd'] & x[8+rs2']</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nSubtract the value in register rs2' from the value in register rd', then sign-extends the lower 32 bits of the difference before writing the result to register rd'.[/INST] x[8+rd'] = sext((x[8+rd'] - x[8+rs2'])[31:0])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nAdd the value in register rs2' from the value in register rd', then sign-extends the lower 32 bits of the difference before writing the result to register rd'.[/INST] x[8+rd'] = sext((x[8+rd'] + x[8+rs2'])[31:0])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nUnconditional control transfer.[/INST] pc += sext(offset)</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nTake the branch if the value in register rs1' is zero.[/INST] if (x[8+rs1'] == 0) pc += sext(offset)</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nTake the branch if the value in register rs1' is not zero.[/INST] if (x[8+rs1'] != 0) pc += sext(offset)</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform a logical left shift of the value in register rd then writes the result to rd. The shift amount is encoded in the shamt field, where shamt[5] must be zero for RV32C.[/INST] x[rd] = x[rd] << uimm</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nLoad a double-precision floating-point value from memory into floating-point register rd. It computes its effective address by adding the zero-extended offset, scaled by 8, to the stack pointer, x2.[/INST] f[rd] = M[x[2] + uimm][63:0]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nLoad a 32-bit value from memory into register rd. It computes an effective address by adding the zero-extended offset, scaled by 4, to the stack pointer, x2.[/INST] x[rd] = sext(M[x[2] + uimm][31:0])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nLoad a single-precision floating-point value from memory into floating-point register rd. It computes its effective address by adding the zero-extended offset, scaled by 4, to the stack pointer, x2.[/INST] f[rd] = M[x[2] + uimm][31:0]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nLoad a 64-bit value from memory into register rd. It computes its effective address by adding the zero-extended offset, scaled by 8, to the stack pointer, x2.[/INST] x[rd] = M[x[2] + uimm][63:0]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerforms an unconditional control transfer to the address in register rs1.[/INST] pc = x[rs1]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nCopy the value in register rs2 into register rd.[/INST] x[rd] = x[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nCause control to be transferred back to the debugging environment.[/INST] RaiseException(Breakpoint)</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nJump to address and place return address in rd.[/INST] t = pc+2; pc = x[rs1]; x[1] = t</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nAdd the values in registers rd and rs2 and writes the result to register rd.[/INST] x[rd] = x[rd] + x[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nStore a double-precision floating-point value in floating-point register rs2 to memory. It computes an effective address by adding the zeroextended offset, scaled by 8, to the stack pointer, x2.[/INST] M[x[2] + uimm][63:0] = f[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nStore a 32-bit value in register rs2 to memory. It computes an effective address by adding the zero-extended offset, scaled by 4, to the stack pointer, x2.[/INST] M[x[2] + uimm][31:0] = x[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nStore a single-precision floating-point value in floating-point register rs2 to memory. It computes an effective address by adding the zero-extended offset, scaled by 4, to the stack pointer, x2.[/INST] M[x[2] + uimm][31:0] = f[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nStore a 64-bit value in register rs2 to memory. It computes an effective address by adding the zero-extended offset, scaled by 8, to the stack pointer, x2.[/INST] M[x[2] + uimm][63:0] = x[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction performs an XLEN-wide addition between rs2 and the zero-extended least-significant word of rs1.[/INST] let base = X(rs2); let index = EXTZ(X(rs1)[31..0]); X(rd) = base + index;</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction shifts rs1 to the left by 1 bit and adds it to rs2.[/INST] X(rd) = X(rs2) + (X(rs1) << 1);</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction performs an XLEN-wide addition of two addends. The first addend is rs2. The second addend is the unsigned value formed by extracting the least-significant word of rs1 and shifting it left by 1 place.[/INST] let base = X(rs2); let index = EXTZ(X(rs1)[31..0]); X(rd) = base + (index << 1);</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction shifts rs1 to the left by 2 places and adds it to rs2.[/INST] X(rd) = X(rs2) + (X(rs1) << 2);</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction performs an XLEN-wide addition of two addends. The first addend is rs2. The second addend is the unsigned value formed by extracting the least-significant word of rs1 and shifting it left by 2 places.[/INST] let base = X(rs2); let index = EXTZ(X(rs1)[31..0]); X(rd) = base + (index << 2);</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction shifts rs1 to the left by 3 places and adds it to rs2.[/INST] X(rd) = X(rs2) + (X(rs1) << 3);</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction performs an XLEN-wide addition of two addends. The first addend is rs2. The second addend is the unsigned value formed by extracting the least-significant word of rs1 and shifting it left by 3 places.[/INST] let base = X(rs2); let index = EXTZ(X(rs1)[31..0]); X(rd) = base + (index << 3);</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction takes the least-significant word of rs1, zero-extends it, and shifts it left by the immediate.[/INST] X(rd) = (EXTZ(X(rs)[31..0]) << shamt);</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction performs the bitwise logical AND operation between rs1 and the bitwise inversion of rs2.[/INST] X(rd) = X(rs1) & ~X(rs2);</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction performs the bitwise logical OR operation between rs1 and the bitwise inversion of rs2.[/INST] X(rd) = X(rs1) | ~X(rs2);</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction performs the bit-wise exclusive-NOR operation on rs1 and rs2.[/INST] X(rd) = ~(X(rs1) ^ X(rs2));</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction counts the number of 0\u2019s before the first 1, starting at the most-significant bit (i.e., XLEN-1) and progressing to bit 0. Accordingly, if the input is 0, the output is XLEN, and if the most-significant bit of the input is a 1, the output is 0.[/INST] val HighestSetBit : forall ('N : Int), 'N >= 0. bits('N) -> int function HighestSetBit x = { foreach (i from (xlen - 1) to 0 by 1 in dec) if [x[i]] == 0b1 then return(i) else (); return -1; } let rs = X(rs); X[rd] = (xlen - 1) - HighestSetBit(rs);</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction counts the number of 0\u2019s before the first 1 starting at bit 31 and progressing to bit 0. Accordingly, if the least-significant word is 0, the output is 32, and if the most-significant bit of the word (i.e., bit 31) is a 1, the output is 0.[/INST] val HighestSetBit32 : forall ('N : Int), 'N >= 0. bits('N) -> int function HighestSetBit32 x = { foreach (i from 31 to 0 by 1 in dec) if [x[i]] == 0b1 then return(i) else (); return -1; } let rs = X(rs); X[rd] = 31 - HighestSetBit(rs);</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction counts the number of 0\u2019s before the first 1, starting at the least-significant bit (i.e., 0) and progressing to the most-significant bit of the least-significant word (i.e., 31). Accordingly, if the least-significant word is 0, the output is 32, and if the least-significant bit of the input is a 1, the output is 0.[/INST] val LowestSetBit32 : forall ('N : Int), 'N >= 0. bits('N) -> int function LowestSetBit32 x = { foreach (i from 0 to 31 by 1 in dec) if [x[i]] == 0b1 then return(i) else (); return 32; } let rs = X(rs); X[rd] = LowestSetBit32(rs);</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instructions counts the number of 1\u2019s (i.e., set bits) in the source register.[/INST] let bitcount = 0; let rs = X(rs); foreach (i from 0 to (xlen - 1) in inc) if rs[i] == 0b1 then bitcount = bitcount + 1 else (); X[rd] = bitcount</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instructions counts the number of 1\u2019s (i.e., set bits) in the least-significant word of the source register.[/INST] let bitcount = 0; let val = X(rs); foreach (i from 0 to 31 in inc) if val[i] == 0b1 then bitcount = bitcount + 1 else (); X[rd] = bitcount</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction returns the larger of two signed integers.[/INST] let rs1_val = X(rs1); let rs2_val = X(rs2); let result = if rs1_val <_s rs2_val then rs2_val else rs1_val; X(rd) = result;</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction returns the larger of two unsigned integers.[/INST] let rs1_val = X(rs1); let rs2_val = X(rs2); let result = if rs1_val <_u rs2_val then rs2_val else rs1_val; X(rd) = result;</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction returns the smaller of two signed integers.[/INST] let rs1_val = X(rs1); let rs2_val = X(rs2); let result = if rs1_val <_s rs2_val then rs1_val else rs2_val; X(rd) = result;</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction returns the smaller of two unsigned integers.[/INST] let rs1_val = X(rs1); let rs2_val = X(rs2); let result = if rs1_val <_u rs2_val then rs1_val else rs2_val; X(rd) = result;</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction sign-extends the least-significant halfword in rs to XLEN by copying the most-significant bit in the halfword (i.e., bit 15) to all of the more-significant bits.[/INST] X(rd) = EXTS(X(rs)[15..0]);</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction zero-extends the least-significant halfword of the source to XLEN by inserting 0\u2019s into all of the bits more significant than 15.[/INST] X(rd) = EXTZ(X(rs)[15..0]);</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction performs a rotate left of rs1 by the amount in least-significant log2(XLEN) bits of rs2.[/INST] let shamt = if xlen == 32 then X(rs2)[4..0] else X(rs2)[5..0]; let result = (X(rs1) << shamt) | (X(rs1) >> (xlen - shamt)); X(rd) = result;</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction performs a rotate left on the least-significant word of rs1 by the amount in least-significant 5 bits of rs2. The resulting word value is sign-extended by copying bit 31 to all of the more-significant bits.[/INST] let rs1 = EXTZ(X(rs1)[31..0]) let shamt = X(rs2)[4..0]; let result = (rs1 << shamt) | (rs1 >> (32 - shamt)); X(rd) = EXTS(result[31..0]);</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction performs a rotate right of rs1 by the amount in least-significant log2(XLEN) bits of rs2.[/INST] let shamt = if xlen == 32 then X(rs2)[4..0] else X(rs2)[5..0]; let result = (X(rs1) >> shamt) | (X(rs1) << (xlen - shamt)); X(rd) = result;</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction performs a rotate right of rs1 by the amount in the least-significant log2(XLEN) bits ofshamt. For RV32, the encodings corresponding to shamt[5]=1 are reserved.[/INST] let shamt = if xlen == 32 then shamt[4..0] else shamt[5..0]; let result = (X(rs1) >> shamt) | (X(rs1) << (xlen - shamt)); X(rd) = result;</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction performs a rotate right on the least-significant word of rs1 by the amount in the least-significant log2(XLEN) bits ofshamt. The resulting word value is sign-extended by copying bit 31 to all of the more-significant bits.[/INST] let rs1_data = EXTZ(X(rs1)[31..0]; let result = (rs1_data >> shamt) | (rs1_data << (32 - shamt)); X(rd) = EXTS(result[31..0]);</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction performs a rotate right on the least-significant word of rs1 by the amount in least-significant 5 bits of rs2. The resultant word is sign-extended by copying bit 31 to all of the more-significant bits.[/INST] let rs1 = EXTZ(X(rs1)[31..0]) let shamt = X(rs2)[4..0]; let result = (rs1 >> shamt) | (rs1 << (32 - shamt)); X(rd) = EXTS(result);</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nCombines the bits within each byte using bitwise logical OR. This sets the bits of each byte in the result rd to all zeros if no bit within the respective byte of rs is set, or to all ones if any bit within the respective byte of rs is set.[/INST] let input = X(rs); let output : xlenbits = 0; foreach (i from 0 to (xlen - 8) by 8) { output[(i + 7)..i] = if input[(i + 7)..i] == 0 then 0b00000000 else 0b11111111; } X[rd] = output;</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction reverses the order of the bytes in rs.[/INST] let input = X(rs); let output : xlenbits = 0; let j = xlen - 1; foreach (i from 0 to (xlen - 8) by 8) { output[i..(i + 7)] = input[(j - 7)..j]; j = j - 8; } X[rd] = output</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nclmul produces the lower half of the 2\u00b7XLEN carry-less product.[/INST] let rs1_val = X(rs1); let rs2_val = X(rs2); let output : xlenbits = 0; foreach (i from 0 to (xlen - 1) by 1) { output = if ((rs2_val >> i) & 1) then output ^ (rs1_val << i); else output; } X[rd] = output</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nclmulh produces the upper half of the 2\u00b7XLEN carry-less product.[/INST] let rs1_val = X(rs1); let rs2_val = X(rs2); let output : xlenbits = 0; foreach (i from 1 to xlen by 1) { output = if ((rs2_val >> i) & 1) then output ^ (rs1_val >> (xlen - i)); else output; } X[rd] = output</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nclmulrproduces bits 2\u00b7XLEN\u22122:XLEN-1 of the 2\u00b7XLEN carry-less product.[/INST] let rs1_val = X(rs1); let rs2_val = X(rs2); let output : xlenbits = 0; foreach (i from 0 to (xlen - 1) by 1) { output = if ((rs2_val >> i) & 1) then output ^ (rs1_val >> (xlen - i - 1)); else output; } X[rd] = output</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction returns rs1 with a single bit cleared at the index specified in rs2. The index is read from the lower log2(XLEN) bits of rs2.[/INST] let index = X(rs2) & (XLEN - 1); X(rd) = X(rs1) & ~(1 << index)</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction returns rs1 with a single bit cleared at the index specified in shamt. The index is read from the lower log2(XLEN) bits of shamt. For RV32, the encodings corresponding to shamt[5]=1 are reserved.[/INST] let index = shamt & (XLEN - 1); X(rd) = X(rs1) & ~(1 << index)</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction returns a single bit extracted from rs1 at the index specified in rs2. The index is read from the lower log2(XLEN) bits of rs2.[/INST] let index = X(rs2) & (XLEN - 1); X(rd) = (X(rs1) >> index) & 1;</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction returns a single bit extracted from rs1 at the index specified in shamt. The index is read from the lower log2(XLEN) bits of shamt. For RV32, the encodings corresponding to shamt[5]=1 are reserved.[/INST] let index = shamt & (XLEN - 1); X(rd) = (X(rs1) >> index) & 1;</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction returns rs1 with a single bit inverted at the index specified in rs2. The index is read from the lower log2(XLEN) bits of rs2.[/INST] let index = X(rs2) & (XLEN - 1); X(rd) = X(rs1) ^ (1 << index)</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction returns rs1 with a single bit inverted at the index specified in shamt. The index is read from the lower log2(XLEN) bits of shamt. For RV32, the encodings corresponding to shamt[5]=1 are reserved.[/INST] let index = shamt & (XLEN - 1); X(rd) = X(rs1) ^ (1 << index)</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction returns rs1 with a single bit set at the index specified in rs2. The index is read from the lower log2(XLEN) bits of rs2.[/INST] let index = X(rs2) & (XLEN - 1); X(rd) = X(rs1) | (1 << index)</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nThis instruction returns rs1 with a single bit set at the index specified in shamt. The index is read from the lower log2(XLEN) bits of shamt. For RV32, the encodings corresponding to shamt[5]=1 are reserved.[/INST] let index = shamt & (XLEN - 1); X(rd) = X(rs1) | (1 << index)</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform half-precision fused multiply addition.[/INST] f[rd] = f[rs1]\u00d7f[rs2]+f[rs3]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform half-precision fused multiply addition.[/INST] f[rd] = f[rs1]\u00d7f[rs2]-f[rs3]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform negated half-precision fused multiply subtraction.[/INST] f[rd] = -f[rs1]\u00d7f[rs2]+f[rs3]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform negated half-precision fused multiply addition.[/INST] f[rd] = -f[rs1]\u00d7f[rs2]-f[rs3]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform half-precision floating-point addition.[/INST] f[rd] = f[rs1] + f[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform half-precision floating-point substraction.[/INST] f[rd] = f[rs1] - f[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform half-precision floating-point multiplication.[/INST] f[rd] = f[rs1] \u00d7 f[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform half-precision floating-point division.[/INST] f[rd] = f[rs1] / f[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerform half-precision square root.[/INST] f[rd] = sqrt(f[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nProduce a result that takes all bits except the sign bit from rs1. The result\u2019s sign bit is rs2\u2019s sign bit.[/INST] f[rd] = {f[rs2][31], f[rs1][30:0]}</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nProduce a result that takes all bits except the sign bit from rs1. The result\u2019s sign bit is opposite of rs2\u2019s sign bit.[/INST] f[rd] = {~f[rs2][31], f[rs1][30:0]}</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nProduce a result that takes all bits except the sign bit from rs1. The result\u2019s sign bit is XOR of sign bit of rs1 and rs2.[/INST] f[rd] = {f[rs1][31] ^ f[rs2][31], f[rs1][30:0]}</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nWrite the smaller of single precision data in rs1 and rs2 to rd.[/INST] f[rd] = min(f[rs1], f[rs2])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nWrite the larger of single precision data in rs1 and rs2 to rd.[/INST] f[rd] = max(f[rs1], f[rs2])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nConvert a half-precision floating-point number in floating-point register rs1 to a single-precision flaoting-point number register rd.[/INST] f[rd] = f16->f32(f[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nConvert a single-precision floating-point number in floating-point register rs1 to a half-precision flaoting-point number register rd.[/INST] f[rd] = f32->f16(f[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nConvert a half-precision floating-point number in floating-point register rs1 to a double-precision flaoting-point number register rd.[/INST] f[rd] = f16->f64(f[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nConvert a double-precision floating-point number in floating-point register rs1 to a half-precision flaoting-point number register rd.[/INST] f[rd] = f64->f16(f[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nConvert a half-precision floating-point number in floating-point register rs1 to a quad-precision flaoting-point number register rd.[/INST] f[rd] = f16->f128(f[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nConvert a quad-precision floating-point number in floating-point register rs1 to a half-precision flaoting-point number register rd.[/INST] f[rd] = f128->f16(f[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerforms a quiet equal comparison between half-precision floating-point registers rs1 and rs2 and record the Boolean result in integer register rd. Only signaling NaN inputs cause an Invalid Operation exception. The result is 0 if either operand is NaN.[/INST] x[rd] = f[rs1] == f[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerforms a quiet less comparison between half-precision floating-point registers rs1 and rs2 and record the Boolean result in integer register rd. Only signaling NaN inputs cause an Invalid Operation exception. The result is 0 if either operand is NaN.[/INST] x[rd] = f[rs1] < f[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nPerforms a quiet less or equal comparison between half-precision floating-point registers rs1 and rs2 and record the Boolean result in integer register rd. Only signaling NaN inputs cause an Invalid Operation exception. The result is 0 if either operand is NaN.[/INST] x[rd] = f[rs1] <= f[rs2]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nExamines the value in half-precision floating-point register rs1 and writes to integer register rd a 10-bit mask that indicates the class of the floating-point number. The format of the mask is described in [classify table]_. The corresponding bit in rd will be set if the property is true and clear otherwise. All other bits in rd are cleared. Note that exactly one bit in rd will be set.[/INST] x[rd] = classify_s(f[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nConverts half-precision floating point number in floating point register in rs1 into a sigend integer in integer register rd.[/INST] f[rd] = f16->s32(x[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nConverts half-precision floating point number in floating point register in rs1 into a unsigned integer in integer register rd.[/INST] f[rd] = f16->u32(x[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nMove the half-precision value in floating-point register rs1 represented in IEEE 754-2008 encoding to the lower 32 bits of integer register rd.[/INST] x[rd] = sext(f[rs1][15:0])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nConverts a 32-bit signed integer, in integer register rs1 into a half-precision floating-point number in floating-point register rd.[/INST] f[rd] = u32->f16(x[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nConverts a 32-bit unsigned integer, in integer register rs1 into a half-precision floating-point number in floating-point register rd.[/INST] f[rd] = u32->f16(x[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nMove the half-precision value encoded in IEEE 754-2008 standard encoding from the lower 15 bits of integer register rs1 to the floating-point register rd.[/INST] f[rd] = x[rs1][15:0]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nLoad a half-precision floating-point value from memory into floating-point register rd.[/INST] f[rd] = M[x[rs1] + sext(offset)][15:0]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nStore a half-precision value from floating-point register rs2 to memory.[/INST] M[x[rs1] + sext(offset)] = f[rs2][15:0]</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nConverts half-precision floating point number in floating point register in rs1 into a 64-bit sigend integer in integer register rd.[/INST] f[rd] = f16->s64(x[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nConverts half-precision floating point number in floating point register in rs1 into a 64-bit unsigned integer in integer register rd.[/INST] f[rd] = f16->s64(x[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nConverts a 64-bit signed integer, in integer register rs1 into a half-precision floating-point number in floating-point register rd.[/INST] f[rd] = u64->f16(x[rs1])</s>"}
{"text": "<s>[INST] Write the RISC-V assembly instruction for the following operation:\nConverts a 64-bit unsigned integer, in integer register rs1 into a half-precision floating-point number in floating-point register rd.[/INST] f[rd] = u64->f16(x[rs1])</s>"}
