Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Apr 14 00:31:43 2024
| Host         : DESKTOP-N5DBKQV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sequencer_timing_summary_routed.rpt -pb sequencer_timing_summary_routed.pb -rpx sequencer_timing_summary_routed.rpx -warn_on_violation
| Design       : sequencer
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    59          
TIMING-16  Warning           Large setup violation          62          
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (59)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (166)
5. checking no_input_delay (3)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (59)
-------------------------
 There are 59 register/latch pins with no clock driven by root clock pin: clock1/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (166)
--------------------------------------------------
 There are 166 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.730     -160.610                     75                   85        0.252        0.000                      0                   85       -0.155       -0.155                       1                    54  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.000}        2.000           500.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -3.730     -160.610                     75                   85        0.252        0.000                      0                   85       -0.155       -0.155                       1                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           75  Failing Endpoints,  Worst Slack       -3.730ns,  Total Violation     -160.610ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.155ns,  Total Violation       -0.155ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.730ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 2.446ns (46.680%)  route 2.794ns (53.320%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 6.786 - 2.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    clock1/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clock1/clkq_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clock1/clkq_reg[8]/Q
                         net (fo=2, routed)           0.729     6.273    clock1/clkq_reg[8]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.798 r  clock1/clkq_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.798    clock1/clkq_reg[0]_i_6_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  clock1/clkq_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.912    clock1/clkq_reg[0]_i_5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  clock1/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.026    clock1/clkq_reg[0]_i_10_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  clock1/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.140    clock1/clkq_reg[0]_i_11_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.254 r  clock1/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.254    clock1/clkq_reg[0]_i_14_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.588 r  clock1/clkq_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.429     8.017    clock1/p_0_in[26]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.303     8.320 r  clock1/clk_i_5/O
                         net (fo=1, routed)           0.149     8.469    clock1/clk_i_5_n_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124     8.593 r  clock1/clk_i_4/O
                         net (fo=2, routed)           0.423     9.016    clock1/clk_i_4_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.140 r  clock1/clkq[0]_i_3/O
                         net (fo=1, routed)           0.312     9.452    clock1/clkq[0]_i_3_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.576 r  clock1/clkq[0]_i_1/O
                         net (fo=32, routed)          0.751    10.327    clock1/clear
    SLICE_X37Y44         FDRE                                         r  clock1/clkq_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445     6.786    clock1/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  clock1/clkq_reg[3]/C
                         clock pessimism              0.275     7.061    
                         clock uncertainty           -0.035     7.026    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429     6.597    clock1/clkq_reg[3]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                 -3.730    

Slack (VIOLATED) :        -3.730ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 2.446ns (46.680%)  route 2.794ns (53.320%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 6.786 - 2.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    clock1/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clock1/clkq_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clock1/clkq_reg[8]/Q
                         net (fo=2, routed)           0.729     6.273    clock1/clkq_reg[8]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.798 r  clock1/clkq_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.798    clock1/clkq_reg[0]_i_6_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  clock1/clkq_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.912    clock1/clkq_reg[0]_i_5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  clock1/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.026    clock1/clkq_reg[0]_i_10_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  clock1/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.140    clock1/clkq_reg[0]_i_11_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.254 r  clock1/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.254    clock1/clkq_reg[0]_i_14_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.588 r  clock1/clkq_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.429     8.017    clock1/p_0_in[26]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.303     8.320 r  clock1/clk_i_5/O
                         net (fo=1, routed)           0.149     8.469    clock1/clk_i_5_n_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124     8.593 r  clock1/clk_i_4/O
                         net (fo=2, routed)           0.423     9.016    clock1/clk_i_4_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.140 r  clock1/clkq[0]_i_3/O
                         net (fo=1, routed)           0.312     9.452    clock1/clkq[0]_i_3_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.576 r  clock1/clkq[0]_i_1/O
                         net (fo=32, routed)          0.751    10.327    clock1/clear
    SLICE_X37Y44         FDRE                                         r  clock1/clkq_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445     6.786    clock1/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  clock1/clkq_reg[5]/C
                         clock pessimism              0.275     7.061    
                         clock uncertainty           -0.035     7.026    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429     6.597    clock1/clkq_reg[5]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                 -3.730    

Slack (VIOLATED) :        -3.693ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 2.446ns (47.901%)  route 2.660ns (52.099%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 6.785 - 2.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    clock1/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clock1/clkq_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clock1/clkq_reg[8]/Q
                         net (fo=2, routed)           0.729     6.273    clock1/clkq_reg[8]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.798 r  clock1/clkq_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.798    clock1/clkq_reg[0]_i_6_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  clock1/clkq_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.912    clock1/clkq_reg[0]_i_5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  clock1/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.026    clock1/clkq_reg[0]_i_10_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  clock1/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.140    clock1/clkq_reg[0]_i_11_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.254 r  clock1/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.254    clock1/clkq_reg[0]_i_14_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.588 r  clock1/clkq_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.429     8.017    clock1/p_0_in[26]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.303     8.320 r  clock1/clk_i_5/O
                         net (fo=1, routed)           0.149     8.469    clock1/clk_i_5_n_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124     8.593 r  clock1/clk_i_4/O
                         net (fo=2, routed)           0.423     9.016    clock1/clk_i_4_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.140 r  clock1/clkq[0]_i_3/O
                         net (fo=1, routed)           0.312     9.452    clock1/clkq[0]_i_3_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.576 r  clock1/clkq[0]_i_1/O
                         net (fo=32, routed)          0.618    10.194    clock1/clear
    SLICE_X38Y41         FDRE                                         r  clock1/clkq_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.444     6.785    clock1/clk_IBUF_BUFG
    SLICE_X38Y41         FDRE                                         r  clock1/clkq_reg[1]/C
                         clock pessimism              0.275     7.060    
                         clock uncertainty           -0.035     7.025    
    SLICE_X38Y41         FDRE (Setup_fdre_C_R)       -0.524     6.501    clock1/clkq_reg[1]
  -------------------------------------------------------------------
                         required time                          6.501    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                 -3.693    

Slack (VIOLATED) :        -3.687ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        5.197ns  (logic 2.446ns (47.066%)  route 2.751ns (52.934%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 6.786 - 2.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    clock1/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clock1/clkq_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clock1/clkq_reg[8]/Q
                         net (fo=2, routed)           0.729     6.273    clock1/clkq_reg[8]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.798 r  clock1/clkq_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.798    clock1/clkq_reg[0]_i_6_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  clock1/clkq_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.912    clock1/clkq_reg[0]_i_5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  clock1/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.026    clock1/clkq_reg[0]_i_10_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  clock1/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.140    clock1/clkq_reg[0]_i_11_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.254 r  clock1/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.254    clock1/clkq_reg[0]_i_14_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.588 r  clock1/clkq_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.429     8.017    clock1/p_0_in[26]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.303     8.320 r  clock1/clk_i_5/O
                         net (fo=1, routed)           0.149     8.469    clock1/clk_i_5_n_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124     8.593 r  clock1/clk_i_4/O
                         net (fo=2, routed)           0.423     9.016    clock1/clk_i_4_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.140 r  clock1/clkq[0]_i_3/O
                         net (fo=1, routed)           0.312     9.452    clock1/clkq[0]_i_3_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.576 r  clock1/clkq[0]_i_1/O
                         net (fo=32, routed)          0.708    10.284    clock1/clear
    SLICE_X37Y43         FDRE                                         r  clock1/clkq_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445     6.786    clock1/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  clock1/clkq_reg[2]/C
                         clock pessimism              0.275     7.061    
                         clock uncertainty           -0.035     7.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429     6.597    clock1/clkq_reg[2]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                 -3.687    

Slack (VIOLATED) :        -3.648ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 2.446ns (48.307%)  route 2.617ns (51.693%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 6.787 - 2.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    clock1/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clock1/clkq_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clock1/clkq_reg[8]/Q
                         net (fo=2, routed)           0.729     6.273    clock1/clkq_reg[8]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.798 r  clock1/clkq_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.798    clock1/clkq_reg[0]_i_6_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  clock1/clkq_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.912    clock1/clkq_reg[0]_i_5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  clock1/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.026    clock1/clkq_reg[0]_i_10_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  clock1/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.140    clock1/clkq_reg[0]_i_11_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.254 r  clock1/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.254    clock1/clkq_reg[0]_i_14_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.588 r  clock1/clkq_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.429     8.017    clock1/p_0_in[26]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.303     8.320 r  clock1/clk_i_5/O
                         net (fo=1, routed)           0.149     8.469    clock1/clk_i_5_n_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124     8.593 r  clock1/clk_i_4/O
                         net (fo=2, routed)           0.423     9.016    clock1/clk_i_4_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.140 r  clock1/clkq[0]_i_3/O
                         net (fo=1, routed)           0.312     9.452    clock1/clkq[0]_i_3_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.576 r  clock1/clkq[0]_i_1/O
                         net (fo=32, routed)          0.575    10.151    clock1/clear
    SLICE_X38Y47         FDRE                                         r  clock1/clkq_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.446     6.787    clock1/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  clock1/clkq_reg[15]/C
                         clock pessimism              0.275     7.062    
                         clock uncertainty           -0.035     7.027    
    SLICE_X38Y47         FDRE (Setup_fdre_C_R)       -0.524     6.503    clock1/clkq_reg[15]
  -------------------------------------------------------------------
                         required time                          6.503    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                 -3.648    

Slack (VIOLATED) :        -3.648ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 2.446ns (48.307%)  route 2.617ns (51.693%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 6.787 - 2.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    clock1/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clock1/clkq_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clock1/clkq_reg[8]/Q
                         net (fo=2, routed)           0.729     6.273    clock1/clkq_reg[8]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.798 r  clock1/clkq_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.798    clock1/clkq_reg[0]_i_6_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  clock1/clkq_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.912    clock1/clkq_reg[0]_i_5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  clock1/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.026    clock1/clkq_reg[0]_i_10_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  clock1/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.140    clock1/clkq_reg[0]_i_11_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.254 r  clock1/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.254    clock1/clkq_reg[0]_i_14_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.588 r  clock1/clkq_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.429     8.017    clock1/p_0_in[26]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.303     8.320 r  clock1/clk_i_5/O
                         net (fo=1, routed)           0.149     8.469    clock1/clk_i_5_n_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124     8.593 r  clock1/clk_i_4/O
                         net (fo=2, routed)           0.423     9.016    clock1/clk_i_4_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.140 r  clock1/clkq[0]_i_3/O
                         net (fo=1, routed)           0.312     9.452    clock1/clkq[0]_i_3_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.576 r  clock1/clkq[0]_i_1/O
                         net (fo=32, routed)          0.575    10.151    clock1/clear
    SLICE_X38Y47         FDRE                                         r  clock1/clkq_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.446     6.787    clock1/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  clock1/clkq_reg[17]/C
                         clock pessimism              0.275     7.062    
                         clock uncertainty           -0.035     7.027    
    SLICE_X38Y47         FDRE (Setup_fdre_C_R)       -0.524     6.503    clock1/clkq_reg[17]
  -------------------------------------------------------------------
                         required time                          6.503    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                 -3.648    

Slack (VIOLATED) :        -3.648ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 2.446ns (48.307%)  route 2.617ns (51.693%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 6.787 - 2.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    clock1/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clock1/clkq_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clock1/clkq_reg[8]/Q
                         net (fo=2, routed)           0.729     6.273    clock1/clkq_reg[8]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.798 r  clock1/clkq_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.798    clock1/clkq_reg[0]_i_6_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  clock1/clkq_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.912    clock1/clkq_reg[0]_i_5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  clock1/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.026    clock1/clkq_reg[0]_i_10_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  clock1/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.140    clock1/clkq_reg[0]_i_11_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.254 r  clock1/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.254    clock1/clkq_reg[0]_i_14_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.588 r  clock1/clkq_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.429     8.017    clock1/p_0_in[26]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.303     8.320 r  clock1/clk_i_5/O
                         net (fo=1, routed)           0.149     8.469    clock1/clk_i_5_n_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124     8.593 r  clock1/clk_i_4/O
                         net (fo=2, routed)           0.423     9.016    clock1/clk_i_4_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.140 r  clock1/clkq[0]_i_3/O
                         net (fo=1, routed)           0.312     9.452    clock1/clkq[0]_i_3_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.576 r  clock1/clkq[0]_i_1/O
                         net (fo=32, routed)          0.575    10.151    clock1/clear
    SLICE_X38Y47         FDRE                                         r  clock1/clkq_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.446     6.787    clock1/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  clock1/clkq_reg[21]/C
                         clock pessimism              0.275     7.062    
                         clock uncertainty           -0.035     7.027    
    SLICE_X38Y47         FDRE (Setup_fdre_C_R)       -0.524     6.503    clock1/clkq_reg[21]
  -------------------------------------------------------------------
                         required time                          6.503    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                 -3.648    

Slack (VIOLATED) :        -3.648ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 2.446ns (48.307%)  route 2.617ns (51.693%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 6.787 - 2.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    clock1/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clock1/clkq_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clock1/clkq_reg[8]/Q
                         net (fo=2, routed)           0.729     6.273    clock1/clkq_reg[8]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.798 r  clock1/clkq_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.798    clock1/clkq_reg[0]_i_6_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  clock1/clkq_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.912    clock1/clkq_reg[0]_i_5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  clock1/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.026    clock1/clkq_reg[0]_i_10_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  clock1/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.140    clock1/clkq_reg[0]_i_11_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.254 r  clock1/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.254    clock1/clkq_reg[0]_i_14_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.588 r  clock1/clkq_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.429     8.017    clock1/p_0_in[26]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.303     8.320 r  clock1/clk_i_5/O
                         net (fo=1, routed)           0.149     8.469    clock1/clk_i_5_n_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124     8.593 r  clock1/clk_i_4/O
                         net (fo=2, routed)           0.423     9.016    clock1/clk_i_4_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.140 r  clock1/clkq[0]_i_3/O
                         net (fo=1, routed)           0.312     9.452    clock1/clkq[0]_i_3_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.576 r  clock1/clkq[0]_i_1/O
                         net (fo=32, routed)          0.575    10.151    clock1/clear
    SLICE_X38Y47         FDRE                                         r  clock1/clkq_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.446     6.787    clock1/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  clock1/clkq_reg[22]/C
                         clock pessimism              0.275     7.062    
                         clock uncertainty           -0.035     7.027    
    SLICE_X38Y47         FDRE (Setup_fdre_C_R)       -0.524     6.503    clock1/clkq_reg[22]
  -------------------------------------------------------------------
                         required time                          6.503    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                 -3.648    

Slack (VIOLATED) :        -3.648ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 2.446ns (48.307%)  route 2.617ns (51.693%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 6.787 - 2.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    clock1/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clock1/clkq_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clock1/clkq_reg[8]/Q
                         net (fo=2, routed)           0.729     6.273    clock1/clkq_reg[8]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.798 r  clock1/clkq_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.798    clock1/clkq_reg[0]_i_6_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  clock1/clkq_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.912    clock1/clkq_reg[0]_i_5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  clock1/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.026    clock1/clkq_reg[0]_i_10_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  clock1/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.140    clock1/clkq_reg[0]_i_11_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.254 r  clock1/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.254    clock1/clkq_reg[0]_i_14_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.588 r  clock1/clkq_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.429     8.017    clock1/p_0_in[26]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.303     8.320 r  clock1/clk_i_5/O
                         net (fo=1, routed)           0.149     8.469    clock1/clk_i_5_n_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124     8.593 r  clock1/clk_i_4/O
                         net (fo=2, routed)           0.423     9.016    clock1/clk_i_4_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.140 r  clock1/clkq[0]_i_3/O
                         net (fo=1, routed)           0.312     9.452    clock1/clkq[0]_i_3_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.576 r  clock1/clkq[0]_i_1/O
                         net (fo=32, routed)          0.575    10.151    clock1/clear
    SLICE_X38Y47         FDRE                                         r  clock1/clkq_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.446     6.787    clock1/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  clock1/clkq_reg[23]/C
                         clock pessimism              0.275     7.062    
                         clock uncertainty           -0.035     7.027    
    SLICE_X38Y47         FDRE (Setup_fdre_C_R)       -0.524     6.503    clock1/clkq_reg[23]
  -------------------------------------------------------------------
                         required time                          6.503    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                 -3.648    

Slack (VIOLATED) :        -3.648ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 2.446ns (48.307%)  route 2.617ns (51.693%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 6.787 - 2.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    clock1/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  clock1/clkq_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clock1/clkq_reg[8]/Q
                         net (fo=2, routed)           0.729     6.273    clock1/clkq_reg[8]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.798 r  clock1/clkq_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.798    clock1/clkq_reg[0]_i_6_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  clock1/clkq_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.912    clock1/clkq_reg[0]_i_5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  clock1/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.026    clock1/clkq_reg[0]_i_10_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  clock1/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.140    clock1/clkq_reg[0]_i_11_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.254 r  clock1/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.254    clock1/clkq_reg[0]_i_14_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.588 r  clock1/clkq_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.429     8.017    clock1/p_0_in[26]
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.303     8.320 r  clock1/clk_i_5/O
                         net (fo=1, routed)           0.149     8.469    clock1/clk_i_5_n_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124     8.593 r  clock1/clk_i_4/O
                         net (fo=2, routed)           0.423     9.016    clock1/clk_i_4_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.140 r  clock1/clkq[0]_i_3/O
                         net (fo=1, routed)           0.312     9.452    clock1/clkq[0]_i_3_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.576 r  clock1/clkq[0]_i_1/O
                         net (fo=32, routed)          0.575    10.151    clock1/clear
    SLICE_X38Y47         FDRE                                         r  clock1/clkq_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.446     6.787    clock1/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  clock1/clkq_reg[24]/C
                         clock pessimism              0.275     7.062    
                         clock uncertainty           -0.035     7.027    
    SLICE_X38Y47         FDRE (Setup_fdre_C_R)       -0.524     6.503    clock1/clkq_reg[24]
  -------------------------------------------------------------------
                         required time                          6.503    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                 -3.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            SS0/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.467    SS0/clk_IBUF_BUFG
    SLICE_X59Y28         FDCE                                         r  SS0/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  SS0/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.716    SS0/refresh_counter_reg_n_0_[11]
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.824 r  SS0/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.824    SS0/refresh_counter_reg[8]_i_1_n_4
    SLICE_X59Y28         FDCE                                         r  SS0/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.852     1.979    SS0/clk_IBUF_BUFG
    SLICE_X59Y28         FDCE                                         r  SS0/refresh_counter_reg[11]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y28         FDCE (Hold_fdce_C_D)         0.105     1.572    SS0/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            SS0/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.467    SS0/clk_IBUF_BUFG
    SLICE_X59Y27         FDCE                                         r  SS0/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  SS0/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.716    SS0/refresh_counter_reg_n_0_[7]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.824 r  SS0/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.824    SS0/refresh_counter_reg[4]_i_1_n_4
    SLICE_X59Y27         FDCE                                         r  SS0/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.851     1.978    SS0/clk_IBUF_BUFG
    SLICE_X59Y27         FDCE                                         r  SS0/refresh_counter_reg[7]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X59Y27         FDCE (Hold_fdce_C_D)         0.105     1.572    SS0/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            SS0/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.468    SS0/clk_IBUF_BUFG
    SLICE_X59Y29         FDCE                                         r  SS0/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  SS0/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.717    SS0/refresh_counter_reg_n_0_[15]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  SS0/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    SS0/refresh_counter_reg[12]_i_1_n_4
    SLICE_X59Y29         FDCE                                         r  SS0/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.853     1.980    SS0/clk_IBUF_BUFG
    SLICE_X59Y29         FDCE                                         r  SS0/refresh_counter_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y29         FDCE (Hold_fdce_C_D)         0.105     1.573    SS0/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            SS0/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    SS0/clk_IBUF_BUFG
    SLICE_X59Y26         FDCE                                         r  SS0/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  SS0/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.714    SS0/refresh_counter_reg_n_0_[3]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  SS0/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    SS0/refresh_counter_reg[0]_i_1_n_4
    SLICE_X59Y26         FDCE                                         r  SS0/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.849     1.976    SS0/clk_IBUF_BUFG
    SLICE_X59Y26         FDCE                                         r  SS0/refresh_counter_reg[3]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X59Y26         FDCE (Hold_fdce_C_D)         0.105     1.570    SS0/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            SS0/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.467    SS0/clk_IBUF_BUFG
    SLICE_X59Y28         FDCE                                         r  SS0/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  SS0/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.713    SS0/refresh_counter_reg_n_0_[8]
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.828 r  SS0/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.828    SS0/refresh_counter_reg[8]_i_1_n_7
    SLICE_X59Y28         FDCE                                         r  SS0/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.852     1.979    SS0/clk_IBUF_BUFG
    SLICE_X59Y28         FDCE                                         r  SS0/refresh_counter_reg[8]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y28         FDCE (Hold_fdce_C_D)         0.105     1.572    SS0/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            SS0/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.467    SS0/clk_IBUF_BUFG
    SLICE_X59Y27         FDCE                                         r  SS0/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  SS0/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.713    SS0/refresh_counter_reg_n_0_[4]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.828 r  SS0/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.828    SS0/refresh_counter_reg[4]_i_1_n_7
    SLICE_X59Y27         FDCE                                         r  SS0/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.851     1.978    SS0/clk_IBUF_BUFG
    SLICE_X59Y27         FDCE                                         r  SS0/refresh_counter_reg[4]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X59Y27         FDCE (Hold_fdce_C_D)         0.105     1.572    SS0/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            SS0/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.468    SS0/clk_IBUF_BUFG
    SLICE_X59Y29         FDCE                                         r  SS0/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  SS0/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.714    SS0/refresh_counter_reg_n_0_[12]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  SS0/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    SS0/refresh_counter_reg[12]_i_1_n_7
    SLICE_X59Y29         FDCE                                         r  SS0/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.853     1.980    SS0/clk_IBUF_BUFG
    SLICE_X59Y29         FDCE                                         r  SS0/refresh_counter_reg[12]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y29         FDCE (Hold_fdce_C_D)         0.105     1.573    SS0/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            SS0/refresh_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    SS0/clk_IBUF_BUFG
    SLICE_X59Y26         FDCE                                         r  SS0/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  SS0/refresh_counter_reg[0]/Q
                         net (fo=1, routed)           0.105     1.711    SS0/refresh_counter_reg_n_0_[0]
    SLICE_X59Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.756 r  SS0/refresh_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.756    SS0/refresh_counter[0]_i_2_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.826 r  SS0/refresh_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.826    SS0/refresh_counter_reg[0]_i_1_n_7
    SLICE_X59Y26         FDCE                                         r  SS0/refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.849     1.976    SS0/clk_IBUF_BUFG
    SLICE_X59Y26         FDCE                                         r  SS0/refresh_counter_reg[0]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X59Y26         FDCE (Hold_fdce_C_D)         0.105     1.570    SS0/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            SS0/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.586     1.469    SS0/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  SS0/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  SS0/refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.715    SS0/refresh_counter_reg_n_0_[16]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.830 r  SS0/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.830    SS0/refresh_counter_reg[16]_i_1_n_7
    SLICE_X59Y30         FDCE                                         r  SS0/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.854     1.981    SS0/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  SS0/refresh_counter_reg[16]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X59Y30         FDCE (Hold_fdce_C_D)         0.105     1.574    SS0/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            SS0/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.467    SS0/clk_IBUF_BUFG
    SLICE_X59Y28         FDCE                                         r  SS0/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  SS0/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.109     1.718    SS0/refresh_counter_reg_n_0_[10]
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.829 r  SS0/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    SS0/refresh_counter_reg[8]_i_1_n_5
    SLICE_X59Y28         FDCE                                         r  SS0/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.852     1.979    SS0/clk_IBUF_BUFG
    SLICE_X59Y28         FDCE                                         r  SS0/refresh_counter_reg[10]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y28         FDCE (Hold_fdce_C_D)         0.105     1.572    SS0/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         2.000       -0.155     BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         2.000       1.000      SLICE_X59Y26   SS0/refresh_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.000       1.000      SLICE_X59Y28   SS0/refresh_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.000       1.000      SLICE_X59Y28   SS0/refresh_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.000       1.000      SLICE_X59Y29   SS0/refresh_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.000       1.000      SLICE_X59Y29   SS0/refresh_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.000       1.000      SLICE_X59Y29   SS0/refresh_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.000       1.000      SLICE_X59Y29   SS0/refresh_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.000       1.000      SLICE_X59Y30   SS0/refresh_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.000       1.000      SLICE_X59Y30   SS0/refresh_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X59Y26   SS0/refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X59Y26   SS0/refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X59Y28   SS0/refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X59Y28   SS0/refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X59Y28   SS0/refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X59Y28   SS0/refresh_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X59Y29   SS0/refresh_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X59Y29   SS0/refresh_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X59Y29   SS0/refresh_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X59Y29   SS0/refresh_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X59Y26   SS0/refresh_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X59Y26   SS0/refresh_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X59Y28   SS0/refresh_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X59Y28   SS0/refresh_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X59Y28   SS0/refresh_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X59Y28   SS0/refresh_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X59Y29   SS0/refresh_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X59Y29   SS0/refresh_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X59Y29   SS0/refresh_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X59Y29   SS0/refresh_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           185 Endpoints
Min Delay           185 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.136ns  (logic 10.452ns (41.583%)  route 14.684ns (58.417%))
  Logic Levels:           25  (CARRY4=10 FDRE=1 LUT2=5 LUT3=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[3]/Q
                         net (fo=20, routed)          2.100     2.556    SS0/out[3]
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.124     2.680 r  SS0/LED_BCD2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.680    SS0/LED_BCD2_carry__0_i_4_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.212 r  SS0/LED_BCD2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.212    SS0/LED_BCD2_carry__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  SS0/LED_BCD2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.326    SS0/LED_BCD2_carry__1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.548 f  SS0/LED_BCD2_carry__2/O[0]
                         net (fo=9, routed)           0.929     4.477    SS0/LED_BCD2_carry__2_n_7
    SLICE_X56Y39         LUT2 (Prop_lut2_I1_O)        0.323     4.800 r  SS0/LED_BCD2__23_carry_i_2/O
                         net (fo=2, routed)           0.808     5.608    SS0/LED_BCD2__23_carry_i_2_n_0
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.328     5.936 r  SS0/LED_BCD2__23_carry_i_5/O
                         net (fo=1, routed)           0.000     5.936    SS0/LED_BCD2__23_carry_i_5_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     6.186 r  SS0/LED_BCD2__23_carry/O[2]
                         net (fo=3, routed)           0.678     6.864    SS0/LED_BCD2__23_carry_n_5
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.301     7.165 r  SS0/LED_BCD2__39_carry_i_6/O
                         net (fo=1, routed)           0.000     7.165    SS0/LED_BCD2__39_carry_i_6_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.592 r  SS0/LED_BCD2__39_carry/O[1]
                         net (fo=1, routed)           0.906     8.498    SS0/LED_BCD2__39_carry_n_6
    SLICE_X58Y38         LUT2 (Prop_lut2_I1_O)        0.306     8.804 r  SS0/LED_BCD2__48_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.804    SS0/LED_BCD2__48_carry__1_i_3_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.051 f  SS0/LED_BCD2__48_carry__1/O[0]
                         net (fo=5, routed)           0.599     9.650    SS0/LED_BCD2__48_carry__1_n_7
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.299     9.949 r  SS0/LED_BCD1_carry__1_i_4/O
                         net (fo=2, routed)           0.486    10.435    SS0/LED_BCD1_carry__1_i_4_n_0
    SLICE_X61Y38         LUT3 (Prop_lut3_I1_O)        0.124    10.559 r  SS0/LED_BCD1_carry_i_4/O
                         net (fo=14, routed)          1.024    11.582    SS0/LED_BCD1_carry_i_4_n_0
    SLICE_X59Y37         LUT5 (Prop_lut5_I3_O)        0.124    11.706 r  SS0/LED_BCD1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.706    SS0/LED_BCD1_carry__0_i_7_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.256 r  SS0/LED_BCD1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.256    SS0/LED_BCD1_carry__0_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.478 r  SS0/LED_BCD1_carry__1/O[0]
                         net (fo=4, routed)           0.974    13.452    SS0/LED_BCD1_carry__1_n_7
    SLICE_X60Y37         LUT2 (Prop_lut2_I1_O)        0.299    13.751 r  SS0/LED_BCD1__21_carry_i_5/O
                         net (fo=1, routed)           0.000    13.751    SS0/LED_BCD1__21_carry_i_5_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.284 r  SS0/LED_BCD1__21_carry/CO[3]
                         net (fo=1, routed)           0.000    14.284    SS0/LED_BCD1__21_carry_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.523 r  SS0/LED_BCD1__21_carry__0/O[2]
                         net (fo=9, routed)           1.209    15.732    SS0/LED_BCD1__21_carry__0_n_5
    SLICE_X60Y34         LUT6 (Prop_lut6_I5_O)        0.301    16.033 r  SS0/led_out_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.701    16.735    SS0/led_out_OBUF[6]_inst_i_21_n_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I3_O)        0.124    16.859 r  SS0/led_out_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           1.082    17.941    SS0/led_out_OBUF[6]_inst_i_14_n_0
    SLICE_X65Y31         LUT5 (Prop_lut5_I1_O)        0.150    18.091 r  SS0/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.270    19.361    SS0/led_out_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I5_O)        0.326    19.687 r  SS0/led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.918    21.605    led_out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    25.136 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.136    led_out[0]
    U7                                                                r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.902ns  (logic 10.425ns (41.865%)  route 14.477ns (58.135%))
  Logic Levels:           25  (CARRY4=10 FDRE=1 LUT2=5 LUT3=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[3]/Q
                         net (fo=20, routed)          2.100     2.556    SS0/out[3]
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.124     2.680 r  SS0/LED_BCD2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.680    SS0/LED_BCD2_carry__0_i_4_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.212 r  SS0/LED_BCD2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.212    SS0/LED_BCD2_carry__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  SS0/LED_BCD2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.326    SS0/LED_BCD2_carry__1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.548 f  SS0/LED_BCD2_carry__2/O[0]
                         net (fo=9, routed)           0.929     4.477    SS0/LED_BCD2_carry__2_n_7
    SLICE_X56Y39         LUT2 (Prop_lut2_I1_O)        0.323     4.800 r  SS0/LED_BCD2__23_carry_i_2/O
                         net (fo=2, routed)           0.808     5.608    SS0/LED_BCD2__23_carry_i_2_n_0
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.328     5.936 r  SS0/LED_BCD2__23_carry_i_5/O
                         net (fo=1, routed)           0.000     5.936    SS0/LED_BCD2__23_carry_i_5_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     6.186 r  SS0/LED_BCD2__23_carry/O[2]
                         net (fo=3, routed)           0.678     6.864    SS0/LED_BCD2__23_carry_n_5
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.301     7.165 r  SS0/LED_BCD2__39_carry_i_6/O
                         net (fo=1, routed)           0.000     7.165    SS0/LED_BCD2__39_carry_i_6_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.592 r  SS0/LED_BCD2__39_carry/O[1]
                         net (fo=1, routed)           0.906     8.498    SS0/LED_BCD2__39_carry_n_6
    SLICE_X58Y38         LUT2 (Prop_lut2_I1_O)        0.306     8.804 r  SS0/LED_BCD2__48_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.804    SS0/LED_BCD2__48_carry__1_i_3_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.051 f  SS0/LED_BCD2__48_carry__1/O[0]
                         net (fo=5, routed)           0.599     9.650    SS0/LED_BCD2__48_carry__1_n_7
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.299     9.949 r  SS0/LED_BCD1_carry__1_i_4/O
                         net (fo=2, routed)           0.486    10.435    SS0/LED_BCD1_carry__1_i_4_n_0
    SLICE_X61Y38         LUT3 (Prop_lut3_I1_O)        0.124    10.559 r  SS0/LED_BCD1_carry_i_4/O
                         net (fo=14, routed)          1.024    11.582    SS0/LED_BCD1_carry_i_4_n_0
    SLICE_X59Y37         LUT5 (Prop_lut5_I3_O)        0.124    11.706 r  SS0/LED_BCD1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.706    SS0/LED_BCD1_carry__0_i_7_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.256 r  SS0/LED_BCD1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.256    SS0/LED_BCD1_carry__0_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.478 r  SS0/LED_BCD1_carry__1/O[0]
                         net (fo=4, routed)           0.974    13.452    SS0/LED_BCD1_carry__1_n_7
    SLICE_X60Y37         LUT2 (Prop_lut2_I1_O)        0.299    13.751 r  SS0/LED_BCD1__21_carry_i_5/O
                         net (fo=1, routed)           0.000    13.751    SS0/LED_BCD1__21_carry_i_5_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.284 r  SS0/LED_BCD1__21_carry/CO[3]
                         net (fo=1, routed)           0.000    14.284    SS0/LED_BCD1__21_carry_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.523 r  SS0/LED_BCD1__21_carry__0/O[2]
                         net (fo=9, routed)           1.209    15.732    SS0/LED_BCD1__21_carry__0_n_5
    SLICE_X60Y34         LUT6 (Prop_lut6_I5_O)        0.301    16.033 r  SS0/led_out_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.701    16.735    SS0/led_out_OBUF[6]_inst_i_21_n_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I3_O)        0.124    16.859 r  SS0/led_out_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           1.082    17.941    SS0/led_out_OBUF[6]_inst_i_14_n_0
    SLICE_X65Y31         LUT5 (Prop_lut5_I1_O)        0.150    18.091 f  SS0/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.268    19.359    SS0/led_out_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.326    19.685 r  SS0/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.713    21.398    led_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    24.902 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.902    led_out[1]
    V5                                                                r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.866ns  (logic 10.456ns (42.051%)  route 14.410ns (57.949%))
  Logic Levels:           25  (CARRY4=10 FDRE=1 LUT2=5 LUT3=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[3]/Q
                         net (fo=20, routed)          2.100     2.556    SS0/out[3]
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.124     2.680 r  SS0/LED_BCD2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.680    SS0/LED_BCD2_carry__0_i_4_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.212 r  SS0/LED_BCD2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.212    SS0/LED_BCD2_carry__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  SS0/LED_BCD2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.326    SS0/LED_BCD2_carry__1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.548 f  SS0/LED_BCD2_carry__2/O[0]
                         net (fo=9, routed)           0.929     4.477    SS0/LED_BCD2_carry__2_n_7
    SLICE_X56Y39         LUT2 (Prop_lut2_I1_O)        0.323     4.800 r  SS0/LED_BCD2__23_carry_i_2/O
                         net (fo=2, routed)           0.808     5.608    SS0/LED_BCD2__23_carry_i_2_n_0
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.328     5.936 r  SS0/LED_BCD2__23_carry_i_5/O
                         net (fo=1, routed)           0.000     5.936    SS0/LED_BCD2__23_carry_i_5_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     6.186 r  SS0/LED_BCD2__23_carry/O[2]
                         net (fo=3, routed)           0.678     6.864    SS0/LED_BCD2__23_carry_n_5
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.301     7.165 r  SS0/LED_BCD2__39_carry_i_6/O
                         net (fo=1, routed)           0.000     7.165    SS0/LED_BCD2__39_carry_i_6_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.592 r  SS0/LED_BCD2__39_carry/O[1]
                         net (fo=1, routed)           0.906     8.498    SS0/LED_BCD2__39_carry_n_6
    SLICE_X58Y38         LUT2 (Prop_lut2_I1_O)        0.306     8.804 r  SS0/LED_BCD2__48_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.804    SS0/LED_BCD2__48_carry__1_i_3_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.051 f  SS0/LED_BCD2__48_carry__1/O[0]
                         net (fo=5, routed)           0.599     9.650    SS0/LED_BCD2__48_carry__1_n_7
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.299     9.949 r  SS0/LED_BCD1_carry__1_i_4/O
                         net (fo=2, routed)           0.486    10.435    SS0/LED_BCD1_carry__1_i_4_n_0
    SLICE_X61Y38         LUT3 (Prop_lut3_I1_O)        0.124    10.559 r  SS0/LED_BCD1_carry_i_4/O
                         net (fo=14, routed)          1.024    11.582    SS0/LED_BCD1_carry_i_4_n_0
    SLICE_X59Y37         LUT5 (Prop_lut5_I3_O)        0.124    11.706 r  SS0/LED_BCD1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.706    SS0/LED_BCD1_carry__0_i_7_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.256 r  SS0/LED_BCD1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.256    SS0/LED_BCD1_carry__0_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.478 r  SS0/LED_BCD1_carry__1/O[0]
                         net (fo=4, routed)           0.974    13.452    SS0/LED_BCD1_carry__1_n_7
    SLICE_X60Y37         LUT2 (Prop_lut2_I1_O)        0.299    13.751 r  SS0/LED_BCD1__21_carry_i_5/O
                         net (fo=1, routed)           0.000    13.751    SS0/LED_BCD1__21_carry_i_5_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.284 r  SS0/LED_BCD1__21_carry/CO[3]
                         net (fo=1, routed)           0.000    14.284    SS0/LED_BCD1__21_carry_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.523 r  SS0/LED_BCD1__21_carry__0/O[2]
                         net (fo=9, routed)           1.209    15.732    SS0/LED_BCD1__21_carry__0_n_5
    SLICE_X60Y34         LUT6 (Prop_lut6_I5_O)        0.301    16.033 r  SS0/led_out_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.701    16.735    SS0/led_out_OBUF[6]_inst_i_21_n_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I3_O)        0.124    16.859 r  SS0/led_out_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           1.082    17.941    SS0/led_out_OBUF[6]_inst_i_14_n_0
    SLICE_X65Y31         LUT5 (Prop_lut5_I1_O)        0.150    18.091 f  SS0/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.236    19.327    SS0/led_out_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.326    19.653 r  SS0/led_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.677    21.331    led_out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    24.866 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    24.866    led_out[4]
    U8                                                                r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.770ns  (logic 10.457ns (42.215%)  route 14.313ns (57.785%))
  Logic Levels:           25  (CARRY4=10 FDRE=1 LUT2=5 LUT3=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[3]/Q
                         net (fo=20, routed)          2.100     2.556    SS0/out[3]
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.124     2.680 r  SS0/LED_BCD2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.680    SS0/LED_BCD2_carry__0_i_4_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.212 r  SS0/LED_BCD2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.212    SS0/LED_BCD2_carry__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  SS0/LED_BCD2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.326    SS0/LED_BCD2_carry__1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.548 f  SS0/LED_BCD2_carry__2/O[0]
                         net (fo=9, routed)           0.929     4.477    SS0/LED_BCD2_carry__2_n_7
    SLICE_X56Y39         LUT2 (Prop_lut2_I1_O)        0.323     4.800 r  SS0/LED_BCD2__23_carry_i_2/O
                         net (fo=2, routed)           0.808     5.608    SS0/LED_BCD2__23_carry_i_2_n_0
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.328     5.936 r  SS0/LED_BCD2__23_carry_i_5/O
                         net (fo=1, routed)           0.000     5.936    SS0/LED_BCD2__23_carry_i_5_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     6.186 r  SS0/LED_BCD2__23_carry/O[2]
                         net (fo=3, routed)           0.678     6.864    SS0/LED_BCD2__23_carry_n_5
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.301     7.165 r  SS0/LED_BCD2__39_carry_i_6/O
                         net (fo=1, routed)           0.000     7.165    SS0/LED_BCD2__39_carry_i_6_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.592 r  SS0/LED_BCD2__39_carry/O[1]
                         net (fo=1, routed)           0.906     8.498    SS0/LED_BCD2__39_carry_n_6
    SLICE_X58Y38         LUT2 (Prop_lut2_I1_O)        0.306     8.804 r  SS0/LED_BCD2__48_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.804    SS0/LED_BCD2__48_carry__1_i_3_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.051 f  SS0/LED_BCD2__48_carry__1/O[0]
                         net (fo=5, routed)           0.599     9.650    SS0/LED_BCD2__48_carry__1_n_7
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.299     9.949 r  SS0/LED_BCD1_carry__1_i_4/O
                         net (fo=2, routed)           0.486    10.435    SS0/LED_BCD1_carry__1_i_4_n_0
    SLICE_X61Y38         LUT3 (Prop_lut3_I1_O)        0.124    10.559 r  SS0/LED_BCD1_carry_i_4/O
                         net (fo=14, routed)          1.024    11.582    SS0/LED_BCD1_carry_i_4_n_0
    SLICE_X59Y37         LUT5 (Prop_lut5_I3_O)        0.124    11.706 r  SS0/LED_BCD1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.706    SS0/LED_BCD1_carry__0_i_7_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.256 r  SS0/LED_BCD1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.256    SS0/LED_BCD1_carry__0_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.478 r  SS0/LED_BCD1_carry__1/O[0]
                         net (fo=4, routed)           0.974    13.452    SS0/LED_BCD1_carry__1_n_7
    SLICE_X60Y37         LUT2 (Prop_lut2_I1_O)        0.299    13.751 r  SS0/LED_BCD1__21_carry_i_5/O
                         net (fo=1, routed)           0.000    13.751    SS0/LED_BCD1__21_carry_i_5_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.284 r  SS0/LED_BCD1__21_carry/CO[3]
                         net (fo=1, routed)           0.000    14.284    SS0/LED_BCD1__21_carry_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.523 r  SS0/LED_BCD1__21_carry__0/O[2]
                         net (fo=9, routed)           1.209    15.732    SS0/LED_BCD1__21_carry__0_n_5
    SLICE_X60Y34         LUT6 (Prop_lut6_I5_O)        0.301    16.033 r  SS0/led_out_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.701    16.735    SS0/led_out_OBUF[6]_inst_i_21_n_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I3_O)        0.124    16.859 r  SS0/led_out_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           1.082    17.941    SS0/led_out_OBUF[6]_inst_i_14_n_0
    SLICE_X65Y31         LUT5 (Prop_lut5_I1_O)        0.150    18.091 r  SS0/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.014    19.105    SS0/led_out_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.326    19.431 r  SS0/led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.804    21.234    led_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    24.770 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.770    led_out[3]
    V8                                                                r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.715ns  (logic 10.441ns (42.245%)  route 14.274ns (57.755%))
  Logic Levels:           25  (CARRY4=10 FDRE=1 LUT2=5 LUT3=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[3]/Q
                         net (fo=20, routed)          2.100     2.556    SS0/out[3]
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.124     2.680 r  SS0/LED_BCD2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.680    SS0/LED_BCD2_carry__0_i_4_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.212 r  SS0/LED_BCD2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.212    SS0/LED_BCD2_carry__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  SS0/LED_BCD2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.326    SS0/LED_BCD2_carry__1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.548 f  SS0/LED_BCD2_carry__2/O[0]
                         net (fo=9, routed)           0.929     4.477    SS0/LED_BCD2_carry__2_n_7
    SLICE_X56Y39         LUT2 (Prop_lut2_I1_O)        0.323     4.800 r  SS0/LED_BCD2__23_carry_i_2/O
                         net (fo=2, routed)           0.808     5.608    SS0/LED_BCD2__23_carry_i_2_n_0
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.328     5.936 r  SS0/LED_BCD2__23_carry_i_5/O
                         net (fo=1, routed)           0.000     5.936    SS0/LED_BCD2__23_carry_i_5_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     6.186 r  SS0/LED_BCD2__23_carry/O[2]
                         net (fo=3, routed)           0.678     6.864    SS0/LED_BCD2__23_carry_n_5
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.301     7.165 r  SS0/LED_BCD2__39_carry_i_6/O
                         net (fo=1, routed)           0.000     7.165    SS0/LED_BCD2__39_carry_i_6_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.592 r  SS0/LED_BCD2__39_carry/O[1]
                         net (fo=1, routed)           0.906     8.498    SS0/LED_BCD2__39_carry_n_6
    SLICE_X58Y38         LUT2 (Prop_lut2_I1_O)        0.306     8.804 r  SS0/LED_BCD2__48_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.804    SS0/LED_BCD2__48_carry__1_i_3_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.051 f  SS0/LED_BCD2__48_carry__1/O[0]
                         net (fo=5, routed)           0.599     9.650    SS0/LED_BCD2__48_carry__1_n_7
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.299     9.949 r  SS0/LED_BCD1_carry__1_i_4/O
                         net (fo=2, routed)           0.486    10.435    SS0/LED_BCD1_carry__1_i_4_n_0
    SLICE_X61Y38         LUT3 (Prop_lut3_I1_O)        0.124    10.559 r  SS0/LED_BCD1_carry_i_4/O
                         net (fo=14, routed)          1.024    11.582    SS0/LED_BCD1_carry_i_4_n_0
    SLICE_X59Y37         LUT5 (Prop_lut5_I3_O)        0.124    11.706 r  SS0/LED_BCD1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.706    SS0/LED_BCD1_carry__0_i_7_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.256 r  SS0/LED_BCD1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.256    SS0/LED_BCD1_carry__0_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.478 r  SS0/LED_BCD1_carry__1/O[0]
                         net (fo=4, routed)           0.974    13.452    SS0/LED_BCD1_carry__1_n_7
    SLICE_X60Y37         LUT2 (Prop_lut2_I1_O)        0.299    13.751 r  SS0/LED_BCD1__21_carry_i_5/O
                         net (fo=1, routed)           0.000    13.751    SS0/LED_BCD1__21_carry_i_5_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.284 r  SS0/LED_BCD1__21_carry/CO[3]
                         net (fo=1, routed)           0.000    14.284    SS0/LED_BCD1__21_carry_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.523 r  SS0/LED_BCD1__21_carry__0/O[2]
                         net (fo=9, routed)           1.209    15.732    SS0/LED_BCD1__21_carry__0_n_5
    SLICE_X60Y34         LUT6 (Prop_lut6_I5_O)        0.301    16.033 r  SS0/led_out_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.701    16.735    SS0/led_out_OBUF[6]_inst_i_21_n_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I3_O)        0.124    16.859 r  SS0/led_out_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           1.082    17.941    SS0/led_out_OBUF[6]_inst_i_14_n_0
    SLICE_X65Y31         LUT5 (Prop_lut5_I1_O)        0.150    18.091 r  SS0/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.065    19.156    SS0/led_out_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I5_O)        0.326    19.482 r  SS0/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.714    21.195    led_out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    24.715 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.715    led_out[2]
    U5                                                                r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.698ns  (logic 10.450ns (42.312%)  route 14.248ns (57.688%))
  Logic Levels:           25  (CARRY4=10 FDRE=1 LUT2=5 LUT3=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[3]/Q
                         net (fo=20, routed)          2.100     2.556    SS0/out[3]
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.124     2.680 r  SS0/LED_BCD2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.680    SS0/LED_BCD2_carry__0_i_4_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.212 r  SS0/LED_BCD2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.212    SS0/LED_BCD2_carry__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  SS0/LED_BCD2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.326    SS0/LED_BCD2_carry__1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.548 f  SS0/LED_BCD2_carry__2/O[0]
                         net (fo=9, routed)           0.929     4.477    SS0/LED_BCD2_carry__2_n_7
    SLICE_X56Y39         LUT2 (Prop_lut2_I1_O)        0.323     4.800 r  SS0/LED_BCD2__23_carry_i_2/O
                         net (fo=2, routed)           0.808     5.608    SS0/LED_BCD2__23_carry_i_2_n_0
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.328     5.936 r  SS0/LED_BCD2__23_carry_i_5/O
                         net (fo=1, routed)           0.000     5.936    SS0/LED_BCD2__23_carry_i_5_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     6.186 r  SS0/LED_BCD2__23_carry/O[2]
                         net (fo=3, routed)           0.678     6.864    SS0/LED_BCD2__23_carry_n_5
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.301     7.165 r  SS0/LED_BCD2__39_carry_i_6/O
                         net (fo=1, routed)           0.000     7.165    SS0/LED_BCD2__39_carry_i_6_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.592 r  SS0/LED_BCD2__39_carry/O[1]
                         net (fo=1, routed)           0.906     8.498    SS0/LED_BCD2__39_carry_n_6
    SLICE_X58Y38         LUT2 (Prop_lut2_I1_O)        0.306     8.804 r  SS0/LED_BCD2__48_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.804    SS0/LED_BCD2__48_carry__1_i_3_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.051 f  SS0/LED_BCD2__48_carry__1/O[0]
                         net (fo=5, routed)           0.599     9.650    SS0/LED_BCD2__48_carry__1_n_7
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.299     9.949 r  SS0/LED_BCD1_carry__1_i_4/O
                         net (fo=2, routed)           0.486    10.435    SS0/LED_BCD1_carry__1_i_4_n_0
    SLICE_X61Y38         LUT3 (Prop_lut3_I1_O)        0.124    10.559 r  SS0/LED_BCD1_carry_i_4/O
                         net (fo=14, routed)          1.024    11.582    SS0/LED_BCD1_carry_i_4_n_0
    SLICE_X59Y37         LUT5 (Prop_lut5_I3_O)        0.124    11.706 r  SS0/LED_BCD1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.706    SS0/LED_BCD1_carry__0_i_7_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.256 r  SS0/LED_BCD1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.256    SS0/LED_BCD1_carry__0_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.478 r  SS0/LED_BCD1_carry__1/O[0]
                         net (fo=4, routed)           0.974    13.452    SS0/LED_BCD1_carry__1_n_7
    SLICE_X60Y37         LUT2 (Prop_lut2_I1_O)        0.299    13.751 r  SS0/LED_BCD1__21_carry_i_5/O
                         net (fo=1, routed)           0.000    13.751    SS0/LED_BCD1__21_carry_i_5_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.284 r  SS0/LED_BCD1__21_carry/CO[3]
                         net (fo=1, routed)           0.000    14.284    SS0/LED_BCD1__21_carry_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.523 r  SS0/LED_BCD1__21_carry__0/O[2]
                         net (fo=9, routed)           1.209    15.732    SS0/LED_BCD1__21_carry__0_n_5
    SLICE_X60Y34         LUT6 (Prop_lut6_I5_O)        0.301    16.033 r  SS0/led_out_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.701    16.735    SS0/led_out_OBUF[6]_inst_i_21_n_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I3_O)        0.124    16.859 r  SS0/led_out_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           1.082    17.941    SS0/led_out_OBUF[6]_inst_i_14_n_0
    SLICE_X65Y31         LUT5 (Prop_lut5_I1_O)        0.150    18.091 r  SS0/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.226    19.317    SS0/led_out_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.326    19.643 r  SS0/led_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.525    21.169    led_out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    24.698 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    24.698    led_out[5]
    W6                                                                r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.623ns  (logic 10.204ns (41.440%)  route 14.419ns (58.560%))
  Logic Levels:           25  (CARRY4=10 FDRE=1 LUT2=5 LUT3=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[3]/Q
                         net (fo=20, routed)          2.100     2.556    SS0/out[3]
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.124     2.680 r  SS0/LED_BCD2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.680    SS0/LED_BCD2_carry__0_i_4_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.212 r  SS0/LED_BCD2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.212    SS0/LED_BCD2_carry__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  SS0/LED_BCD2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.326    SS0/LED_BCD2_carry__1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.548 f  SS0/LED_BCD2_carry__2/O[0]
                         net (fo=9, routed)           0.929     4.477    SS0/LED_BCD2_carry__2_n_7
    SLICE_X56Y39         LUT2 (Prop_lut2_I1_O)        0.323     4.800 r  SS0/LED_BCD2__23_carry_i_2/O
                         net (fo=2, routed)           0.808     5.608    SS0/LED_BCD2__23_carry_i_2_n_0
    SLICE_X56Y40         LUT4 (Prop_lut4_I3_O)        0.328     5.936 r  SS0/LED_BCD2__23_carry_i_5/O
                         net (fo=1, routed)           0.000     5.936    SS0/LED_BCD2__23_carry_i_5_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     6.186 r  SS0/LED_BCD2__23_carry/O[2]
                         net (fo=3, routed)           0.678     6.864    SS0/LED_BCD2__23_carry_n_5
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.301     7.165 r  SS0/LED_BCD2__39_carry_i_6/O
                         net (fo=1, routed)           0.000     7.165    SS0/LED_BCD2__39_carry_i_6_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.592 r  SS0/LED_BCD2__39_carry/O[1]
                         net (fo=1, routed)           0.906     8.498    SS0/LED_BCD2__39_carry_n_6
    SLICE_X58Y38         LUT2 (Prop_lut2_I1_O)        0.306     8.804 r  SS0/LED_BCD2__48_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.804    SS0/LED_BCD2__48_carry__1_i_3_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.051 f  SS0/LED_BCD2__48_carry__1/O[0]
                         net (fo=5, routed)           0.599     9.650    SS0/LED_BCD2__48_carry__1_n_7
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.299     9.949 r  SS0/LED_BCD1_carry__1_i_4/O
                         net (fo=2, routed)           0.486    10.435    SS0/LED_BCD1_carry__1_i_4_n_0
    SLICE_X61Y38         LUT3 (Prop_lut3_I1_O)        0.124    10.559 r  SS0/LED_BCD1_carry_i_4/O
                         net (fo=14, routed)          1.024    11.582    SS0/LED_BCD1_carry_i_4_n_0
    SLICE_X59Y37         LUT5 (Prop_lut5_I3_O)        0.124    11.706 r  SS0/LED_BCD1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.706    SS0/LED_BCD1_carry__0_i_7_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.256 r  SS0/LED_BCD1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.256    SS0/LED_BCD1_carry__0_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.478 r  SS0/LED_BCD1_carry__1/O[0]
                         net (fo=4, routed)           0.974    13.452    SS0/LED_BCD1_carry__1_n_7
    SLICE_X60Y37         LUT2 (Prop_lut2_I1_O)        0.299    13.751 r  SS0/LED_BCD1__21_carry_i_5/O
                         net (fo=1, routed)           0.000    13.751    SS0/LED_BCD1__21_carry_i_5_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.284 r  SS0/LED_BCD1__21_carry/CO[3]
                         net (fo=1, routed)           0.000    14.284    SS0/LED_BCD1__21_carry_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.523 r  SS0/LED_BCD1__21_carry__0/O[2]
                         net (fo=9, routed)           1.209    15.732    SS0/LED_BCD1__21_carry__0_n_5
    SLICE_X60Y34         LUT6 (Prop_lut6_I5_O)        0.301    16.033 r  SS0/led_out_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.701    16.735    SS0/led_out_OBUF[6]_inst_i_21_n_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I3_O)        0.124    16.859 r  SS0/led_out_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           0.938    17.796    SS0/led_out_OBUF[6]_inst_i_14_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I2_O)        0.124    17.920 r  SS0/led_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.398    19.318    SS0/led_out_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I3_O)        0.124    19.442 r  SS0/led_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.670    21.112    led_out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    24.623 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    24.623    led_out[6]
    W7                                                                r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm1/s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.586ns  (logic 4.219ns (39.859%)  route 6.366ns (60.141%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  fsm1/s_reg[1]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fsm1/s_reg[1]/Q
                         net (fo=12, routed)          1.150     1.606    fsm1/s[1]
    SLICE_X4Y18          LUT4 (Prop_lut4_I2_O)        0.124     1.730 f  fsm1/x_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.670     2.400    fsm1/x_OBUF_inst_i_2_n_0
    SLICE_X4Y18          LUT5 (Prop_lut5_I3_O)        0.124     2.524 r  fsm1/x_OBUF_inst_i_1/O
                         net (fo=19, routed)          4.546     7.070    x_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515    10.586 r  x_OBUF_inst/O
                         net (fo=0)                   0.000    10.586    x
    P1                                                                r  x (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.212ns  (logic 3.981ns (48.481%)  route 4.231ns (51.519%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE                         0.000     0.000 r  lfsr1/Q_state_reg[10]_lopt_replica/C
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  lfsr1/Q_state_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           4.231     4.687    lopt_1
    W3                   OBUF (Prop_obuf_I_O)         3.525     8.212 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.212    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.538ns  (logic 3.964ns (52.589%)  route 3.574ns (47.411%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE                         0.000     0.000 r  lfsr1/Q_state_reg[9]_lopt_replica/C
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  lfsr1/Q_state_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           3.574     4.030    lopt_10
    V3                   OBUF (Prop_obuf_I_O)         3.508     7.538 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.538    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lfsr1/Q_state_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr1/Q_state_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE                         0.000     0.000 r  lfsr1/Q_state_reg[12]/C
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lfsr1/Q_state_reg[12]/Q
                         net (fo=1, routed)           0.118     0.259    lfsr1/Q_state[12]
    SLICE_X0Y17          FDRE                                         r  lfsr1/Q_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            lfsr1/Q_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.520%)  route 0.122ns (46.480%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDSE                         0.000     0.000 r  lfsr1/Q_state_reg[2]/C
    SLICE_X0Y18          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  lfsr1/Q_state_reg[2]/Q
                         net (fo=2, routed)           0.122     0.263    lfsr1/Q[2]
    SLICE_X0Y18          FDRE                                         r  lfsr1/Q_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr1/Q_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.520%)  route 0.122ns (46.480%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE                         0.000     0.000 r  lfsr1/Q_state_reg[7]/C
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lfsr1/Q_state_reg[7]/Q
                         net (fo=2, routed)           0.122     0.263    lfsr1/Q[7]
    SLICE_X0Y15          FDRE                                         r  lfsr1/Q_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr1/Q_state_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.463%)  route 0.123ns (46.537%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  lfsr1/Q_state_reg[3]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lfsr1/Q_state_reg[3]/Q
                         net (fo=2, routed)           0.123     0.264    lfsr1/Q[3]
    SLICE_X0Y17          FDSE                                         r  lfsr1/Q_state_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            lfsr1/Q_state_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.929%)  route 0.125ns (47.071%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDSE                         0.000     0.000 r  lfsr1/Q_state_reg[2]/C
    SLICE_X0Y18          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  lfsr1/Q_state_reg[2]/Q
                         net (fo=2, routed)           0.125     0.266    lfsr1/Q[2]
    SLICE_X0Y18          FDRE                                         r  lfsr1/Q_state_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr1/Q_state_reg[8]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.929%)  route 0.125ns (47.071%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE                         0.000     0.000 r  lfsr1/Q_state_reg[7]/C
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lfsr1/Q_state_reg[7]/Q
                         net (fo=2, routed)           0.125     0.266    lfsr1/Q[7]
    SLICE_X0Y15          FDRE                                         r  lfsr1/Q_state_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            lfsr1/Q_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.865%)  route 0.126ns (47.135%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDSE                         0.000     0.000 r  lfsr1/Q_state_reg[4]/C
    SLICE_X0Y16          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  lfsr1/Q_state_reg[4]/Q
                         net (fo=2, routed)           0.126     0.267    lfsr1/Q[4]
    SLICE_X1Y15          FDRE                                         r  lfsr1/Q_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            lfsr1/Q_state_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.472%)  route 0.128ns (47.528%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDSE                         0.000     0.000 r  lfsr1/Q_state_reg[4]/C
    SLICE_X0Y16          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  lfsr1/Q_state_reg[4]/Q
                         net (fo=2, routed)           0.128     0.269    lfsr1/Q[4]
    SLICE_X1Y15          FDRE                                         r  lfsr1/Q_state_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[17]/C
                            (rising edge-triggered cell FDSE)
  Destination:            lfsr1/Q_state_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDSE                         0.000     0.000 r  lfsr1/Q_state_reg[17]/C
    SLICE_X2Y18          FDSE (Prop_fdse_C_Q)         0.164     0.164 r  lfsr1/Q_state_reg[17]/Q
                         net (fo=1, routed)           0.113     0.277    lfsr1/Q_state[17]
    SLICE_X3Y18          FDSE                                         r  lfsr1/Q_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[14]/C
                            (rising edge-triggered cell FDSE)
  Destination:            lfsr1/Q_state_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (47.046%)  route 0.159ns (52.954%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDSE                         0.000     0.000 r  lfsr1/Q_state_reg[14]/C
    SLICE_X0Y17          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  lfsr1/Q_state_reg[14]/Q
                         net (fo=1, routed)           0.159     0.300    lfsr1/Q_state[14]
    SLICE_X2Y18          FDRE                                         r  lfsr1/Q_state_reg[15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.857ns  (logic 4.348ns (44.109%)  route 5.509ns (55.891%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    SS0/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=13, routed)          1.472     7.075    SS0/LED_activating_counter[1]
    SLICE_X61Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.199 r  SS0/led_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.951     8.150    SS0/led_out_OBUF[6]_inst_i_17_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.274 r  SS0/led_out_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.372     9.646    SS0/led_out_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I3_O)        0.124     9.770 r  SS0/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.714    11.483    led_out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.003 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.003    led_out[2]
    U5                                                                r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.833ns  (logic 4.364ns (44.375%)  route 5.470ns (55.625%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    SS0/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=13, routed)          1.472     7.075    SS0/LED_activating_counter[1]
    SLICE_X61Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.199 r  SS0/led_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.951     8.150    SS0/led_out_OBUF[6]_inst_i_17_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.274 r  SS0/led_out_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.243     9.517    SS0/led_out_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I3_O)        0.124     9.641 r  SS0/led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.804    11.444    led_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.980 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.980    led_out[3]
    V8                                                                r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.696ns  (logic 4.359ns (44.960%)  route 5.337ns (55.040%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    SS0/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=13, routed)          1.472     7.075    SS0/LED_activating_counter[1]
    SLICE_X61Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.199 r  SS0/led_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.951     8.150    SS0/led_out_OBUF[6]_inst_i_17_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.274 r  SS0/led_out_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.995     9.269    SS0/led_out_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.393 r  SS0/led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.918    11.311    led_out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.843 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.843    led_out[0]
    U7                                                                r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.684ns  (logic 4.363ns (45.057%)  route 5.321ns (54.943%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    SS0/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=13, routed)          1.472     7.075    SS0/LED_activating_counter[1]
    SLICE_X61Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.199 f  SS0/led_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.951     8.150    SS0/led_out_OBUF[6]_inst_i_17_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.274 f  SS0/led_out_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.220     9.493    SS0/led_out_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.617 r  SS0/led_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.677    11.295    led_out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.830 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.830    led_out[4]
    U8                                                                r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.518ns  (logic 4.357ns (45.779%)  route 5.161ns (54.221%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    SS0/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=13, routed)          1.472     7.075    SS0/LED_activating_counter[1]
    SLICE_X61Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.199 r  SS0/led_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.951     8.150    SS0/led_out_OBUF[6]_inst_i_17_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.274 r  SS0/led_out_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.212     9.485    SS0/led_out_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.609 r  SS0/led_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.525    11.135    led_out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.664 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.664    led_out[5]
    W6                                                                r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.461ns  (logic 4.332ns (45.790%)  route 5.129ns (54.210%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    SS0/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=13, routed)          1.472     7.075    SS0/LED_activating_counter[1]
    SLICE_X61Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.199 r  SS0/led_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.951     8.150    SS0/led_out_OBUF[6]_inst_i_17_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.274 r  SS0/led_out_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.992     9.266    SS0/led_out_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.390 r  SS0/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.713    11.103    led_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.608 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.608    led_out[1]
    V5                                                                r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.152ns  (logic 4.339ns (47.408%)  route 4.813ns (52.592%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    SS0/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=13, routed)          1.472     7.075    SS0/LED_activating_counter[1]
    SLICE_X61Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.199 r  SS0/led_out_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.951     8.150    SS0/led_out_OBUF[6]_inst_i_17_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.274 r  SS0/led_out_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.720     8.993    SS0/led_out_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.117 r  SS0/led_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.670    10.787    led_out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.298 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.298    led_out[6]
    W7                                                                r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            anode_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.519ns  (logic 4.305ns (57.252%)  route 3.214ns (42.747%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    SS0/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  SS0/refresh_counter_reg[18]/Q
                         net (fo=17, routed)          1.305     6.908    SS0/LED_activating_counter[0]
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.146     7.054 r  SS0/anode_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.909     8.963    anode_sel_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703    12.666 r  anode_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.666    anode_sel[1]
    U4                                                                r  anode_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            anode_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.401ns  (logic 4.339ns (58.627%)  route 3.062ns (41.373%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    SS0/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  SS0/refresh_counter_reg[18]/Q
                         net (fo=17, routed)          1.202     6.804    SS0/LED_activating_counter[0]
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.152     6.956 r  SS0/anode_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.861     8.816    anode_sel_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.731    12.547 r  anode_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.547    anode_sel[2]
    V4                                                                r  anode_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            anode_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.162ns  (logic 4.090ns (57.113%)  route 3.071ns (42.887%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    SS0/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  SS0/refresh_counter_reg[18]/Q
                         net (fo=17, routed)          1.203     6.805    SS0/LED_activating_counter[0]
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.929 r  SS0/anode_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.869     8.798    anode_sel_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.308 r  anode_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.308    anode_sel[3]
    W4                                                                r  anode_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.416ns (70.121%)  route 0.603ns (29.879%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.586     1.469    SS0/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  SS0/refresh_counter_reg[18]/Q
                         net (fo=17, routed)          0.323     1.933    SS0/LED_activating_counter[0]
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.978 r  SS0/led_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.259    led_out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.489 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.489    led_out[5]
    W6                                                                r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            anode_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.397ns (68.052%)  route 0.656ns (31.948%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.586     1.469    SS0/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=13, routed)          0.239     1.849    SS0/LED_activating_counter[1]
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.894 r  SS0/anode_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.417     2.311    anode_sel_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.523 r  anode_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.523    anode_sel[3]
    W4                                                                r  anode_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.075ns  (logic 1.422ns (68.518%)  route 0.653ns (31.482%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.586     1.469    SS0/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  SS0/refresh_counter_reg[18]/Q
                         net (fo=17, routed)          0.325     1.935    SS0/LED_activating_counter[0]
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.980 r  SS0/led_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.308    led_out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.544 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.544    led_out[4]
    U8                                                                r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            anode_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.098ns  (logic 1.390ns (66.253%)  route 0.708ns (33.747%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.586     1.469    SS0/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  SS0/refresh_counter_reg[18]/Q
                         net (fo=17, routed)          0.377     1.987    SS0/LED_activating_counter[0]
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.045     2.032 r  SS0/anode_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.332     2.363    anode_sel_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.567 r  anode_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.567    anode_sel[0]
    U2                                                                r  anode_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.398ns (65.660%)  route 0.731ns (34.340%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.586     1.469    SS0/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  SS0/refresh_counter_reg[18]/Q
                         net (fo=17, routed)          0.407     2.017    SS0/LED_activating_counter[0]
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.045     2.062 r  SS0/led_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.324     2.386    led_out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.598 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.598    led_out[6]
    W7                                                                r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            anode_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.481ns (69.316%)  route 0.656ns (30.684%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.586     1.469    SS0/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=13, routed)          0.240     1.850    SS0/LED_activating_counter[1]
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.049     1.899 r  SS0/anode_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.416     2.315    anode_sel_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.291     3.606 r  anode_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.606    anode_sel[2]
    V4                                                                r  anode_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.151ns  (logic 1.392ns (64.689%)  route 0.760ns (35.311%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.586     1.469    SS0/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  SS0/refresh_counter_reg[18]/Q
                         net (fo=17, routed)          0.403     2.013    SS0/LED_activating_counter[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.045     2.058 r  SS0/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.356     2.415    led_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.620 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.620    led_out[1]
    V5                                                                r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.407ns (62.586%)  route 0.841ns (37.414%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.586     1.469    SS0/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  SS0/refresh_counter_reg[18]/Q
                         net (fo=17, routed)          0.487     2.097    SS0/LED_activating_counter[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.045     2.142 r  SS0/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.354     2.496    led_out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.717 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.717    led_out[2]
    U5                                                                r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.418ns (62.629%)  route 0.846ns (37.371%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.586     1.469    SS0/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  SS0/refresh_counter_reg[18]/Q
                         net (fo=17, routed)          0.405     2.015    SS0/LED_activating_counter[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.045     2.060 r  SS0/led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.441     2.501    led_out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.734 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.734    led_out[0]
    U7                                                                r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            anode_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.272ns  (logic 1.450ns (63.840%)  route 0.821ns (36.160%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.586     1.469    SS0/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  SS0/refresh_counter_reg[19]/Q
                         net (fo=13, routed)          0.399     2.010    SS0/LED_activating_counter[1]
    SLICE_X64Y33         LUT2 (Prop_lut2_I1_O)        0.043     2.053 r  SS0/anode_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.422     2.475    anode_sel_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.266     3.741 r  anode_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.741    anode_sel[1]
    U4                                                                r  anode_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.245ns  (logic 1.464ns (27.910%)  route 3.781ns (72.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_fsm_IBUF_inst/O
                         net (fo=34, routed)          3.781     5.245    SS0/rst_fsm_IBUF
    SLICE_X59Y30         FDCE                                         f  SS0/refresh_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507     4.848    SS0/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  SS0/refresh_counter_reg[16]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.245ns  (logic 1.464ns (27.910%)  route 3.781ns (72.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_fsm_IBUF_inst/O
                         net (fo=34, routed)          3.781     5.245    SS0/rst_fsm_IBUF
    SLICE_X59Y30         FDCE                                         f  SS0/refresh_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507     4.848    SS0/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  SS0/refresh_counter_reg[17]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[18]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.245ns  (logic 1.464ns (27.910%)  route 3.781ns (72.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_fsm_IBUF_inst/O
                         net (fo=34, routed)          3.781     5.245    SS0/rst_fsm_IBUF
    SLICE_X59Y30         FDCE                                         f  SS0/refresh_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507     4.848    SS0/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  SS0/refresh_counter_reg[18]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[19]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.245ns  (logic 1.464ns (27.910%)  route 3.781ns (72.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_fsm_IBUF_inst/O
                         net (fo=34, routed)          3.781     5.245    SS0/rst_fsm_IBUF
    SLICE_X59Y30         FDCE                                         f  SS0/refresh_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507     4.848    SS0/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  SS0/refresh_counter_reg[19]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.238ns  (logic 1.464ns (27.947%)  route 3.774ns (72.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_fsm_IBUF_inst/O
                         net (fo=34, routed)          3.774     5.238    SS0/rst_fsm_IBUF
    SLICE_X59Y26         FDCE                                         f  SS0/refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.503     4.844    SS0/clk_IBUF_BUFG
    SLICE_X59Y26         FDCE                                         r  SS0/refresh_counter_reg[0]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.238ns  (logic 1.464ns (27.947%)  route 3.774ns (72.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_fsm_IBUF_inst/O
                         net (fo=34, routed)          3.774     5.238    SS0/rst_fsm_IBUF
    SLICE_X59Y26         FDCE                                         f  SS0/refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.503     4.844    SS0/clk_IBUF_BUFG
    SLICE_X59Y26         FDCE                                         r  SS0/refresh_counter_reg[1]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.238ns  (logic 1.464ns (27.947%)  route 3.774ns (72.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_fsm_IBUF_inst/O
                         net (fo=34, routed)          3.774     5.238    SS0/rst_fsm_IBUF
    SLICE_X59Y26         FDCE                                         f  SS0/refresh_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.503     4.844    SS0/clk_IBUF_BUFG
    SLICE_X59Y26         FDCE                                         r  SS0/refresh_counter_reg[2]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.238ns  (logic 1.464ns (27.947%)  route 3.774ns (72.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_fsm_IBUF_inst/O
                         net (fo=34, routed)          3.774     5.238    SS0/rst_fsm_IBUF
    SLICE_X59Y26         FDCE                                         f  SS0/refresh_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.503     4.844    SS0/clk_IBUF_BUFG
    SLICE_X59Y26         FDCE                                         r  SS0/refresh_counter_reg[3]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.106ns  (logic 1.464ns (28.666%)  route 3.643ns (71.334%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_fsm_IBUF_inst/O
                         net (fo=34, routed)          3.643     5.106    SS0/rst_fsm_IBUF
    SLICE_X59Y29         FDCE                                         f  SS0/refresh_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507     4.848    SS0/clk_IBUF_BUFG
    SLICE_X59Y29         FDCE                                         r  SS0/refresh_counter_reg[12]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.106ns  (logic 1.464ns (28.666%)  route 3.643ns (71.334%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_fsm_IBUF_inst/O
                         net (fo=34, routed)          3.643     5.106    SS0/rst_fsm_IBUF
    SLICE_X59Y29         FDCE                                         f  SS0/refresh_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507     4.848    SS0/clk_IBUF_BUFG
    SLICE_X59Y29         FDCE                                         r  SS0/refresh_counter_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.232ns (11.991%)  route 1.701ns (88.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_fsm_IBUF_inst/O
                         net (fo=34, routed)          1.701     1.933    SS0/rst_fsm_IBUF
    SLICE_X59Y28         FDCE                                         f  SS0/refresh_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.852     1.979    SS0/clk_IBUF_BUFG
    SLICE_X59Y28         FDCE                                         r  SS0/refresh_counter_reg[10]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.232ns (11.991%)  route 1.701ns (88.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_fsm_IBUF_inst/O
                         net (fo=34, routed)          1.701     1.933    SS0/rst_fsm_IBUF
    SLICE_X59Y28         FDCE                                         f  SS0/refresh_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.852     1.979    SS0/clk_IBUF_BUFG
    SLICE_X59Y28         FDCE                                         r  SS0/refresh_counter_reg[11]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.232ns (11.991%)  route 1.701ns (88.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_fsm_IBUF_inst/O
                         net (fo=34, routed)          1.701     1.933    SS0/rst_fsm_IBUF
    SLICE_X59Y28         FDCE                                         f  SS0/refresh_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.852     1.979    SS0/clk_IBUF_BUFG
    SLICE_X59Y28         FDCE                                         r  SS0/refresh_counter_reg[8]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.232ns (11.991%)  route 1.701ns (88.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_fsm_IBUF_inst/O
                         net (fo=34, routed)          1.701     1.933    SS0/rst_fsm_IBUF
    SLICE_X59Y28         FDCE                                         f  SS0/refresh_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.852     1.979    SS0/clk_IBUF_BUFG
    SLICE_X59Y28         FDCE                                         r  SS0/refresh_counter_reg[9]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.985ns  (logic 0.232ns (11.678%)  route 1.753ns (88.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_fsm_IBUF_inst/O
                         net (fo=34, routed)          1.753     1.985    SS0/rst_fsm_IBUF
    SLICE_X59Y27         FDCE                                         f  SS0/refresh_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.851     1.978    SS0/clk_IBUF_BUFG
    SLICE_X59Y27         FDCE                                         r  SS0/refresh_counter_reg[4]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.985ns  (logic 0.232ns (11.678%)  route 1.753ns (88.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_fsm_IBUF_inst/O
                         net (fo=34, routed)          1.753     1.985    SS0/rst_fsm_IBUF
    SLICE_X59Y27         FDCE                                         f  SS0/refresh_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.851     1.978    SS0/clk_IBUF_BUFG
    SLICE_X59Y27         FDCE                                         r  SS0/refresh_counter_reg[5]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.985ns  (logic 0.232ns (11.678%)  route 1.753ns (88.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_fsm_IBUF_inst/O
                         net (fo=34, routed)          1.753     1.985    SS0/rst_fsm_IBUF
    SLICE_X59Y27         FDCE                                         f  SS0/refresh_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.851     1.978    SS0/clk_IBUF_BUFG
    SLICE_X59Y27         FDCE                                         r  SS0/refresh_counter_reg[6]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.985ns  (logic 0.232ns (11.678%)  route 1.753ns (88.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_fsm_IBUF_inst/O
                         net (fo=34, routed)          1.753     1.985    SS0/rst_fsm_IBUF
    SLICE_X59Y27         FDCE                                         f  SS0/refresh_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.851     1.978    SS0/clk_IBUF_BUFG
    SLICE_X59Y27         FDCE                                         r  SS0/refresh_counter_reg[7]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.996ns  (logic 0.232ns (11.611%)  route 1.765ns (88.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_fsm_IBUF_inst/O
                         net (fo=34, routed)          1.765     1.996    SS0/rst_fsm_IBUF
    SLICE_X59Y29         FDCE                                         f  SS0/refresh_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.853     1.980    SS0/clk_IBUF_BUFG
    SLICE_X59Y29         FDCE                                         r  SS0/refresh_counter_reg[12]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.996ns  (logic 0.232ns (11.611%)  route 1.765ns (88.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_fsm_IBUF_inst/O
                         net (fo=34, routed)          1.765     1.996    SS0/rst_fsm_IBUF
    SLICE_X59Y29         FDCE                                         f  SS0/refresh_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.853     1.980    SS0/clk_IBUF_BUFG
    SLICE_X59Y29         FDCE                                         r  SS0/refresh_counter_reg[13]/C





