<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Control8Led_sangtatdan_1sw.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DKLED_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DKLED_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="DKLED_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="generalmodule.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="generalmodule.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="generalmodule.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="generalmodule.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="generalmodule.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="generalmodule.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="generalmodule.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="generalmodule.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="generalmodule_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="generalmodule_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="generalmodule_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="generalmodule_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1695146811" xil_pn:in_ck="-2036071171038350234" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1695146811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DKLED_test.v"/>
      <outfile xil_pn:name="chiaxung50Mto1Hz.v"/>
      <outfile xil_pn:name="dkledsangtatdan.v"/>
      <outfile xil_pn:name="generalmodule.v"/>
      <outfile xil_pn:name="generalmodule_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1695146058" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1267424509059894598" xil_pn:start_ts="1695146058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695146058" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2427526295249148548" xil_pn:start_ts="1695146058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695146058" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3892343981634128867" xil_pn:start_ts="1695146058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695146811" xil_pn:in_ck="-2036071171038350234" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1695146811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DKLED_test.v"/>
      <outfile xil_pn:name="chiaxung50Mto1Hz.v"/>
      <outfile xil_pn:name="dkledsangtatdan.v"/>
      <outfile xil_pn:name="generalmodule.v"/>
      <outfile xil_pn:name="generalmodule_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1695146815" xil_pn:in_ck="-2036071171038350234" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3712905526810428715" xil_pn:start_ts="1695146811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DKLED_test_beh.prj"/>
      <outfile xil_pn:name="DKLED_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1695146815" xil_pn:in_ck="-6115138261538924718" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6149465432879006088" xil_pn:start_ts="1695146815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DKLED_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1695146653" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1695146653">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695146653" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8432185850193288893" xil_pn:start_ts="1695146653">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695146653" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3892343981634128867" xil_pn:start_ts="1695146653">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695146653" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1695146653">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695146653" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2002689678701171141" xil_pn:start_ts="1695146653">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695146653" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1695146653">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695146653" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6052087508359864109" xil_pn:start_ts="1695146653">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695146940" xil_pn:in_ck="3841426357225489816" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-4356376369565690698" xil_pn:start_ts="1695146930">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="generalmodule.lso"/>
      <outfile xil_pn:name="generalmodule.ngc"/>
      <outfile xil_pn:name="generalmodule.ngr"/>
      <outfile xil_pn:name="generalmodule.prj"/>
      <outfile xil_pn:name="generalmodule.stx"/>
      <outfile xil_pn:name="generalmodule.syr"/>
      <outfile xil_pn:name="generalmodule.xst"/>
      <outfile xil_pn:name="generalmodule_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
