0.4
2016.2
C:/Users/Alvin/Documents/LogicDesignLabMonday/pre_lab3_1_105033110_ver1/pre_lab3_1_105033110_ver1.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
C:/Users/Alvin/Documents/LogicDesignLabMonday/pre_lab3_1_105033110_ver1/pre_lab3_1_105033110_ver1.srcs/sim_1/new/test_bincnt.v,1584719307,verilog,,,,,,,,,,,
C:/Users/Alvin/Documents/LogicDesignLabMonday/pre_lab3_1_105033110_ver1/pre_lab3_1_105033110_ver1.srcs/sources_1/new/bincnt.v,1584719600,verilog,,,,,,,,,,,
