University of Marmara, CSE3015 / CSE3215 DIGITAL LOGIC DESIGN TERM PROJECT 2023
Basic CPU design with Logisim and Verilog

*Part 1 contains Assembler written in Java 

*Part 2 contains Logisim design of CPU and its components 

*Part 3 contains Verilog code of our CPU 

Also detailed project report can be found in repository 

