 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Mon May  2 16:44:20 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MAX
	Extraction derating : 25/25/25

Information: Percent of Arnoldi-based delays =  1.56%

  Startpoint: w58[0] (input port clocked by clk)
  Endpoint: out0_node2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w58[0] (in)                                             0.00       0.25 r
  U134/ZN (INVD3BWP)                                      0.06 *     0.31 f
  U13650/ZN (NR2D0BWP)                                    0.04 *     0.35 r
  mult_168_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.44 r
  mult_168_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.51 r
  mult_168_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.57 r
  mult_168_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.64 r
  mult_168_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.71 r
  mult_168_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.77 r
  mult_168_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.84 r
  mult_168_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.90 r
  mult_168_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.97 r
  mult_168_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.04 r
  mult_168_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.10 r
  mult_168_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.17 r
  mult_168_2/S4_0/CO (FA1D0BWP)                           0.07 *     1.24 r
  U3403/Z (XOR2D0BWP)                                     0.05 *     1.28 f
  U14035/ZN (NR2D0BWP)                                    0.03 *     1.31 r
  U12045/ZN (NR2XD0BWP)                                   0.02 *     1.33 f
  U3399/Z (XOR2D0BWP)                                     0.07 *     1.40 f
  add_1_root_add_0_root_add_168_3/U1_15/CO (FA1D1BWP)     0.08 *     1.48 f
  U102/ZN (CKND2D0BWP)                                    0.02 *     1.49 r
  U44/ZN (ND3D0BWP)                                       0.04 *     1.53 f
  U38/ZN (ND2D0BWP)                                       0.02 *     1.55 r
  U42/ZN (ND3D0BWP)                                       0.03 *     1.58 f
  add_1_root_add_0_root_add_168_3/U1_18/CO (FA1D0BWP)     0.04 *     1.62 f
  add_1_root_add_0_root_add_168_3/U1_19/CO (FA1D0BWP)     0.04 *     1.66 f
  add_1_root_add_0_root_add_168_3/U1_20/Z (XOR3D0BWP)     0.09 *     1.75 r
  add_0_root_add_0_root_add_168_3/U1_20/Z (XOR3D0BWP)     0.08 *     1.83 r
  out0_node2_reg[20]/D (EDFQD1BWP)                        0.00 *     1.83 r
  data arrival time                                                  1.83

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (propagated)                        0.08       2.08
  clock uncertainty                                      -0.15       1.93
  out0_node2_reg[20]/CP (EDFQD1BWP)                       0.00       1.93 r
  library setup time                                     -0.03       1.90
  data required time                                                 1.90
  --------------------------------------------------------------------------
  data required time                                                 1.90
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00       0.25 r
  U89/ZN (INVD3BWP)                                       0.04 *     0.29 f
  U13652/ZN (NR2D0BWP)                                    0.04 *     0.33 r
  mult_169_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.41 r
  mult_169_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.47 r
  mult_169_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.54 r
  mult_169_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.61 r
  mult_169_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.68 r
  mult_169_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.75 r
  mult_169_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.81 r
  mult_169_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.88 r
  mult_169_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.95 r
  mult_169_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.01 r
  mult_169_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.08 r
  mult_169_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.15 r
  mult_169_2/S4_0/S (FA1D0BWP)                            0.07 *     1.22 f
  U3170/Z (XOR2D0BWP)                                     0.05 *     1.27 r
  U3168/ZN (XNR2D0BWP)                                    0.04 *     1.31 f
  add_1_root_add_0_root_add_169_3/U1_14/CO (FA1D0BWP)     0.08 *     1.39 f
  U16/ZN (CKND2D0BWP)                                     0.02 *     1.41 r
  U22/ZN (ND3D0BWP)                                       0.04 *     1.45 f
  U73/ZN (CKND2D0BWP)                                     0.03 *     1.47 r
  U79/ZN (ND3D0BWP)                                       0.04 *     1.51 f
  U60/ZN (CKND2D0BWP)                                     0.03 *     1.54 r
  U66/ZN (ND3D0BWP)                                       0.03 *     1.56 f
  add_1_root_add_0_root_add_169_3/U1_18/CO (FA1D0BWP)     0.04 *     1.61 f
  add_1_root_add_0_root_add_169_3/U1_19/S (FA1D0BWP)      0.05 *     1.65 r
  U925/Z (BUFFD1BWP)                                      0.06 *     1.71 r
  add_0_root_add_0_root_add_169_3/U1_19/CO (FA1D0BWP)     0.08 *     1.79 r
  add_0_root_add_0_root_add_169_3/U1_20/Z (XOR3D0BWP)     0.03 *     1.82 r
  out1_node2_reg[20]/D (EDFQD1BWP)                        0.00 *     1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (propagated)                        0.08       2.08
  clock uncertainty                                      -0.15       1.93
  out1_node2_reg[20]/CP (EDFQD1BWP)                       0.00       1.93 r
  library setup time                                     -0.03       1.90
  data required time                                                 1.90
  --------------------------------------------------------------------------
  data required time                                                 1.90
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: w58[0] (input port clocked by clk)
  Endpoint: out0_node3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w58[0] (in)                                             0.00       0.25 r
  U134/ZN (INVD3BWP)                                      0.06 *     0.31 f
  U13588/ZN (NR2D0BWP)                                    0.04 *     0.36 r
  mult_172_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.44 r
  mult_172_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.50 r
  mult_172_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.57 r
  mult_172_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.64 r
  mult_172_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.70 r
  mult_172_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.77 r
  mult_172_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.84 r
  mult_172_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.91 r
  mult_172_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.98 r
  mult_172_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.05 r
  mult_172_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.12 r
  mult_172_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.18 r
  mult_172_2/S4_0/CO (FA1D0BWP)                           0.06 *     1.25 r
  U2918/Z (XOR2D0BWP)                                     0.05 *     1.29 f
  U13586/Z (AN2D0BWP)                                     0.03 *     1.32 f
  U12021/ZN (NR2D0BWP)                                    0.03 *     1.35 r
  U949/ZN (CKND0BWP)                                      0.01 *     1.36 f
  U945/ZN (CKND2D0BWP)                                    0.02 *     1.38 r
  U947/ZN (CKND2D1BWP)                                    0.04 *     1.42 f
  add_1_root_add_0_root_add_172_3/U1_15/CO (FA1D1BWP)     0.07 *     1.49 f
  add_1_root_add_0_root_add_172_3/U1_16/CO (FA1D1BWP)     0.03 *     1.53 f
  add_1_root_add_0_root_add_172_3/U1_17/CO (FA1D1BWP)     0.03 *     1.56 f
  add_1_root_add_0_root_add_172_3/U1_18/S (FA1D0BWP)      0.05 *     1.60 r
  U921/Z (BUFFD1BWP)                                      0.05 *     1.65 r
  add_0_root_add_0_root_add_172_3/U1_18/CO (FA1D0BWP)     0.08 *     1.73 r
  add_0_root_add_0_root_add_172_3/U1_19/CO (FA1D0BWP)     0.04 *     1.77 r
  add_0_root_add_0_root_add_172_3/U1_20/Z (XOR3D0BWP)     0.04 *     1.81 r
  out0_node3_reg[20]/D (EDFQD1BWP)                        0.00 *     1.81 r
  data arrival time                                                  1.81

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (propagated)                        0.08       2.08
  clock uncertainty                                      -0.15       1.93
  out0_node3_reg[20]/CP (EDFQD1BWP)                       0.00       1.93 r
  library setup time                                     -0.03       1.89
  data required time                                                 1.89
  --------------------------------------------------------------------------
  data required time                                                 1.89
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: w69[0] (input port clocked by clk)
  Endpoint: out1_node0_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w69[0] (in)                                             0.00       0.25 r
  U45/ZN (INVD2BWP)                                       0.06 *     0.31 f
  U13944/ZN (NR2D0BWP)                                    0.04 *     0.35 r
  mult_161_3/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.43 r
  mult_161_3/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.49 r
  mult_161_3/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.56 r
  mult_161_3/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.63 r
  mult_161_3/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.70 r
  mult_161_3/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.77 r
  mult_161_3/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.84 r
  mult_161_3/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.91 r
  mult_161_3/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.98 r
  mult_161_3/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.04 r
  mult_161_3/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.11 r
  mult_161_3/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.18 r
  mult_161_3/S4_0/S (FA1D0BWP)                            0.07 *     1.25 f
  U4053/Z (XOR2D0BWP)                                     0.05 *     1.30 r
  U4051/ZN (XNR2D0BWP)                                    0.05 *     1.35 f
  add_2_root_add_0_root_add_161_3/U1_14/CO (FA1D0BWP)     0.06 *     1.42 f
  add_2_root_add_0_root_add_161_3/U1_15/CO (FA1D0BWP)     0.04 *     1.46 f
  add_2_root_add_0_root_add_161_3/U1_16/CO (FA1D0BWP)     0.04 *     1.49 f
  add_2_root_add_0_root_add_161_3/U1_17/CO (FA1D0BWP)     0.04 *     1.54 f
  U90/ZN (CKND2D1BWP)                                     0.03 *     1.56 r
  U28/ZN (ND3D1BWP)                                       0.03 *     1.59 f
  U957/ZN (CKND2D0BWP)                                    0.02 *     1.61 r
  U960/ZN (ND3D0BWP)                                      0.03 *     1.64 f
  add_2_root_add_0_root_add_161_3/U1_20/Z (XOR3D1BWP)     0.07 *     1.71 r
  U727/Z (XOR2D0BWP)                                      0.05 *     1.77 f
  U135/ZN (CKND0BWP)                                      0.02 *     1.78 r
  U96/ZN (CKND2D0BWP)                                     0.01 *     1.80 f
  U132/ZN (CKND2D0BWP)                                    0.02 *     1.82 r
  out1_node0_reg[20]/D (EDFQD1BWP)                        0.00 *     1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (propagated)                        0.09       2.09
  clock uncertainty                                      -0.15       1.94
  out1_node0_reg[20]/CP (EDFQD1BWP)                       0.00       1.94 r
  library setup time                                     -0.03       1.91
  data required time                                                 1.91
  --------------------------------------------------------------------------
  data required time                                                 1.91
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: w68[0] (input port clocked by clk)
  Endpoint: out0_node0_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w68[0] (in)                                             0.00       0.25 r
  U91/ZN (INVD2BWP)                                       0.04 *     0.29 f
  U14018/ZN (NR2D0BWP)                                    0.03 *     0.33 r
  mult_160_3/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.41 r
  mult_160_3/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.47 r
  mult_160_3/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.55 r
  mult_160_3/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.61 r
  mult_160_3/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.68 r
  mult_160_3/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.75 r
  mult_160_3/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.82 r
  mult_160_3/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.89 r
  mult_160_3/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.96 r
  mult_160_3/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.03 r
  mult_160_3/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.10 r
  mult_160_3/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.17 r
  mult_160_3/S4_0/S (FA1D0BWP)                            0.07 *     1.24 f
  U3167/Z (XOR2D0BWP)                                     0.05 *     1.29 r
  U3/Z (CKAN2D0BWP)                                       0.04 *     1.33 r
  U12230/ZN (AOI21D0BWP)                                  0.03 *     1.36 f
  U3124/Z (CKXOR2D0BWP)                                   0.09 *     1.44 r
  add_2_root_add_0_root_add_160_3/U1_16/CO (FA1D1BWP)     0.08 *     1.52 r
  add_2_root_add_0_root_add_160_3/U1_17/CO (FA1D1BWP)     0.03 *     1.55 r
  add_2_root_add_0_root_add_160_3/U1_18/S (FA1D0BWP)      0.04 *     1.59 f
  U919/Z (BUFFD1BWP)                                      0.04 *     1.64 f
  add_0_root_add_0_root_add_160_3/U1_18/CO (FA1D0BWP)     0.08 *     1.72 f
  add_0_root_add_0_root_add_160_3/U1_19/S (FA1D0BWP)      0.08 *     1.80 r
  out0_node0_reg[19]/D (EDFQD1BWP)                        0.00 *     1.80 r
  data arrival time                                                  1.80

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (propagated)                        0.09       2.09
  clock uncertainty                                      -0.15       1.94
  out0_node0_reg[19]/CP (EDFQD1BWP)                       0.00       1.94 r
  library setup time                                     -0.04       1.90
  data required time                                                 1.90
  --------------------------------------------------------------------------
  data required time                                                 1.90
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00       0.25 r
  U89/ZN (INVD3BWP)                                       0.04 *     0.29 f
  U13652/ZN (NR2D0BWP)                                    0.04 *     0.33 r
  mult_169_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.41 r
  mult_169_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.47 r
  mult_169_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.54 r
  mult_169_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.61 r
  mult_169_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.68 r
  mult_169_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.75 r
  mult_169_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.81 r
  mult_169_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.88 r
  mult_169_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.95 r
  mult_169_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.01 r
  mult_169_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.08 r
  mult_169_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.15 r
  mult_169_2/S4_0/S (FA1D0BWP)                            0.07 *     1.22 f
  U3170/Z (XOR2D0BWP)                                     0.05 *     1.27 r
  U3168/ZN (XNR2D0BWP)                                    0.04 *     1.31 f
  add_1_root_add_0_root_add_169_3/U1_14/CO (FA1D0BWP)     0.08 *     1.39 f
  U16/ZN (CKND2D0BWP)                                     0.02 *     1.41 r
  U22/ZN (ND3D0BWP)                                       0.04 *     1.45 f
  U73/ZN (CKND2D0BWP)                                     0.03 *     1.47 r
  U79/ZN (ND3D0BWP)                                       0.04 *     1.51 f
  U60/ZN (CKND2D0BWP)                                     0.03 *     1.54 r
  U66/ZN (ND3D0BWP)                                       0.03 *     1.56 f
  add_1_root_add_0_root_add_169_3/U1_18/CO (FA1D0BWP)     0.04 *     1.61 f
  add_1_root_add_0_root_add_169_3/U1_19/S (FA1D0BWP)      0.05 *     1.65 r
  U925/Z (BUFFD1BWP)                                      0.06 *     1.71 r
  add_0_root_add_0_root_add_169_3/U1_19/S (FA1D0BWP)      0.09 *     1.80 r
  out1_node2_reg[19]/D (EDFQD1BWP)                        0.00 *     1.80 r
  data arrival time                                                  1.80

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (propagated)                        0.08       2.08
  clock uncertainty                                      -0.15       1.93
  out1_node2_reg[19]/CP (EDFQD1BWP)                       0.00       1.93 r
  library setup time                                     -0.03       1.90
  data required time                                                 1.90
  --------------------------------------------------------------------------
  data required time                                                 1.90
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: w68[0] (input port clocked by clk)
  Endpoint: out0_node1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w68[0] (in)                                             0.00       0.25 r
  U91/ZN (INVD2BWP)                                       0.04 *     0.29 f
  U13754/ZN (NR2D0BWP)                                    0.04 *     0.33 r
  mult_164_3/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.41 r
  mult_164_3/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.48 r
  mult_164_3/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.55 r
  mult_164_3/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.62 r
  mult_164_3/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.68 r
  mult_164_3/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.75 r
  mult_164_3/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.82 r
  mult_164_3/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.88 r
  mult_164_3/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.95 r
  mult_164_3/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.02 r
  mult_164_3/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.08 r
  mult_164_3/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.15 r
  mult_164_3/S4_0/S (FA1D0BWP)                            0.07 *     1.22 f
  U3804/Z (XOR2D0BWP)                                     0.05 *     1.27 r
  U14506/ZN (INR2D0BWP)                                   0.04 *     1.32 r
  U12208/ZN (AOI21D0BWP)                                  0.03 *     1.35 f
  U3789/Z (XOR2D0BWP)                                     0.08 *     1.42 r
  add_2_root_add_0_root_add_164_3/U1_16/S (FA1D0BWP)      0.09 *     1.51 f
  U902/Z (CKBD0BWP)                                       0.05 *     1.56 f
  add_0_root_add_0_root_add_164_3/U1_16/CO (FA1D0BWP)     0.09 *     1.64 f
  add_0_root_add_0_root_add_164_3/U1_17/CO (FA1D0BWP)     0.04 *     1.68 f
  add_0_root_add_0_root_add_164_3/U1_18/CO (FA1D0BWP)     0.04 *     1.72 f
  add_0_root_add_0_root_add_164_3/U1_19/CO (FA1D0BWP)     0.04 *     1.76 f
  add_0_root_add_0_root_add_164_3/U1_20/Z (XOR3D0BWP)     0.05 *     1.80 r
  out0_node1_reg[20]/D (EDFQD1BWP)                        0.00 *     1.80 r
  data arrival time                                                  1.80

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (propagated)                        0.09       2.09
  clock uncertainty                                      -0.15       1.94
  out0_node1_reg[20]/CP (EDFQD1BWP)                       0.00       1.94 r
  library setup time                                     -0.03       1.91
  data required time                                                 1.91
  --------------------------------------------------------------------------
  data required time                                                 1.91
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: w69[1] (input port clocked by clk)
  Endpoint: out1_node1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w69[1] (in)                                             0.00       0.25 r
  U49/ZN (CKND2BWP)                                       0.06 *     0.31 f
  U13960/ZN (NR3D0BWP)                                    0.05 *     0.36 r
  mult_165_3/S1_2_0/CO (FA1D0BWP)                         0.07 *     0.44 r
  mult_165_3/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.50 r
  mult_165_3/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.57 r
  mult_165_3/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.64 r
  mult_165_3/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.70 r
  mult_165_3/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.77 r
  mult_165_3/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.83 r
  mult_165_3/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.90 r
  mult_165_3/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.96 r
  mult_165_3/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.03 r
  mult_165_3/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.10 r
  mult_165_3/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.17 r
  mult_165_3/S4_0/CO (FA1D0BWP)                           0.07 *     1.23 r
  U3567/Z (XOR2D0BWP)                                     0.05 *     1.28 f
  U13988/Z (CKAN2D0BWP)                                   0.03 *     1.31 f
  U12012/ZN (NR2D0BWP)                                    0.02 *     1.33 r
  U3563/Z (XOR2D0BWP)                                     0.06 *     1.40 r
  add_2_root_add_0_root_add_165_3/U1_15/S (FA1D0BWP)      0.11 *     1.50 f
  add_0_root_add_0_root_add_165_3/U1_15/CO (FA1D0BWP)     0.09 *     1.59 f
  add_0_root_add_0_root_add_165_3/U1_16/CO (FA1D0BWP)     0.04 *     1.63 f
  add_0_root_add_0_root_add_165_3/U1_17/CO (FA1D0BWP)     0.04 *     1.67 f
  add_0_root_add_0_root_add_165_3/U1_18/CO (FA1D0BWP)     0.04 *     1.71 f
  add_0_root_add_0_root_add_165_3/U1_19/CO (FA1D0BWP)     0.04 *     1.75 f
  add_0_root_add_0_root_add_165_3/U1_20/Z (XOR3D0BWP)     0.05 *     1.80 r
  out1_node1_reg[20]/D (EDFQD1BWP)                        0.00 *     1.80 r
  data arrival time                                                  1.80

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (propagated)                        0.08       2.08
  clock uncertainty                                      -0.15       1.93
  out1_node1_reg[20]/CP (EDFQD1BWP)                       0.00       1.93 r
  library setup time                                     -0.03       1.90
  data required time                                                 1.90
  --------------------------------------------------------------------------
  data required time                                                 1.90
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: w68[0] (input port clocked by clk)
  Endpoint: out0_node0_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w68[0] (in)                                             0.00       0.25 r
  U91/ZN (INVD2BWP)                                       0.04 *     0.29 f
  U14018/ZN (NR2D0BWP)                                    0.03 *     0.33 r
  mult_160_3/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.41 r
  mult_160_3/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.47 r
  mult_160_3/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.55 r
  mult_160_3/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.61 r
  mult_160_3/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.68 r
  mult_160_3/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.75 r
  mult_160_3/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.82 r
  mult_160_3/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.89 r
  mult_160_3/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.96 r
  mult_160_3/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.03 r
  mult_160_3/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.10 r
  mult_160_3/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.17 r
  mult_160_3/S4_0/S (FA1D0BWP)                            0.07 *     1.24 f
  U3167/Z (XOR2D0BWP)                                     0.05 *     1.29 r
  U3/Z (CKAN2D0BWP)                                       0.04 *     1.33 r
  U12230/ZN (AOI21D0BWP)                                  0.03 *     1.36 f
  U3124/Z (CKXOR2D0BWP)                                   0.09 *     1.44 r
  add_2_root_add_0_root_add_160_3/U1_16/CO (FA1D1BWP)     0.08 *     1.52 r
  add_2_root_add_0_root_add_160_3/U1_17/CO (FA1D1BWP)     0.03 *     1.55 r
  add_2_root_add_0_root_add_160_3/U1_18/S (FA1D0BWP)      0.04 *     1.59 f
  U919/Z (BUFFD1BWP)                                      0.04 *     1.64 f
  add_0_root_add_0_root_add_160_3/U1_18/CO (FA1D0BWP)     0.08 *     1.72 f
  add_0_root_add_0_root_add_160_3/U1_19/CO (FA1D0BWP)     0.04 *     1.76 f
  add_0_root_add_0_root_add_160_3/U1_20/Z (XOR3D0BWP)     0.05 *     1.81 r
  out0_node0_reg[20]/D (EDFQD1BWP)                        0.00 *     1.81 r
  data arrival time                                                  1.81

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (propagated)                        0.09       2.09
  clock uncertainty                                      -0.15       1.94
  out0_node0_reg[20]/CP (EDFQD1BWP)                       0.00       1.94 r
  library setup time                                     -0.03       1.91
  data required time                                                 1.91
  --------------------------------------------------------------------------
  data required time                                                 1.91
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: w58[0] (input port clocked by clk)
  Endpoint: out0_node2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w58[0] (in)                                             0.00       0.25 r
  U134/ZN (INVD3BWP)                                      0.06 *     0.31 f
  U13650/ZN (NR2D0BWP)                                    0.04 *     0.35 r
  mult_168_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.44 r
  mult_168_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.51 r
  mult_168_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.57 r
  mult_168_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.64 r
  mult_168_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.71 r
  mult_168_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.77 r
  mult_168_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.84 r
  mult_168_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.90 r
  mult_168_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.97 r
  mult_168_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.04 r
  mult_168_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.10 r
  mult_168_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.17 r
  mult_168_2/S4_0/CO (FA1D0BWP)                           0.07 *     1.24 r
  U3403/Z (XOR2D0BWP)                                     0.05 *     1.28 f
  U14035/ZN (NR2D0BWP)                                    0.03 *     1.31 r
  U12045/ZN (NR2XD0BWP)                                   0.02 *     1.33 f
  U3399/Z (XOR2D0BWP)                                     0.07 *     1.40 f
  add_1_root_add_0_root_add_168_3/U1_15/CO (FA1D1BWP)     0.08 *     1.48 f
  U102/ZN (CKND2D0BWP)                                    0.02 *     1.49 r
  U44/ZN (ND3D0BWP)                                       0.04 *     1.53 f
  U38/ZN (ND2D0BWP)                                       0.02 *     1.55 r
  U42/ZN (ND3D0BWP)                                       0.03 *     1.58 f
  add_1_root_add_0_root_add_168_3/U1_18/CO (FA1D0BWP)     0.04 *     1.62 f
  add_1_root_add_0_root_add_168_3/U1_19/S (FA1D0BWP)      0.05 *     1.67 r
  U6/Z (BUFFD1BWP)                                        0.04 *     1.71 r
  add_0_root_add_0_root_add_168_3/U1_19/S (FA1D0BWP)      0.08 *     1.79 r
  out0_node2_reg[19]/D (EDFQD1BWP)                        0.00 *     1.79 r
  data arrival time                                                  1.79

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (propagated)                        0.08       2.08
  clock uncertainty                                      -0.15       1.93
  out0_node2_reg[19]/CP (EDFQD1BWP)                       0.00       1.93 r
  library setup time                                     -0.03       1.90
  data required time                                                 1.90
  --------------------------------------------------------------------------
  data required time                                                 1.90
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: w58[0] (input port clocked by clk)
  Endpoint: out0_node2_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w58[0] (in)                                             0.00       0.25 r
  U134/ZN (INVD3BWP)                                      0.06 *     0.31 f
  U13650/ZN (NR2D0BWP)                                    0.04 *     0.35 r
  mult_168_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.44 r
  mult_168_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.51 r
  mult_168_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.57 r
  mult_168_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.64 r
  mult_168_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.71 r
  mult_168_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.77 r
  mult_168_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.84 r
  mult_168_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.90 r
  mult_168_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.97 r
  mult_168_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.04 r
  mult_168_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.10 r
  mult_168_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.17 r
  mult_168_2/S4_0/CO (FA1D0BWP)                           0.07 *     1.24 r
  U3403/Z (XOR2D0BWP)                                     0.05 *     1.28 f
  U14035/ZN (NR2D0BWP)                                    0.03 *     1.31 r
  U12045/ZN (NR2XD0BWP)                                   0.02 *     1.33 f
  U3399/Z (XOR2D0BWP)                                     0.07 *     1.40 f
  add_1_root_add_0_root_add_168_3/U1_15/CO (FA1D1BWP)     0.08 *     1.48 f
  U102/ZN (CKND2D0BWP)                                    0.02 *     1.49 r
  U44/ZN (ND3D0BWP)                                       0.04 *     1.53 f
  U38/ZN (ND2D0BWP)                                       0.02 *     1.55 r
  U42/ZN (ND3D0BWP)                                       0.03 *     1.58 f
  add_1_root_add_0_root_add_168_3/U1_18/S (FA1D0BWP)      0.05 *     1.63 r
  U918/Z (BUFFD1BWP)                                      0.04 *     1.68 r
  add_0_root_add_0_root_add_168_3/U1_18/S (FA1D0BWP)      0.11 *     1.79 r
  out0_node2_reg[18]/D (EDFQD1BWP)                        0.00 *     1.79 r
  data arrival time                                                  1.79

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (propagated)                        0.09       2.09
  clock uncertainty                                      -0.15       1.94
  out0_node2_reg[18]/CP (EDFQD1BWP)                       0.00       1.94 r
  library setup time                                     -0.04       1.90
  data required time                                                 1.90
  --------------------------------------------------------------------------
  data required time                                                 1.90
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: w79[0] (input port clocked by clk)
  Endpoint: out1_node3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w79[0] (in)                                             0.00       0.25 r
  U9/ZN (INVD2BWP)                                        0.05 *     0.30 f
  U13895/ZN (NR2D0BWP)                                    0.04 *     0.33 r
  mult_173_4/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.41 r
  mult_173_4/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.48 r
  mult_173_4/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.55 r
  mult_173_4/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.62 r
  mult_173_4/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.69 r
  mult_173_4/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.76 r
  mult_173_4/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.83 r
  mult_173_4/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.90 r
  mult_173_4/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.97 r
  mult_173_4/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.03 r
  mult_173_4/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.10 r
  mult_173_4/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.17 r
  mult_173_4/S4_0/S (FA1D0BWP)                            0.07 *     1.25 f
  U4300/Z (XOR2D0BWP)                                     0.06 *     1.30 r
  U14670/ZN (INR2D0BWP)                                   0.05 *     1.35 r
  U12253/ZN (AOI21D0BWP)                                  0.03 *     1.38 f
  U12350/ZN (OAI21D0BWP)                                  0.04 *     1.42 r
  U4277/Z (XOR2D0BWP)                                     0.06 *     1.48 r
  add_1_root_add_0_root_add_173_3/U1_17/CO (FA1D0BWP)     0.07 *     1.55 r
  add_1_root_add_0_root_add_173_3/U1_18/S (FA1D0BWP)      0.05 *     1.60 f
  U10/Z (BUFFD1BWP)                                       0.05 *     1.64 f
  add_0_root_add_0_root_add_173_3/U1_18/CO (FA1D0BWP)     0.07 *     1.71 f
  add_0_root_add_0_root_add_173_3/U1_19/CO (FA1D0BWP)     0.04 *     1.75 f
  add_0_root_add_0_root_add_173_3/U1_20/Z (XOR3D0BWP)     0.05 *     1.80 r
  out1_node3_reg[20]/D (EDFQD1BWP)                        0.00 *     1.80 r
  data arrival time                                                  1.80

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (propagated)                        0.09       2.09
  clock uncertainty                                      -0.15       1.94
  out1_node3_reg[20]/CP (EDFQD1BWP)                       0.00       1.94 r
  library setup time                                     -0.03       1.91
  data required time                                                 1.91
  --------------------------------------------------------------------------
  data required time                                                 1.91
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: w69[0] (input port clocked by clk)
  Endpoint: out1_node0_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w69[0] (in)                                             0.00       0.25 r
  U45/ZN (INVD2BWP)                                       0.06 *     0.31 f
  U13944/ZN (NR2D0BWP)                                    0.04 *     0.35 r
  mult_161_3/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.43 r
  mult_161_3/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.49 r
  mult_161_3/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.56 r
  mult_161_3/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.63 r
  mult_161_3/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.70 r
  mult_161_3/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.77 r
  mult_161_3/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.84 r
  mult_161_3/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.91 r
  mult_161_3/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.98 r
  mult_161_3/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.04 r
  mult_161_3/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.11 r
  mult_161_3/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.18 r
  mult_161_3/S4_0/S (FA1D0BWP)                            0.07 *     1.25 f
  U4053/Z (XOR2D0BWP)                                     0.05 *     1.30 r
  U4051/ZN (XNR2D0BWP)                                    0.05 *     1.35 f
  add_2_root_add_0_root_add_161_3/U1_14/CO (FA1D0BWP)     0.06 *     1.42 f
  add_2_root_add_0_root_add_161_3/U1_15/CO (FA1D0BWP)     0.04 *     1.46 f
  add_2_root_add_0_root_add_161_3/U1_16/CO (FA1D0BWP)     0.04 *     1.49 f
  add_2_root_add_0_root_add_161_3/U1_17/CO (FA1D0BWP)     0.04 *     1.54 f
  U90/ZN (CKND2D1BWP)                                     0.03 *     1.56 r
  U28/ZN (ND3D1BWP)                                       0.03 *     1.59 f
  U903/Z (CKXOR2D1BWP)                                    0.08 *     1.67 r
  U108/Z (XOR2D0BWP)                                      0.06 *     1.73 f
  U124/ZN (CKND0BWP)                                      0.02 *     1.74 r
  U120/ZN (CKND2D0BWP)                                    0.02 *     1.76 f
  U122/ZN (CKND2D1BWP)                                    0.03 *     1.79 r
  out1_node0_reg[19]/D (EDFQD1BWP)                        0.00 *     1.79 r
  data arrival time                                                  1.79

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (propagated)                        0.09       2.09
  clock uncertainty                                      -0.15       1.94
  out1_node0_reg[19]/CP (EDFQD1BWP)                       0.00       1.94 r
  library setup time                                     -0.04       1.91
  data required time                                                 1.91
  --------------------------------------------------------------------------
  data required time                                                 1.91
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: w58[0] (input port clocked by clk)
  Endpoint: out0_node3_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w58[0] (in)                                             0.00       0.25 r
  U134/ZN (INVD3BWP)                                      0.06 *     0.31 f
  U13588/ZN (NR2D0BWP)                                    0.04 *     0.36 r
  mult_172_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.44 r
  mult_172_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.50 r
  mult_172_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.57 r
  mult_172_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.64 r
  mult_172_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.70 r
  mult_172_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.77 r
  mult_172_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.84 r
  mult_172_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.91 r
  mult_172_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.98 r
  mult_172_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.05 r
  mult_172_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.12 r
  mult_172_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.18 r
  mult_172_2/S4_0/CO (FA1D0BWP)                           0.06 *     1.25 r
  U2918/Z (XOR2D0BWP)                                     0.05 *     1.29 f
  U13586/Z (AN2D0BWP)                                     0.03 *     1.32 f
  U12021/ZN (NR2D0BWP)                                    0.03 *     1.35 r
  U949/ZN (CKND0BWP)                                      0.01 *     1.36 f
  U945/ZN (CKND2D0BWP)                                    0.02 *     1.38 r
  U947/ZN (CKND2D1BWP)                                    0.04 *     1.42 f
  add_1_root_add_0_root_add_172_3/U1_15/CO (FA1D1BWP)     0.07 *     1.49 f
  add_1_root_add_0_root_add_172_3/U1_16/CO (FA1D1BWP)     0.03 *     1.53 f
  add_1_root_add_0_root_add_172_3/U1_17/CO (FA1D1BWP)     0.03 *     1.56 f
  add_1_root_add_0_root_add_172_3/U1_18/S (FA1D0BWP)      0.05 *     1.60 r
  U921/Z (BUFFD1BWP)                                      0.05 *     1.65 r
  add_0_root_add_0_root_add_172_3/U1_18/CO (FA1D0BWP)     0.08 *     1.73 r
  add_0_root_add_0_root_add_172_3/U1_19/S (FA1D0BWP)      0.05 *     1.78 r
  out0_node3_reg[19]/D (EDFQD1BWP)                        0.00 *     1.78 r
  data arrival time                                                  1.78

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (propagated)                        0.08       2.08
  clock uncertainty                                      -0.15       1.93
  out0_node3_reg[19]/CP (EDFQD1BWP)                       0.00       1.93 r
  library setup time                                     -0.04       1.89
  data required time                                                 1.89
  --------------------------------------------------------------------------
  data required time                                                 1.89
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node2_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00       0.25 r
  U89/ZN (INVD3BWP)                                       0.04 *     0.29 f
  U13652/ZN (NR2D0BWP)                                    0.04 *     0.33 r
  mult_169_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.41 r
  mult_169_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.47 r
  mult_169_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.54 r
  mult_169_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.61 r
  mult_169_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.68 r
  mult_169_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.75 r
  mult_169_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.81 r
  mult_169_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.88 r
  mult_169_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.95 r
  mult_169_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.01 r
  mult_169_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.08 r
  mult_169_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.15 r
  mult_169_2/S4_0/S (FA1D0BWP)                            0.07 *     1.22 f
  U3170/Z (XOR2D0BWP)                                     0.05 *     1.27 r
  U3168/ZN (XNR2D0BWP)                                    0.04 *     1.31 f
  add_1_root_add_0_root_add_169_3/U1_14/CO (FA1D0BWP)     0.08 *     1.39 f
  U16/ZN (CKND2D0BWP)                                     0.02 *     1.41 r
  U22/ZN (ND3D0BWP)                                       0.04 *     1.45 f
  U73/ZN (CKND2D0BWP)                                     0.03 *     1.47 r
  U79/ZN (ND3D0BWP)                                       0.04 *     1.51 f
  U60/ZN (CKND2D0BWP)                                     0.03 *     1.54 r
  U66/ZN (ND3D0BWP)                                       0.03 *     1.56 f
  add_1_root_add_0_root_add_169_3/U1_18/S (FA1D0BWP)      0.05 *     1.61 r
  U917/Z (BUFFD1BWP)                                      0.06 *     1.67 r
  add_0_root_add_0_root_add_169_3/U1_18/S (FA1D0BWP)      0.10 *     1.78 r
  out1_node2_reg[18]/D (EDFQD1BWP)                        0.00 *     1.78 r
  data arrival time                                                  1.78

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (propagated)                        0.09       2.09
  clock uncertainty                                      -0.15       1.94
  out1_node2_reg[18]/CP (EDFQD1BWP)                       0.00       1.94 r
  library setup time                                     -0.04       1.90
  data required time                                                 1.90
  --------------------------------------------------------------------------
  data required time                                                 1.90
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: w79[0] (input port clocked by clk)
  Endpoint: out1_node3_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w79[0] (in)                                             0.00       0.25 r
  U9/ZN (INVD2BWP)                                        0.05 *     0.30 f
  U13895/ZN (NR2D0BWP)                                    0.04 *     0.33 r
  mult_173_4/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.41 r
  mult_173_4/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.48 r
  mult_173_4/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.55 r
  mult_173_4/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.62 r
  mult_173_4/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.69 r
  mult_173_4/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.76 r
  mult_173_4/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.83 r
  mult_173_4/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.90 r
  mult_173_4/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.97 r
  mult_173_4/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.03 r
  mult_173_4/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.10 r
  mult_173_4/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.17 r
  mult_173_4/S4_0/S (FA1D0BWP)                            0.07 *     1.25 f
  U4300/Z (XOR2D0BWP)                                     0.06 *     1.30 r
  U14670/ZN (INR2D0BWP)                                   0.05 *     1.35 r
  U12253/ZN (AOI21D0BWP)                                  0.03 *     1.38 f
  U12350/ZN (OAI21D0BWP)                                  0.04 *     1.42 r
  U4277/Z (XOR2D0BWP)                                     0.06 *     1.48 f
  add_1_root_add_0_root_add_173_3/U1_17/CO (FA1D0BWP)     0.06 *     1.55 f
  add_1_root_add_0_root_add_173_3/U1_18/CO (FA1D0BWP)     0.04 *     1.58 f
  add_1_root_add_0_root_add_173_3/U1_19/S (FA1D0BWP)      0.05 *     1.63 r
  U988/Z (BUFFD1BWP)                                      0.05 *     1.69 r
  add_0_root_add_0_root_add_173_3/U1_19/S (FA1D0BWP)      0.09 *     1.78 r
  out1_node3_reg[19]/D (EDFQD1BWP)                        0.00 *     1.78 r
  data arrival time                                                  1.78

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (propagated)                        0.09       2.09
  clock uncertainty                                      -0.15       1.94
  out1_node3_reg[19]/CP (EDFQD1BWP)                       0.00       1.94 r
  library setup time                                     -0.04       1.90
  data required time                                                 1.90
  --------------------------------------------------------------------------
  data required time                                                 1.90
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: w58[0] (input port clocked by clk)
  Endpoint: out0_node3_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w58[0] (in)                                             0.00       0.25 r
  U134/ZN (INVD3BWP)                                      0.06 *     0.31 f
  U13588/ZN (NR2D0BWP)                                    0.04 *     0.36 r
  mult_172_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.44 r
  mult_172_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.50 r
  mult_172_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.57 r
  mult_172_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.64 r
  mult_172_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.70 r
  mult_172_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.77 r
  mult_172_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.84 r
  mult_172_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.91 r
  mult_172_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.98 r
  mult_172_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.05 r
  mult_172_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.12 r
  mult_172_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.18 r
  mult_172_2/S4_0/CO (FA1D0BWP)                           0.06 *     1.25 r
  U2918/Z (XOR2D0BWP)                                     0.05 *     1.29 f
  U13586/Z (AN2D0BWP)                                     0.03 *     1.32 f
  U12021/ZN (NR2D0BWP)                                    0.03 *     1.35 r
  U949/ZN (CKND0BWP)                                      0.01 *     1.36 f
  U945/ZN (CKND2D0BWP)                                    0.02 *     1.38 r
  U947/ZN (CKND2D1BWP)                                    0.04 *     1.42 f
  add_1_root_add_0_root_add_172_3/U1_15/CO (FA1D1BWP)     0.07 *     1.49 f
  add_1_root_add_0_root_add_172_3/U1_16/CO (FA1D1BWP)     0.03 *     1.53 f
  add_1_root_add_0_root_add_172_3/U1_17/CO (FA1D1BWP)     0.03 *     1.56 f
  add_1_root_add_0_root_add_172_3/U1_18/S (FA1D0BWP)      0.05 *     1.60 r
  U921/Z (BUFFD1BWP)                                      0.05 *     1.65 r
  add_0_root_add_0_root_add_172_3/U1_18/S (FA1D0BWP)      0.11 *     1.77 r
  out0_node3_reg[18]/D (EDFQD1BWP)                        0.00 *     1.77 r
  data arrival time                                                  1.77

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (propagated)                        0.08       2.08
  clock uncertainty                                      -0.15       1.93
  out0_node3_reg[18]/CP (EDFQD1BWP)                       0.00       1.93 r
  library setup time                                     -0.04       1.89
  data required time                                                 1.89
  --------------------------------------------------------------------------
  data required time                                                 1.89
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: w68[0] (input port clocked by clk)
  Endpoint: out0_node1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w68[0] (in)                                             0.00       0.25 r
  U91/ZN (INVD2BWP)                                       0.04 *     0.29 f
  U13754/ZN (NR2D0BWP)                                    0.04 *     0.33 r
  mult_164_3/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.41 r
  mult_164_3/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.48 r
  mult_164_3/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.55 r
  mult_164_3/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.62 r
  mult_164_3/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.68 r
  mult_164_3/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.75 r
  mult_164_3/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.82 r
  mult_164_3/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.88 r
  mult_164_3/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.95 r
  mult_164_3/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.02 r
  mult_164_3/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.08 r
  mult_164_3/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.15 r
  mult_164_3/S4_0/S (FA1D0BWP)                            0.07 *     1.22 f
  U3804/Z (XOR2D0BWP)                                     0.05 *     1.27 r
  U14506/ZN (INR2D0BWP)                                   0.04 *     1.32 r
  U12208/ZN (AOI21D0BWP)                                  0.03 *     1.35 f
  U3789/Z (XOR2D0BWP)                                     0.08 *     1.42 r
  add_2_root_add_0_root_add_164_3/U1_16/S (FA1D0BWP)      0.09 *     1.51 f
  U902/Z (CKBD0BWP)                                       0.05 *     1.56 f
  add_0_root_add_0_root_add_164_3/U1_16/CO (FA1D0BWP)     0.09 *     1.64 f
  add_0_root_add_0_root_add_164_3/U1_17/CO (FA1D0BWP)     0.04 *     1.68 f
  add_0_root_add_0_root_add_164_3/U1_18/CO (FA1D0BWP)     0.04 *     1.72 f
  add_0_root_add_0_root_add_164_3/U1_19/S (FA1D0BWP)      0.06 *     1.78 r
  out0_node1_reg[19]/D (EDFQD1BWP)                        0.00 *     1.78 r
  data arrival time                                                  1.78

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (propagated)                        0.09       2.09
  clock uncertainty                                      -0.15       1.94
  out0_node1_reg[19]/CP (EDFQD1BWP)                       0.00       1.94 r
  library setup time                                     -0.04       1.90
  data required time                                                 1.90
  --------------------------------------------------------------------------
  data required time                                                 1.90
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: w68[0] (input port clocked by clk)
  Endpoint: out0_node0_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w68[0] (in)                                             0.00       0.25 r
  U91/ZN (INVD2BWP)                                       0.04 *     0.29 f
  U14018/ZN (NR2D0BWP)                                    0.03 *     0.33 r
  mult_160_3/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.41 r
  mult_160_3/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.47 r
  mult_160_3/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.55 r
  mult_160_3/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.61 r
  mult_160_3/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.68 r
  mult_160_3/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.75 r
  mult_160_3/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.82 r
  mult_160_3/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.89 r
  mult_160_3/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.96 r
  mult_160_3/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.03 r
  mult_160_3/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.10 r
  mult_160_3/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.17 r
  mult_160_3/S4_0/S (FA1D0BWP)                            0.07 *     1.24 f
  U3167/Z (XOR2D0BWP)                                     0.05 *     1.29 f
  U3165/ZN (XNR2D1BWP)                                    0.07 *     1.36 r
  add_2_root_add_0_root_add_160_3/U1_14/S (FA1D0BWP)      0.08 *     1.44 f
  U890/Z (BUFFD1BWP)                                      0.05 *     1.48 f
  add_0_root_add_0_root_add_160_3/U1_14/CO (FA1D0BWP)     0.08 *     1.56 f
  add_0_root_add_0_root_add_160_3/U1_15/CO (FA1D0BWP)     0.04 *     1.60 f
  add_0_root_add_0_root_add_160_3/U1_16/CO (FA1D0BWP)     0.04 *     1.64 f
  add_0_root_add_0_root_add_160_3/U1_17/CO (FA1D0BWP)     0.04 *     1.68 f
  add_0_root_add_0_root_add_160_3/U1_18/S (FA1D0BWP)      0.08 *     1.77 r
  out0_node0_reg[18]/D (EDFQD1BWP)                        0.00 *     1.77 r
  data arrival time                                                  1.77

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (propagated)                        0.09       2.09
  clock uncertainty                                      -0.15       1.94
  out0_node0_reg[18]/CP (EDFQD1BWP)                       0.00       1.94 r
  library setup time                                     -0.04       1.90
  data required time                                                 1.90
  --------------------------------------------------------------------------
  data required time                                                 1.90
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: w69[1] (input port clocked by clk)
  Endpoint: out1_node1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w69[1] (in)                                             0.00       0.25 r
  U49/ZN (CKND2BWP)                                       0.06 *     0.31 f
  U13960/ZN (NR3D0BWP)                                    0.05 *     0.36 r
  mult_165_3/S1_2_0/CO (FA1D0BWP)                         0.07 *     0.44 r
  mult_165_3/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.50 r
  mult_165_3/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.57 r
  mult_165_3/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.64 r
  mult_165_3/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.70 r
  mult_165_3/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.77 r
  mult_165_3/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.83 r
  mult_165_3/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.90 r
  mult_165_3/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.96 r
  mult_165_3/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.03 r
  mult_165_3/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.10 r
  mult_165_3/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.17 r
  mult_165_3/S4_0/CO (FA1D0BWP)                           0.07 *     1.23 r
  U3567/Z (XOR2D0BWP)                                     0.05 *     1.28 f
  U13988/Z (CKAN2D0BWP)                                   0.03 *     1.31 f
  U12012/ZN (NR2D0BWP)                                    0.02 *     1.33 r
  U3563/Z (XOR2D0BWP)                                     0.06 *     1.40 r
  add_2_root_add_0_root_add_165_3/U1_15/S (FA1D0BWP)      0.11 *     1.50 f
  add_0_root_add_0_root_add_165_3/U1_15/CO (FA1D0BWP)     0.09 *     1.59 f
  add_0_root_add_0_root_add_165_3/U1_16/CO (FA1D0BWP)     0.04 *     1.63 f
  add_0_root_add_0_root_add_165_3/U1_17/CO (FA1D0BWP)     0.04 *     1.67 f
  add_0_root_add_0_root_add_165_3/U1_18/CO (FA1D0BWP)     0.04 *     1.71 f
  add_0_root_add_0_root_add_165_3/U1_19/S (FA1D0BWP)      0.05 *     1.76 r
  out1_node1_reg[19]/D (EDFQD1BWP)                        0.00 *     1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (propagated)                        0.09       2.09
  clock uncertainty                                      -0.15       1.94
  out1_node1_reg[19]/CP (EDFQD1BWP)                       0.00       1.94 r
  library setup time                                     -0.03       1.90
  data required time                                                 1.90
  --------------------------------------------------------------------------
  data required time                                                 1.90
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


1
