<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - gcc.info - gcc/reload1.c</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">gcc</a> - reload1.c<span style="font-size: 80%;"> (source / <a href="reload1.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">gcc.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">584</td>
            <td class="headerCovTableEntry">3668</td>
            <td class="headerCovTableEntryLo">15.9 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-09-22 10:58:49</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">18</td>
            <td class="headerCovTableEntry">91</td>
            <td class="headerCovTableEntryLo">19.8 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* Reload pseudo regs into hard regs for insns that require hard regs.</a>
<span class="lineNum">       2 </span>            :    Copyright (C) 1987-2018 Free Software Foundation, Inc.
<span class="lineNum">       3 </span>            : 
<span class="lineNum">       4 </span>            : This file is part of GCC.
<span class="lineNum">       5 </span>            : 
<span class="lineNum">       6 </span>            : GCC is free software; you can redistribute it and/or modify it under
<span class="lineNum">       7 </span>            : the terms of the GNU General Public License as published by the Free
<span class="lineNum">       8 </span>            : Software Foundation; either version 3, or (at your option) any later
<span class="lineNum">       9 </span>            : version.
<span class="lineNum">      10 </span>            : 
<span class="lineNum">      11 </span>            : GCC is distributed in the hope that it will be useful, but WITHOUT ANY
<span class="lineNum">      12 </span>            : WARRANTY; without even the implied warranty of MERCHANTABILITY or
<span class="lineNum">      13 </span>            : FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
<span class="lineNum">      14 </span>            : for more details.
<span class="lineNum">      15 </span>            : 
<span class="lineNum">      16 </span>            : You should have received a copy of the GNU General Public License
<span class="lineNum">      17 </span>            : along with GCC; see the file COPYING3.  If not see
<span class="lineNum">      18 </span>            : &lt;http://www.gnu.org/licenses/&gt;.  */
<span class="lineNum">      19 </span>            : 
<span class="lineNum">      20 </span>            : #include &quot;config.h&quot;
<span class="lineNum">      21 </span>            : #include &quot;system.h&quot;
<span class="lineNum">      22 </span>            : #include &quot;coretypes.h&quot;
<span class="lineNum">      23 </span>            : #include &quot;backend.h&quot;
<span class="lineNum">      24 </span>            : #include &quot;target.h&quot;
<span class="lineNum">      25 </span>            : #include &quot;rtl.h&quot;
<span class="lineNum">      26 </span>            : #include &quot;tree.h&quot;
<span class="lineNum">      27 </span>            : #include &quot;predict.h&quot;
<span class="lineNum">      28 </span>            : #include &quot;df.h&quot;
<span class="lineNum">      29 </span>            : #include &quot;memmodel.h&quot;
<span class="lineNum">      30 </span>            : #include &quot;tm_p.h&quot;
<span class="lineNum">      31 </span>            : #include &quot;optabs.h&quot;
<span class="lineNum">      32 </span>            : #include &quot;regs.h&quot;
<span class="lineNum">      33 </span>            : #include &quot;ira.h&quot;
<span class="lineNum">      34 </span>            : #include &quot;recog.h&quot;
<span class="lineNum">      35 </span>            : 
<span class="lineNum">      36 </span>            : #include &quot;rtl-error.h&quot;
<span class="lineNum">      37 </span>            : #include &quot;expr.h&quot;
<span class="lineNum">      38 </span>            : #include &quot;addresses.h&quot;
<span class="lineNum">      39 </span>            : #include &quot;cfgrtl.h&quot;
<span class="lineNum">      40 </span>            : #include &quot;cfgbuild.h&quot;
<span class="lineNum">      41 </span>            : #include &quot;reload.h&quot;
<span class="lineNum">      42 </span>            : #include &quot;except.h&quot;
<span class="lineNum">      43 </span>            : #include &quot;dumpfile.h&quot;
<span class="lineNum">      44 </span>            : #include &quot;rtl-iter.h&quot;
<span class="lineNum">      45 </span>            : 
<span class="lineNum">      46 </span>            : /* This file contains the reload pass of the compiler, which is
<span class="lineNum">      47 </span>            :    run after register allocation has been done.  It checks that
<span class="lineNum">      48 </span>            :    each insn is valid (operands required to be in registers really
<span class="lineNum">      49 </span>            :    are in registers of the proper class) and fixes up invalid ones
<span class="lineNum">      50 </span>            :    by copying values temporarily into registers for the insns
<span class="lineNum">      51 </span>            :    that need them.
<span class="lineNum">      52 </span>            : 
<span class="lineNum">      53 </span>            :    The results of register allocation are described by the vector
<span class="lineNum">      54 </span>            :    reg_renumber; the insns still contain pseudo regs, but reg_renumber
<span class="lineNum">      55 </span>            :    can be used to find which hard reg, if any, a pseudo reg is in.
<span class="lineNum">      56 </span>            : 
<span class="lineNum">      57 </span>            :    The technique we always use is to free up a few hard regs that are
<span class="lineNum">      58 </span>            :    called ``reload regs'', and for each place where a pseudo reg
<span class="lineNum">      59 </span>            :    must be in a hard reg, copy it temporarily into one of the reload regs.
<span class="lineNum">      60 </span>            : 
<span class="lineNum">      61 </span>            :    Reload regs are allocated locally for every instruction that needs
<span class="lineNum">      62 </span>            :    reloads.  When there are pseudos which are allocated to a register that
<span class="lineNum">      63 </span>            :    has been chosen as a reload reg, such pseudos must be ``spilled''.
<span class="lineNum">      64 </span>            :    This means that they go to other hard regs, or to stack slots if no other
<span class="lineNum">      65 </span>            :    available hard regs can be found.  Spilling can invalidate more
<span class="lineNum">      66 </span>            :    insns, requiring additional need for reloads, so we must keep checking
<span class="lineNum">      67 </span>            :    until the process stabilizes.
<span class="lineNum">      68 </span>            : 
<span class="lineNum">      69 </span>            :    For machines with different classes of registers, we must keep track
<span class="lineNum">      70 </span>            :    of the register class needed for each reload, and make sure that
<span class="lineNum">      71 </span>            :    we allocate enough reload registers of each class.
<span class="lineNum">      72 </span>            : 
<span class="lineNum">      73 </span>            :    The file reload.c contains the code that checks one insn for
<span class="lineNum">      74 </span>            :    validity and reports the reloads that it needs.  This file
<span class="lineNum">      75 </span>            :    is in charge of scanning the entire rtl code, accumulating the
<span class="lineNum">      76 </span>            :    reload needs, spilling, assigning reload registers to use for
<span class="lineNum">      77 </span>            :    fixing up each insn, and generating the new insns to copy values
<span class="lineNum">      78 </span>            :    into the reload registers.  */
<span class="lineNum">      79 </span>            : 
<span class="lineNum">      80 </span>            : struct target_reload default_target_reload;
<span class="lineNum">      81 </span>            : #if SWITCHABLE_TARGET
<span class="lineNum">      82 </span>            : struct target_reload *this_target_reload = &amp;default_target_reload;
<span class="lineNum">      83 </span>            : #endif
<span class="lineNum">      84 </span>            : 
<span class="lineNum">      85 </span>            : #define spill_indirect_levels                   \
<span class="lineNum">      86 </span>            :   (this_target_reload-&gt;x_spill_indirect_levels)
<span class="lineNum">      87 </span>            : 
<span class="lineNum">      88 </span>            : /* During reload_as_needed, element N contains a REG rtx for the hard reg
<span class="lineNum">      89 </span>            :    into which reg N has been reloaded (perhaps for a previous insn).  */
<span class="lineNum">      90 </span>            : static rtx *reg_last_reload_reg;
<span class="lineNum">      91 </span>            : 
<span class="lineNum">      92 </span>            : /* Elt N nonzero if reg_last_reload_reg[N] has been set in this insn
<span class="lineNum">      93 </span>            :    for an output reload that stores into reg N.  */
<span class="lineNum">      94 </span>            : static regset_head reg_has_output_reload;
<span class="lineNum">      95 </span>            : 
<span class="lineNum">      96 </span>            : /* Indicates which hard regs are reload-registers for an output reload
<span class="lineNum">      97 </span>            :    in the current insn.  */
<span class="lineNum">      98 </span>            : static HARD_REG_SET reg_is_output_reload;
<span class="lineNum">      99 </span>            : 
<span class="lineNum">     100 </span>            : /* Widest mode in which each pseudo reg is referred to (via subreg).  */
<span class="lineNum">     101 </span>            : static machine_mode *reg_max_ref_mode;
<span class="lineNum">     102 </span>            : 
<span class="lineNum">     103 </span>            : /* Vector to remember old contents of reg_renumber before spilling.  */
<span class="lineNum">     104 </span>            : static short *reg_old_renumber;
<span class="lineNum">     105 </span>            : 
<span class="lineNum">     106 </span>            : /* During reload_as_needed, element N contains the last pseudo regno reloaded
<span class="lineNum">     107 </span>            :    into hard register N.  If that pseudo reg occupied more than one register,
<span class="lineNum">     108 </span>            :    reg_reloaded_contents points to that pseudo for each spill register in
<span class="lineNum">     109 </span>            :    use; all of these must remain set for an inheritance to occur.  */
<span class="lineNum">     110 </span>            : static int reg_reloaded_contents[FIRST_PSEUDO_REGISTER];
<span class="lineNum">     111 </span>            : 
<span class="lineNum">     112 </span>            : /* During reload_as_needed, element N contains the insn for which
<span class="lineNum">     113 </span>            :    hard register N was last used.   Its contents are significant only
<span class="lineNum">     114 </span>            :    when reg_reloaded_valid is set for this register.  */
<span class="lineNum">     115 </span>            : static rtx_insn *reg_reloaded_insn[FIRST_PSEUDO_REGISTER];
<span class="lineNum">     116 </span>            : 
<span class="lineNum">     117 </span>            : /* Indicate if reg_reloaded_insn / reg_reloaded_contents is valid.  */
<span class="lineNum">     118 </span>            : static HARD_REG_SET reg_reloaded_valid;
<span class="lineNum">     119 </span>            : /* Indicate if the register was dead at the end of the reload.
<span class="lineNum">     120 </span>            :    This is only valid if reg_reloaded_contents is set and valid.  */
<span class="lineNum">     121 </span>            : static HARD_REG_SET reg_reloaded_dead;
<span class="lineNum">     122 </span>            : 
<span class="lineNum">     123 </span>            : /* Indicate whether the register's current value is one that is not
<span class="lineNum">     124 </span>            :    safe to retain across a call, even for registers that are normally
<span class="lineNum">     125 </span>            :    call-saved.  This is only meaningful for members of reg_reloaded_valid.  */
<span class="lineNum">     126 </span>            : static HARD_REG_SET reg_reloaded_call_part_clobbered;
<span class="lineNum">     127 </span>            : 
<span class="lineNum">     128 </span>            : /* Number of spill-regs so far; number of valid elements of spill_regs.  */
<span class="lineNum">     129 </span>            : static int n_spills;
<span class="lineNum">     130 </span>            : 
<span class="lineNum">     131 </span>            : /* In parallel with spill_regs, contains REG rtx's for those regs.
<span class="lineNum">     132 </span>            :    Holds the last rtx used for any given reg, or 0 if it has never
<span class="lineNum">     133 </span>            :    been used for spilling yet.  This rtx is reused, provided it has
<span class="lineNum">     134 </span>            :    the proper mode.  */
<span class="lineNum">     135 </span>            : static rtx spill_reg_rtx[FIRST_PSEUDO_REGISTER];
<span class="lineNum">     136 </span>            : 
<span class="lineNum">     137 </span>            : /* In parallel with spill_regs, contains nonzero for a spill reg
<span class="lineNum">     138 </span>            :    that was stored after the last time it was used.
<span class="lineNum">     139 </span>            :    The precise value is the insn generated to do the store.  */
<span class="lineNum">     140 </span>            : static rtx_insn *spill_reg_store[FIRST_PSEUDO_REGISTER];
<span class="lineNum">     141 </span>            : 
<span class="lineNum">     142 </span>            : /* This is the register that was stored with spill_reg_store.  This is a
<span class="lineNum">     143 </span>            :    copy of reload_out / reload_out_reg when the value was stored; if
<span class="lineNum">     144 </span>            :    reload_out is a MEM, spill_reg_stored_to will be set to reload_out_reg.  */
<span class="lineNum">     145 </span>            : static rtx spill_reg_stored_to[FIRST_PSEUDO_REGISTER];
<span class="lineNum">     146 </span>            : 
<span class="lineNum">     147 </span>            : /* This table is the inverse mapping of spill_regs:
<span class="lineNum">     148 </span>            :    indexed by hard reg number,
<span class="lineNum">     149 </span>            :    it contains the position of that reg in spill_regs,
<span class="lineNum">     150 </span>            :    or -1 for something that is not in spill_regs.
<span class="lineNum">     151 </span>            : 
<span class="lineNum">     152 </span>            :    ?!?  This is no longer accurate.  */
<span class="lineNum">     153 </span>            : static short spill_reg_order[FIRST_PSEUDO_REGISTER];
<span class="lineNum">     154 </span>            : 
<span class="lineNum">     155 </span>            : /* This reg set indicates registers that can't be used as spill registers for
<span class="lineNum">     156 </span>            :    the currently processed insn.  These are the hard registers which are live
<span class="lineNum">     157 </span>            :    during the insn, but not allocated to pseudos, as well as fixed
<span class="lineNum">     158 </span>            :    registers.  */
<span class="lineNum">     159 </span>            : static HARD_REG_SET bad_spill_regs;
<span class="lineNum">     160 </span>            : 
<span class="lineNum">     161 </span>            : /* These are the hard registers that can't be used as spill register for any
<span class="lineNum">     162 </span>            :    insn.  This includes registers used for user variables and registers that
<span class="lineNum">     163 </span>            :    we can't eliminate.  A register that appears in this set also can't be used
<span class="lineNum">     164 </span>            :    to retry register allocation.  */
<span class="lineNum">     165 </span>            : static HARD_REG_SET bad_spill_regs_global;
<span class="lineNum">     166 </span>            : 
<span class="lineNum">     167 </span>            : /* Describes order of use of registers for reloading
<span class="lineNum">     168 </span>            :    of spilled pseudo-registers.  `n_spills' is the number of
<span class="lineNum">     169 </span>            :    elements that are actually valid; new ones are added at the end.
<span class="lineNum">     170 </span>            : 
<span class="lineNum">     171 </span>            :    Both spill_regs and spill_reg_order are used on two occasions:
<span class="lineNum">     172 </span>            :    once during find_reload_regs, where they keep track of the spill registers
<span class="lineNum">     173 </span>            :    for a single insn, but also during reload_as_needed where they show all
<span class="lineNum">     174 </span>            :    the registers ever used by reload.  For the latter case, the information
<span class="lineNum">     175 </span>            :    is calculated during finish_spills.  */
<span class="lineNum">     176 </span>            : static short spill_regs[FIRST_PSEUDO_REGISTER];
<span class="lineNum">     177 </span>            : 
<span class="lineNum">     178 </span>            : /* This vector of reg sets indicates, for each pseudo, which hard registers
<span class="lineNum">     179 </span>            :    may not be used for retrying global allocation because the register was
<span class="lineNum">     180 </span>            :    formerly spilled from one of them.  If we allowed reallocating a pseudo to
<span class="lineNum">     181 </span>            :    a register that it was already allocated to, reload might not
<span class="lineNum">     182 </span>            :    terminate.  */
<span class="lineNum">     183 </span>            : static HARD_REG_SET *pseudo_previous_regs;
<span class="lineNum">     184 </span>            : 
<span class="lineNum">     185 </span>            : /* This vector of reg sets indicates, for each pseudo, which hard
<span class="lineNum">     186 </span>            :    registers may not be used for retrying global allocation because they
<span class="lineNum">     187 </span>            :    are used as spill registers during one of the insns in which the
<span class="lineNum">     188 </span>            :    pseudo is live.  */
<span class="lineNum">     189 </span>            : static HARD_REG_SET *pseudo_forbidden_regs;
<span class="lineNum">     190 </span>            : 
<span class="lineNum">     191 </span>            : /* All hard regs that have been used as spill registers for any insn are
<span class="lineNum">     192 </span>            :    marked in this set.  */
<span class="lineNum">     193 </span>            : static HARD_REG_SET used_spill_regs;
<span class="lineNum">     194 </span>            : 
<span class="lineNum">     195 </span>            : /* Index of last register assigned as a spill register.  We allocate in
<span class="lineNum">     196 </span>            :    a round-robin fashion.  */
<span class="lineNum">     197 </span>            : static int last_spill_reg;
<span class="lineNum">     198 </span>            : 
<span class="lineNum">     199 </span>            : /* Record the stack slot for each spilled hard register.  */
<span class="lineNum">     200 </span>            : static rtx spill_stack_slot[FIRST_PSEUDO_REGISTER];
<span class="lineNum">     201 </span>            : 
<span class="lineNum">     202 </span>            : /* Width allocated so far for that stack slot.  */
<span class="lineNum">     203 </span>            : static poly_uint64_pod spill_stack_slot_width[FIRST_PSEUDO_REGISTER];
<span class="lineNum">     204 </span>            : 
<span class="lineNum">     205 </span>            : /* Record which pseudos needed to be spilled.  */
<span class="lineNum">     206 </span>            : static regset_head spilled_pseudos;
<span class="lineNum">     207 </span>            : 
<span class="lineNum">     208 </span>            : /* Record which pseudos changed their allocation in finish_spills.  */
<span class="lineNum">     209 </span>            : static regset_head changed_allocation_pseudos;
<span class="lineNum">     210 </span>            : 
<span class="lineNum">     211 </span>            : /* Used for communication between order_regs_for_reload and count_pseudo.
<span class="lineNum">     212 </span>            :    Used to avoid counting one pseudo twice.  */
<span class="lineNum">     213 </span>            : static regset_head pseudos_counted;
<span class="lineNum">     214 </span>            : 
<span class="lineNum">     215 </span>            : /* First uid used by insns created by reload in this function.
<span class="lineNum">     216 </span>            :    Used in find_equiv_reg.  */
<span class="lineNum">     217 </span>            : int reload_first_uid;
<span class="lineNum">     218 </span>            : 
<span class="lineNum">     219 </span>            : /* Flag set by local-alloc or global-alloc if anything is live in
<span class="lineNum">     220 </span>            :    a call-clobbered reg across calls.  */
<span class="lineNum">     221 </span>            : int caller_save_needed;
<span class="lineNum">     222 </span>            : 
<span class="lineNum">     223 </span>            : /* Set to 1 while reload_as_needed is operating.
<span class="lineNum">     224 </span>            :    Required by some machines to handle any generated moves differently.  */
<span class="lineNum">     225 </span>            : int reload_in_progress = 0;
<span class="lineNum">     226 </span>            : 
<span class="lineNum">     227 </span>            : /* This obstack is used for allocation of rtl during register elimination.
<span class="lineNum">     228 </span>            :    The allocated storage can be freed once find_reloads has processed the
<span class="lineNum">     229 </span>            :    insn.  */
<span class="lineNum">     230 </span>            : static struct obstack reload_obstack;
<span class="lineNum">     231 </span>            : 
<span class="lineNum">     232 </span>            : /* Points to the beginning of the reload_obstack.  All insn_chain structures
<span class="lineNum">     233 </span>            :    are allocated first.  */
<span class="lineNum">     234 </span>            : static char *reload_startobj;
<span class="lineNum">     235 </span>            : 
<span class="lineNum">     236 </span>            : /* The point after all insn_chain structures.  Used to quickly deallocate
<span class="lineNum">     237 </span>            :    memory allocated in copy_reloads during calculate_needs_all_insns.  */
<span class="lineNum">     238 </span>            : static char *reload_firstobj;
<span class="lineNum">     239 </span>            : 
<span class="lineNum">     240 </span>            : /* This points before all local rtl generated by register elimination.
<span class="lineNum">     241 </span>            :    Used to quickly free all memory after processing one insn.  */
<span class="lineNum">     242 </span>            : static char *reload_insn_firstobj;
<span class="lineNum">     243 </span>            : 
<span class="lineNum">     244 </span>            : /* List of insn_chain instructions, one for every insn that reload needs to
<span class="lineNum">     245 </span>            :    examine.  */
<span class="lineNum">     246 </span>            : struct insn_chain *reload_insn_chain;
<span class="lineNum">     247 </span>            : 
<span class="lineNum">     248 </span>            : /* TRUE if we potentially left dead insns in the insn stream and want to
<span class="lineNum">     249 </span>            :    run DCE immediately after reload, FALSE otherwise.  */
<span class="lineNum">     250 </span>            : static bool need_dce;
<span class="lineNum">     251 </span>            : 
<span class="lineNum">     252 </span>            : /* List of all insns needing reloads.  */
<span class="lineNum">     253 </span>            : static struct insn_chain *insns_need_reload;
<span class="lineNum">     254 </span>            : 
<span class="lineNum">     255 </span>            : /* This structure is used to record information about register eliminations.
<span class="lineNum">     256 </span>            :    Each array entry describes one possible way of eliminating a register
<span class="lineNum">     257 </span>            :    in favor of another.   If there is more than one way of eliminating a
<span class="lineNum">     258 </span>            :    particular register, the most preferred should be specified first.  */
<span class="lineNum">     259 </span>            : 
<span class="lineNum">     260 </span>            : struct elim_table
<span class="lineNum">     261 </span>            : {
<span class="lineNum">     262 </span>            :   int from;                     /* Register number to be eliminated.  */
<span class="lineNum">     263 </span>            :   int to;                       /* Register number used as replacement.  */
<span class="lineNum">     264 </span>            :   poly_int64_pod initial_offset; /* Initial difference between values.  */
<span class="lineNum">     265 </span>            :   int can_eliminate;            /* Nonzero if this elimination can be done.  */
<span class="lineNum">     266 </span>            :   int can_eliminate_previous;   /* Value returned by TARGET_CAN_ELIMINATE
<span class="lineNum">     267 </span>            :                                    target hook in previous scan over insns
<span class="lineNum">     268 </span>            :                                    made by reload.  */
<span class="lineNum">     269 </span>            :   poly_int64_pod offset;        /* Current offset between the two regs.  */
<span class="lineNum">     270 </span>            :   poly_int64_pod previous_offset; /* Offset at end of previous insn.  */
<span class="lineNum">     271 </span>            :   int ref_outside_mem;          /* &quot;to&quot; has been referenced outside a MEM.  */
<span class="lineNum">     272 </span>            :   rtx from_rtx;                 /* REG rtx for the register to be eliminated.
<span class="lineNum">     273 </span>            :                                    We cannot simply compare the number since
<span class="lineNum">     274 </span>            :                                    we might then spuriously replace a hard
<span class="lineNum">     275 </span>            :                                    register corresponding to a pseudo
<span class="lineNum">     276 </span>            :                                    assigned to the reg to be eliminated.  */
<span class="lineNum">     277 </span>            :   rtx to_rtx;                   /* REG rtx for the replacement.  */
<span class="lineNum">     278 </span>            : };
<span class="lineNum">     279 </span>            : 
<span class="lineNum">     280 </span>            : static struct elim_table *reg_eliminate = 0;
<span class="lineNum">     281 </span>            : 
<span class="lineNum">     282 </span>            : /* This is an intermediate structure to initialize the table.  It has
<span class="lineNum">     283 </span>            :    exactly the members provided by ELIMINABLE_REGS.  */
<span class="lineNum">     284 </span>            : static const struct elim_table_1
<span class="lineNum">     285 </span>            : {
<span class="lineNum">     286 </span>            :   const int from;
<span class="lineNum">     287 </span>            :   const int to;
<span class="lineNum">     288 </span>            : } reg_eliminate_1[] =
<span class="lineNum">     289 </span>            : 
<span class="lineNum">     290 </span>            :   ELIMINABLE_REGS;
<span class="lineNum">     291 </span>            : 
<span class="lineNum">     292 </span>            : #define NUM_ELIMINABLE_REGS ARRAY_SIZE (reg_eliminate_1)
<span class="lineNum">     293 </span>            : 
<span class="lineNum">     294 </span>            : /* Record the number of pending eliminations that have an offset not equal
<span class="lineNum">     295 </span>            :    to their initial offset.  If nonzero, we use a new copy of each
<span class="lineNum">     296 </span>            :    replacement result in any insns encountered.  */
<span class="lineNum">     297 </span>            : int num_not_at_initial_offset;
<span class="lineNum">     298 </span>            : 
<span class="lineNum">     299 </span>            : /* Count the number of registers that we may be able to eliminate.  */
<span class="lineNum">     300 </span>            : static int num_eliminable;
<span class="lineNum">     301 </span>            : /* And the number of registers that are equivalent to a constant that
<span class="lineNum">     302 </span>            :    can be eliminated to frame_pointer / arg_pointer + constant.  */
<span class="lineNum">     303 </span>            : static int num_eliminable_invariants;
<span class="lineNum">     304 </span>            : 
<span class="lineNum">     305 </span>            : /* For each label, we record the offset of each elimination.  If we reach
<span class="lineNum">     306 </span>            :    a label by more than one path and an offset differs, we cannot do the
<span class="lineNum">     307 </span>            :    elimination.  This information is indexed by the difference of the
<span class="lineNum">     308 </span>            :    number of the label and the first label number.  We can't offset the
<span class="lineNum">     309 </span>            :    pointer itself as this can cause problems on machines with segmented
<span class="lineNum">     310 </span>            :    memory.  The first table is an array of flags that records whether we
<span class="lineNum">     311 </span>            :    have yet encountered a label and the second table is an array of arrays,
<span class="lineNum">     312 </span>            :    one entry in the latter array for each elimination.  */
<span class="lineNum">     313 </span>            : 
<span class="lineNum">     314 </span>            : static int first_label_num;
<span class="lineNum">     315 </span>            : static char *offsets_known_at;
<span class="lineNum">     316 </span>            : static poly_int64_pod (*offsets_at)[NUM_ELIMINABLE_REGS];
<span class="lineNum">     317 </span>            : 
<span class="lineNum">     318 </span>            : vec&lt;reg_equivs_t, va_gc&gt; *reg_equivs;
<span class="lineNum">     319 </span>            : 
<span class="lineNum">     320 </span>            : /* Stack of addresses where an rtx has been changed.  We can undo the 
<span class="lineNum">     321 </span>            :    changes by popping items off the stack and restoring the original
<span class="lineNum">     322 </span>            :    value at each location. 
<span class="lineNum">     323 </span>            : 
<span class="lineNum">     324 </span>            :    We use this simplistic undo capability rather than copy_rtx as copy_rtx
<span class="lineNum">     325 </span>            :    will not make a deep copy of a normally sharable rtx, such as
<span class="lineNum">     326 </span>            :    (const (plus (symbol_ref) (const_int))).  If such an expression appears
<span class="lineNum">     327 </span>            :    as R1 in gen_reload_chain_without_interm_reg_p, then a shared
<span class="lineNum">     328 </span>            :    rtx expression would be changed.  See PR 42431.  */
<span class="lineNum">     329 </span>            : 
<span class="lineNum">     330 </span>            : typedef rtx *rtx_p;
<span class="lineNum">     331 </span>            : static vec&lt;rtx_p&gt; substitute_stack;
<span class="lineNum">     332 </span>            : 
<span class="lineNum">     333 </span>            : /* Number of labels in the current function.  */
<span class="lineNum">     334 </span>            : 
<span class="lineNum">     335 </span>            : static int num_labels;
<span class="lineNum">     336 </span>            : 
<span class="lineNum">     337 </span>            : static void replace_pseudos_in (rtx *, machine_mode, rtx);
<span class="lineNum">     338 </span>            : static void maybe_fix_stack_asms (void);
<span class="lineNum">     339 </span>            : static void copy_reloads (struct insn_chain *);
<span class="lineNum">     340 </span>            : static void calculate_needs_all_insns (int);
<span class="lineNum">     341 </span>            : static int find_reg (struct insn_chain *, int);
<span class="lineNum">     342 </span>            : static void find_reload_regs (struct insn_chain *);
<span class="lineNum">     343 </span>            : static void select_reload_regs (void);
<span class="lineNum">     344 </span>            : static void delete_caller_save_insns (void);
<span class="lineNum">     345 </span>            : 
<span class="lineNum">     346 </span>            : static void spill_failure (rtx_insn *, enum reg_class);
<span class="lineNum">     347 </span>            : static void count_spilled_pseudo (int, int, int);
<span class="lineNum">     348 </span>            : static void delete_dead_insn (rtx_insn *);
<span class="lineNum">     349 </span>            : static void alter_reg (int, int, bool);
<span class="lineNum">     350 </span>            : static void set_label_offsets (rtx, rtx_insn *, int);
<span class="lineNum">     351 </span>            : static void check_eliminable_occurrences (rtx);
<span class="lineNum">     352 </span>            : static void elimination_effects (rtx, machine_mode);
<span class="lineNum">     353 </span>            : static rtx eliminate_regs_1 (rtx, machine_mode, rtx, bool, bool);
<span class="lineNum">     354 </span>            : static int eliminate_regs_in_insn (rtx_insn *, int);
<span class="lineNum">     355 </span>            : static void update_eliminable_offsets (void);
<span class="lineNum">     356 </span>            : static void mark_not_eliminable (rtx, const_rtx, void *);
<span class="lineNum">     357 </span>            : static void set_initial_elim_offsets (void);
<span class="lineNum">     358 </span>            : static bool verify_initial_elim_offsets (void);
<span class="lineNum">     359 </span>            : static void set_initial_label_offsets (void);
<span class="lineNum">     360 </span>            : static void set_offsets_for_label (rtx_insn *);
<span class="lineNum">     361 </span>            : static void init_eliminable_invariants (rtx_insn *, bool);
<span class="lineNum">     362 </span>            : static void init_elim_table (void);
<span class="lineNum">     363 </span>            : static void free_reg_equiv (void);
<span class="lineNum">     364 </span>            : static void update_eliminables (HARD_REG_SET *);
<span class="lineNum">     365 </span>            : static bool update_eliminables_and_spill (void);
<span class="lineNum">     366 </span>            : static void elimination_costs_in_insn (rtx_insn *);
<span class="lineNum">     367 </span>            : static void spill_hard_reg (unsigned int, int);
<span class="lineNum">     368 </span>            : static int finish_spills (int);
<span class="lineNum">     369 </span>            : static void scan_paradoxical_subregs (rtx);
<span class="lineNum">     370 </span>            : static void count_pseudo (int);
<span class="lineNum">     371 </span>            : static void order_regs_for_reload (struct insn_chain *);
<span class="lineNum">     372 </span>            : static void reload_as_needed (int);
<span class="lineNum">     373 </span>            : static void forget_old_reloads_1 (rtx, const_rtx, void *);
<span class="lineNum">     374 </span>            : static void forget_marked_reloads (regset);
<span class="lineNum">     375 </span>            : static int reload_reg_class_lower (const void *, const void *);
<span class="lineNum">     376 </span>            : static void mark_reload_reg_in_use (unsigned int, int, enum reload_type,
<span class="lineNum">     377 </span>            :                                     machine_mode);
<span class="lineNum">     378 </span>            : static void clear_reload_reg_in_use (unsigned int, int, enum reload_type,
<span class="lineNum">     379 </span>            :                                      machine_mode);
<span class="lineNum">     380 </span>            : static int reload_reg_free_p (unsigned int, int, enum reload_type);
<span class="lineNum">     381 </span>            : static int reload_reg_free_for_value_p (int, int, int, enum reload_type,
<span class="lineNum">     382 </span>            :                                         rtx, rtx, int, int);
<span class="lineNum">     383 </span>            : static int free_for_value_p (int, machine_mode, int, enum reload_type,
<span class="lineNum">     384 </span>            :                              rtx, rtx, int, int);
<span class="lineNum">     385 </span>            : static int allocate_reload_reg (struct insn_chain *, int, int);
<span class="lineNum">     386 </span>            : static int conflicts_with_override (rtx);
<span class="lineNum">     387 </span>            : static void failed_reload (rtx_insn *, int);
<span class="lineNum">     388 </span>            : static int set_reload_reg (int, int);
<span class="lineNum">     389 </span>            : static void choose_reload_regs_init (struct insn_chain *, rtx *);
<span class="lineNum">     390 </span>            : static void choose_reload_regs (struct insn_chain *);
<span class="lineNum">     391 </span>            : static void emit_input_reload_insns (struct insn_chain *, struct reload *,
<span class="lineNum">     392 </span>            :                                      rtx, int);
<span class="lineNum">     393 </span>            : static void emit_output_reload_insns (struct insn_chain *, struct reload *,
<span class="lineNum">     394 </span>            :                                       int);
<span class="lineNum">     395 </span>            : static void do_input_reload (struct insn_chain *, struct reload *, int);
<span class="lineNum">     396 </span>            : static void do_output_reload (struct insn_chain *, struct reload *, int);
<span class="lineNum">     397 </span>            : static void emit_reload_insns (struct insn_chain *);
<span class="lineNum">     398 </span>            : static void delete_output_reload (rtx_insn *, int, int, rtx);
<span class="lineNum">     399 </span>            : static void delete_address_reloads (rtx_insn *, rtx_insn *);
<span class="lineNum">     400 </span>            : static void delete_address_reloads_1 (rtx_insn *, rtx, rtx_insn *);
<span class="lineNum">     401 </span>            : static void inc_for_reload (rtx, rtx, rtx, poly_int64);
<span class="lineNum">     402 </span>            : static void add_auto_inc_notes (rtx_insn *, rtx);
<span class="lineNum">     403 </span>            : static void substitute (rtx *, const_rtx, rtx);
<span class="lineNum">     404 </span>            : static bool gen_reload_chain_without_interm_reg_p (int, int);
<span class="lineNum">     405 </span>            : static int reloads_conflict (int, int);
<span class="lineNum">     406 </span>            : static rtx_insn *gen_reload (rtx, rtx, int, enum reload_type);
<span class="lineNum">     407 </span>            : static rtx_insn *emit_insn_if_valid_for_reload (rtx);
<span class="lineNum">     408 </span>            : 
<span class="lineNum">     409 </span>            : /* Initialize the reload pass.  This is called at the beginning of compilation
<span class="lineNum">     410 </span>            :    and may be called again if the target is reinitialized.  */
<a name="411"><span class="lineNum">     411 </span>            : </a>
<span class="lineNum">     412 </span>            : void
<span class="lineNum">     413 </span><span class="lineNoCov">          0 : init_reload (void)</span>
<span class="lineNum">     414 </span>            : {
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :   int i;</span>
<span class="lineNum">     416 </span>            : 
<span class="lineNum">     417 </span>            :   /* Often (MEM (REG n)) is still valid even if (REG n) is put on the stack.
<span class="lineNum">     418 </span>            :      Set spill_indirect_levels to the number of levels such addressing is
<span class="lineNum">     419 </span>            :      permitted, zero if it is not permitted at all.  */
<span class="lineNum">     420 </span>            : 
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :   rtx tem</span>
<span class="lineNum">     422 </span><span class="lineNoCov">          0 :     = gen_rtx_MEM (Pmode,</span>
<span class="lineNum">     423 </span><span class="lineNoCov">          0 :                    gen_rtx_PLUS (Pmode,</span>
<span class="lineNum">     424 </span>            :                                  gen_rtx_REG (Pmode,
<span class="lineNum">     425 </span>            :                                               LAST_VIRTUAL_REGISTER + 1),
<span class="lineNum">     426 </span><span class="lineNoCov">          0 :                                  gen_int_mode (4, Pmode)));</span>
<span class="lineNum">     427 </span><span class="lineNoCov">          0 :   spill_indirect_levels = 0;</span>
<span class="lineNum">     428 </span>            : 
<span class="lineNum">     429 </span><span class="lineNoCov">          0 :   while (memory_address_p (QImode, tem))</span>
<span class="lineNum">     430 </span>            :     {
<span class="lineNum">     431 </span><span class="lineNoCov">          0 :       spill_indirect_levels++;</span>
<span class="lineNum">     432 </span><span class="lineNoCov">          0 :       tem = gen_rtx_MEM (Pmode, tem);</span>
<span class="lineNum">     433 </span>            :     }
<span class="lineNum">     434 </span>            : 
<span class="lineNum">     435 </span>            :   /* See if indirect addressing is valid for (MEM (SYMBOL_REF ...)).  */
<span class="lineNum">     436 </span>            : 
<span class="lineNum">     437 </span><span class="lineNoCov">          0 :   tem = gen_rtx_MEM (Pmode, gen_rtx_SYMBOL_REF (Pmode, &quot;foo&quot;));</span>
<span class="lineNum">     438 </span><span class="lineNoCov">          0 :   indirect_symref_ok = memory_address_p (QImode, tem);</span>
<span class="lineNum">     439 </span>            : 
<span class="lineNum">     440 </span>            :   /* See if reg+reg is a valid (and offsettable) address.  */
<span class="lineNum">     441 </span>            : 
<span class="lineNum">     442 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; FIRST_PSEUDO_REGISTER; i++)</span>
<span class="lineNum">     443 </span>            :     {
<span class="lineNum">     444 </span><span class="lineNoCov">          0 :       tem = gen_rtx_PLUS (Pmode,</span>
<span class="lineNum">     445 </span>            :                           gen_rtx_REG (Pmode, HARD_FRAME_POINTER_REGNUM),
<span class="lineNum">     446 </span>            :                           gen_rtx_REG (Pmode, i));
<span class="lineNum">     447 </span>            : 
<span class="lineNum">     448 </span>            :       /* This way, we make sure that reg+reg is an offsettable address.  */
<span class="lineNum">     449 </span><span class="lineNoCov">          0 :       tem = plus_constant (Pmode, tem, 4);</span>
<span class="lineNum">     450 </span>            : 
<span class="lineNum">     451 </span><span class="lineNoCov">          0 :       for (int mode = 0; mode &lt; MAX_MACHINE_MODE; mode++)</span>
<span class="lineNum">     452 </span><span class="lineNoCov">          0 :         if (!double_reg_address_ok[mode]</span>
<span class="lineNum">     453 </span><span class="lineNoCov">          0 :             &amp;&amp; memory_address_p ((enum machine_mode)mode, tem))</span>
<span class="lineNum">     454 </span><span class="lineNoCov">          0 :           double_reg_address_ok[mode] = 1;</span>
<span class="lineNum">     455 </span>            :     }
<span class="lineNum">     456 </span>            : 
<span class="lineNum">     457 </span>            :   /* Initialize obstack for our rtl allocation.  */
<span class="lineNum">     458 </span><span class="lineNoCov">          0 :   if (reload_startobj == NULL)</span>
<span class="lineNum">     459 </span>            :     {
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :       gcc_obstack_init (&amp;reload_obstack);</span>
<span class="lineNum">     461 </span><span class="lineNoCov">          0 :       reload_startobj = XOBNEWVAR (&amp;reload_obstack, char, 0);</span>
<span class="lineNum">     462 </span>            :     }
<span class="lineNum">     463 </span>            : 
<span class="lineNum">     464 </span><span class="lineNoCov">          0 :   INIT_REG_SET (&amp;spilled_pseudos);</span>
<span class="lineNum">     465 </span><span class="lineNoCov">          0 :   INIT_REG_SET (&amp;changed_allocation_pseudos);</span>
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :   INIT_REG_SET (&amp;pseudos_counted);</span>
<span class="lineNum">     467 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     468 </span>            : 
<span class="lineNum">     469 </span>            : /* List of insn chains that are currently unused.  */
<span class="lineNum">     470 </span>            : static struct insn_chain *unused_insn_chains = 0;
<span class="lineNum">     471 </span>            : 
<a name="472"><span class="lineNum">     472 </span>            : /* Allocate an empty insn_chain structure.  */</a>
<span class="lineNum">     473 </span>            : struct insn_chain *
<span class="lineNum">     474 </span><span class="lineNoCov">          0 : new_insn_chain (void)</span>
<span class="lineNum">     475 </span>            : {
<span class="lineNum">     476 </span><span class="lineNoCov">          0 :   struct insn_chain *c;</span>
<span class="lineNum">     477 </span>            : 
<span class="lineNum">     478 </span><span class="lineNoCov">          0 :   if (unused_insn_chains == 0)</span>
<span class="lineNum">     479 </span>            :     {
<span class="lineNum">     480 </span><span class="lineNoCov">          0 :       c = XOBNEW (&amp;reload_obstack, struct insn_chain);</span>
<span class="lineNum">     481 </span><span class="lineNoCov">          0 :       INIT_REG_SET (&amp;c-&gt;live_throughout);</span>
<span class="lineNum">     482 </span><span class="lineNoCov">          0 :       INIT_REG_SET (&amp;c-&gt;dead_or_set);</span>
<span class="lineNum">     483 </span>            :     }
<span class="lineNum">     484 </span>            :   else
<span class="lineNum">     485 </span>            :     {
<span class="lineNum">     486 </span><span class="lineNoCov">          0 :       c = unused_insn_chains;</span>
<span class="lineNum">     487 </span><span class="lineNoCov">          0 :       unused_insn_chains = c-&gt;next;</span>
<span class="lineNum">     488 </span>            :     }
<span class="lineNum">     489 </span><span class="lineNoCov">          0 :   c-&gt;is_caller_save_insn = 0;</span>
<span class="lineNum">     490 </span><span class="lineNoCov">          0 :   c-&gt;need_operand_change = 0;</span>
<span class="lineNum">     491 </span><span class="lineNoCov">          0 :   c-&gt;need_reload = 0;</span>
<span class="lineNum">     492 </span><span class="lineNoCov">          0 :   c-&gt;need_elim = 0;</span>
<span class="lineNum">     493 </span><span class="lineNoCov">          0 :   return c;</span>
<span class="lineNum">     494 </span>            : }
<span class="lineNum">     495 </span>            : 
<span class="lineNum">     496 </span>            : /* Small utility function to set all regs in hard reg set TO which are
<span class="lineNum">     497 </span>            :    allocated to pseudos in regset FROM.  */
<a name="498"><span class="lineNum">     498 </span>            : </a>
<span class="lineNum">     499 </span>            : void
<span class="lineNum">     500 </span><span class="lineCov">    2793433 : compute_use_by_pseudos (HARD_REG_SET *to, regset from)</span>
<span class="lineNum">     501 </span>            : {
<span class="lineNum">     502 </span><span class="lineCov">    2793433 :   unsigned int regno;</span>
<span class="lineNum">     503 </span><span class="lineCov">    2793433 :   reg_set_iterator rsi;</span>
<span class="lineNum">     504 </span>            : 
<span class="lineNum">     505 </span><span class="lineCov">    2793433 :   EXECUTE_IF_SET_IN_REG_SET (from, FIRST_PSEUDO_REGISTER, regno, rsi)</span>
<span class="lineNum">     506 </span>            :     {
<span class="lineNum">     507 </span><span class="lineNoCov">          0 :       int r = reg_renumber[regno];</span>
<span class="lineNum">     508 </span>            : 
<span class="lineNum">     509 </span><span class="lineNoCov">          0 :       if (r &lt; 0)</span>
<span class="lineNum">     510 </span>            :         {
<span class="lineNum">     511 </span>            :           /* reload_combine uses the information from DF_LIVE_IN,
<span class="lineNum">     512 </span>            :              which might still contain registers that have not
<span class="lineNum">     513 </span>            :              actually been allocated since they have an
<span class="lineNum">     514 </span>            :              equivalence.  */
<span class="lineNum">     515 </span><span class="lineNoCov">          0 :           gcc_assert (ira_conflicts_p || reload_completed);</span>
<span class="lineNum">     516 </span>            :         }
<span class="lineNum">     517 </span>            :       else
<span class="lineNum">     518 </span><span class="lineNoCov">          0 :         add_to_hard_reg_set (to, PSEUDO_REGNO_MODE (regno), r);</span>
<span class="lineNum">     519 </span>            :     }
<span class="lineNum">     520 </span><span class="lineCov">    2793433 : }</span>
<span class="lineNum">     521 </span>            : 
<span class="lineNum">     522 </span>            : /* Replace all pseudos found in LOC with their corresponding
<span class="lineNum">     523 </span>            :    equivalences.  */
<a name="524"><span class="lineNum">     524 </span>            : </a>
<span class="lineNum">     525 </span>            : static void
<span class="lineNum">     526 </span><span class="lineNoCov">          0 : replace_pseudos_in (rtx *loc, machine_mode mem_mode, rtx usage)</span>
<span class="lineNum">     527 </span>            : {
<span class="lineNum">     528 </span><span class="lineNoCov">          0 :   rtx x = *loc;</span>
<span class="lineNum">     529 </span><span class="lineNoCov">          0 :   enum rtx_code code;</span>
<span class="lineNum">     530 </span><span class="lineNoCov">          0 :   const char *fmt;</span>
<span class="lineNum">     531 </span><span class="lineNoCov">          0 :   int i, j;</span>
<span class="lineNum">     532 </span>            : 
<span class="lineNum">     533 </span><span class="lineNoCov">          0 :   if (! x)</span>
<span class="lineNum">     534 </span>            :     return;
<span class="lineNum">     535 </span>            : 
<span class="lineNum">     536 </span><span class="lineNoCov">          0 :   code = GET_CODE (x);</span>
<span class="lineNum">     537 </span><span class="lineNoCov">          0 :   if (code == REG)</span>
<span class="lineNum">     538 </span>            :     {
<span class="lineNum">     539 </span><span class="lineNoCov">          0 :       unsigned int regno = REGNO (x);</span>
<span class="lineNum">     540 </span>            : 
<span class="lineNum">     541 </span><span class="lineNoCov">          0 :       if (regno &lt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">     542 </span>            :         return;
<span class="lineNum">     543 </span>            : 
<span class="lineNum">     544 </span><span class="lineNoCov">          0 :       x = eliminate_regs_1 (x, mem_mode, usage, true, false);</span>
<span class="lineNum">     545 </span><span class="lineNoCov">          0 :       if (x != *loc)</span>
<span class="lineNum">     546 </span>            :         {
<span class="lineNum">     547 </span><span class="lineNoCov">          0 :           *loc = x;</span>
<span class="lineNum">     548 </span><span class="lineNoCov">          0 :           replace_pseudos_in (loc, mem_mode, usage);</span>
<span class="lineNum">     549 </span><span class="lineNoCov">          0 :           return;</span>
<span class="lineNum">     550 </span>            :         }
<span class="lineNum">     551 </span>            : 
<span class="lineNum">     552 </span><span class="lineNoCov">          0 :       if (reg_equiv_constant (regno))</span>
<span class="lineNum">     553 </span><span class="lineNoCov">          0 :         *loc = reg_equiv_constant (regno);</span>
<span class="lineNum">     554 </span><span class="lineNoCov">          0 :       else if (reg_equiv_invariant (regno))</span>
<span class="lineNum">     555 </span><span class="lineNoCov">          0 :         *loc = reg_equiv_invariant (regno);</span>
<span class="lineNum">     556 </span><span class="lineNoCov">          0 :       else if (reg_equiv_mem (regno))</span>
<span class="lineNum">     557 </span><span class="lineNoCov">          0 :         *loc = reg_equiv_mem (regno);</span>
<span class="lineNum">     558 </span><span class="lineNoCov">          0 :       else if (reg_equiv_address (regno))</span>
<span class="lineNum">     559 </span><span class="lineNoCov">          0 :         *loc = gen_rtx_MEM (GET_MODE (x), reg_equiv_address (regno));</span>
<span class="lineNum">     560 </span>            :       else
<span class="lineNum">     561 </span>            :         {
<span class="lineNum">     562 </span><span class="lineNoCov">          0 :           gcc_assert (!REG_P (regno_reg_rtx[regno])</span>
<span class="lineNum">     563 </span>            :                       || REGNO (regno_reg_rtx[regno]) != regno);
<span class="lineNum">     564 </span><span class="lineNoCov">          0 :           *loc = regno_reg_rtx[regno];</span>
<span class="lineNum">     565 </span>            :         }
<span class="lineNum">     566 </span>            : 
<span class="lineNum">     567 </span><span class="lineNoCov">          0 :       return;</span>
<span class="lineNum">     568 </span>            :     }
<span class="lineNum">     569 </span><span class="lineNoCov">          0 :   else if (code == MEM)</span>
<span class="lineNum">     570 </span>            :     {
<span class="lineNum">     571 </span><span class="lineNoCov">          0 :       replace_pseudos_in (&amp; XEXP (x, 0), GET_MODE (x), usage);</span>
<span class="lineNum">     572 </span><span class="lineNoCov">          0 :       return;</span>
<span class="lineNum">     573 </span>            :     }
<span class="lineNum">     574 </span>            : 
<span class="lineNum">     575 </span>            :   /* Process each of our operands recursively.  */
<span class="lineNum">     576 </span><span class="lineNoCov">          0 :   fmt = GET_RTX_FORMAT (code);</span>
<span class="lineNum">     577 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; GET_RTX_LENGTH (code); i++, fmt++)</span>
<span class="lineNum">     578 </span><span class="lineNoCov">          0 :     if (*fmt == 'e')</span>
<span class="lineNum">     579 </span><span class="lineNoCov">          0 :       replace_pseudos_in (&amp;XEXP (x, i), mem_mode, usage);</span>
<span class="lineNum">     580 </span><span class="lineNoCov">          0 :     else if (*fmt == 'E')</span>
<span class="lineNum">     581 </span><span class="lineNoCov">          0 :       for (j = 0; j &lt; XVECLEN (x, i); j++)</span>
<span class="lineNum">     582 </span><span class="lineNoCov">          0 :         replace_pseudos_in (&amp; XVECEXP (x, i, j), mem_mode, usage);</span>
<span class="lineNum">     583 </span>            : }
<span class="lineNum">     584 </span>            : 
<span class="lineNum">     585 </span>            : /* Determine if the current function has an exception receiver block
<span class="lineNum">     586 </span>            :    that reaches the exit block via non-exceptional edges  */
<a name="587"><span class="lineNum">     587 </span>            : </a>
<span class="lineNum">     588 </span>            : static bool
<span class="lineNum">     589 </span><span class="lineNoCov">          0 : has_nonexceptional_receiver (void)</span>
<span class="lineNum">     590 </span>            : {
<span class="lineNum">     591 </span><span class="lineNoCov">          0 :   edge e;</span>
<span class="lineNum">     592 </span><span class="lineNoCov">          0 :   edge_iterator ei;</span>
<span class="lineNum">     593 </span><span class="lineNoCov">          0 :   basic_block *tos, *worklist, bb;</span>
<span class="lineNum">     594 </span>            : 
<span class="lineNum">     595 </span>            :   /* If we're not optimizing, then just err on the safe side.  */
<span class="lineNum">     596 </span><span class="lineNoCov">          0 :   if (!optimize)</span>
<span class="lineNum">     597 </span>            :     return true;
<span class="lineNum">     598 </span>            : 
<span class="lineNum">     599 </span>            :   /* First determine which blocks can reach exit via normal paths.  */
<span class="lineNum">     600 </span><span class="lineNoCov">          0 :   tos = worklist = XNEWVEC (basic_block, n_basic_blocks_for_fn (cfun) + 1);</span>
<span class="lineNum">     601 </span>            : 
<span class="lineNum">     602 </span><span class="lineNoCov">          0 :   FOR_EACH_BB_FN (bb, cfun)</span>
<span class="lineNum">     603 </span><span class="lineNoCov">          0 :     bb-&gt;flags &amp;= ~BB_REACHABLE;</span>
<span class="lineNum">     604 </span>            : 
<span class="lineNum">     605 </span>            :   /* Place the exit block on our worklist.  */
<span class="lineNum">     606 </span><span class="lineNoCov">          0 :   EXIT_BLOCK_PTR_FOR_FN (cfun)-&gt;flags |= BB_REACHABLE;</span>
<span class="lineNum">     607 </span><span class="lineNoCov">          0 :   *tos++ = EXIT_BLOCK_PTR_FOR_FN (cfun);</span>
<span class="lineNum">     608 </span>            : 
<span class="lineNum">     609 </span>            :   /* Iterate: find everything reachable from what we've already seen.  */
<span class="lineNum">     610 </span><span class="lineNoCov">          0 :   while (tos != worklist)</span>
<span class="lineNum">     611 </span>            :     {
<span class="lineNum">     612 </span><span class="lineNoCov">          0 :       bb = *--tos;</span>
<span class="lineNum">     613 </span>            : 
<span class="lineNum">     614 </span><span class="lineNoCov">          0 :       FOR_EACH_EDGE (e, ei, bb-&gt;preds)</span>
<span class="lineNum">     615 </span><span class="lineNoCov">          0 :         if (!(e-&gt;flags &amp; EDGE_ABNORMAL))</span>
<span class="lineNum">     616 </span>            :           {
<span class="lineNum">     617 </span><span class="lineNoCov">          0 :             basic_block src = e-&gt;src;</span>
<span class="lineNum">     618 </span>            : 
<span class="lineNum">     619 </span><span class="lineNoCov">          0 :             if (!(src-&gt;flags &amp; BB_REACHABLE))</span>
<span class="lineNum">     620 </span>            :               {
<span class="lineNum">     621 </span><span class="lineNoCov">          0 :                 src-&gt;flags |= BB_REACHABLE;</span>
<span class="lineNum">     622 </span><span class="lineNoCov">          0 :                 *tos++ = src;</span>
<span class="lineNum">     623 </span>            :               }
<span class="lineNum">     624 </span>            :           }
<span class="lineNum">     625 </span>            :     }
<span class="lineNum">     626 </span><span class="lineNoCov">          0 :   free (worklist);</span>
<span class="lineNum">     627 </span>            : 
<span class="lineNum">     628 </span>            :   /* Now see if there's a reachable block with an exceptional incoming
<span class="lineNum">     629 </span>            :      edge.  */
<span class="lineNum">     630 </span><span class="lineNoCov">          0 :   FOR_EACH_BB_FN (bb, cfun)</span>
<span class="lineNum">     631 </span><span class="lineNoCov">          0 :     if (bb-&gt;flags &amp; BB_REACHABLE &amp;&amp; bb_has_abnormal_pred (bb))</span>
<span class="lineNum">     632 </span>            :       return true;
<span class="lineNum">     633 </span>            : 
<span class="lineNum">     634 </span>            :   /* No exceptional block reached exit unexceptionally.  */
<span class="lineNum">     635 </span>            :   return false;
<span class="lineNum">     636 </span>            : }
<span class="lineNum">     637 </span>            : 
<span class="lineNum">     638 </span>            : /* Grow (or allocate) the REG_EQUIVS array from its current size (which may be
<span class="lineNum">     639 </span>            :    zero elements) to MAX_REG_NUM elements.
<span class="lineNum">     640 </span>            : 
<a name="641"><span class="lineNum">     641 </span>            :    Initialize all new fields to NULL and update REG_EQUIVS_SIZE.  */</a>
<span class="lineNum">     642 </span>            : void
<span class="lineNum">     643 </span><span class="lineCov">    2358937 : grow_reg_equivs (void)</span>
<span class="lineNum">     644 </span>            : {
<span class="lineNum">     645 </span><span class="lineCov">    2358937 :   int old_size = vec_safe_length (reg_equivs);</span>
<span class="lineNum">     646 </span><span class="lineCov">    2358937 :   int max_regno = max_reg_num ();</span>
<span class="lineNum">     647 </span><span class="lineCov">    2358937 :   int i;</span>
<span class="lineNum">     648 </span><span class="lineCov">    2358937 :   reg_equivs_t ze;</span>
<span class="lineNum">     649 </span>            : 
<span class="lineNum">     650 </span><span class="lineCov">    2358937 :   memset (&amp;ze, 0, sizeof (reg_equivs_t));</span>
<span class="lineNum">     651 </span><span class="lineCov">    2358937 :   vec_safe_reserve (reg_equivs, max_regno);</span>
<span class="lineNum">     652 </span><span class="lineCov">  101211102 :   for (i = old_size; i &lt; max_regno; i++)</span>
<span class="lineNum">     653 </span><span class="lineCov">   98852165 :     reg_equivs-&gt;quick_insert (i, ze);</span>
<span class="lineNum">     654 </span><span class="lineCov">    2358937 : }</span>
<span class="lineNum">     655 </span>            : 
<span class="lineNum">     656 </span>            : 
<span class="lineNum">     657 </span>            : /* Global variables used by reload and its subroutines.  */
<span class="lineNum">     658 </span>            : 
<span class="lineNum">     659 </span>            : /* The current basic block while in calculate_elim_costs_all_insns.  */
<span class="lineNum">     660 </span>            : static basic_block elim_bb;
<span class="lineNum">     661 </span>            : 
<span class="lineNum">     662 </span>            : /* Set during calculate_needs if an insn needs register elimination.  */
<span class="lineNum">     663 </span>            : static int something_needs_elimination;
<span class="lineNum">     664 </span>            : /* Set during calculate_needs if an insn needs an operand changed.  */
<span class="lineNum">     665 </span>            : static int something_needs_operands_changed;
<span class="lineNum">     666 </span>            : /* Set by alter_regs if we spilled a register to the stack.  */
<span class="lineNum">     667 </span>            : static bool something_was_spilled;
<span class="lineNum">     668 </span>            : 
<span class="lineNum">     669 </span>            : /* Nonzero means we couldn't get enough spill regs.  */
<span class="lineNum">     670 </span>            : static int failure;
<span class="lineNum">     671 </span>            : 
<span class="lineNum">     672 </span>            : /* Temporary array of pseudo-register number.  */
<span class="lineNum">     673 </span>            : static int *temp_pseudo_reg_arr;
<span class="lineNum">     674 </span>            : 
<span class="lineNum">     675 </span>            : /* If a pseudo has no hard reg, delete the insns that made the equivalence.
<span class="lineNum">     676 </span>            :    If that insn didn't set the register (i.e., it copied the register to
<span class="lineNum">     677 </span>            :    memory), just delete that insn instead of the equivalencing insn plus
<span class="lineNum">     678 </span>            :    anything now dead.  If we call delete_dead_insn on that insn, we may
<span class="lineNum">     679 </span>            :    delete the insn that actually sets the register if the register dies
<a name="680"><span class="lineNum">     680 </span>            :    there and that is incorrect.  */</a>
<span class="lineNum">     681 </span>            : static void
<span class="lineNum">     682 </span><span class="lineNoCov">          0 : remove_init_insns ()</span>
<span class="lineNum">     683 </span>            : {
<span class="lineNum">     684 </span><span class="lineNoCov">          0 :   for (int i = FIRST_PSEUDO_REGISTER; i &lt; max_regno; i++)</span>
<span class="lineNum">     685 </span>            :     {
<span class="lineNum">     686 </span><span class="lineNoCov">          0 :       if (reg_renumber[i] &lt; 0 &amp;&amp; reg_equiv_init (i) != 0)</span>
<span class="lineNum">     687 </span>            :         {
<span class="lineNum">     688 </span>            :           rtx list;
<span class="lineNum">     689 </span><span class="lineNoCov">          0 :           for (list = reg_equiv_init (i); list; list = XEXP (list, 1))</span>
<span class="lineNum">     690 </span>            :             {
<span class="lineNum">     691 </span><span class="lineNoCov">          0 :               rtx_insn *equiv_insn = as_a &lt;rtx_insn *&gt; (XEXP (list, 0));</span>
<span class="lineNum">     692 </span>            : 
<span class="lineNum">     693 </span>            :               /* If we already deleted the insn or if it may trap, we can't
<span class="lineNum">     694 </span>            :                  delete it.  The latter case shouldn't happen, but can
<span class="lineNum">     695 </span>            :                  if an insn has a variable address, gets a REG_EH_REGION
<span class="lineNum">     696 </span>            :                  note added to it, and then gets converted into a load
<span class="lineNum">     697 </span>            :                  from a constant address.  */
<span class="lineNum">     698 </span><span class="lineNoCov">          0 :               if (NOTE_P (equiv_insn)</span>
<span class="lineNum">     699 </span><span class="lineNoCov">          0 :                   || can_throw_internal (equiv_insn))</span>
<span class="lineNum">     700 </span>            :                 ;
<span class="lineNum">     701 </span><span class="lineNoCov">          0 :               else if (reg_set_p (regno_reg_rtx[i], PATTERN (equiv_insn)))</span>
<span class="lineNum">     702 </span><span class="lineNoCov">          0 :                 delete_dead_insn (equiv_insn);</span>
<span class="lineNum">     703 </span>            :               else
<span class="lineNum">     704 </span><span class="lineNoCov">          0 :                 SET_INSN_DELETED (equiv_insn);</span>
<span class="lineNum">     705 </span>            :             }
<span class="lineNum">     706 </span>            :         }
<span class="lineNum">     707 </span>            :     }
<span class="lineNum">     708 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     709 </span>            : 
<a name="710"><span class="lineNum">     710 </span>            : /* Return true if remove_init_insns will delete INSN.  */</a>
<span class="lineNum">     711 </span>            : static bool
<span class="lineNum">     712 </span><span class="lineNoCov">          0 : will_delete_init_insn_p (rtx_insn *insn)</span>
<span class="lineNum">     713 </span>            : {
<span class="lineNum">     714 </span><span class="lineNoCov">          0 :   rtx set = single_set (insn);</span>
<span class="lineNum">     715 </span><span class="lineNoCov">          0 :   if (!set || !REG_P (SET_DEST (set)))</span>
<span class="lineNum">     716 </span>            :     return false;
<span class="lineNum">     717 </span><span class="lineNoCov">          0 :   unsigned regno = REGNO (SET_DEST (set));</span>
<span class="lineNum">     718 </span>            : 
<span class="lineNum">     719 </span><span class="lineNoCov">          0 :   if (can_throw_internal (insn))</span>
<span class="lineNum">     720 </span>            :     return false;
<span class="lineNum">     721 </span>            : 
<span class="lineNum">     722 </span><span class="lineNoCov">          0 :   if (regno &lt; FIRST_PSEUDO_REGISTER || reg_renumber[regno] &gt;= 0)</span>
<span class="lineNum">     723 </span>            :     return false;
<span class="lineNum">     724 </span>            : 
<span class="lineNum">     725 </span><span class="lineNoCov">          0 :   for (rtx list = reg_equiv_init (regno); list; list = XEXP (list, 1))</span>
<span class="lineNum">     726 </span>            :     {
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :       rtx equiv_insn = XEXP (list, 0);</span>
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :       if (equiv_insn == insn)</span>
<span class="lineNum">     729 </span>            :         return true;
<span class="lineNum">     730 </span>            :     }
<span class="lineNum">     731 </span>            :   return false;
<span class="lineNum">     732 </span>            : }
<span class="lineNum">     733 </span>            : 
<span class="lineNum">     734 </span>            : /* Main entry point for the reload pass.
<span class="lineNum">     735 </span>            : 
<span class="lineNum">     736 </span>            :    FIRST is the first insn of the function being compiled.
<span class="lineNum">     737 </span>            : 
<span class="lineNum">     738 </span>            :    GLOBAL nonzero means we were called from global_alloc
<span class="lineNum">     739 </span>            :    and should attempt to reallocate any pseudoregs that we
<span class="lineNum">     740 </span>            :    displace from hard regs we will use for reloads.
<span class="lineNum">     741 </span>            :    If GLOBAL is zero, we do not have enough information to do that,
<span class="lineNum">     742 </span>            :    so any pseudo reg that is spilled must go to the stack.
<span class="lineNum">     743 </span>            : 
<span class="lineNum">     744 </span>            :    Return value is TRUE if reload likely left dead insns in the
<span class="lineNum">     745 </span>            :    stream and a DCE pass should be run to elimiante them.  Else the
<span class="lineNum">     746 </span>            :    return value is FALSE.  */
<a name="747"><span class="lineNum">     747 </span>            : </a>
<span class="lineNum">     748 </span>            : bool
<span class="lineNum">     749 </span><span class="lineNoCov">          0 : reload (rtx_insn *first, int global)</span>
<span class="lineNum">     750 </span>            : {
<span class="lineNum">     751 </span><span class="lineNoCov">          0 :   int i, n;</span>
<span class="lineNum">     752 </span><span class="lineNoCov">          0 :   rtx_insn *insn;</span>
<span class="lineNum">     753 </span><span class="lineNoCov">          0 :   struct elim_table *ep;</span>
<span class="lineNum">     754 </span><span class="lineNoCov">          0 :   basic_block bb;</span>
<span class="lineNum">     755 </span><span class="lineNoCov">          0 :   bool inserted;</span>
<span class="lineNum">     756 </span>            : 
<span class="lineNum">     757 </span>            :   /* Make sure even insns with volatile mem refs are recognizable.  */
<span class="lineNum">     758 </span><span class="lineNoCov">          0 :   init_recog ();</span>
<span class="lineNum">     759 </span>            : 
<span class="lineNum">     760 </span><span class="lineNoCov">          0 :   failure = 0;</span>
<span class="lineNum">     761 </span>            : 
<span class="lineNum">     762 </span><span class="lineNoCov">          0 :   reload_firstobj = XOBNEWVAR (&amp;reload_obstack, char, 0);</span>
<span class="lineNum">     763 </span>            : 
<span class="lineNum">     764 </span>            :   /* Make sure that the last insn in the chain
<span class="lineNum">     765 </span>            :      is not something that needs reloading.  */
<span class="lineNum">     766 </span><span class="lineNoCov">          0 :   emit_note (NOTE_INSN_DELETED);</span>
<span class="lineNum">     767 </span>            : 
<span class="lineNum">     768 </span>            :   /* Enable find_equiv_reg to distinguish insns made by reload.  */
<span class="lineNum">     769 </span><span class="lineNoCov">          0 :   reload_first_uid = get_max_uid ();</span>
<span class="lineNum">     770 </span>            : 
<span class="lineNum">     771 </span>            :   /* Initialize the secondary memory table.  */
<span class="lineNum">     772 </span><span class="lineNoCov">          0 :   clear_secondary_mem ();</span>
<span class="lineNum">     773 </span>            : 
<span class="lineNum">     774 </span>            :   /* We don't have a stack slot for any spill reg yet.  */
<span class="lineNum">     775 </span><span class="lineNoCov">          0 :   memset (spill_stack_slot, 0, sizeof spill_stack_slot);</span>
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :   memset (spill_stack_slot_width, 0, sizeof spill_stack_slot_width);</span>
<span class="lineNum">     777 </span>            : 
<span class="lineNum">     778 </span>            :   /* Initialize the save area information for caller-save, in case some
<span class="lineNum">     779 </span>            :      are needed.  */
<span class="lineNum">     780 </span><span class="lineNoCov">          0 :   init_save_areas ();</span>
<span class="lineNum">     781 </span>            : 
<span class="lineNum">     782 </span>            :   /* Compute which hard registers are now in use
<span class="lineNum">     783 </span>            :      as homes for pseudo registers.
<span class="lineNum">     784 </span>            :      This is done here rather than (eg) in global_alloc
<span class="lineNum">     785 </span>            :      because this point is reached even if not optimizing.  */
<span class="lineNum">     786 </span><span class="lineNoCov">          0 :   for (i = FIRST_PSEUDO_REGISTER; i &lt; max_regno; i++)</span>
<span class="lineNum">     787 </span><span class="lineNoCov">          0 :     mark_home_live (i);</span>
<span class="lineNum">     788 </span>            : 
<span class="lineNum">     789 </span>            :   /* A function that has a nonlocal label that can reach the exit
<span class="lineNum">     790 </span>            :      block via non-exceptional paths must save all call-saved
<span class="lineNum">     791 </span>            :      registers.  */
<span class="lineNum">     792 </span><span class="lineNoCov">          0 :   if (cfun-&gt;has_nonlocal_label</span>
<span class="lineNum">     793 </span><span class="lineNoCov">          0 :       &amp;&amp; has_nonexceptional_receiver ())</span>
<span class="lineNum">     794 </span><span class="lineNoCov">          0 :     crtl-&gt;saves_all_registers = 1;</span>
<span class="lineNum">     795 </span>            : 
<span class="lineNum">     796 </span><span class="lineNoCov">          0 :   if (crtl-&gt;saves_all_registers)</span>
<span class="lineNum">     797 </span><span class="lineNoCov">          0 :     for (i = 0; i &lt; FIRST_PSEUDO_REGISTER; i++)</span>
<span class="lineNum">     798 </span><span class="lineNoCov">          0 :       if (! call_used_regs[i] &amp;&amp; ! fixed_regs[i] &amp;&amp; ! LOCAL_REGNO (i))</span>
<span class="lineNum">     799 </span><span class="lineNoCov">          0 :         df_set_regs_ever_live (i, true);</span>
<span class="lineNum">     800 </span>            : 
<span class="lineNum">     801 </span>            :   /* Find all the pseudo registers that didn't get hard regs
<span class="lineNum">     802 </span>            :      but do have known equivalent constants or memory slots.
<span class="lineNum">     803 </span>            :      These include parameters (known equivalent to parameter slots)
<span class="lineNum">     804 </span>            :      and cse'd or loop-moved constant memory addresses.
<span class="lineNum">     805 </span>            : 
<span class="lineNum">     806 </span>            :      Record constant equivalents in reg_equiv_constant
<span class="lineNum">     807 </span>            :      so they will be substituted by find_reloads.
<span class="lineNum">     808 </span>            :      Record memory equivalents in reg_mem_equiv so they can
<span class="lineNum">     809 </span>            :      be substituted eventually by altering the REG-rtx's.  */
<span class="lineNum">     810 </span>            : 
<span class="lineNum">     811 </span><span class="lineNoCov">          0 :   grow_reg_equivs ();</span>
<span class="lineNum">     812 </span><span class="lineNoCov">          0 :   reg_old_renumber = XCNEWVEC (short, max_regno);</span>
<span class="lineNum">     813 </span><span class="lineNoCov">          0 :   memcpy (reg_old_renumber, reg_renumber, max_regno * sizeof (short));</span>
<span class="lineNum">     814 </span><span class="lineNoCov">          0 :   pseudo_forbidden_regs = XNEWVEC (HARD_REG_SET, max_regno);</span>
<span class="lineNum">     815 </span><span class="lineNoCov">          0 :   pseudo_previous_regs = XCNEWVEC (HARD_REG_SET, max_regno);</span>
<span class="lineNum">     816 </span>            : 
<span class="lineNum">     817 </span><span class="lineNoCov">          0 :   CLEAR_HARD_REG_SET (bad_spill_regs_global);</span>
<span class="lineNum">     818 </span>            : 
<span class="lineNum">     819 </span><span class="lineNoCov">          0 :   init_eliminable_invariants (first, true);</span>
<span class="lineNum">     820 </span><span class="lineNoCov">          0 :   init_elim_table ();</span>
<span class="lineNum">     821 </span>            : 
<span class="lineNum">     822 </span>            :   /* Alter each pseudo-reg rtx to contain its hard reg number.  Assign
<span class="lineNum">     823 </span>            :      stack slots to the pseudos that lack hard regs or equivalents.
<span class="lineNum">     824 </span>            :      Do not touch virtual registers.  */
<span class="lineNum">     825 </span>            : 
<span class="lineNum">     826 </span><span class="lineNoCov">          0 :   temp_pseudo_reg_arr = XNEWVEC (int, max_regno - LAST_VIRTUAL_REGISTER - 1);</span>
<span class="lineNum">     827 </span><span class="lineNoCov">          0 :   for (n = 0, i = LAST_VIRTUAL_REGISTER + 1; i &lt; max_regno; i++)</span>
<span class="lineNum">     828 </span><span class="lineNoCov">          0 :     temp_pseudo_reg_arr[n++] = i;</span>
<span class="lineNum">     829 </span>            : 
<span class="lineNum">     830 </span><span class="lineNoCov">          0 :   if (ira_conflicts_p)</span>
<span class="lineNum">     831 </span>            :     /* Ask IRA to order pseudo-registers for better stack slot
<span class="lineNum">     832 </span>            :        sharing.  */
<span class="lineNum">     833 </span><span class="lineNoCov">          0 :     ira_sort_regnos_for_alter_reg (temp_pseudo_reg_arr, n, reg_max_ref_mode);</span>
<span class="lineNum">     834 </span>            : 
<span class="lineNum">     835 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; n; i++)</span>
<span class="lineNum">     836 </span><span class="lineNoCov">          0 :     alter_reg (temp_pseudo_reg_arr[i], -1, false);</span>
<span class="lineNum">     837 </span>            : 
<span class="lineNum">     838 </span>            :   /* If we have some registers we think can be eliminated, scan all insns to
<span class="lineNum">     839 </span>            :      see if there is an insn that sets one of these registers to something
<span class="lineNum">     840 </span>            :      other than itself plus a constant.  If so, the register cannot be
<span class="lineNum">     841 </span>            :      eliminated.  Doing this scan here eliminates an extra pass through the
<span class="lineNum">     842 </span>            :      main reload loop in the most common case where register elimination
<span class="lineNum">     843 </span>            :      cannot be done.  */
<span class="lineNum">     844 </span><span class="lineNoCov">          0 :   for (insn = first; insn &amp;&amp; num_eliminable; insn = NEXT_INSN (insn))</span>
<span class="lineNum">     845 </span><span class="lineNoCov">          0 :     if (INSN_P (insn))</span>
<span class="lineNum">     846 </span><span class="lineNoCov">          0 :       note_stores (PATTERN (insn), mark_not_eliminable, NULL);</span>
<span class="lineNum">     847 </span>            : 
<span class="lineNum">     848 </span><span class="lineNoCov">          0 :   maybe_fix_stack_asms ();</span>
<span class="lineNum">     849 </span>            : 
<span class="lineNum">     850 </span><span class="lineNoCov">          0 :   insns_need_reload = 0;</span>
<span class="lineNum">     851 </span><span class="lineNoCov">          0 :   something_needs_elimination = 0;</span>
<span class="lineNum">     852 </span>            : 
<span class="lineNum">     853 </span>            :   /* Initialize to -1, which means take the first spill register.  */
<span class="lineNum">     854 </span><span class="lineNoCov">          0 :   last_spill_reg = -1;</span>
<span class="lineNum">     855 </span>            : 
<span class="lineNum">     856 </span>            :   /* Spill any hard regs that we know we can't eliminate.  */
<span class="lineNum">     857 </span><span class="lineNoCov">          0 :   CLEAR_HARD_REG_SET (used_spill_regs);</span>
<span class="lineNum">     858 </span>            :   /* There can be multiple ways to eliminate a register;
<span class="lineNum">     859 </span>            :      they should be listed adjacently.
<span class="lineNum">     860 </span>            :      Elimination for any register fails only if all possible ways fail.  */
<span class="lineNum">     861 </span><span class="lineNoCov">          0 :   for (ep = reg_eliminate; ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS]; )</span>
<span class="lineNum">     862 </span>            :     {
<span class="lineNum">     863 </span><span class="lineNoCov">          0 :       int from = ep-&gt;from;</span>
<span class="lineNum">     864 </span><span class="lineNoCov">          0 :       int can_eliminate = 0;</span>
<span class="lineNum">     865 </span><span class="lineNoCov">          0 :       do</span>
<span class="lineNum">     866 </span>            :         {
<span class="lineNum">     867 </span><span class="lineNoCov">          0 :           can_eliminate |= ep-&gt;can_eliminate;</span>
<span class="lineNum">     868 </span><span class="lineNoCov">          0 :           ep++;</span>
<span class="lineNum">     869 </span>            :         }
<span class="lineNum">     870 </span><span class="lineNoCov">          0 :       while (ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS] &amp;&amp; ep-&gt;from == from);</span>
<span class="lineNum">     871 </span><span class="lineNoCov">          0 :       if (! can_eliminate)</span>
<span class="lineNum">     872 </span><span class="lineNoCov">          0 :         spill_hard_reg (from, 1);</span>
<span class="lineNum">     873 </span>            :     }
<span class="lineNum">     874 </span>            : 
<span class="lineNum">     875 </span><span class="lineNoCov">          0 :   if (!HARD_FRAME_POINTER_IS_FRAME_POINTER &amp;&amp; frame_pointer_needed)</span>
<span class="lineNum">     876 </span><span class="lineNoCov">          0 :     spill_hard_reg (HARD_FRAME_POINTER_REGNUM, 1);</span>
<span class="lineNum">     877 </span>            : 
<span class="lineNum">     878 </span><span class="lineNoCov">          0 :   finish_spills (global);</span>
<span class="lineNum">     879 </span>            : 
<span class="lineNum">     880 </span>            :   /* From now on, we may need to generate moves differently.  We may also
<span class="lineNum">     881 </span>            :      allow modifications of insns which cause them to not be recognized.
<span class="lineNum">     882 </span>            :      Any such modifications will be cleaned up during reload itself.  */
<span class="lineNum">     883 </span><span class="lineNoCov">          0 :   reload_in_progress = 1;</span>
<span class="lineNum">     884 </span>            : 
<span class="lineNum">     885 </span>            :   /* This loop scans the entire function each go-round
<span class="lineNum">     886 </span>            :      and repeats until one repetition spills no additional hard regs.  */
<span class="lineNum">     887 </span><span class="lineNoCov">          0 :   for (;;)</span>
<span class="lineNum">     888 </span>            :     {
<span class="lineNum">     889 </span><span class="lineNoCov">          0 :       int something_changed;</span>
<span class="lineNum">     890 </span><span class="lineNoCov">          0 :       poly_int64 starting_frame_size;</span>
<span class="lineNum">     891 </span>            : 
<span class="lineNum">     892 </span><span class="lineNoCov">          0 :       starting_frame_size = get_frame_size ();</span>
<span class="lineNum">     893 </span><span class="lineNoCov">          0 :       something_was_spilled = false;</span>
<span class="lineNum">     894 </span>            : 
<span class="lineNum">     895 </span><span class="lineNoCov">          0 :       set_initial_elim_offsets ();</span>
<span class="lineNum">     896 </span><span class="lineNoCov">          0 :       set_initial_label_offsets ();</span>
<span class="lineNum">     897 </span>            : 
<span class="lineNum">     898 </span>            :       /* For each pseudo register that has an equivalent location defined,
<span class="lineNum">     899 </span>            :          try to eliminate any eliminable registers (such as the frame pointer)
<span class="lineNum">     900 </span>            :          assuming initial offsets for the replacement register, which
<span class="lineNum">     901 </span>            :          is the normal case.
<span class="lineNum">     902 </span>            : 
<span class="lineNum">     903 </span>            :          If the resulting location is directly addressable, substitute
<span class="lineNum">     904 </span>            :          the MEM we just got directly for the old REG.
<span class="lineNum">     905 </span>            : 
<span class="lineNum">     906 </span>            :          If it is not addressable but is a constant or the sum of a hard reg
<span class="lineNum">     907 </span>            :          and constant, it is probably not addressable because the constant is
<span class="lineNum">     908 </span>            :          out of range, in that case record the address; we will generate
<span class="lineNum">     909 </span>            :          hairy code to compute the address in a register each time it is
<span class="lineNum">     910 </span>            :          needed.  Similarly if it is a hard register, but one that is not
<span class="lineNum">     911 </span>            :          valid as an address register.
<span class="lineNum">     912 </span>            : 
<span class="lineNum">     913 </span>            :          If the location is not addressable, but does not have one of the
<span class="lineNum">     914 </span>            :          above forms, assign a stack slot.  We have to do this to avoid the
<span class="lineNum">     915 </span>            :          potential of producing lots of reloads if, e.g., a location involves
<span class="lineNum">     916 </span>            :          a pseudo that didn't get a hard register and has an equivalent memory
<span class="lineNum">     917 </span>            :          location that also involves a pseudo that didn't get a hard register.
<span class="lineNum">     918 </span>            : 
<span class="lineNum">     919 </span>            :          Perhaps at some point we will improve reload_when_needed handling
<span class="lineNum">     920 </span>            :          so this problem goes away.  But that's very hairy.  */
<span class="lineNum">     921 </span>            : 
<span class="lineNum">     922 </span><span class="lineNoCov">          0 :       for (i = FIRST_PSEUDO_REGISTER; i &lt; max_regno; i++)</span>
<span class="lineNum">     923 </span><span class="lineNoCov">          0 :         if (reg_renumber[i] &lt; 0 &amp;&amp; reg_equiv_memory_loc (i))</span>
<span class="lineNum">     924 </span>            :           {
<span class="lineNum">     925 </span><span class="lineNoCov">          0 :             rtx x = eliminate_regs (reg_equiv_memory_loc (i), VOIDmode,</span>
<span class="lineNum">     926 </span><span class="lineNoCov">          0 :                                     NULL_RTX);</span>
<span class="lineNum">     927 </span>            : 
<span class="lineNum">     928 </span><span class="lineNoCov">          0 :             if (strict_memory_address_addr_space_p</span>
<span class="lineNum">     929 </span><span class="lineNoCov">          0 :                   (GET_MODE (regno_reg_rtx[i]), XEXP (x, 0),</span>
<span class="lineNum">     930 </span><span class="lineNoCov">          0 :                    MEM_ADDR_SPACE (x)))</span>
<span class="lineNum">     931 </span><span class="lineNoCov">          0 :               reg_equiv_mem (i) = x, reg_equiv_address (i) = 0;</span>
<span class="lineNum">     932 </span><span class="lineNoCov">          0 :             else if (CONSTANT_P (XEXP (x, 0))</span>
<span class="lineNum">     933 </span><span class="lineNoCov">          0 :                      || (REG_P (XEXP (x, 0))</span>
<span class="lineNum">     934 </span><span class="lineNoCov">          0 :                          &amp;&amp; REGNO (XEXP (x, 0)) &lt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">     935 </span><span class="lineNoCov">          0 :                      || (GET_CODE (XEXP (x, 0)) == PLUS</span>
<span class="lineNum">     936 </span><span class="lineNoCov">          0 :                          &amp;&amp; REG_P (XEXP (XEXP (x, 0), 0))</span>
<span class="lineNum">     937 </span><span class="lineNoCov">          0 :                          &amp;&amp; (REGNO (XEXP (XEXP (x, 0), 0))</span>
<span class="lineNum">     938 </span>            :                              &lt; FIRST_PSEUDO_REGISTER)
<span class="lineNum">     939 </span><span class="lineNoCov">          0 :                          &amp;&amp; CONSTANT_P (XEXP (XEXP (x, 0), 1))))</span>
<span class="lineNum">     940 </span><span class="lineNoCov">          0 :               reg_equiv_address (i) = XEXP (x, 0), reg_equiv_mem (i) = 0;</span>
<span class="lineNum">     941 </span>            :             else
<span class="lineNum">     942 </span>            :               {
<span class="lineNum">     943 </span>            :                 /* Make a new stack slot.  Then indicate that something
<span class="lineNum">     944 </span>            :                    changed so we go back and recompute offsets for
<span class="lineNum">     945 </span>            :                    eliminable registers because the allocation of memory
<span class="lineNum">     946 </span>            :                    below might change some offset.  reg_equiv_{mem,address}
<span class="lineNum">     947 </span>            :                    will be set up for this pseudo on the next pass around
<span class="lineNum">     948 </span>            :                    the loop.  */
<span class="lineNum">     949 </span><span class="lineNoCov">          0 :                 reg_equiv_memory_loc (i) = 0;</span>
<span class="lineNum">     950 </span><span class="lineNoCov">          0 :                 reg_equiv_init (i) = 0;</span>
<span class="lineNum">     951 </span><span class="lineNoCov">          0 :                 alter_reg (i, -1, true);</span>
<span class="lineNum">     952 </span>            :               }
<span class="lineNum">     953 </span>            :           }
<span class="lineNum">     954 </span>            : 
<span class="lineNum">     955 </span><span class="lineNoCov">          0 :       if (caller_save_needed)</span>
<span class="lineNum">     956 </span><span class="lineNoCov">          0 :         setup_save_areas ();</span>
<span class="lineNum">     957 </span>            : 
<span class="lineNum">     958 </span><span class="lineNoCov">          0 :       if (maybe_ne (starting_frame_size, 0) &amp;&amp; crtl-&gt;stack_alignment_needed)</span>
<span class="lineNum">     959 </span>            :         {
<span class="lineNum">     960 </span>            :           /* If we have a stack frame, we must align it now.  The
<span class="lineNum">     961 </span>            :              stack size may be a part of the offset computation for
<span class="lineNum">     962 </span>            :              register elimination.  So if this changes the stack size,
<span class="lineNum">     963 </span>            :              then repeat the elimination bookkeeping.  We don't
<span class="lineNum">     964 </span>            :              realign when there is no stack, as that will cause a
<span class="lineNum">     965 </span>            :              stack frame when none is needed should
<span class="lineNum">     966 </span>            :              TARGET_STARTING_FRAME_OFFSET not be already aligned to
<span class="lineNum">     967 </span>            :              STACK_BOUNDARY.  */
<span class="lineNum">     968 </span><span class="lineNoCov">          0 :           assign_stack_local (BLKmode, 0, crtl-&gt;stack_alignment_needed);</span>
<span class="lineNum">     969 </span>            :         }
<span class="lineNum">     970 </span>            :       /* If we allocated another stack slot, redo elimination bookkeeping.  */
<span class="lineNum">     971 </span><span class="lineNoCov">          0 :       if (something_was_spilled</span>
<span class="lineNum">     972 </span><span class="lineNoCov">          0 :           || maybe_ne (starting_frame_size, get_frame_size ()))</span>
<span class="lineNum">     973 </span>            :         {
<span class="lineNum">     974 </span><span class="lineNoCov">          0 :           if (update_eliminables_and_spill ())</span>
<span class="lineNum">     975 </span><span class="lineNoCov">          0 :             finish_spills (0);</span>
<span class="lineNum">     976 </span><span class="lineNoCov">          0 :           continue;</span>
<span class="lineNum">     977 </span>            :         }
<span class="lineNum">     978 </span>            : 
<span class="lineNum">     979 </span><span class="lineNoCov">          0 :       if (caller_save_needed)</span>
<span class="lineNum">     980 </span>            :         {
<span class="lineNum">     981 </span><span class="lineNoCov">          0 :           save_call_clobbered_regs ();</span>
<span class="lineNum">     982 </span>            :           /* That might have allocated new insn_chain structures.  */
<span class="lineNum">     983 </span><span class="lineNoCov">          0 :           reload_firstobj = XOBNEWVAR (&amp;reload_obstack, char, 0);</span>
<span class="lineNum">     984 </span>            :         }
<span class="lineNum">     985 </span>            : 
<span class="lineNum">     986 </span><span class="lineNoCov">          0 :       calculate_needs_all_insns (global);</span>
<span class="lineNum">     987 </span>            : 
<span class="lineNum">     988 </span><span class="lineNoCov">          0 :       if (! ira_conflicts_p)</span>
<span class="lineNum">     989 </span>            :         /* Don't do it for IRA.  We need this info because we don't
<span class="lineNum">     990 </span>            :            change live_throughout and dead_or_set for chains when IRA
<span class="lineNum">     991 </span>            :            is used.  */
<span class="lineNum">     992 </span><span class="lineNoCov">          0 :         CLEAR_REG_SET (&amp;spilled_pseudos);</span>
<span class="lineNum">     993 </span>            : 
<span class="lineNum">     994 </span><span class="lineNoCov">          0 :       something_changed = 0;</span>
<span class="lineNum">     995 </span>            : 
<span class="lineNum">     996 </span>            :       /* If we allocated any new memory locations, make another pass
<span class="lineNum">     997 </span>            :          since it might have changed elimination offsets.  */
<span class="lineNum">     998 </span><span class="lineNoCov">          0 :       if (something_was_spilled</span>
<span class="lineNum">     999 </span><span class="lineNoCov">          0 :           || maybe_ne (starting_frame_size, get_frame_size ()))</span>
<span class="lineNum">    1000 </span>            :         something_changed = 1;
<span class="lineNum">    1001 </span>            : 
<span class="lineNum">    1002 </span>            :       /* Even if the frame size remained the same, we might still have
<span class="lineNum">    1003 </span>            :          changed elimination offsets, e.g. if find_reloads called
<span class="lineNum">    1004 </span>            :          force_const_mem requiring the back end to allocate a constant
<span class="lineNum">    1005 </span>            :          pool base register that needs to be saved on the stack.  */
<span class="lineNum">    1006 </span><span class="lineNoCov">          0 :       else if (!verify_initial_elim_offsets ())</span>
<span class="lineNum">    1007 </span><span class="lineNoCov">          0 :         something_changed = 1;</span>
<span class="lineNum">    1008 </span>            : 
<span class="lineNum">    1009 </span><span class="lineNoCov">          0 :       if (update_eliminables_and_spill ())</span>
<span class="lineNum">    1010 </span>            :         {
<span class="lineNum">    1011 </span><span class="lineNoCov">          0 :           finish_spills (0);</span>
<span class="lineNum">    1012 </span><span class="lineNoCov">          0 :           something_changed = 1;</span>
<span class="lineNum">    1013 </span>            :         }
<span class="lineNum">    1014 </span>            :       else
<span class="lineNum">    1015 </span>            :         {
<span class="lineNum">    1016 </span><span class="lineNoCov">          0 :           select_reload_regs ();</span>
<span class="lineNum">    1017 </span><span class="lineNoCov">          0 :           if (failure)</span>
<span class="lineNum">    1018 </span>            :             goto failed;
<span class="lineNum">    1019 </span><span class="lineNoCov">          0 :           if (insns_need_reload)</span>
<span class="lineNum">    1020 </span><span class="lineNoCov">          0 :             something_changed |= finish_spills (global);</span>
<span class="lineNum">    1021 </span>            :         }
<span class="lineNum">    1022 </span>            : 
<span class="lineNum">    1023 </span><span class="lineNoCov">          0 :       if (! something_changed)</span>
<span class="lineNum">    1024 </span>            :         break;
<span class="lineNum">    1025 </span>            : 
<span class="lineNum">    1026 </span><span class="lineNoCov">          0 :       if (caller_save_needed)</span>
<span class="lineNum">    1027 </span><span class="lineNoCov">          0 :         delete_caller_save_insns ();</span>
<span class="lineNum">    1028 </span>            : 
<span class="lineNum">    1029 </span><span class="lineNoCov">          0 :       obstack_free (&amp;reload_obstack, reload_firstobj);</span>
<span class="lineNum">    1030 </span>            :     }
<span class="lineNum">    1031 </span>            : 
<span class="lineNum">    1032 </span>            :   /* If global-alloc was run, notify it of any register eliminations we have
<span class="lineNum">    1033 </span>            :      done.  */
<span class="lineNum">    1034 </span><span class="lineNoCov">          0 :   if (global)</span>
<span class="lineNum">    1035 </span><span class="lineNoCov">          0 :     for (ep = reg_eliminate; ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS]; ep++)</span>
<span class="lineNum">    1036 </span><span class="lineNoCov">          0 :       if (ep-&gt;can_eliminate)</span>
<span class="lineNum">    1037 </span><span class="lineNoCov">          0 :         mark_elimination (ep-&gt;from, ep-&gt;to);</span>
<span class="lineNum">    1038 </span>            : 
<span class="lineNum">    1039 </span><span class="lineNoCov">          0 :   remove_init_insns ();</span>
<span class="lineNum">    1040 </span>            : 
<span class="lineNum">    1041 </span>            :   /* Use the reload registers where necessary
<span class="lineNum">    1042 </span>            :      by generating move instructions to move the must-be-register
<span class="lineNum">    1043 </span>            :      values into or out of the reload registers.  */
<span class="lineNum">    1044 </span>            : 
<span class="lineNum">    1045 </span><span class="lineNoCov">          0 :   if (insns_need_reload != 0 || something_needs_elimination</span>
<span class="lineNum">    1046 </span><span class="lineNoCov">          0 :       || something_needs_operands_changed)</span>
<span class="lineNum">    1047 </span>            :     {
<span class="lineNum">    1048 </span><span class="lineNoCov">          0 :       poly_int64 old_frame_size = get_frame_size ();</span>
<span class="lineNum">    1049 </span>            : 
<span class="lineNum">    1050 </span><span class="lineNoCov">          0 :       reload_as_needed (global);</span>
<span class="lineNum">    1051 </span>            : 
<span class="lineNum">    1052 </span><span class="lineNoCov">          0 :       gcc_assert (known_eq (old_frame_size, get_frame_size ()));</span>
<span class="lineNum">    1053 </span>            : 
<span class="lineNum">    1054 </span><span class="lineNoCov">          0 :       gcc_assert (verify_initial_elim_offsets ());</span>
<span class="lineNum">    1055 </span>            :     }
<span class="lineNum">    1056 </span>            : 
<span class="lineNum">    1057 </span>            :   /* If we were able to eliminate the frame pointer, show that it is no
<span class="lineNum">    1058 </span>            :      longer live at the start of any basic block.  If it ls live by
<span class="lineNum">    1059 </span>            :      virtue of being in a pseudo, that pseudo will be marked live
<span class="lineNum">    1060 </span>            :      and hence the frame pointer will be known to be live via that
<span class="lineNum">    1061 </span>            :      pseudo.  */
<span class="lineNum">    1062 </span>            : 
<span class="lineNum">    1063 </span><span class="lineNoCov">          0 :   if (! frame_pointer_needed)</span>
<span class="lineNum">    1064 </span><span class="lineNoCov">          0 :     FOR_EACH_BB_FN (bb, cfun)</span>
<span class="lineNum">    1065 </span><span class="lineNoCov">          0 :       bitmap_clear_bit (df_get_live_in (bb), HARD_FRAME_POINTER_REGNUM);</span>
<span class="lineNum">    1066 </span>            : 
<span class="lineNum">    1067 </span>            :   /* Come here (with failure set nonzero) if we can't get enough spill
<span class="lineNum">    1068 </span>            :      regs.  */
<span class="lineNum">    1069 </span><span class="lineNoCov">          0 :  failed:</span>
<span class="lineNum">    1070 </span>            : 
<span class="lineNum">    1071 </span><span class="lineNoCov">          0 :   CLEAR_REG_SET (&amp;changed_allocation_pseudos);</span>
<span class="lineNum">    1072 </span><span class="lineNoCov">          0 :   CLEAR_REG_SET (&amp;spilled_pseudos);</span>
<span class="lineNum">    1073 </span><span class="lineNoCov">          0 :   reload_in_progress = 0;</span>
<span class="lineNum">    1074 </span>            : 
<span class="lineNum">    1075 </span>            :   /* Now eliminate all pseudo regs by modifying them into
<span class="lineNum">    1076 </span>            :      their equivalent memory references.
<span class="lineNum">    1077 </span>            :      The REG-rtx's for the pseudos are modified in place,
<span class="lineNum">    1078 </span>            :      so all insns that used to refer to them now refer to memory.
<span class="lineNum">    1079 </span>            : 
<span class="lineNum">    1080 </span>            :      For a reg that has a reg_equiv_address, all those insns
<span class="lineNum">    1081 </span>            :      were changed by reloading so that no insns refer to it any longer;
<span class="lineNum">    1082 </span>            :      but the DECL_RTL of a variable decl may refer to it,
<span class="lineNum">    1083 </span>            :      and if so this causes the debugging info to mention the variable.  */
<span class="lineNum">    1084 </span>            : 
<span class="lineNum">    1085 </span><span class="lineNoCov">          0 :   for (i = FIRST_PSEUDO_REGISTER; i &lt; max_regno; i++)</span>
<span class="lineNum">    1086 </span>            :     {
<span class="lineNum">    1087 </span><span class="lineNoCov">          0 :       rtx addr = 0;</span>
<span class="lineNum">    1088 </span>            : 
<span class="lineNum">    1089 </span><span class="lineNoCov">          0 :       if (reg_equiv_mem (i))</span>
<span class="lineNum">    1090 </span><span class="lineNoCov">          0 :         addr = XEXP (reg_equiv_mem (i), 0);</span>
<span class="lineNum">    1091 </span>            : 
<span class="lineNum">    1092 </span><span class="lineNoCov">          0 :       if (reg_equiv_address (i))</span>
<span class="lineNum">    1093 </span><span class="lineNoCov">          0 :         addr = reg_equiv_address (i);</span>
<span class="lineNum">    1094 </span>            : 
<span class="lineNum">    1095 </span><span class="lineNoCov">          0 :       if (addr)</span>
<span class="lineNum">    1096 </span>            :         {
<span class="lineNum">    1097 </span><span class="lineNoCov">          0 :           if (reg_renumber[i] &lt; 0)</span>
<span class="lineNum">    1098 </span>            :             {
<span class="lineNum">    1099 </span><span class="lineNoCov">          0 :               rtx reg = regno_reg_rtx[i];</span>
<span class="lineNum">    1100 </span>            : 
<span class="lineNum">    1101 </span><span class="lineNoCov">          0 :               REG_USERVAR_P (reg) = 0;</span>
<span class="lineNum">    1102 </span><span class="lineNoCov">          0 :               PUT_CODE (reg, MEM);</span>
<span class="lineNum">    1103 </span><span class="lineNoCov">          0 :               XEXP (reg, 0) = addr;</span>
<span class="lineNum">    1104 </span><span class="lineNoCov">          0 :               if (reg_equiv_memory_loc (i))</span>
<span class="lineNum">    1105 </span><span class="lineNoCov">          0 :                 MEM_COPY_ATTRIBUTES (reg, reg_equiv_memory_loc (i));</span>
<span class="lineNum">    1106 </span>            :               else
<span class="lineNum">    1107 </span><span class="lineNoCov">          0 :                 MEM_ATTRS (reg) = 0;</span>
<span class="lineNum">    1108 </span><span class="lineNoCov">          0 :               MEM_NOTRAP_P (reg) = 1;</span>
<span class="lineNum">    1109 </span>            :             }
<span class="lineNum">    1110 </span><span class="lineNoCov">          0 :           else if (reg_equiv_mem (i))</span>
<span class="lineNum">    1111 </span><span class="lineNoCov">          0 :             XEXP (reg_equiv_mem (i), 0) = addr;</span>
<span class="lineNum">    1112 </span>            :         }
<span class="lineNum">    1113 </span>            : 
<span class="lineNum">    1114 </span>            :       /* We don't want complex addressing modes in debug insns
<span class="lineNum">    1115 </span>            :          if simpler ones will do, so delegitimize equivalences
<span class="lineNum">    1116 </span>            :          in debug insns.  */
<span class="lineNum">    1117 </span><span class="lineNoCov">          0 :       if (MAY_HAVE_DEBUG_BIND_INSNS &amp;&amp; reg_renumber[i] &lt; 0)</span>
<span class="lineNum">    1118 </span>            :         {
<span class="lineNum">    1119 </span><span class="lineNoCov">          0 :           rtx reg = regno_reg_rtx[i];</span>
<span class="lineNum">    1120 </span><span class="lineNoCov">          0 :           rtx equiv = 0;</span>
<span class="lineNum">    1121 </span><span class="lineNoCov">          0 :           df_ref use, next;</span>
<span class="lineNum">    1122 </span>            : 
<span class="lineNum">    1123 </span><span class="lineNoCov">          0 :           if (reg_equiv_constant (i))</span>
<span class="lineNum">    1124 </span>            :             equiv = reg_equiv_constant (i);
<span class="lineNum">    1125 </span><span class="lineNoCov">          0 :           else if (reg_equiv_invariant (i))</span>
<span class="lineNum">    1126 </span>            :             equiv = reg_equiv_invariant (i);
<span class="lineNum">    1127 </span><span class="lineNoCov">          0 :           else if (reg &amp;&amp; MEM_P (reg))</span>
<span class="lineNum">    1128 </span><span class="lineNoCov">          0 :             equiv = targetm.delegitimize_address (reg);</span>
<span class="lineNum">    1129 </span><span class="lineNoCov">          0 :           else if (reg &amp;&amp; REG_P (reg) &amp;&amp; (int)REGNO (reg) != i)</span>
<span class="lineNum">    1130 </span>            :             equiv = reg;
<span class="lineNum">    1131 </span>            : 
<span class="lineNum">    1132 </span><span class="lineNoCov">          0 :           if (equiv == reg)</span>
<span class="lineNum">    1133 </span>            :             continue;
<span class="lineNum">    1134 </span>            : 
<span class="lineNum">    1135 </span><span class="lineNoCov">          0 :           for (use = DF_REG_USE_CHAIN (i); use; use = next)</span>
<span class="lineNum">    1136 </span>            :             {
<span class="lineNum">    1137 </span><span class="lineNoCov">          0 :               insn = DF_REF_INSN (use);</span>
<span class="lineNum">    1138 </span>            : 
<span class="lineNum">    1139 </span>            :               /* Make sure the next ref is for a different instruction,
<span class="lineNum">    1140 </span>            :                  so that we're not affected by the rescan.  */
<span class="lineNum">    1141 </span><span class="lineNoCov">          0 :               next = DF_REF_NEXT_REG (use);</span>
<span class="lineNum">    1142 </span><span class="lineNoCov">          0 :               while (next &amp;&amp; DF_REF_INSN (next) == insn)</span>
<span class="lineNum">    1143 </span><span class="lineNoCov">          0 :                 next = DF_REF_NEXT_REG (next);</span>
<span class="lineNum">    1144 </span>            : 
<span class="lineNum">    1145 </span><span class="lineNoCov">          0 :               if (DEBUG_BIND_INSN_P (insn))</span>
<span class="lineNum">    1146 </span>            :                 {
<span class="lineNum">    1147 </span><span class="lineNoCov">          0 :                   if (!equiv)</span>
<span class="lineNum">    1148 </span>            :                     {
<span class="lineNum">    1149 </span><span class="lineNoCov">          0 :                       INSN_VAR_LOCATION_LOC (insn) = gen_rtx_UNKNOWN_VAR_LOC ();</span>
<span class="lineNum">    1150 </span><span class="lineNoCov">          0 :                       df_insn_rescan_debug_internal (insn);</span>
<span class="lineNum">    1151 </span>            :                     }
<span class="lineNum">    1152 </span>            :                   else
<span class="lineNum">    1153 </span><span class="lineNoCov">          0 :                     INSN_VAR_LOCATION_LOC (insn)</span>
<span class="lineNum">    1154 </span><span class="lineNoCov">          0 :                       = simplify_replace_rtx (INSN_VAR_LOCATION_LOC (insn),</span>
<span class="lineNum">    1155 </span>            :                                               reg, equiv);
<span class="lineNum">    1156 </span>            :                 }
<span class="lineNum">    1157 </span>            :             }
<span class="lineNum">    1158 </span>            :         }
<span class="lineNum">    1159 </span>            :     }
<span class="lineNum">    1160 </span>            : 
<span class="lineNum">    1161 </span>            :   /* We must set reload_completed now since the cleanup_subreg_operands call
<span class="lineNum">    1162 </span>            :      below will re-recognize each insn and reload may have generated insns
<span class="lineNum">    1163 </span>            :      which are only valid during and after reload.  */
<span class="lineNum">    1164 </span><span class="lineNoCov">          0 :   reload_completed = 1;</span>
<span class="lineNum">    1165 </span>            : 
<span class="lineNum">    1166 </span>            :   /* Make a pass over all the insns and delete all USEs which we inserted
<span class="lineNum">    1167 </span>            :      only to tag a REG_EQUAL note on them.  Remove all REG_DEAD and REG_UNUSED
<span class="lineNum">    1168 </span>            :      notes.  Delete all CLOBBER insns, except those that refer to the return
<span class="lineNum">    1169 </span>            :      value and the special mem:BLK CLOBBERs added to prevent the scheduler
<span class="lineNum">    1170 </span>            :      from misarranging variable-array code, and simplify (subreg (reg))
<span class="lineNum">    1171 </span>            :      operands.  Strip and regenerate REG_INC notes that may have been moved
<span class="lineNum">    1172 </span>            :      around.  */
<span class="lineNum">    1173 </span>            : 
<span class="lineNum">    1174 </span><span class="lineNoCov">          0 :   for (insn = first; insn; insn = NEXT_INSN (insn))</span>
<span class="lineNum">    1175 </span><span class="lineNoCov">          0 :     if (INSN_P (insn))</span>
<span class="lineNum">    1176 </span>            :       {
<span class="lineNum">    1177 </span><span class="lineNoCov">          0 :         rtx *pnote;</span>
<span class="lineNum">    1178 </span>            : 
<span class="lineNum">    1179 </span><span class="lineNoCov">          0 :         if (CALL_P (insn))</span>
<span class="lineNum">    1180 </span><span class="lineNoCov">          0 :           replace_pseudos_in (&amp; CALL_INSN_FUNCTION_USAGE (insn),</span>
<span class="lineNum">    1181 </span>            :                               VOIDmode, CALL_INSN_FUNCTION_USAGE (insn));
<span class="lineNum">    1182 </span>            : 
<span class="lineNum">    1183 </span><span class="lineNoCov">          0 :         if ((GET_CODE (PATTERN (insn)) == USE</span>
<span class="lineNum">    1184 </span>            :              /* We mark with QImode USEs introduced by reload itself.  */
<span class="lineNum">    1185 </span><span class="lineNoCov">          0 :              &amp;&amp; (GET_MODE (insn) == QImode</span>
<span class="lineNum">    1186 </span><span class="lineNoCov">          0 :                  || find_reg_note (insn, REG_EQUAL, NULL_RTX)))</span>
<span class="lineNum">    1187 </span><span class="lineNoCov">          0 :             || (GET_CODE (PATTERN (insn)) == CLOBBER</span>
<span class="lineNum">    1188 </span><span class="lineNoCov">          0 :                 &amp;&amp; (!MEM_P (XEXP (PATTERN (insn), 0))</span>
<span class="lineNum">    1189 </span><span class="lineNoCov">          0 :                     || GET_MODE (XEXP (PATTERN (insn), 0)) != BLKmode</span>
<span class="lineNum">    1190 </span><span class="lineNoCov">          0 :                     || (GET_CODE (XEXP (XEXP (PATTERN (insn), 0), 0)) != SCRATCH</span>
<span class="lineNum">    1191 </span><span class="lineNoCov">          0 :                         &amp;&amp; XEXP (XEXP (PATTERN (insn), 0), 0)</span>
<span class="lineNum">    1192 </span><span class="lineNoCov">          0 :                                 != stack_pointer_rtx))</span>
<span class="lineNum">    1193 </span><span class="lineNoCov">          0 :                 &amp;&amp; (!REG_P (XEXP (PATTERN (insn), 0))</span>
<span class="lineNum">    1194 </span><span class="lineNoCov">          0 :                     || ! REG_FUNCTION_VALUE_P (XEXP (PATTERN (insn), 0)))))</span>
<span class="lineNum">    1195 </span>            :           {
<span class="lineNum">    1196 </span><span class="lineNoCov">          0 :             delete_insn (insn);</span>
<span class="lineNum">    1197 </span><span class="lineNoCov">          0 :             continue;</span>
<span class="lineNum">    1198 </span>            :           }
<span class="lineNum">    1199 </span>            : 
<span class="lineNum">    1200 </span>            :         /* Some CLOBBERs may survive until here and still reference unassigned
<span class="lineNum">    1201 </span>            :            pseudos with const equivalent, which may in turn cause ICE in later
<span class="lineNum">    1202 </span>            :            passes if the reference remains in place.  */
<span class="lineNum">    1203 </span><span class="lineNoCov">          0 :         if (GET_CODE (PATTERN (insn)) == CLOBBER)</span>
<span class="lineNum">    1204 </span><span class="lineNoCov">          0 :           replace_pseudos_in (&amp; XEXP (PATTERN (insn), 0),</span>
<span class="lineNum">    1205 </span><span class="lineNoCov">          0 :                               VOIDmode, PATTERN (insn));</span>
<span class="lineNum">    1206 </span>            : 
<span class="lineNum">    1207 </span>            :         /* Discard obvious no-ops, even without -O.  This optimization
<span class="lineNum">    1208 </span>            :            is fast and doesn't interfere with debugging.  */
<span class="lineNum">    1209 </span><span class="lineNoCov">          0 :         if (NONJUMP_INSN_P (insn)</span>
<span class="lineNum">    1210 </span><span class="lineNoCov">          0 :             &amp;&amp; GET_CODE (PATTERN (insn)) == SET</span>
<span class="lineNum">    1211 </span><span class="lineNoCov">          0 :             &amp;&amp; REG_P (SET_SRC (PATTERN (insn)))</span>
<span class="lineNum">    1212 </span><span class="lineNoCov">          0 :             &amp;&amp; REG_P (SET_DEST (PATTERN (insn)))</span>
<span class="lineNum">    1213 </span><span class="lineNoCov">          0 :             &amp;&amp; (REGNO (SET_SRC (PATTERN (insn)))</span>
<span class="lineNum">    1214 </span><span class="lineNoCov">          0 :                 == REGNO (SET_DEST (PATTERN (insn)))))</span>
<span class="lineNum">    1215 </span>            :           {
<span class="lineNum">    1216 </span><span class="lineNoCov">          0 :             delete_insn (insn);</span>
<span class="lineNum">    1217 </span><span class="lineNoCov">          0 :             continue;</span>
<span class="lineNum">    1218 </span>            :           }
<span class="lineNum">    1219 </span>            : 
<span class="lineNum">    1220 </span><span class="lineNoCov">          0 :         pnote = &amp;REG_NOTES (insn);</span>
<span class="lineNum">    1221 </span><span class="lineNoCov">          0 :         while (*pnote != 0)</span>
<span class="lineNum">    1222 </span>            :           {
<span class="lineNum">    1223 </span><span class="lineNoCov">          0 :             if (REG_NOTE_KIND (*pnote) == REG_DEAD</span>
<span class="lineNum">    1224 </span><span class="lineNoCov">          0 :                 || REG_NOTE_KIND (*pnote) == REG_UNUSED</span>
<span class="lineNum">    1225 </span><span class="lineNoCov">          0 :                 || REG_NOTE_KIND (*pnote) == REG_INC)</span>
<span class="lineNum">    1226 </span><span class="lineNoCov">          0 :               *pnote = XEXP (*pnote, 1);</span>
<span class="lineNum">    1227 </span>            :             else
<span class="lineNum">    1228 </span><span class="lineNoCov">          0 :               pnote = &amp;XEXP (*pnote, 1);</span>
<span class="lineNum">    1229 </span>            :           }
<span class="lineNum">    1230 </span>            : 
<span class="lineNum">    1231 </span><span class="lineNoCov">          0 :         if (AUTO_INC_DEC)</span>
<span class="lineNum">    1232 </span>            :           add_auto_inc_notes (insn, PATTERN (insn));
<span class="lineNum">    1233 </span>            : 
<span class="lineNum">    1234 </span>            :         /* Simplify (subreg (reg)) if it appears as an operand.  */
<span class="lineNum">    1235 </span><span class="lineNoCov">          0 :         cleanup_subreg_operands (insn);</span>
<span class="lineNum">    1236 </span>            : 
<span class="lineNum">    1237 </span>            :         /* Clean up invalid ASMs so that they don't confuse later passes.
<span class="lineNum">    1238 </span>            :            See PR 21299.  */
<span class="lineNum">    1239 </span><span class="lineNoCov">          0 :         if (asm_noperands (PATTERN (insn)) &gt;= 0)</span>
<span class="lineNum">    1240 </span>            :           {
<span class="lineNum">    1241 </span><span class="lineNoCov">          0 :             extract_insn (insn);</span>
<span class="lineNum">    1242 </span><span class="lineNoCov">          0 :             if (!constrain_operands (1, get_enabled_alternatives (insn)))</span>
<span class="lineNum">    1243 </span>            :               {
<span class="lineNum">    1244 </span><span class="lineNoCov">          0 :                 error_for_asm (insn,</span>
<span class="lineNum">    1245 </span>            :                                &quot;%&lt;asm%&gt; operand has impossible constraints&quot;);
<span class="lineNum">    1246 </span><span class="lineNoCov">          0 :                 delete_insn (insn);</span>
<span class="lineNum">    1247 </span><span class="lineNoCov">          0 :                 continue;</span>
<span class="lineNum">    1248 </span>            :               }
<span class="lineNum">    1249 </span>            :           }
<span class="lineNum">    1250 </span>            :       }
<span class="lineNum">    1251 </span>            : 
<span class="lineNum">    1252 </span><span class="lineNoCov">          0 :   free (temp_pseudo_reg_arr);</span>
<span class="lineNum">    1253 </span>            : 
<span class="lineNum">    1254 </span>            :   /* Indicate that we no longer have known memory locations or constants.  */
<span class="lineNum">    1255 </span><span class="lineNoCov">          0 :   free_reg_equiv ();</span>
<span class="lineNum">    1256 </span>            : 
<span class="lineNum">    1257 </span><span class="lineNoCov">          0 :   free (reg_max_ref_mode);</span>
<span class="lineNum">    1258 </span><span class="lineNoCov">          0 :   free (reg_old_renumber);</span>
<span class="lineNum">    1259 </span><span class="lineNoCov">          0 :   free (pseudo_previous_regs);</span>
<span class="lineNum">    1260 </span><span class="lineNoCov">          0 :   free (pseudo_forbidden_regs);</span>
<span class="lineNum">    1261 </span>            : 
<span class="lineNum">    1262 </span><span class="lineNoCov">          0 :   CLEAR_HARD_REG_SET (used_spill_regs);</span>
<span class="lineNum">    1263 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; n_spills; i++)</span>
<span class="lineNum">    1264 </span><span class="lineNoCov">          0 :     SET_HARD_REG_BIT (used_spill_regs, spill_regs[i]);</span>
<span class="lineNum">    1265 </span>            : 
<span class="lineNum">    1266 </span>            :   /* Free all the insn_chain structures at once.  */
<span class="lineNum">    1267 </span><span class="lineNoCov">          0 :   obstack_free (&amp;reload_obstack, reload_startobj);</span>
<span class="lineNum">    1268 </span><span class="lineNoCov">          0 :   unused_insn_chains = 0;</span>
<span class="lineNum">    1269 </span>            : 
<span class="lineNum">    1270 </span><span class="lineNoCov">          0 :   inserted = fixup_abnormal_edges ();</span>
<span class="lineNum">    1271 </span>            : 
<span class="lineNum">    1272 </span>            :   /* We've possibly turned single trapping insn into multiple ones.  */
<span class="lineNum">    1273 </span><span class="lineNoCov">          0 :   if (cfun-&gt;can_throw_non_call_exceptions)</span>
<span class="lineNum">    1274 </span>            :     {
<span class="lineNum">    1275 </span><span class="lineNoCov">          0 :       auto_sbitmap blocks (last_basic_block_for_fn (cfun));</span>
<span class="lineNum">    1276 </span><span class="lineNoCov">          0 :       bitmap_ones (blocks);</span>
<span class="lineNum">    1277 </span><span class="lineNoCov">          0 :       find_many_sub_basic_blocks (blocks);</span>
<span class="lineNum">    1278 </span>            :     }
<span class="lineNum">    1279 </span>            : 
<span class="lineNum">    1280 </span><span class="lineNoCov">          0 :   if (inserted)</span>
<span class="lineNum">    1281 </span><span class="lineNoCov">          0 :     commit_edge_insertions ();</span>
<span class="lineNum">    1282 </span>            : 
<span class="lineNum">    1283 </span>            :   /* Replacing pseudos with their memory equivalents might have
<span class="lineNum">    1284 </span>            :      created shared rtx.  Subsequent passes would get confused
<span class="lineNum">    1285 </span>            :      by this, so unshare everything here.  */
<span class="lineNum">    1286 </span><span class="lineNoCov">          0 :   unshare_all_rtl_again (first);</span>
<span class="lineNum">    1287 </span>            : 
<span class="lineNum">    1288 </span>            : #ifdef STACK_BOUNDARY
<span class="lineNum">    1289 </span>            :   /* init_emit has set the alignment of the hard frame pointer
<span class="lineNum">    1290 </span>            :      to STACK_BOUNDARY.  It is very likely no longer valid if
<span class="lineNum">    1291 </span>            :      the hard frame pointer was used for register allocation.  */
<span class="lineNum">    1292 </span><span class="lineNoCov">          0 :   if (!frame_pointer_needed)</span>
<span class="lineNum">    1293 </span><span class="lineNoCov">          0 :     REGNO_POINTER_ALIGN (HARD_FRAME_POINTER_REGNUM) = BITS_PER_UNIT;</span>
<span class="lineNum">    1294 </span>            : #endif
<span class="lineNum">    1295 </span>            : 
<span class="lineNum">    1296 </span><span class="lineNoCov">          0 :   substitute_stack.release ();</span>
<span class="lineNum">    1297 </span>            : 
<span class="lineNum">    1298 </span><span class="lineNoCov">          0 :   gcc_assert (bitmap_empty_p (&amp;spilled_pseudos));</span>
<span class="lineNum">    1299 </span>            : 
<span class="lineNum">    1300 </span><span class="lineNoCov">          0 :   reload_completed = !failure;</span>
<span class="lineNum">    1301 </span>            : 
<span class="lineNum">    1302 </span><span class="lineNoCov">          0 :   return need_dce;</span>
<span class="lineNum">    1303 </span>            : }
<span class="lineNum">    1304 </span>            : 
<span class="lineNum">    1305 </span>            : /* Yet another special case.  Unfortunately, reg-stack forces people to
<span class="lineNum">    1306 </span>            :    write incorrect clobbers in asm statements.  These clobbers must not
<span class="lineNum">    1307 </span>            :    cause the register to appear in bad_spill_regs, otherwise we'll call
<span class="lineNum">    1308 </span>            :    fatal_insn later.  We clear the corresponding regnos in the live
<span class="lineNum">    1309 </span>            :    register sets to avoid this.
<span class="lineNum">    1310 </span>            :    The whole thing is rather sick, I'm afraid.  */
<a name="1311"><span class="lineNum">    1311 </span>            : </a>
<span class="lineNum">    1312 </span>            : static void
<span class="lineNum">    1313 </span><span class="lineNoCov">          0 : maybe_fix_stack_asms (void)</span>
<span class="lineNum">    1314 </span>            : {
<span class="lineNum">    1315 </span>            : #ifdef STACK_REGS
<span class="lineNum">    1316 </span><span class="lineNoCov">          0 :   const char *constraints[MAX_RECOG_OPERANDS];</span>
<span class="lineNum">    1317 </span><span class="lineNoCov">          0 :   machine_mode operand_mode[MAX_RECOG_OPERANDS];</span>
<span class="lineNum">    1318 </span><span class="lineNoCov">          0 :   struct insn_chain *chain;</span>
<span class="lineNum">    1319 </span>            : 
<span class="lineNum">    1320 </span><span class="lineNoCov">          0 :   for (chain = reload_insn_chain; chain != 0; chain = chain-&gt;next)</span>
<span class="lineNum">    1321 </span>            :     {
<span class="lineNum">    1322 </span><span class="lineNoCov">          0 :       int i, noperands;</span>
<span class="lineNum">    1323 </span><span class="lineNoCov">          0 :       HARD_REG_SET clobbered, allowed;</span>
<span class="lineNum">    1324 </span><span class="lineNoCov">          0 :       rtx pat;</span>
<span class="lineNum">    1325 </span>            : 
<span class="lineNum">    1326 </span><span class="lineNoCov">          0 :       if (! INSN_P (chain-&gt;insn)</span>
<span class="lineNum">    1327 </span><span class="lineNoCov">          0 :           || (noperands = asm_noperands (PATTERN (chain-&gt;insn))) &lt; 0)</span>
<span class="lineNum">    1328 </span><span class="lineNoCov">          0 :         continue;</span>
<span class="lineNum">    1329 </span><span class="lineNoCov">          0 :       pat = PATTERN (chain-&gt;insn);</span>
<span class="lineNum">    1330 </span><span class="lineNoCov">          0 :       if (GET_CODE (pat) != PARALLEL)</span>
<span class="lineNum">    1331 </span>            :         continue;
<span class="lineNum">    1332 </span>            : 
<span class="lineNum">    1333 </span><span class="lineNoCov">          0 :       CLEAR_HARD_REG_SET (clobbered);</span>
<span class="lineNum">    1334 </span><span class="lineNoCov">          0 :       CLEAR_HARD_REG_SET (allowed);</span>
<span class="lineNum">    1335 </span>            : 
<span class="lineNum">    1336 </span>            :       /* First, make a mask of all stack regs that are clobbered.  */
<span class="lineNum">    1337 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt; XVECLEN (pat, 0); i++)</span>
<span class="lineNum">    1338 </span>            :         {
<span class="lineNum">    1339 </span><span class="lineNoCov">          0 :           rtx t = XVECEXP (pat, 0, i);</span>
<span class="lineNum">    1340 </span><span class="lineNoCov">          0 :           if (GET_CODE (t) == CLOBBER &amp;&amp; STACK_REG_P (XEXP (t, 0)))</span>
<span class="lineNum">    1341 </span><span class="lineNoCov">          0 :             SET_HARD_REG_BIT (clobbered, REGNO (XEXP (t, 0)));</span>
<span class="lineNum">    1342 </span>            :           /* CLOBBER_HIGH is only supported for LRA.  */
<span class="lineNum">    1343 </span><span class="lineNoCov">          0 :           gcc_assert (GET_CODE (t) != CLOBBER_HIGH);</span>
<span class="lineNum">    1344 </span>            :         }
<span class="lineNum">    1345 </span>            : 
<span class="lineNum">    1346 </span>            :       /* Get the operand values and constraints out of the insn.  */
<span class="lineNum">    1347 </span><span class="lineNoCov">          0 :       decode_asm_operands (pat, recog_data.operand, recog_data.operand_loc,</span>
<span class="lineNum">    1348 </span>            :                            constraints, operand_mode, NULL);
<span class="lineNum">    1349 </span>            : 
<span class="lineNum">    1350 </span>            :       /* For every operand, see what registers are allowed.  */
<span class="lineNum">    1351 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt; noperands; i++)</span>
<span class="lineNum">    1352 </span>            :         {
<span class="lineNum">    1353 </span><span class="lineNoCov">          0 :           const char *p = constraints[i];</span>
<span class="lineNum">    1354 </span>            :           /* For every alternative, we compute the class of registers allowed
<span class="lineNum">    1355 </span>            :              for reloading in CLS, and merge its contents into the reg set
<span class="lineNum">    1356 </span>            :              ALLOWED.  */
<span class="lineNum">    1357 </span><span class="lineNoCov">          0 :           int cls = (int) NO_REGS;</span>
<span class="lineNum">    1358 </span>            : 
<span class="lineNum">    1359 </span><span class="lineNoCov">          0 :           for (;;)</span>
<span class="lineNum">    1360 </span>            :             {
<span class="lineNum">    1361 </span><span class="lineNoCov">          0 :               char c = *p;</span>
<span class="lineNum">    1362 </span>            : 
<span class="lineNum">    1363 </span><span class="lineNoCov">          0 :               if (c == '\0' || c == ',' || c == '#')</span>
<span class="lineNum">    1364 </span>            :                 {
<span class="lineNum">    1365 </span>            :                   /* End of one alternative - mark the regs in the current
<span class="lineNum">    1366 </span>            :                      class, and reset the class.  */
<span class="lineNum">    1367 </span><span class="lineNoCov">          0 :                   IOR_HARD_REG_SET (allowed, reg_class_contents[cls]);</span>
<span class="lineNum">    1368 </span><span class="lineNoCov">          0 :                   cls = NO_REGS;</span>
<span class="lineNum">    1369 </span><span class="lineNoCov">          0 :                   p++;</span>
<span class="lineNum">    1370 </span><span class="lineNoCov">          0 :                   if (c == '#')</span>
<span class="lineNum">    1371 </span><span class="lineNoCov">          0 :                     do {</span>
<span class="lineNum">    1372 </span><span class="lineNoCov">          0 :                       c = *p++;</span>
<span class="lineNum">    1373 </span><span class="lineNoCov">          0 :                     } while (c != '\0' &amp;&amp; c != ',');</span>
<span class="lineNum">    1374 </span><span class="lineNoCov">          0 :                   if (c == '\0')</span>
<span class="lineNum">    1375 </span>            :                     break;
<span class="lineNum">    1376 </span>            :                   continue;
<span class="lineNum">    1377 </span>            :                 }
<span class="lineNum">    1378 </span>            : 
<span class="lineNum">    1379 </span><span class="lineNoCov">          0 :               switch (c)</span>
<span class="lineNum">    1380 </span>            :                 {
<span class="lineNum">    1381 </span><span class="lineNoCov">          0 :                 case 'g':</span>
<span class="lineNum">    1382 </span><span class="lineNoCov">          0 :                   cls = (int) reg_class_subunion[cls][(int) GENERAL_REGS];</span>
<span class="lineNum">    1383 </span><span class="lineNoCov">          0 :                   break;</span>
<span class="lineNum">    1384 </span>            : 
<span class="lineNum">    1385 </span><span class="lineNoCov">          0 :                 default:</span>
<span class="lineNum">    1386 </span><span class="lineNoCov">          0 :                   enum constraint_num cn = lookup_constraint (p);</span>
<span class="lineNum">    1387 </span><span class="lineNoCov">          0 :                   if (insn_extra_address_constraint (cn))</span>
<span class="lineNum">    1388 </span><span class="lineNoCov">          0 :                     cls = (int) reg_class_subunion[cls]</span>
<span class="lineNum">    1389 </span><span class="lineNoCov">          0 :                       [(int) base_reg_class (VOIDmode, ADDR_SPACE_GENERIC,</span>
<span class="lineNum">    1390 </span><span class="lineNoCov">          0 :                                              ADDRESS, SCRATCH)];</span>
<span class="lineNum">    1391 </span>            :                   else
<span class="lineNum">    1392 </span><span class="lineNoCov">          0 :                     cls = (int) reg_class_subunion[cls]</span>
<span class="lineNum">    1393 </span><span class="lineNoCov">          0 :                       [reg_class_for_constraint (cn)];</span>
<span class="lineNum">    1394 </span>            :                   break;
<span class="lineNum">    1395 </span>            :                 }
<span class="lineNum">    1396 </span><span class="lineNoCov">          0 :               p += CONSTRAINT_LEN (c, p);</span>
<span class="lineNum">    1397 </span>            :             }
<span class="lineNum">    1398 </span>            :         }
<span class="lineNum">    1399 </span>            :       /* Those of the registers which are clobbered, but allowed by the
<span class="lineNum">    1400 </span>            :          constraints, must be usable as reload registers.  So clear them
<span class="lineNum">    1401 </span>            :          out of the life information.  */
<span class="lineNum">    1402 </span><span class="lineNoCov">          0 :       AND_HARD_REG_SET (allowed, clobbered);</span>
<span class="lineNum">    1403 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt; FIRST_PSEUDO_REGISTER; i++)</span>
<span class="lineNum">    1404 </span><span class="lineNoCov">          0 :         if (TEST_HARD_REG_BIT (allowed, i))</span>
<span class="lineNum">    1405 </span>            :           {
<span class="lineNum">    1406 </span><span class="lineNoCov">          0 :             CLEAR_REGNO_REG_SET (&amp;chain-&gt;live_throughout, i);</span>
<span class="lineNum">    1407 </span><span class="lineNoCov">          0 :             CLEAR_REGNO_REG_SET (&amp;chain-&gt;dead_or_set, i);</span>
<span class="lineNum">    1408 </span>            :           }
<span class="lineNum">    1409 </span>            :     }
<span class="lineNum">    1410 </span>            : 
<span class="lineNum">    1411 </span>            : #endif
<span class="lineNum">    1412 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1413 </span>            : 
<span class="lineNum">    1414 </span>            : /* Copy the global variables n_reloads and rld into the corresponding elts
<a name="1415"><span class="lineNum">    1415 </span>            :    of CHAIN.  */</a>
<span class="lineNum">    1416 </span>            : static void
<span class="lineNum">    1417 </span><span class="lineNoCov">          0 : copy_reloads (struct insn_chain *chain)</span>
<span class="lineNum">    1418 </span>            : {
<span class="lineNum">    1419 </span><span class="lineNoCov">          0 :   chain-&gt;n_reloads = n_reloads;</span>
<span class="lineNum">    1420 </span><span class="lineNoCov">          0 :   chain-&gt;rld = XOBNEWVEC (&amp;reload_obstack, struct reload, n_reloads);</span>
<span class="lineNum">    1421 </span><span class="lineNoCov">          0 :   memcpy (chain-&gt;rld, rld, n_reloads * sizeof (struct reload));</span>
<span class="lineNum">    1422 </span><span class="lineNoCov">          0 :   reload_insn_firstobj = XOBNEWVAR (&amp;reload_obstack, char, 0);</span>
<span class="lineNum">    1423 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1424 </span>            : 
<span class="lineNum">    1425 </span>            : /* Walk the chain of insns, and determine for each whether it needs reloads
<span class="lineNum">    1426 </span>            :    and/or eliminations.  Build the corresponding insns_need_reload list, and
<a name="1427"><span class="lineNum">    1427 </span>            :    set something_needs_elimination as appropriate.  */</a>
<span class="lineNum">    1428 </span>            : static void
<span class="lineNum">    1429 </span><span class="lineNoCov">          0 : calculate_needs_all_insns (int global)</span>
<span class="lineNum">    1430 </span>            : {
<span class="lineNum">    1431 </span><span class="lineNoCov">          0 :   struct insn_chain **pprev_reload = &amp;insns_need_reload;</span>
<span class="lineNum">    1432 </span><span class="lineNoCov">          0 :   struct insn_chain *chain, *next = 0;</span>
<span class="lineNum">    1433 </span>            : 
<span class="lineNum">    1434 </span><span class="lineNoCov">          0 :   something_needs_elimination = 0;</span>
<span class="lineNum">    1435 </span>            : 
<span class="lineNum">    1436 </span><span class="lineNoCov">          0 :   reload_insn_firstobj = XOBNEWVAR (&amp;reload_obstack, char, 0);</span>
<span class="lineNum">    1437 </span><span class="lineNoCov">          0 :   for (chain = reload_insn_chain; chain != 0; chain = next)</span>
<span class="lineNum">    1438 </span>            :     {
<span class="lineNum">    1439 </span><span class="lineNoCov">          0 :       rtx_insn *insn = chain-&gt;insn;</span>
<span class="lineNum">    1440 </span>            : 
<span class="lineNum">    1441 </span><span class="lineNoCov">          0 :       next = chain-&gt;next;</span>
<span class="lineNum">    1442 </span>            : 
<span class="lineNum">    1443 </span>            :       /* Clear out the shortcuts.  */
<span class="lineNum">    1444 </span><span class="lineNoCov">          0 :       chain-&gt;n_reloads = 0;</span>
<span class="lineNum">    1445 </span><span class="lineNoCov">          0 :       chain-&gt;need_elim = 0;</span>
<span class="lineNum">    1446 </span><span class="lineNoCov">          0 :       chain-&gt;need_reload = 0;</span>
<span class="lineNum">    1447 </span><span class="lineNoCov">          0 :       chain-&gt;need_operand_change = 0;</span>
<span class="lineNum">    1448 </span>            : 
<span class="lineNum">    1449 </span>            :       /* If this is a label, a JUMP_INSN, or has REG_NOTES (which might
<span class="lineNum">    1450 </span>            :          include REG_LABEL_OPERAND and REG_LABEL_TARGET), we need to see
<span class="lineNum">    1451 </span>            :          what effects this has on the known offsets at labels.  */
<span class="lineNum">    1452 </span>            : 
<span class="lineNum">    1453 </span><span class="lineNoCov">          0 :       if (LABEL_P (insn) || JUMP_P (insn) || JUMP_TABLE_DATA_P (insn)</span>
<span class="lineNum">    1454 </span><span class="lineNoCov">          0 :           || (INSN_P (insn) &amp;&amp; REG_NOTES (insn) != 0))</span>
<span class="lineNum">    1455 </span><span class="lineNoCov">          0 :         set_label_offsets (insn, insn, 0);</span>
<span class="lineNum">    1456 </span>            : 
<span class="lineNum">    1457 </span><span class="lineNoCov">          0 :       if (INSN_P (insn))</span>
<span class="lineNum">    1458 </span>            :         {
<span class="lineNum">    1459 </span><span class="lineNoCov">          0 :           rtx old_body = PATTERN (insn);</span>
<span class="lineNum">    1460 </span><span class="lineNoCov">          0 :           int old_code = INSN_CODE (insn);</span>
<span class="lineNum">    1461 </span><span class="lineNoCov">          0 :           rtx old_notes = REG_NOTES (insn);</span>
<span class="lineNum">    1462 </span><span class="lineNoCov">          0 :           int did_elimination = 0;</span>
<span class="lineNum">    1463 </span><span class="lineNoCov">          0 :           int operands_changed = 0;</span>
<span class="lineNum">    1464 </span>            : 
<span class="lineNum">    1465 </span>            :           /* Skip insns that only set an equivalence.  */
<span class="lineNum">    1466 </span><span class="lineNoCov">          0 :           if (will_delete_init_insn_p (insn))</span>
<span class="lineNum">    1467 </span>            :             continue;
<span class="lineNum">    1468 </span>            : 
<span class="lineNum">    1469 </span>            :           /* If needed, eliminate any eliminable registers.  */
<span class="lineNum">    1470 </span><span class="lineNoCov">          0 :           if (num_eliminable || num_eliminable_invariants)</span>
<span class="lineNum">    1471 </span><span class="lineNoCov">          0 :             did_elimination = eliminate_regs_in_insn (insn, 0);</span>
<span class="lineNum">    1472 </span>            : 
<span class="lineNum">    1473 </span>            :           /* Analyze the instruction.  */
<span class="lineNum">    1474 </span><span class="lineNoCov">          0 :           operands_changed = find_reloads (insn, 0, spill_indirect_levels,</span>
<span class="lineNum">    1475 </span>            :                                            global, spill_reg_order);
<span class="lineNum">    1476 </span>            : 
<span class="lineNum">    1477 </span>            :           /* If a no-op set needs more than one reload, this is likely
<span class="lineNum">    1478 </span>            :              to be something that needs input address reloads.  We
<span class="lineNum">    1479 </span>            :              can't get rid of this cleanly later, and it is of no use
<span class="lineNum">    1480 </span>            :              anyway, so discard it now.
<span class="lineNum">    1481 </span>            :              We only do this when expensive_optimizations is enabled,
<span class="lineNum">    1482 </span>            :              since this complements reload inheritance / output
<span class="lineNum">    1483 </span>            :              reload deletion, and it can make debugging harder.  */
<span class="lineNum">    1484 </span><span class="lineNoCov">          0 :           if (flag_expensive_optimizations &amp;&amp; n_reloads &gt; 1)</span>
<span class="lineNum">    1485 </span>            :             {
<span class="lineNum">    1486 </span><span class="lineNoCov">          0 :               rtx set = single_set (insn);</span>
<span class="lineNum">    1487 </span><span class="lineNoCov">          0 :               if (set</span>
<span class="lineNum">    1488 </span><span class="lineNoCov">          0 :                   &amp;&amp;</span>
<span class="lineNum">    1489 </span><span class="lineNoCov">          0 :                   ((SET_SRC (set) == SET_DEST (set)</span>
<span class="lineNum">    1490 </span><span class="lineNoCov">          0 :                     &amp;&amp; REG_P (SET_SRC (set))</span>
<span class="lineNum">    1491 </span><span class="lineNoCov">          0 :                     &amp;&amp; REGNO (SET_SRC (set)) &gt;= FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    1492 </span><span class="lineNoCov">          0 :                    || (REG_P (SET_SRC (set)) &amp;&amp; REG_P (SET_DEST (set))</span>
<span class="lineNum">    1493 </span><span class="lineNoCov">          0 :                        &amp;&amp; reg_renumber[REGNO (SET_SRC (set))] &lt; 0</span>
<span class="lineNum">    1494 </span><span class="lineNoCov">          0 :                        &amp;&amp; reg_renumber[REGNO (SET_DEST (set))] &lt; 0</span>
<span class="lineNum">    1495 </span><span class="lineNoCov">          0 :                        &amp;&amp; reg_equiv_memory_loc (REGNO (SET_SRC (set))) != NULL</span>
<span class="lineNum">    1496 </span><span class="lineNoCov">          0 :                        &amp;&amp; reg_equiv_memory_loc (REGNO (SET_DEST (set))) != NULL</span>
<span class="lineNum">    1497 </span><span class="lineNoCov">          0 :                        &amp;&amp; rtx_equal_p (reg_equiv_memory_loc (REGNO (SET_SRC (set))),</span>
<span class="lineNum">    1498 </span><span class="lineNoCov">          0 :                                        reg_equiv_memory_loc (REGNO (SET_DEST (set)))))))</span>
<span class="lineNum">    1499 </span>            :                 {
<span class="lineNum">    1500 </span><span class="lineNoCov">          0 :                   if (ira_conflicts_p)</span>
<span class="lineNum">    1501 </span>            :                     /* Inform IRA about the insn deletion.  */
<span class="lineNum">    1502 </span><span class="lineNoCov">          0 :                     ira_mark_memory_move_deletion (REGNO (SET_DEST (set)),</span>
<span class="lineNum">    1503 </span><span class="lineNoCov">          0 :                                                    REGNO (SET_SRC (set)));</span>
<span class="lineNum">    1504 </span><span class="lineNoCov">          0 :                   delete_insn (insn);</span>
<span class="lineNum">    1505 </span>            :                   /* Delete it from the reload chain.  */
<span class="lineNum">    1506 </span><span class="lineNoCov">          0 :                   if (chain-&gt;prev)</span>
<span class="lineNum">    1507 </span><span class="lineNoCov">          0 :                     chain-&gt;prev-&gt;next = next;</span>
<span class="lineNum">    1508 </span>            :                   else
<span class="lineNum">    1509 </span><span class="lineNoCov">          0 :                     reload_insn_chain = next;</span>
<span class="lineNum">    1510 </span><span class="lineNoCov">          0 :                   if (next)</span>
<span class="lineNum">    1511 </span><span class="lineNoCov">          0 :                     next-&gt;prev = chain-&gt;prev;</span>
<span class="lineNum">    1512 </span><span class="lineNoCov">          0 :                   chain-&gt;next = unused_insn_chains;</span>
<span class="lineNum">    1513 </span><span class="lineNoCov">          0 :                   unused_insn_chains = chain;</span>
<span class="lineNum">    1514 </span><span class="lineNoCov">          0 :                   continue;</span>
<span class="lineNum">    1515 </span>            :                 }
<span class="lineNum">    1516 </span>            :             }
<span class="lineNum">    1517 </span><span class="lineNoCov">          0 :           if (num_eliminable)</span>
<span class="lineNum">    1518 </span><span class="lineNoCov">          0 :             update_eliminable_offsets ();</span>
<span class="lineNum">    1519 </span>            : 
<span class="lineNum">    1520 </span>            :           /* Remember for later shortcuts which insns had any reloads or
<span class="lineNum">    1521 </span>            :              register eliminations.  */
<span class="lineNum">    1522 </span><span class="lineNoCov">          0 :           chain-&gt;need_elim = did_elimination;</span>
<span class="lineNum">    1523 </span><span class="lineNoCov">          0 :           chain-&gt;need_reload = n_reloads &gt; 0;</span>
<span class="lineNum">    1524 </span><span class="lineNoCov">          0 :           chain-&gt;need_operand_change = operands_changed;</span>
<span class="lineNum">    1525 </span>            : 
<span class="lineNum">    1526 </span>            :           /* Discard any register replacements done.  */
<span class="lineNum">    1527 </span><span class="lineNoCov">          0 :           if (did_elimination)</span>
<span class="lineNum">    1528 </span>            :             {
<span class="lineNum">    1529 </span><span class="lineNoCov">          0 :               obstack_free (&amp;reload_obstack, reload_insn_firstobj);</span>
<span class="lineNum">    1530 </span><span class="lineNoCov">          0 :               PATTERN (insn) = old_body;</span>
<span class="lineNum">    1531 </span><span class="lineNoCov">          0 :               INSN_CODE (insn) = old_code;</span>
<span class="lineNum">    1532 </span><span class="lineNoCov">          0 :               REG_NOTES (insn) = old_notes;</span>
<span class="lineNum">    1533 </span><span class="lineNoCov">          0 :               something_needs_elimination = 1;</span>
<span class="lineNum">    1534 </span>            :             }
<span class="lineNum">    1535 </span>            : 
<span class="lineNum">    1536 </span><span class="lineNoCov">          0 :           something_needs_operands_changed |= operands_changed;</span>
<span class="lineNum">    1537 </span>            : 
<span class="lineNum">    1538 </span><span class="lineNoCov">          0 :           if (n_reloads != 0)</span>
<span class="lineNum">    1539 </span>            :             {
<span class="lineNum">    1540 </span><span class="lineNoCov">          0 :               copy_reloads (chain);</span>
<span class="lineNum">    1541 </span><span class="lineNoCov">          0 :               *pprev_reload = chain;</span>
<span class="lineNum">    1542 </span><span class="lineNoCov">          0 :               pprev_reload = &amp;chain-&gt;next_need_reload;</span>
<span class="lineNum">    1543 </span>            :             }
<span class="lineNum">    1544 </span>            :         }
<span class="lineNum">    1545 </span>            :     }
<span class="lineNum">    1546 </span><span class="lineNoCov">          0 :   *pprev_reload = 0;</span>
<span class="lineNum">    1547 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1548 </span>            : 
<span class="lineNum">    1549 </span>            : /* This function is called from the register allocator to set up estimates
<span class="lineNum">    1550 </span>            :    for the cost of eliminating pseudos which have REG_EQUIV equivalences to
<span class="lineNum">    1551 </span>            :    an invariant.  The structure is similar to calculate_needs_all_insns.  */
<a name="1552"><span class="lineNum">    1552 </span>            : </a>
<span class="lineNum">    1553 </span>            : void
<span class="lineNum">    1554 </span><span class="lineCov">     832590 : calculate_elim_costs_all_insns (void)</span>
<span class="lineNum">    1555 </span>            : {
<span class="lineNum">    1556 </span><span class="lineCov">     832590 :   int *reg_equiv_init_cost;</span>
<span class="lineNum">    1557 </span><span class="lineCov">     832590 :   basic_block bb;</span>
<span class="lineNum">    1558 </span><span class="lineCov">     832590 :   int i;</span>
<span class="lineNum">    1559 </span>            : 
<span class="lineNum">    1560 </span><span class="lineCov">     832590 :   reg_equiv_init_cost = XCNEWVEC (int, max_regno);</span>
<span class="lineNum">    1561 </span><span class="lineCov">     832590 :   init_elim_table ();</span>
<span class="lineNum">    1562 </span><span class="lineCov">    1665180 :   init_eliminable_invariants (get_insns (), false);</span>
<span class="lineNum">    1563 </span>            : 
<span class="lineNum">    1564 </span><span class="lineCov">     832590 :   set_initial_elim_offsets ();</span>
<span class="lineNum">    1565 </span><span class="lineCov">     832590 :   set_initial_label_offsets ();</span>
<span class="lineNum">    1566 </span>            : 
<span class="lineNum">    1567 </span><span class="lineCov">    8848033 :   FOR_EACH_BB_FN (bb, cfun)</span>
<span class="lineNum">    1568 </span>            :     {
<span class="lineNum">    1569 </span><span class="lineCov">    8015443 :       rtx_insn *insn;</span>
<span class="lineNum">    1570 </span><span class="lineCov">    8015443 :       elim_bb = bb;</span>
<span class="lineNum">    1571 </span>            : 
<span class="lineNum">    1572 </span><span class="lineCov">  182139619 :       FOR_BB_INSNS (bb, insn)</span>
<span class="lineNum">    1573 </span>            :         {
<span class="lineNum">    1574 </span>            :           /* If this is a label, a JUMP_INSN, or has REG_NOTES (which might
<span class="lineNum">    1575 </span>            :              include REG_LABEL_OPERAND and REG_LABEL_TARGET), we need to see
<span class="lineNum">    1576 </span>            :              what effects this has on the known offsets at labels.  */
<span class="lineNum">    1577 </span>            : 
<span class="lineNum">    1578 </span><span class="lineCov">   87062088 :           if (LABEL_P (insn) || JUMP_P (insn) || JUMP_TABLE_DATA_P (insn)</span>
<span class="lineNum">    1579 </span><span class="lineCov">   78610415 :               || (INSN_P (insn) &amp;&amp; REG_NOTES (insn) != 0))</span>
<span class="lineNum">    1580 </span><span class="lineCov">   35471994 :             set_label_offsets (insn, insn, 0);</span>
<span class="lineNum">    1581 </span>            : 
<span class="lineNum">    1582 </span><span class="lineCov">   87062088 :           if (INSN_P (insn))</span>
<span class="lineNum">    1583 </span>            :             {
<span class="lineNum">    1584 </span><span class="lineCov">   72836700 :               rtx set = single_set (insn);</span>
<span class="lineNum">    1585 </span>            : 
<span class="lineNum">    1586 </span>            :               /* Skip insns that only set an equivalence.  */
<span class="lineNum">    1587 </span><span class="lineCov">   42592557 :               if (set &amp;&amp; REG_P (SET_DEST (set))</span>
<span class="lineNum">    1588 </span><span class="lineCov">   58287766 :                   &amp;&amp; reg_renumber[REGNO (SET_DEST (set))] &lt; 0</span>
<span class="lineNum">    1589 </span><span class="lineCov">  131124466 :                   &amp;&amp; (reg_equiv_constant (REGNO (SET_DEST (set)))</span>
<span class="lineNum">    1590 </span><span class="lineCov">   57655778 :                       || reg_equiv_invariant (REGNO (SET_DEST (set)))))</span>
<span class="lineNum">    1591 </span>            :                 {
<span class="lineNum">    1592 </span><span class="lineCov">     921869 :                   unsigned regno = REGNO (SET_DEST (set));</span>
<span class="lineNum">    1593 </span><span class="lineCov">     921869 :                   rtx_insn_list *init = reg_equiv_init (regno);</span>
<span class="lineNum">    1594 </span><span class="lineCov">     921869 :                   if (init)</span>
<span class="lineNum">    1595 </span>            :                     {
<span class="lineNum">    1596 </span><span class="lineCov">     841391 :                       rtx t = eliminate_regs_1 (SET_SRC (set), VOIDmode, insn,</span>
<span class="lineNum">    1597 </span>            :                                                 false, true);
<span class="lineNum">    1598 </span><span class="lineCov">     841391 :                       machine_mode mode = GET_MODE (SET_DEST (set));</span>
<span class="lineNum">    1599 </span><span class="lineCov">     841391 :                       int cost = set_src_cost (t, mode,</span>
<span class="lineNum">    1600 </span><span class="lineCov">     841391 :                                                optimize_bb_for_speed_p (bb));</span>
<span class="lineNum">    1601 </span><span class="lineCov">     841391 :                       int freq = REG_FREQ_FROM_BB (bb);</span>
<span class="lineNum">    1602 </span>            : 
<span class="lineNum">    1603 </span><span class="lineCov">     841391 :                       reg_equiv_init_cost[regno] = cost * freq;</span>
<span class="lineNum">    1604 </span><span class="lineCov">     841391 :                       continue;</span>
<span class="lineNum">    1605 </span>            :                     }
<span class="lineNum">    1606 </span>            :                 }
<span class="lineNum">    1607 </span>            :               /* If needed, eliminate any eliminable registers.  */
<span class="lineNum">    1608 </span><span class="lineCov">   71995309 :               if (num_eliminable || num_eliminable_invariants)</span>
<span class="lineNum">    1609 </span><span class="lineCov">   71995309 :                 elimination_costs_in_insn (insn);</span>
<span class="lineNum">    1610 </span>            : 
<span class="lineNum">    1611 </span><span class="lineCov">   71995309 :               if (num_eliminable)</span>
<span class="lineNum">    1612 </span><span class="lineCov">   71995309 :                 update_eliminable_offsets ();</span>
<span class="lineNum">    1613 </span>            :             }
<span class="lineNum">    1614 </span>            :         }
<span class="lineNum">    1615 </span>            :     }
<span class="lineNum">    1616 </span><span class="lineCov">   35040186 :   for (i = FIRST_PSEUDO_REGISTER; i &lt; max_regno; i++)</span>
<span class="lineNum">    1617 </span>            :     {
<span class="lineNum">    1618 </span><span class="lineCov">   34207596 :       if (reg_equiv_invariant (i))</span>
<span class="lineNum">    1619 </span>            :         {
<span class="lineNum">    1620 </span><span class="lineCov">     605875 :           if (reg_equiv_init (i))</span>
<span class="lineNum">    1621 </span>            :             {
<span class="lineNum">    1622 </span><span class="lineCov">     483010 :               int cost = reg_equiv_init_cost[i];</span>
<span class="lineNum">    1623 </span><span class="lineCov">     483010 :               if (dump_file)</span>
<span class="lineNum">    1624 </span><span class="lineNoCov">          0 :                 fprintf (dump_file,</span>
<span class="lineNum">    1625 </span>            :                          &quot;Reg %d has equivalence, initial gains %d\n&quot;, i, cost);
<span class="lineNum">    1626 </span><span class="lineCov">     483010 :               if (cost != 0)</span>
<span class="lineNum">    1627 </span><span class="lineCov">     482673 :                 ira_adjust_equiv_reg_cost (i, cost);</span>
<span class="lineNum">    1628 </span>            :             }
<span class="lineNum">    1629 </span>            :           else
<span class="lineNum">    1630 </span>            :             {
<span class="lineNum">    1631 </span><span class="lineCov">     122865 :               if (dump_file)</span>
<span class="lineNum">    1632 </span><span class="lineNoCov">          0 :                 fprintf (dump_file,</span>
<span class="lineNum">    1633 </span>            :                          &quot;Reg %d had equivalence, but can't be eliminated\n&quot;,
<span class="lineNum">    1634 </span>            :                          i);
<span class="lineNum">    1635 </span><span class="lineCov">     122865 :               ira_adjust_equiv_reg_cost (i, 0);</span>
<span class="lineNum">    1636 </span>            :             }
<span class="lineNum">    1637 </span>            :         }
<span class="lineNum">    1638 </span>            :     }
<span class="lineNum">    1639 </span>            : 
<span class="lineNum">    1640 </span><span class="lineCov">     832590 :   free (reg_equiv_init_cost);</span>
<span class="lineNum">    1641 </span><span class="lineCov">     832590 :   free (offsets_known_at);</span>
<span class="lineNum">    1642 </span><span class="lineCov">     832590 :   free (offsets_at);</span>
<span class="lineNum">    1643 </span><span class="lineCov">     832590 :   offsets_at = NULL;</span>
<span class="lineNum">    1644 </span><span class="lineCov">     832590 :   offsets_known_at = NULL;</span>
<span class="lineNum">    1645 </span><span class="lineCov">     832590 : }</span>
<span class="lineNum">    1646 </span>            : 
<span class="lineNum">    1647 </span>            : /* Comparison function for qsort to decide which of two reloads
<span class="lineNum">    1648 </span>            :    should be handled first.  *P1 and *P2 are the reload numbers.  */
<a name="1649"><span class="lineNum">    1649 </span>            : </a>
<span class="lineNum">    1650 </span>            : static int
<span class="lineNum">    1651 </span><span class="lineNoCov">          0 : reload_reg_class_lower (const void *r1p, const void *r2p)</span>
<span class="lineNum">    1652 </span>            : {
<span class="lineNum">    1653 </span><span class="lineNoCov">          0 :   int r1 = *(const short *) r1p, r2 = *(const short *) r2p;</span>
<span class="lineNum">    1654 </span><span class="lineNoCov">          0 :   int t;</span>
<span class="lineNum">    1655 </span>            : 
<span class="lineNum">    1656 </span>            :   /* Consider required reloads before optional ones.  */
<span class="lineNum">    1657 </span><span class="lineNoCov">          0 :   t = rld[r1].optional - rld[r2].optional;</span>
<span class="lineNum">    1658 </span><span class="lineNoCov">          0 :   if (t != 0)</span>
<span class="lineNum">    1659 </span>            :     return t;
<span class="lineNum">    1660 </span>            : 
<span class="lineNum">    1661 </span>            :   /* Count all solitary classes before non-solitary ones.  */
<span class="lineNum">    1662 </span><span class="lineNoCov">          0 :   t = ((reg_class_size[(int) rld[r2].rclass] == 1)</span>
<span class="lineNum">    1663 </span><span class="lineNoCov">          0 :        - (reg_class_size[(int) rld[r1].rclass] == 1));</span>
<span class="lineNum">    1664 </span><span class="lineNoCov">          0 :   if (t != 0)</span>
<span class="lineNum">    1665 </span>            :     return t;
<span class="lineNum">    1666 </span>            : 
<span class="lineNum">    1667 </span>            :   /* Aside from solitaires, consider all multi-reg groups first.  */
<span class="lineNum">    1668 </span><span class="lineNoCov">          0 :   t = rld[r2].nregs - rld[r1].nregs;</span>
<span class="lineNum">    1669 </span><span class="lineNoCov">          0 :   if (t != 0)</span>
<span class="lineNum">    1670 </span>            :     return t;
<span class="lineNum">    1671 </span>            : 
<span class="lineNum">    1672 </span>            :   /* Consider reloads in order of increasing reg-class number.  */
<span class="lineNum">    1673 </span><span class="lineNoCov">          0 :   t = (int) rld[r1].rclass - (int) rld[r2].rclass;</span>
<span class="lineNum">    1674 </span><span class="lineNoCov">          0 :   if (t != 0)</span>
<span class="lineNum">    1675 </span>            :     return t;
<span class="lineNum">    1676 </span>            : 
<span class="lineNum">    1677 </span>            :   /* If reloads are equally urgent, sort by reload number,
<span class="lineNum">    1678 </span>            :      so that the results of qsort leave nothing to chance.  */
<span class="lineNum">    1679 </span><span class="lineNoCov">          0 :   return r1 - r2;</span>
<span class="lineNum">    1680 </span>            : }
<span class="lineNum">    1681 </span>            : 
<span class="lineNum">    1682 </span>            : /* The cost of spilling each hard reg.  */
<span class="lineNum">    1683 </span>            : static int spill_cost[FIRST_PSEUDO_REGISTER];
<span class="lineNum">    1684 </span>            : 
<span class="lineNum">    1685 </span>            : /* When spilling multiple hard registers, we use SPILL_COST for the first
<span class="lineNum">    1686 </span>            :    spilled hard reg and SPILL_ADD_COST for subsequent regs.  SPILL_ADD_COST
<span class="lineNum">    1687 </span>            :    only the first hard reg for a multi-reg pseudo.  */
<span class="lineNum">    1688 </span>            : static int spill_add_cost[FIRST_PSEUDO_REGISTER];
<span class="lineNum">    1689 </span>            : 
<span class="lineNum">    1690 </span>            : /* Map of hard regno to pseudo regno currently occupying the hard
<span class="lineNum">    1691 </span>            :    reg.  */
<span class="lineNum">    1692 </span>            : static int hard_regno_to_pseudo_regno[FIRST_PSEUDO_REGISTER];
<span class="lineNum">    1693 </span>            : 
<span class="lineNum">    1694 </span>            : /* Update the spill cost arrays, considering that pseudo REG is live.  */
<a name="1695"><span class="lineNum">    1695 </span>            : </a>
<span class="lineNum">    1696 </span>            : static void
<span class="lineNum">    1697 </span><span class="lineNoCov">          0 : count_pseudo (int reg)</span>
<span class="lineNum">    1698 </span>            : {
<span class="lineNum">    1699 </span><span class="lineNoCov">          0 :   int freq = REG_FREQ (reg);</span>
<span class="lineNum">    1700 </span><span class="lineNoCov">          0 :   int r = reg_renumber[reg];</span>
<span class="lineNum">    1701 </span><span class="lineNoCov">          0 :   int nregs;</span>
<span class="lineNum">    1702 </span>            : 
<span class="lineNum">    1703 </span>            :   /* Ignore spilled pseudo-registers which can be here only if IRA is used.  */
<span class="lineNum">    1704 </span><span class="lineNoCov">          0 :   if (ira_conflicts_p &amp;&amp; r &lt; 0)</span>
<span class="lineNum">    1705 </span>            :     return;
<span class="lineNum">    1706 </span>            : 
<span class="lineNum">    1707 </span><span class="lineNoCov">          0 :   if (REGNO_REG_SET_P (&amp;pseudos_counted, reg)</span>
<span class="lineNum">    1708 </span><span class="lineNoCov">          0 :       || REGNO_REG_SET_P (&amp;spilled_pseudos, reg))</span>
<span class="lineNum">    1709 </span><span class="lineNoCov">          0 :     return;</span>
<span class="lineNum">    1710 </span>            : 
<span class="lineNum">    1711 </span><span class="lineNoCov">          0 :   SET_REGNO_REG_SET (&amp;pseudos_counted, reg);</span>
<span class="lineNum">    1712 </span>            : 
<span class="lineNum">    1713 </span><span class="lineNoCov">          0 :   gcc_assert (r &gt;= 0);</span>
<span class="lineNum">    1714 </span>            : 
<span class="lineNum">    1715 </span><span class="lineNoCov">          0 :   spill_add_cost[r] += freq;</span>
<span class="lineNum">    1716 </span><span class="lineNoCov">          0 :   nregs = hard_regno_nregs (r, PSEUDO_REGNO_MODE (reg));</span>
<span class="lineNum">    1717 </span><span class="lineNoCov">          0 :   while (nregs-- &gt; 0)</span>
<span class="lineNum">    1718 </span>            :     {
<span class="lineNum">    1719 </span><span class="lineNoCov">          0 :       hard_regno_to_pseudo_regno[r + nregs] = reg;</span>
<span class="lineNum">    1720 </span><span class="lineNoCov">          0 :       spill_cost[r + nregs] += freq;</span>
<span class="lineNum">    1721 </span>            :     }
<span class="lineNum">    1722 </span>            : }
<span class="lineNum">    1723 </span>            : 
<span class="lineNum">    1724 </span>            : /* Calculate the SPILL_COST and SPILL_ADD_COST arrays and determine the
<span class="lineNum">    1725 </span>            :    contents of BAD_SPILL_REGS for the insn described by CHAIN.  */
<a name="1726"><span class="lineNum">    1726 </span>            : </a>
<span class="lineNum">    1727 </span>            : static void
<span class="lineNum">    1728 </span><span class="lineNoCov">          0 : order_regs_for_reload (struct insn_chain *chain)</span>
<span class="lineNum">    1729 </span>            : {
<span class="lineNum">    1730 </span><span class="lineNoCov">          0 :   unsigned i;</span>
<span class="lineNum">    1731 </span><span class="lineNoCov">          0 :   HARD_REG_SET used_by_pseudos;</span>
<span class="lineNum">    1732 </span><span class="lineNoCov">          0 :   HARD_REG_SET used_by_pseudos2;</span>
<span class="lineNum">    1733 </span><span class="lineNoCov">          0 :   reg_set_iterator rsi;</span>
<span class="lineNum">    1734 </span>            : 
<span class="lineNum">    1735 </span><span class="lineNoCov">          0 :   COPY_HARD_REG_SET (bad_spill_regs, fixed_reg_set);</span>
<span class="lineNum">    1736 </span>            : 
<span class="lineNum">    1737 </span><span class="lineNoCov">          0 :   memset (spill_cost, 0, sizeof spill_cost);</span>
<span class="lineNum">    1738 </span><span class="lineNoCov">          0 :   memset (spill_add_cost, 0, sizeof spill_add_cost);</span>
<span class="lineNum">    1739 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; FIRST_PSEUDO_REGISTER; i++)</span>
<span class="lineNum">    1740 </span><span class="lineNoCov">          0 :     hard_regno_to_pseudo_regno[i] = -1;</span>
<span class="lineNum">    1741 </span>            : 
<span class="lineNum">    1742 </span>            :   /* Count number of uses of each hard reg by pseudo regs allocated to it
<span class="lineNum">    1743 </span>            :      and then order them by decreasing use.  First exclude hard registers
<span class="lineNum">    1744 </span>            :      that are live in or across this insn.  */
<span class="lineNum">    1745 </span>            : 
<span class="lineNum">    1746 </span><span class="lineNoCov">          0 :   REG_SET_TO_HARD_REG_SET (used_by_pseudos, &amp;chain-&gt;live_throughout);</span>
<span class="lineNum">    1747 </span><span class="lineNoCov">          0 :   REG_SET_TO_HARD_REG_SET (used_by_pseudos2, &amp;chain-&gt;dead_or_set);</span>
<span class="lineNum">    1748 </span><span class="lineNoCov">          0 :   IOR_HARD_REG_SET (bad_spill_regs, used_by_pseudos);</span>
<span class="lineNum">    1749 </span><span class="lineNoCov">          0 :   IOR_HARD_REG_SET (bad_spill_regs, used_by_pseudos2);</span>
<span class="lineNum">    1750 </span>            : 
<span class="lineNum">    1751 </span>            :   /* Now find out which pseudos are allocated to it, and update
<span class="lineNum">    1752 </span>            :      hard_reg_n_uses.  */
<span class="lineNum">    1753 </span><span class="lineNoCov">          0 :   CLEAR_REG_SET (&amp;pseudos_counted);</span>
<span class="lineNum">    1754 </span>            : 
<span class="lineNum">    1755 </span><span class="lineNoCov">          0 :   EXECUTE_IF_SET_IN_REG_SET</span>
<span class="lineNum">    1756 </span>            :     (&amp;chain-&gt;live_throughout, FIRST_PSEUDO_REGISTER, i, rsi)
<span class="lineNum">    1757 </span>            :     {
<span class="lineNum">    1758 </span><span class="lineNoCov">          0 :       count_pseudo (i);</span>
<span class="lineNum">    1759 </span>            :     }
<span class="lineNum">    1760 </span><span class="lineNoCov">          0 :   EXECUTE_IF_SET_IN_REG_SET</span>
<span class="lineNum">    1761 </span>            :     (&amp;chain-&gt;dead_or_set, FIRST_PSEUDO_REGISTER, i, rsi)
<span class="lineNum">    1762 </span>            :     {
<span class="lineNum">    1763 </span><span class="lineNoCov">          0 :       count_pseudo (i);</span>
<span class="lineNum">    1764 </span>            :     }
<span class="lineNum">    1765 </span><span class="lineNoCov">          0 :   CLEAR_REG_SET (&amp;pseudos_counted);</span>
<span class="lineNum">    1766 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1767 </span>            : 
<span class="lineNum">    1768 </span>            : /* Vector of reload-numbers showing the order in which the reloads should
<span class="lineNum">    1769 </span>            :    be processed.  */
<span class="lineNum">    1770 </span>            : static short reload_order[MAX_RELOADS];
<span class="lineNum">    1771 </span>            : 
<span class="lineNum">    1772 </span>            : /* This is used to keep track of the spill regs used in one insn.  */
<span class="lineNum">    1773 </span>            : static HARD_REG_SET used_spill_regs_local;
<span class="lineNum">    1774 </span>            : 
<span class="lineNum">    1775 </span>            : /* We decided to spill hard register SPILLED, which has a size of
<span class="lineNum">    1776 </span>            :    SPILLED_NREGS.  Determine how pseudo REG, which is live during the insn,
<span class="lineNum">    1777 </span>            :    is affected.  We will add it to SPILLED_PSEUDOS if necessary, and we will
<span class="lineNum">    1778 </span>            :    update SPILL_COST/SPILL_ADD_COST.  */
<a name="1779"><span class="lineNum">    1779 </span>            : </a>
<span class="lineNum">    1780 </span>            : static void
<span class="lineNum">    1781 </span><span class="lineNoCov">          0 : count_spilled_pseudo (int spilled, int spilled_nregs, int reg)</span>
<span class="lineNum">    1782 </span>            : {
<span class="lineNum">    1783 </span><span class="lineNoCov">          0 :   int freq = REG_FREQ (reg);</span>
<span class="lineNum">    1784 </span><span class="lineNoCov">          0 :   int r = reg_renumber[reg];</span>
<span class="lineNum">    1785 </span><span class="lineNoCov">          0 :   int nregs;</span>
<span class="lineNum">    1786 </span>            : 
<span class="lineNum">    1787 </span>            :   /* Ignore spilled pseudo-registers which can be here only if IRA is used.  */
<span class="lineNum">    1788 </span><span class="lineNoCov">          0 :   if (ira_conflicts_p &amp;&amp; r &lt; 0)</span>
<span class="lineNum">    1789 </span>            :     return;
<span class="lineNum">    1790 </span>            : 
<span class="lineNum">    1791 </span><span class="lineNoCov">          0 :   gcc_assert (r &gt;= 0);</span>
<span class="lineNum">    1792 </span>            : 
<span class="lineNum">    1793 </span><span class="lineNoCov">          0 :   nregs = hard_regno_nregs (r, PSEUDO_REGNO_MODE (reg));</span>
<span class="lineNum">    1794 </span>            : 
<span class="lineNum">    1795 </span><span class="lineNoCov">          0 :   if (REGNO_REG_SET_P (&amp;spilled_pseudos, reg)</span>
<span class="lineNum">    1796 </span><span class="lineNoCov">          0 :       || spilled + spilled_nregs &lt;= r || r + nregs &lt;= spilled)</span>
<span class="lineNum">    1797 </span>            :     return;
<span class="lineNum">    1798 </span>            : 
<span class="lineNum">    1799 </span><span class="lineNoCov">          0 :   SET_REGNO_REG_SET (&amp;spilled_pseudos, reg);</span>
<span class="lineNum">    1800 </span>            : 
<span class="lineNum">    1801 </span><span class="lineNoCov">          0 :   spill_add_cost[r] -= freq;</span>
<span class="lineNum">    1802 </span><span class="lineNoCov">          0 :   while (nregs-- &gt; 0)</span>
<span class="lineNum">    1803 </span>            :     {
<span class="lineNum">    1804 </span><span class="lineNoCov">          0 :       hard_regno_to_pseudo_regno[r + nregs] = -1;</span>
<span class="lineNum">    1805 </span><span class="lineNoCov">          0 :       spill_cost[r + nregs] -= freq;</span>
<span class="lineNum">    1806 </span>            :     }
<span class="lineNum">    1807 </span>            : }
<span class="lineNum">    1808 </span>            : 
<span class="lineNum">    1809 </span>            : /* Find reload register to use for reload number ORDER.  */
<a name="1810"><span class="lineNum">    1810 </span>            : </a>
<span class="lineNum">    1811 </span>            : static int
<span class="lineNum">    1812 </span><span class="lineNoCov">          0 : find_reg (struct insn_chain *chain, int order)</span>
<span class="lineNum">    1813 </span>            : {
<span class="lineNum">    1814 </span><span class="lineNoCov">          0 :   int rnum = reload_order[order];</span>
<span class="lineNum">    1815 </span><span class="lineNoCov">          0 :   struct reload *rl = rld + rnum;</span>
<span class="lineNum">    1816 </span><span class="lineNoCov">          0 :   int best_cost = INT_MAX;</span>
<span class="lineNum">    1817 </span><span class="lineNoCov">          0 :   int best_reg = -1;</span>
<span class="lineNum">    1818 </span><span class="lineNoCov">          0 :   unsigned int i, j, n;</span>
<span class="lineNum">    1819 </span><span class="lineNoCov">          0 :   int k;</span>
<span class="lineNum">    1820 </span><span class="lineNoCov">          0 :   HARD_REG_SET not_usable;</span>
<span class="lineNum">    1821 </span><span class="lineNoCov">          0 :   HARD_REG_SET used_by_other_reload;</span>
<span class="lineNum">    1822 </span><span class="lineNoCov">          0 :   reg_set_iterator rsi;</span>
<span class="lineNum">    1823 </span><span class="lineNoCov">          0 :   static int regno_pseudo_regs[FIRST_PSEUDO_REGISTER];</span>
<span class="lineNum">    1824 </span><span class="lineNoCov">          0 :   static int best_regno_pseudo_regs[FIRST_PSEUDO_REGISTER];</span>
<span class="lineNum">    1825 </span>            : 
<span class="lineNum">    1826 </span><span class="lineNoCov">          0 :   COPY_HARD_REG_SET (not_usable, bad_spill_regs);</span>
<span class="lineNum">    1827 </span><span class="lineNoCov">          0 :   IOR_HARD_REG_SET (not_usable, bad_spill_regs_global);</span>
<span class="lineNum">    1828 </span><span class="lineNoCov">          0 :   IOR_COMPL_HARD_REG_SET (not_usable, reg_class_contents[rl-&gt;rclass]);</span>
<span class="lineNum">    1829 </span>            : 
<span class="lineNum">    1830 </span><span class="lineNoCov">          0 :   CLEAR_HARD_REG_SET (used_by_other_reload);</span>
<span class="lineNum">    1831 </span><span class="lineNoCov">          0 :   for (k = 0; k &lt; order; k++)</span>
<span class="lineNum">    1832 </span>            :     {
<span class="lineNum">    1833 </span><span class="lineNoCov">          0 :       int other = reload_order[k];</span>
<span class="lineNum">    1834 </span>            : 
<span class="lineNum">    1835 </span><span class="lineNoCov">          0 :       if (rld[other].regno &gt;= 0 &amp;&amp; reloads_conflict (other, rnum))</span>
<span class="lineNum">    1836 </span><span class="lineNoCov">          0 :         for (j = 0; j &lt; rld[other].nregs; j++)</span>
<span class="lineNum">    1837 </span><span class="lineNoCov">          0 :           SET_HARD_REG_BIT (used_by_other_reload, rld[other].regno + j);</span>
<span class="lineNum">    1838 </span>            :     }
<span class="lineNum">    1839 </span>            : 
<span class="lineNum">    1840 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; FIRST_PSEUDO_REGISTER; i++)</span>
<span class="lineNum">    1841 </span>            :     {
<span class="lineNum">    1842 </span>            : #ifdef REG_ALLOC_ORDER
<span class="lineNum">    1843 </span><span class="lineNoCov">          0 :       unsigned int regno = reg_alloc_order[i];</span>
<span class="lineNum">    1844 </span>            : #else
<span class="lineNum">    1845 </span>            :       unsigned int regno = i;
<span class="lineNum">    1846 </span>            : #endif
<span class="lineNum">    1847 </span>            : 
<span class="lineNum">    1848 </span><span class="lineNoCov">          0 :       if (! TEST_HARD_REG_BIT (not_usable, regno)</span>
<span class="lineNum">    1849 </span><span class="lineNoCov">          0 :           &amp;&amp; ! TEST_HARD_REG_BIT (used_by_other_reload, regno)</span>
<span class="lineNum">    1850 </span><span class="lineNoCov">          0 :           &amp;&amp; targetm.hard_regno_mode_ok (regno, rl-&gt;mode))</span>
<span class="lineNum">    1851 </span>            :         {
<span class="lineNum">    1852 </span><span class="lineNoCov">          0 :           int this_cost = spill_cost[regno];</span>
<span class="lineNum">    1853 </span><span class="lineNoCov">          0 :           int ok = 1;</span>
<span class="lineNum">    1854 </span><span class="lineNoCov">          0 :           unsigned int this_nregs = hard_regno_nregs (regno, rl-&gt;mode);</span>
<span class="lineNum">    1855 </span>            : 
<span class="lineNum">    1856 </span><span class="lineNoCov">          0 :           for (j = 1; j &lt; this_nregs; j++)</span>
<span class="lineNum">    1857 </span>            :             {
<span class="lineNum">    1858 </span><span class="lineNoCov">          0 :               this_cost += spill_add_cost[regno + j];</span>
<span class="lineNum">    1859 </span><span class="lineNoCov">          0 :               if ((TEST_HARD_REG_BIT (not_usable, regno + j))</span>
<span class="lineNum">    1860 </span><span class="lineNoCov">          0 :                   || TEST_HARD_REG_BIT (used_by_other_reload, regno + j))</span>
<span class="lineNum">    1861 </span><span class="lineNoCov">          0 :                 ok = 0;</span>
<span class="lineNum">    1862 </span>            :             }
<span class="lineNum">    1863 </span><span class="lineNoCov">          0 :           if (! ok)</span>
<span class="lineNum">    1864 </span>            :             continue;
<span class="lineNum">    1865 </span>            : 
<span class="lineNum">    1866 </span><span class="lineNoCov">          0 :           if (ira_conflicts_p)</span>
<span class="lineNum">    1867 </span>            :             {
<span class="lineNum">    1868 </span>            :               /* Ask IRA to find a better pseudo-register for
<span class="lineNum">    1869 </span>            :                  spilling.  */
<span class="lineNum">    1870 </span><span class="lineNoCov">          0 :               for (n = j = 0; j &lt; this_nregs; j++)</span>
<span class="lineNum">    1871 </span>            :                 {
<span class="lineNum">    1872 </span><span class="lineNoCov">          0 :                   int r = hard_regno_to_pseudo_regno[regno + j];</span>
<span class="lineNum">    1873 </span>            : 
<span class="lineNum">    1874 </span><span class="lineNoCov">          0 :                   if (r &lt; 0)</span>
<span class="lineNum">    1875 </span>            :                     continue;
<span class="lineNum">    1876 </span><span class="lineNoCov">          0 :                   if (n == 0 || regno_pseudo_regs[n - 1] != r)</span>
<span class="lineNum">    1877 </span><span class="lineNoCov">          0 :                     regno_pseudo_regs[n++] = r;</span>
<span class="lineNum">    1878 </span>            :                 }
<span class="lineNum">    1879 </span><span class="lineNoCov">          0 :               regno_pseudo_regs[n++] = -1;</span>
<span class="lineNum">    1880 </span><span class="lineNoCov">          0 :               if (best_reg &lt; 0</span>
<span class="lineNum">    1881 </span><span class="lineNoCov">          0 :                   || ira_better_spill_reload_regno_p (regno_pseudo_regs,</span>
<span class="lineNum">    1882 </span>            :                                                       best_regno_pseudo_regs,
<span class="lineNum">    1883 </span>            :                                                       rl-&gt;in, rl-&gt;out,
<span class="lineNum">    1884 </span>            :                                                       chain-&gt;insn))
<span class="lineNum">    1885 </span>            :                 {
<span class="lineNum">    1886 </span><span class="lineNoCov">          0 :                   best_reg = regno;</span>
<span class="lineNum">    1887 </span><span class="lineNoCov">          0 :                   for (j = 0;; j++)</span>
<span class="lineNum">    1888 </span>            :                     {
<span class="lineNum">    1889 </span><span class="lineNoCov">          0 :                       best_regno_pseudo_regs[j] = regno_pseudo_regs[j];</span>
<span class="lineNum">    1890 </span><span class="lineNoCov">          0 :                       if (regno_pseudo_regs[j] &lt; 0)</span>
<span class="lineNum">    1891 </span>            :                         break;
<span class="lineNum">    1892 </span>            :                     }
<span class="lineNum">    1893 </span>            :                 }
<span class="lineNum">    1894 </span><span class="lineNoCov">          0 :               continue;</span>
<span class="lineNum">    1895 </span>            :             }
<span class="lineNum">    1896 </span>            : 
<span class="lineNum">    1897 </span><span class="lineNoCov">          0 :           if (rl-&gt;in &amp;&amp; REG_P (rl-&gt;in) &amp;&amp; REGNO (rl-&gt;in) == regno)</span>
<span class="lineNum">    1898 </span><span class="lineNoCov">          0 :             this_cost--;</span>
<span class="lineNum">    1899 </span><span class="lineNoCov">          0 :           if (rl-&gt;out &amp;&amp; REG_P (rl-&gt;out) &amp;&amp; REGNO (rl-&gt;out) == regno)</span>
<span class="lineNum">    1900 </span><span class="lineNoCov">          0 :             this_cost--;</span>
<span class="lineNum">    1901 </span><span class="lineNoCov">          0 :           if (this_cost &lt; best_cost</span>
<span class="lineNum">    1902 </span>            :               /* Among registers with equal cost, prefer caller-saved ones, or
<span class="lineNum">    1903 </span>            :                  use REG_ALLOC_ORDER if it is defined.  */
<span class="lineNum">    1904 </span><span class="lineNoCov">          0 :               || (this_cost == best_cost</span>
<span class="lineNum">    1905 </span>            : #ifdef REG_ALLOC_ORDER
<span class="lineNum">    1906 </span><span class="lineNoCov">          0 :                   &amp;&amp; (inv_reg_alloc_order[regno]</span>
<span class="lineNum">    1907 </span><span class="lineNoCov">          0 :                       &lt; inv_reg_alloc_order[best_reg])</span>
<span class="lineNum">    1908 </span>            : #else
<span class="lineNum">    1909 </span>            :                   &amp;&amp; call_used_regs[regno]
<span class="lineNum">    1910 </span>            :                   &amp;&amp; ! call_used_regs[best_reg]
<span class="lineNum">    1911 </span>            : #endif
<span class="lineNum">    1912 </span>            :                   ))
<span class="lineNum">    1913 </span>            :             {
<span class="lineNum">    1914 </span><span class="lineNoCov">          0 :               best_reg = regno;</span>
<span class="lineNum">    1915 </span><span class="lineNoCov">          0 :               best_cost = this_cost;</span>
<span class="lineNum">    1916 </span>            :             }
<span class="lineNum">    1917 </span>            :         }
<span class="lineNum">    1918 </span>            :     }
<span class="lineNum">    1919 </span><span class="lineNoCov">          0 :   if (best_reg == -1)</span>
<span class="lineNum">    1920 </span>            :     return 0;
<span class="lineNum">    1921 </span>            : 
<span class="lineNum">    1922 </span><span class="lineNoCov">          0 :   if (dump_file)</span>
<span class="lineNum">    1923 </span><span class="lineNoCov">          0 :     fprintf (dump_file, &quot;Using reg %d for reload %d\n&quot;, best_reg, rnum);</span>
<span class="lineNum">    1924 </span>            : 
<span class="lineNum">    1925 </span><span class="lineNoCov">          0 :   rl-&gt;nregs = hard_regno_nregs (best_reg, rl-&gt;mode);</span>
<span class="lineNum">    1926 </span><span class="lineNoCov">          0 :   rl-&gt;regno = best_reg;</span>
<span class="lineNum">    1927 </span>            : 
<span class="lineNum">    1928 </span><span class="lineNoCov">          0 :   EXECUTE_IF_SET_IN_REG_SET</span>
<span class="lineNum">    1929 </span>            :     (&amp;chain-&gt;live_throughout, FIRST_PSEUDO_REGISTER, j, rsi)
<span class="lineNum">    1930 </span>            :     {
<span class="lineNum">    1931 </span><span class="lineNoCov">          0 :       count_spilled_pseudo (best_reg, rl-&gt;nregs, j);</span>
<span class="lineNum">    1932 </span>            :     }
<span class="lineNum">    1933 </span>            : 
<span class="lineNum">    1934 </span><span class="lineNoCov">          0 :   EXECUTE_IF_SET_IN_REG_SET</span>
<span class="lineNum">    1935 </span>            :     (&amp;chain-&gt;dead_or_set, FIRST_PSEUDO_REGISTER, j, rsi)
<span class="lineNum">    1936 </span>            :     {
<span class="lineNum">    1937 </span><span class="lineNoCov">          0 :       count_spilled_pseudo (best_reg, rl-&gt;nregs, j);</span>
<span class="lineNum">    1938 </span>            :     }
<span class="lineNum">    1939 </span>            : 
<span class="lineNum">    1940 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; rl-&gt;nregs; i++)</span>
<span class="lineNum">    1941 </span>            :     {
<span class="lineNum">    1942 </span><span class="lineNoCov">          0 :       gcc_assert (spill_cost[best_reg + i] == 0);</span>
<span class="lineNum">    1943 </span><span class="lineNoCov">          0 :       gcc_assert (spill_add_cost[best_reg + i] == 0);</span>
<span class="lineNum">    1944 </span><span class="lineNoCov">          0 :       gcc_assert (hard_regno_to_pseudo_regno[best_reg + i] == -1);</span>
<span class="lineNum">    1945 </span><span class="lineNoCov">          0 :       SET_HARD_REG_BIT (used_spill_regs_local, best_reg + i);</span>
<span class="lineNum">    1946 </span>            :     }
<span class="lineNum">    1947 </span>            :   return 1;
<span class="lineNum">    1948 </span>            : }
<span class="lineNum">    1949 </span>            : 
<span class="lineNum">    1950 </span>            : /* Find more reload regs to satisfy the remaining need of an insn, which
<span class="lineNum">    1951 </span>            :    is given by CHAIN.
<span class="lineNum">    1952 </span>            :    Do it by ascending class number, since otherwise a reg
<span class="lineNum">    1953 </span>            :    might be spilled for a big class and might fail to count
<span class="lineNum">    1954 </span>            :    for a smaller class even though it belongs to that class.  */
<a name="1955"><span class="lineNum">    1955 </span>            : </a>
<span class="lineNum">    1956 </span>            : static void
<span class="lineNum">    1957 </span><span class="lineNoCov">          0 : find_reload_regs (struct insn_chain *chain)</span>
<span class="lineNum">    1958 </span>            : {
<span class="lineNum">    1959 </span><span class="lineNoCov">          0 :   int i;</span>
<span class="lineNum">    1960 </span>            : 
<span class="lineNum">    1961 </span>            :   /* In order to be certain of getting the registers we need,
<span class="lineNum">    1962 </span>            :      we must sort the reloads into order of increasing register class.
<span class="lineNum">    1963 </span>            :      Then our grabbing of reload registers will parallel the process
<span class="lineNum">    1964 </span>            :      that provided the reload registers.  */
<span class="lineNum">    1965 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; chain-&gt;n_reloads; i++)</span>
<span class="lineNum">    1966 </span>            :     {
<span class="lineNum">    1967 </span>            :       /* Show whether this reload already has a hard reg.  */
<span class="lineNum">    1968 </span><span class="lineNoCov">          0 :       if (chain-&gt;rld[i].reg_rtx)</span>
<span class="lineNum">    1969 </span>            :         {
<span class="lineNum">    1970 </span><span class="lineNoCov">          0 :           chain-&gt;rld[i].regno = REGNO (chain-&gt;rld[i].reg_rtx);</span>
<span class="lineNum">    1971 </span><span class="lineNoCov">          0 :           chain-&gt;rld[i].nregs = REG_NREGS (chain-&gt;rld[i].reg_rtx);</span>
<span class="lineNum">    1972 </span>            :         }
<span class="lineNum">    1973 </span>            :       else
<span class="lineNum">    1974 </span><span class="lineNoCov">          0 :         chain-&gt;rld[i].regno = -1;</span>
<span class="lineNum">    1975 </span><span class="lineNoCov">          0 :       reload_order[i] = i;</span>
<span class="lineNum">    1976 </span>            :     }
<span class="lineNum">    1977 </span>            : 
<span class="lineNum">    1978 </span><span class="lineNoCov">          0 :   n_reloads = chain-&gt;n_reloads;</span>
<span class="lineNum">    1979 </span><span class="lineNoCov">          0 :   memcpy (rld, chain-&gt;rld, n_reloads * sizeof (struct reload));</span>
<span class="lineNum">    1980 </span>            : 
<span class="lineNum">    1981 </span><span class="lineNoCov">          0 :   CLEAR_HARD_REG_SET (used_spill_regs_local);</span>
<span class="lineNum">    1982 </span>            : 
<span class="lineNum">    1983 </span><span class="lineNoCov">          0 :   if (dump_file)</span>
<span class="lineNum">    1984 </span><span class="lineNoCov">          0 :     fprintf (dump_file, &quot;Spilling for insn %d.\n&quot;, INSN_UID (chain-&gt;insn));</span>
<span class="lineNum">    1985 </span>            : 
<span class="lineNum">    1986 </span><span class="lineNoCov">          0 :   qsort (reload_order, n_reloads, sizeof (short), reload_reg_class_lower);</span>
<span class="lineNum">    1987 </span>            : 
<span class="lineNum">    1988 </span>            :   /* Compute the order of preference for hard registers to spill.  */
<span class="lineNum">    1989 </span>            : 
<span class="lineNum">    1990 </span><span class="lineNoCov">          0 :   order_regs_for_reload (chain);</span>
<span class="lineNum">    1991 </span>            : 
<span class="lineNum">    1992 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; n_reloads; i++)</span>
<span class="lineNum">    1993 </span>            :     {
<span class="lineNum">    1994 </span><span class="lineNoCov">          0 :       int r = reload_order[i];</span>
<span class="lineNum">    1995 </span>            : 
<span class="lineNum">    1996 </span>            :       /* Ignore reloads that got marked inoperative.  */
<span class="lineNum">    1997 </span><span class="lineNoCov">          0 :       if ((rld[r].out != 0 || rld[r].in != 0 || rld[r].secondary_p)</span>
<span class="lineNum">    1998 </span><span class="lineNoCov">          0 :           &amp;&amp; ! rld[r].optional</span>
<span class="lineNum">    1999 </span><span class="lineNoCov">          0 :           &amp;&amp; rld[r].regno == -1)</span>
<span class="lineNum">    2000 </span><span class="lineNoCov">          0 :         if (! find_reg (chain, i))</span>
<span class="lineNum">    2001 </span>            :           {
<span class="lineNum">    2002 </span><span class="lineNoCov">          0 :             if (dump_file)</span>
<span class="lineNum">    2003 </span><span class="lineNoCov">          0 :               fprintf (dump_file, &quot;reload failure for reload %d\n&quot;, r);</span>
<span class="lineNum">    2004 </span><span class="lineNoCov">          0 :             spill_failure (chain-&gt;insn, rld[r].rclass);</span>
<span class="lineNum">    2005 </span><span class="lineNoCov">          0 :             failure = 1;</span>
<span class="lineNum">    2006 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    2007 </span>            :           }
<span class="lineNum">    2008 </span>            :     }
<span class="lineNum">    2009 </span>            : 
<span class="lineNum">    2010 </span><span class="lineNoCov">          0 :   COPY_HARD_REG_SET (chain-&gt;used_spill_regs, used_spill_regs_local);</span>
<span class="lineNum">    2011 </span><span class="lineNoCov">          0 :   IOR_HARD_REG_SET (used_spill_regs, used_spill_regs_local);</span>
<span class="lineNum">    2012 </span>            : 
<span class="lineNum">    2013 </span><span class="lineNoCov">          0 :   memcpy (chain-&gt;rld, rld, n_reloads * sizeof (struct reload));</span>
<span class="lineNum">    2014 </span>            : }
<a name="2015"><span class="lineNum">    2015 </span>            : </a>
<span class="lineNum">    2016 </span>            : static void
<span class="lineNum">    2017 </span><span class="lineNoCov">          0 : select_reload_regs (void)</span>
<span class="lineNum">    2018 </span>            : {
<span class="lineNum">    2019 </span><span class="lineNoCov">          0 :   struct insn_chain *chain;</span>
<span class="lineNum">    2020 </span>            : 
<span class="lineNum">    2021 </span>            :   /* Try to satisfy the needs for each insn.  */
<span class="lineNum">    2022 </span><span class="lineNoCov">          0 :   for (chain = insns_need_reload; chain != 0;</span>
<span class="lineNum">    2023 </span><span class="lineNoCov">          0 :        chain = chain-&gt;next_need_reload)</span>
<span class="lineNum">    2024 </span><span class="lineNoCov">          0 :     find_reload_regs (chain);</span>
<span class="lineNum">    2025 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2026 </span>            : 
<span class="lineNum">    2027 </span>            : /* Delete all insns that were inserted by emit_caller_save_insns during
<a name="2028"><span class="lineNum">    2028 </span>            :    this iteration.  */</a>
<span class="lineNum">    2029 </span>            : static void
<span class="lineNum">    2030 </span><span class="lineNoCov">          0 : delete_caller_save_insns (void)</span>
<span class="lineNum">    2031 </span>            : {
<span class="lineNum">    2032 </span><span class="lineNoCov">          0 :   struct insn_chain *c = reload_insn_chain;</span>
<span class="lineNum">    2033 </span>            : 
<span class="lineNum">    2034 </span><span class="lineNoCov">          0 :   while (c != 0)</span>
<span class="lineNum">    2035 </span>            :     {
<span class="lineNum">    2036 </span><span class="lineNoCov">          0 :       while (c != 0 &amp;&amp; c-&gt;is_caller_save_insn)</span>
<span class="lineNum">    2037 </span>            :         {
<span class="lineNum">    2038 </span><span class="lineNoCov">          0 :           struct insn_chain *next = c-&gt;next;</span>
<span class="lineNum">    2039 </span><span class="lineNoCov">          0 :           rtx_insn *insn = c-&gt;insn;</span>
<span class="lineNum">    2040 </span>            : 
<span class="lineNum">    2041 </span><span class="lineNoCov">          0 :           if (c == reload_insn_chain)</span>
<span class="lineNum">    2042 </span><span class="lineNoCov">          0 :             reload_insn_chain = next;</span>
<span class="lineNum">    2043 </span><span class="lineNoCov">          0 :           delete_insn (insn);</span>
<span class="lineNum">    2044 </span>            : 
<span class="lineNum">    2045 </span><span class="lineNoCov">          0 :           if (next)</span>
<span class="lineNum">    2046 </span><span class="lineNoCov">          0 :             next-&gt;prev = c-&gt;prev;</span>
<span class="lineNum">    2047 </span><span class="lineNoCov">          0 :           if (c-&gt;prev)</span>
<span class="lineNum">    2048 </span><span class="lineNoCov">          0 :             c-&gt;prev-&gt;next = next;</span>
<span class="lineNum">    2049 </span><span class="lineNoCov">          0 :           c-&gt;next = unused_insn_chains;</span>
<span class="lineNum">    2050 </span><span class="lineNoCov">          0 :           unused_insn_chains = c;</span>
<span class="lineNum">    2051 </span><span class="lineNoCov">          0 :           c = next;</span>
<span class="lineNum">    2052 </span>            :         }
<span class="lineNum">    2053 </span><span class="lineNoCov">          0 :       if (c != 0)</span>
<span class="lineNum">    2054 </span><span class="lineNoCov">          0 :         c = c-&gt;next;</span>
<span class="lineNum">    2055 </span>            :     }
<span class="lineNum">    2056 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2057 </span>            : 
<span class="lineNum">    2058 </span>            : /* Handle the failure to find a register to spill.
<span class="lineNum">    2059 </span>            :    INSN should be one of the insns which needed this particular spill reg.  */
<a name="2060"><span class="lineNum">    2060 </span>            : </a>
<span class="lineNum">    2061 </span>            : static void
<span class="lineNum">    2062 </span><span class="lineNoCov">          0 : spill_failure (rtx_insn *insn, enum reg_class rclass)</span>
<span class="lineNum">    2063 </span>            : {
<span class="lineNum">    2064 </span><span class="lineNoCov">          0 :   if (asm_noperands (PATTERN (insn)) &gt;= 0)</span>
<span class="lineNum">    2065 </span><span class="lineNoCov">          0 :     error_for_asm (insn, &quot;can%'t find a register in class %qs while &quot;</span>
<span class="lineNum">    2066 </span>            :                    &quot;reloading %&lt;asm%&gt;&quot;,
<span class="lineNum">    2067 </span>            :                    reg_class_names[rclass]);
<span class="lineNum">    2068 </span>            :   else
<span class="lineNum">    2069 </span>            :     {
<span class="lineNum">    2070 </span><span class="lineNoCov">          0 :       error (&quot;unable to find a register to spill in class %qs&quot;,</span>
<span class="lineNum">    2071 </span>            :              reg_class_names[rclass]);
<span class="lineNum">    2072 </span>            : 
<span class="lineNum">    2073 </span><span class="lineNoCov">          0 :       if (dump_file)</span>
<span class="lineNum">    2074 </span>            :         {
<span class="lineNum">    2075 </span><span class="lineNoCov">          0 :           fprintf (dump_file, &quot;\nReloads for insn # %d\n&quot;, INSN_UID (insn));</span>
<span class="lineNum">    2076 </span><span class="lineNoCov">          0 :           debug_reload_to_stream (dump_file);</span>
<span class="lineNum">    2077 </span>            :         }
<span class="lineNum">    2078 </span><span class="lineNoCov">          0 :       fatal_insn (&quot;this is the insn:&quot;, insn);</span>
<span class="lineNum">    2079 </span>            :     }
<span class="lineNum">    2080 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2081 </span>            : 
<span class="lineNum">    2082 </span>            : /* Delete an unneeded INSN and any previous insns who sole purpose is loading
<span class="lineNum">    2083 </span>            :    data that is dead in INSN.  */
<a name="2084"><span class="lineNum">    2084 </span>            : </a>
<span class="lineNum">    2085 </span>            : static void
<span class="lineNum">    2086 </span><span class="lineNoCov">          0 : delete_dead_insn (rtx_insn *insn)</span>
<span class="lineNum">    2087 </span>            : {
<span class="lineNum">    2088 </span><span class="lineNoCov">          0 :   rtx_insn *prev = prev_active_insn (insn);</span>
<span class="lineNum">    2089 </span><span class="lineNoCov">          0 :   rtx prev_dest;</span>
<span class="lineNum">    2090 </span>            : 
<span class="lineNum">    2091 </span>            :   /* If the previous insn sets a register that dies in our insn make
<span class="lineNum">    2092 </span>            :      a note that we want to run DCE immediately after reload.
<span class="lineNum">    2093 </span>            : 
<span class="lineNum">    2094 </span>            :      We used to delete the previous insn &amp; recurse, but that's wrong for
<span class="lineNum">    2095 </span>            :      block local equivalences.  Instead of trying to figure out the exact
<span class="lineNum">    2096 </span>            :      circumstances where we can delete the potentially dead insns, just
<span class="lineNum">    2097 </span>            :      let DCE do the job.  */
<span class="lineNum">    2098 </span><span class="lineNoCov">          0 :   if (prev &amp;&amp; BLOCK_FOR_INSN (prev) == BLOCK_FOR_INSN (insn)</span>
<span class="lineNum">    2099 </span><span class="lineNoCov">          0 :       &amp;&amp; GET_CODE (PATTERN (prev)) == SET</span>
<span class="lineNum">    2100 </span><span class="lineNoCov">          0 :       &amp;&amp; (prev_dest = SET_DEST (PATTERN (prev)), REG_P (prev_dest))</span>
<span class="lineNum">    2101 </span><span class="lineNoCov">          0 :       &amp;&amp; reg_mentioned_p (prev_dest, PATTERN (insn))</span>
<span class="lineNum">    2102 </span><span class="lineNoCov">          0 :       &amp;&amp; find_regno_note (insn, REG_DEAD, REGNO (prev_dest))</span>
<span class="lineNum">    2103 </span><span class="lineNoCov">          0 :       &amp;&amp; ! side_effects_p (SET_SRC (PATTERN (prev))))</span>
<span class="lineNum">    2104 </span><span class="lineNoCov">          0 :     need_dce = 1;</span>
<span class="lineNum">    2105 </span>            : 
<span class="lineNum">    2106 </span><span class="lineNoCov">          0 :   SET_INSN_DELETED (insn);</span>
<span class="lineNum">    2107 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2108 </span>            : 
<span class="lineNum">    2109 </span>            : /* Modify the home of pseudo-reg I.
<span class="lineNum">    2110 </span>            :    The new home is present in reg_renumber[I].
<span class="lineNum">    2111 </span>            : 
<span class="lineNum">    2112 </span>            :    FROM_REG may be the hard reg that the pseudo-reg is being spilled from;
<span class="lineNum">    2113 </span>            :    or it may be -1, meaning there is none or it is not relevant.
<span class="lineNum">    2114 </span>            :    This is used so that all pseudos spilled from a given hard reg
<span class="lineNum">    2115 </span>            :    can share one stack slot.  */
<a name="2116"><span class="lineNum">    2116 </span>            : </a>
<span class="lineNum">    2117 </span>            : static void
<span class="lineNum">    2118 </span><span class="lineNoCov">          0 : alter_reg (int i, int from_reg, bool dont_share_p)</span>
<span class="lineNum">    2119 </span>            : {
<span class="lineNum">    2120 </span>            :   /* When outputting an inline function, this can happen
<span class="lineNum">    2121 </span>            :      for a reg that isn't actually used.  */
<span class="lineNum">    2122 </span><span class="lineNoCov">          0 :   if (regno_reg_rtx[i] == 0)</span>
<span class="lineNum">    2123 </span>            :     return;
<span class="lineNum">    2124 </span>            : 
<span class="lineNum">    2125 </span>            :   /* If the reg got changed to a MEM at rtl-generation time,
<span class="lineNum">    2126 </span>            :      ignore it.  */
<span class="lineNum">    2127 </span><span class="lineNoCov">          0 :   if (!REG_P (regno_reg_rtx[i]))</span>
<span class="lineNum">    2128 </span>            :     return;
<span class="lineNum">    2129 </span>            : 
<span class="lineNum">    2130 </span>            :   /* Modify the reg-rtx to contain the new hard reg
<span class="lineNum">    2131 </span>            :      number or else to contain its pseudo reg number.  */
<span class="lineNum">    2132 </span><span class="lineNoCov">          0 :   SET_REGNO (regno_reg_rtx[i],</span>
<span class="lineNum">    2133 </span>            :              reg_renumber[i] &gt;= 0 ? reg_renumber[i] : i);
<span class="lineNum">    2134 </span>            : 
<span class="lineNum">    2135 </span>            :   /* If we have a pseudo that is needed but has no hard reg or equivalent,
<span class="lineNum">    2136 </span>            :      allocate a stack slot for it.  */
<span class="lineNum">    2137 </span>            : 
<span class="lineNum">    2138 </span><span class="lineNoCov">          0 :   if (reg_renumber[i] &lt; 0</span>
<span class="lineNum">    2139 </span><span class="lineNoCov">          0 :       &amp;&amp; REG_N_REFS (i) &gt; 0</span>
<span class="lineNum">    2140 </span><span class="lineNoCov">          0 :       &amp;&amp; reg_equiv_constant (i) == 0</span>
<span class="lineNum">    2141 </span><span class="lineNoCov">          0 :       &amp;&amp; (reg_equiv_invariant (i) == 0</span>
<span class="lineNum">    2142 </span><span class="lineNoCov">          0 :           || reg_equiv_init (i) == 0)</span>
<span class="lineNum">    2143 </span><span class="lineNoCov">          0 :       &amp;&amp; reg_equiv_memory_loc (i) == 0)</span>
<span class="lineNum">    2144 </span>            :     {
<span class="lineNum">    2145 </span><span class="lineNoCov">          0 :       rtx x = NULL_RTX;</span>
<span class="lineNum">    2146 </span><span class="lineNoCov">          0 :       machine_mode mode = GET_MODE (regno_reg_rtx[i]);</span>
<span class="lineNum">    2147 </span><span class="lineNoCov">          0 :       poly_uint64 inherent_size = GET_MODE_SIZE (mode);</span>
<span class="lineNum">    2148 </span><span class="lineNoCov">          0 :       unsigned int inherent_align = GET_MODE_ALIGNMENT (mode);</span>
<span class="lineNum">    2149 </span><span class="lineNoCov">          0 :       machine_mode wider_mode = wider_subreg_mode (mode, reg_max_ref_mode[i]);</span>
<span class="lineNum">    2150 </span><span class="lineNoCov">          0 :       poly_uint64 total_size = GET_MODE_SIZE (wider_mode);</span>
<span class="lineNum">    2151 </span>            :       /* ??? Seems strange to derive the minimum alignment from the size,
<span class="lineNum">    2152 </span>            :          but that's the traditional behavior.  For polynomial-size modes,
<span class="lineNum">    2153 </span>            :          the natural extension is to use the minimum possible size.  */
<span class="lineNum">    2154 </span><span class="lineNoCov">          0 :       unsigned int min_align</span>
<span class="lineNum">    2155 </span><span class="lineNoCov">          0 :         = constant_lower_bound (GET_MODE_BITSIZE (reg_max_ref_mode[i]));</span>
<span class="lineNum">    2156 </span><span class="lineNoCov">          0 :       poly_int64 adjust = 0;</span>
<span class="lineNum">    2157 </span>            : 
<span class="lineNum">    2158 </span><span class="lineNoCov">          0 :       something_was_spilled = true;</span>
<span class="lineNum">    2159 </span>            : 
<span class="lineNum">    2160 </span><span class="lineNoCov">          0 :       if (ira_conflicts_p)</span>
<span class="lineNum">    2161 </span>            :         {
<span class="lineNum">    2162 </span>            :           /* Mark the spill for IRA.  */
<span class="lineNum">    2163 </span><span class="lineNoCov">          0 :           SET_REGNO_REG_SET (&amp;spilled_pseudos, i);</span>
<span class="lineNum">    2164 </span><span class="lineNoCov">          0 :           if (!dont_share_p)</span>
<span class="lineNum">    2165 </span><span class="lineNoCov">          0 :             x = ira_reuse_stack_slot (i, inherent_size, total_size);</span>
<span class="lineNum">    2166 </span>            :         }
<span class="lineNum">    2167 </span>            : 
<span class="lineNum">    2168 </span><span class="lineNoCov">          0 :       if (x)</span>
<span class="lineNum">    2169 </span>            :         ;
<span class="lineNum">    2170 </span>            : 
<span class="lineNum">    2171 </span>            :       /* Each pseudo reg has an inherent size which comes from its own mode,
<span class="lineNum">    2172 </span>            :          and a total size which provides room for paradoxical subregs
<span class="lineNum">    2173 </span>            :          which refer to the pseudo reg in wider modes.
<span class="lineNum">    2174 </span>            : 
<span class="lineNum">    2175 </span>            :          We can use a slot already allocated if it provides both
<span class="lineNum">    2176 </span>            :          enough inherent space and enough total space.
<span class="lineNum">    2177 </span>            :          Otherwise, we allocate a new slot, making sure that it has no less
<span class="lineNum">    2178 </span>            :          inherent space, and no less total space, then the previous slot.  */
<span class="lineNum">    2179 </span><span class="lineNoCov">          0 :       else if (from_reg == -1 || (!dont_share_p &amp;&amp; ira_conflicts_p))</span>
<span class="lineNum">    2180 </span>            :         {
<span class="lineNum">    2181 </span><span class="lineNoCov">          0 :           rtx stack_slot;</span>
<span class="lineNum">    2182 </span>            : 
<span class="lineNum">    2183 </span>            :           /* The sizes are taken from a subreg operation, which guarantees
<span class="lineNum">    2184 </span>            :              that they're ordered.  */
<span class="lineNum">    2185 </span><span class="lineNoCov">          0 :           gcc_checking_assert (ordered_p (total_size, inherent_size));</span>
<span class="lineNum">    2186 </span>            : 
<span class="lineNum">    2187 </span>            :           /* No known place to spill from =&gt; no slot to reuse.  */
<span class="lineNum">    2188 </span><span class="lineNoCov">          0 :           x = assign_stack_local (mode, total_size,</span>
<span class="lineNum">    2189 </span>            :                                   min_align &gt; inherent_align
<span class="lineNum">    2190 </span><span class="lineNoCov">          0 :                                   || maybe_gt (total_size, inherent_size)</span>
<span class="lineNum">    2191 </span>            :                                   ? -1 : 0);
<span class="lineNum">    2192 </span>            : 
<span class="lineNum">    2193 </span><span class="lineNoCov">          0 :           stack_slot = x;</span>
<span class="lineNum">    2194 </span>            : 
<span class="lineNum">    2195 </span>            :           /* Cancel the big-endian correction done in assign_stack_local.
<span class="lineNum">    2196 </span>            :              Get the address of the beginning of the slot.  This is so we
<span class="lineNum">    2197 </span>            :              can do a big-endian correction unconditionally below.  */
<span class="lineNum">    2198 </span><span class="lineNoCov">          0 :           if (BYTES_BIG_ENDIAN)</span>
<span class="lineNum">    2199 </span>            :             {
<span class="lineNum">    2200 </span>            :               adjust = inherent_size - total_size;
<span class="lineNum">    2201 </span>            :               if (maybe_ne (adjust, 0))
<span class="lineNum">    2202 </span>            :                 {
<span class="lineNum">    2203 </span>            :                   poly_uint64 total_bits = total_size * BITS_PER_UNIT;
<span class="lineNum">    2204 </span>            :                   machine_mode mem_mode
<span class="lineNum">    2205 </span>            :                     = int_mode_for_size (total_bits, 1).else_blk ();
<span class="lineNum">    2206 </span>            :                   stack_slot = adjust_address_nv (x, mem_mode, adjust);
<span class="lineNum">    2207 </span>            :                 }
<span class="lineNum">    2208 </span>            :             }
<span class="lineNum">    2209 </span>            : 
<span class="lineNum">    2210 </span><span class="lineNoCov">          0 :           if (! dont_share_p &amp;&amp; ira_conflicts_p)</span>
<span class="lineNum">    2211 </span>            :             /* Inform IRA about allocation a new stack slot.  */
<span class="lineNum">    2212 </span><span class="lineNoCov">          0 :             ira_mark_new_stack_slot (stack_slot, i, total_size);</span>
<span class="lineNum">    2213 </span>            :         }
<span class="lineNum">    2214 </span>            : 
<span class="lineNum">    2215 </span>            :       /* Reuse a stack slot if possible.  */
<span class="lineNum">    2216 </span><span class="lineNoCov">          0 :       else if (spill_stack_slot[from_reg] != 0</span>
<span class="lineNum">    2217 </span><span class="lineNoCov">          0 :                &amp;&amp; known_ge (spill_stack_slot_width[from_reg], total_size)</span>
<span class="lineNum">    2218 </span><span class="lineNoCov">          0 :                &amp;&amp; known_ge (GET_MODE_SIZE</span>
<span class="lineNum">    2219 </span>            :                             (GET_MODE (spill_stack_slot[from_reg])),
<span class="lineNum">    2220 </span>            :                             inherent_size)
<span class="lineNum">    2221 </span><span class="lineNoCov">          0 :                &amp;&amp; MEM_ALIGN (spill_stack_slot[from_reg]) &gt;= min_align)</span>
<span class="lineNum">    2222 </span>            :         x = spill_stack_slot[from_reg];
<span class="lineNum">    2223 </span>            : 
<span class="lineNum">    2224 </span>            :       /* Allocate a bigger slot.  */
<span class="lineNum">    2225 </span>            :       else
<span class="lineNum">    2226 </span>            :         {
<span class="lineNum">    2227 </span>            :           /* Compute maximum size needed, both for inherent size
<span class="lineNum">    2228 </span>            :              and for total size.  */
<span class="lineNum">    2229 </span><span class="lineNoCov">          0 :           rtx stack_slot;</span>
<span class="lineNum">    2230 </span>            : 
<span class="lineNum">    2231 </span><span class="lineNoCov">          0 :           if (spill_stack_slot[from_reg])</span>
<span class="lineNum">    2232 </span>            :             {
<span class="lineNum">    2233 </span><span class="lineNoCov">          0 :               if (partial_subreg_p (mode,</span>
<span class="lineNum">    2234 </span><span class="lineNoCov">          0 :                                     GET_MODE (spill_stack_slot[from_reg])))</span>
<span class="lineNum">    2235 </span><span class="lineNoCov">          0 :                 mode = GET_MODE (spill_stack_slot[from_reg]);</span>
<span class="lineNum">    2236 </span><span class="lineNoCov">          0 :               total_size = ordered_max (total_size,</span>
<span class="lineNum">    2237 </span><span class="lineNoCov">          0 :                                         spill_stack_slot_width[from_reg]);</span>
<span class="lineNum">    2238 </span><span class="lineNoCov">          0 :               if (MEM_ALIGN (spill_stack_slot[from_reg]) &gt; min_align)</span>
<span class="lineNum">    2239 </span><span class="lineNoCov">          0 :                 min_align = MEM_ALIGN (spill_stack_slot[from_reg]);</span>
<span class="lineNum">    2240 </span>            :             }
<span class="lineNum">    2241 </span>            : 
<span class="lineNum">    2242 </span>            :           /* The sizes are taken from a subreg operation, which guarantees
<span class="lineNum">    2243 </span>            :              that they're ordered.  */
<span class="lineNum">    2244 </span><span class="lineNoCov">          0 :           gcc_checking_assert (ordered_p (total_size, inherent_size));</span>
<span class="lineNum">    2245 </span>            : 
<span class="lineNum">    2246 </span>            :           /* Make a slot with that size.  */
<span class="lineNum">    2247 </span><span class="lineNoCov">          0 :           x = assign_stack_local (mode, total_size,</span>
<span class="lineNum">    2248 </span>            :                                   min_align &gt; inherent_align
<span class="lineNum">    2249 </span><span class="lineNoCov">          0 :                                   || maybe_gt (total_size, inherent_size)</span>
<span class="lineNum">    2250 </span>            :                                   ? -1 : 0);
<span class="lineNum">    2251 </span><span class="lineNoCov">          0 :           stack_slot = x;</span>
<span class="lineNum">    2252 </span>            : 
<span class="lineNum">    2253 </span>            :           /* Cancel the  big-endian correction done in assign_stack_local.
<span class="lineNum">    2254 </span>            :              Get the address of the beginning of the slot.  This is so we
<span class="lineNum">    2255 </span>            :              can do a big-endian correction unconditionally below.  */
<span class="lineNum">    2256 </span><span class="lineNoCov">          0 :           if (BYTES_BIG_ENDIAN)</span>
<span class="lineNum">    2257 </span>            :             {
<span class="lineNum">    2258 </span>            :               adjust = GET_MODE_SIZE (mode) - total_size;
<span class="lineNum">    2259 </span>            :               if (maybe_ne (adjust, 0))
<span class="lineNum">    2260 </span>            :                 {
<span class="lineNum">    2261 </span>            :                   poly_uint64 total_bits = total_size * BITS_PER_UNIT;
<span class="lineNum">    2262 </span>            :                   machine_mode mem_mode
<span class="lineNum">    2263 </span>            :                     = int_mode_for_size (total_bits, 1).else_blk ();
<span class="lineNum">    2264 </span>            :                   stack_slot = adjust_address_nv (x, mem_mode, adjust);
<span class="lineNum">    2265 </span>            :                 }
<span class="lineNum">    2266 </span>            :             }
<span class="lineNum">    2267 </span>            : 
<span class="lineNum">    2268 </span><span class="lineNoCov">          0 :           spill_stack_slot[from_reg] = stack_slot;</span>
<span class="lineNum">    2269 </span><span class="lineNoCov">          0 :           spill_stack_slot_width[from_reg] = total_size;</span>
<span class="lineNum">    2270 </span>            :         }
<span class="lineNum">    2271 </span>            : 
<span class="lineNum">    2272 </span>            :       /* On a big endian machine, the &quot;address&quot; of the slot
<span class="lineNum">    2273 </span>            :          is the address of the low part that fits its inherent mode.  */
<span class="lineNum">    2274 </span><span class="lineNoCov">          0 :       adjust += subreg_size_lowpart_offset (inherent_size, total_size);</span>
<span class="lineNum">    2275 </span>            : 
<span class="lineNum">    2276 </span>            :       /* If we have any adjustment to make, or if the stack slot is the
<span class="lineNum">    2277 </span>            :          wrong mode, make a new stack slot.  */
<span class="lineNum">    2278 </span><span class="lineNoCov">          0 :       x = adjust_address_nv (x, GET_MODE (regno_reg_rtx[i]), adjust);</span>
<span class="lineNum">    2279 </span>            : 
<span class="lineNum">    2280 </span>            :       /* Set all of the memory attributes as appropriate for a spill.  */
<span class="lineNum">    2281 </span><span class="lineNoCov">          0 :       set_mem_attrs_for_spill (x);</span>
<span class="lineNum">    2282 </span>            : 
<span class="lineNum">    2283 </span>            :       /* Save the stack slot for later.  */
<span class="lineNum">    2284 </span><span class="lineNoCov">          0 :       reg_equiv_memory_loc (i) = x;</span>
<span class="lineNum">    2285 </span>            :     }
<span class="lineNum">    2286 </span>            : }
<span class="lineNum">    2287 </span>            : 
<span class="lineNum">    2288 </span>            : /* Mark the slots in regs_ever_live for the hard regs used by
<span class="lineNum">    2289 </span>            :    pseudo-reg number REGNO, accessed in MODE.  */
<a name="2290"><span class="lineNum">    2290 </span>            : </a>
<span class="lineNum">    2291 </span>            : static void
<span class="lineNum">    2292 </span><span class="lineNoCov">          0 : mark_home_live_1 (int regno, machine_mode mode)</span>
<span class="lineNum">    2293 </span>            : {
<span class="lineNum">    2294 </span><span class="lineNoCov">          0 :   int i, lim;</span>
<span class="lineNum">    2295 </span>            : 
<span class="lineNum">    2296 </span><span class="lineNoCov">          0 :   i = reg_renumber[regno];</span>
<span class="lineNum">    2297 </span><span class="lineNoCov">          0 :   if (i &lt; 0)</span>
<span class="lineNum">    2298 </span>            :     return;
<span class="lineNum">    2299 </span><span class="lineNoCov">          0 :   lim = end_hard_regno (mode, i);</span>
<span class="lineNum">    2300 </span><span class="lineNoCov">          0 :   while (i &lt; lim)</span>
<span class="lineNum">    2301 </span><span class="lineNoCov">          0 :     df_set_regs_ever_live (i++, true);</span>
<span class="lineNum">    2302 </span>            : }
<span class="lineNum">    2303 </span>            : 
<span class="lineNum">    2304 </span>            : /* Mark the slots in regs_ever_live for the hard regs
<span class="lineNum">    2305 </span>            :    used by pseudo-reg number REGNO.  */
<a name="2306"><span class="lineNum">    2306 </span>            : </a>
<span class="lineNum">    2307 </span>            : void
<span class="lineNum">    2308 </span><span class="lineNoCov">          0 : mark_home_live (int regno)</span>
<span class="lineNum">    2309 </span>            : {
<span class="lineNum">    2310 </span><span class="lineNoCov">          0 :   if (reg_renumber[regno] &gt;= 0)</span>
<span class="lineNum">    2311 </span><span class="lineNoCov">          0 :     mark_home_live_1 (regno, PSEUDO_REGNO_MODE (regno));</span>
<span class="lineNum">    2312 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2313 </span>            : 
<span class="lineNum">    2314 </span>            : /* This function handles the tracking of elimination offsets around branches.
<span class="lineNum">    2315 </span>            : 
<span class="lineNum">    2316 </span>            :    X is a piece of RTL being scanned.
<span class="lineNum">    2317 </span>            : 
<span class="lineNum">    2318 </span>            :    INSN is the insn that it came from, if any.
<span class="lineNum">    2319 </span>            : 
<span class="lineNum">    2320 </span>            :    INITIAL_P is nonzero if we are to set the offset to be the initial
<span class="lineNum">    2321 </span>            :    offset and zero if we are setting the offset of the label to be the
<span class="lineNum">    2322 </span>            :    current offset.  */
<a name="2323"><span class="lineNum">    2323 </span>            : </a>
<span class="lineNum">    2324 </span>            : static void
<span class="lineNum">    2325 </span><span class="lineCov">   43901745 : set_label_offsets (rtx x, rtx_insn *insn, int initial_p)</span>
<span class="lineNum">    2326 </span>            : {
<span class="lineNum">    2327 </span><span class="lineCov">   45226860 :   enum rtx_code code = GET_CODE (x);</span>
<span class="lineNum">    2328 </span><span class="lineCov">   45226860 :   rtx tem;</span>
<span class="lineNum">    2329 </span><span class="lineCov">   45226860 :   unsigned int i;</span>
<span class="lineNum">    2330 </span><span class="lineCov">   45226860 :   struct elim_table *p;</span>
<span class="lineNum">    2331 </span>            : 
<span class="lineNum">    2332 </span><span class="lineCov">   45226860 :   switch (code)</span>
<span class="lineNum">    2333 </span>            :     {
<span class="lineNum">    2334 </span><span class="lineCov">    1325115 :     case LABEL_REF:</span>
<span class="lineNum">    2335 </span><span class="lineCov">    1325115 :       if (LABEL_REF_NONLOCAL_P (x))</span>
<span class="lineNum">    2336 </span><span class="lineCov">    1325115 :         return;</span>
<span class="lineNum">    2337 </span>            : 
<span class="lineNum">    2338 </span><span class="lineCov">    2650230 :       x = label_ref_label (x);</span>
<span class="lineNum">    2339 </span>            : 
<span class="lineNum">    2340 </span>            :       /* fall through */
<span class="lineNum">    2341 </span>            : 
<span class="lineNum">    2342 </span><span class="lineCov">    8607283 :     case CODE_LABEL:</span>
<span class="lineNum">    2343 </span>            :       /* If we know nothing about this label, set the desired offsets.  Note
<span class="lineNum">    2344 </span>            :          that this sets the offset at a label to be the offset before a label
<span class="lineNum">    2345 </span>            :          if we don't know anything about the label.  This is not correct for
<span class="lineNum">    2346 </span>            :          the label after a BARRIER, but is the best guess we can make.  If
<span class="lineNum">    2347 </span>            :          we guessed wrong, we will suppress an elimination that might have
<span class="lineNum">    2348 </span>            :          been possible had we been able to guess correctly.  */
<span class="lineNum">    2349 </span>            : 
<span class="lineNum">    2350 </span><span class="lineCov">    8607283 :       if (! offsets_known_at[CODE_LABEL_NUMBER (x) - first_label_num])</span>
<span class="lineNum">    2351 </span>            :         {
<span class="lineNum">    2352 </span><span class="lineCov">   18357090 :           for (i = 0; i &lt; NUM_ELIMINABLE_REGS; i++)</span>
<span class="lineNum">    2353 </span><span class="lineCov">   29371344 :             offsets_at[CODE_LABEL_NUMBER (x) - first_label_num][i]</span>
<span class="lineNum">    2354 </span><span class="lineCov">   28731112 :               = (initial_p ? reg_eliminate[i].initial_offset</span>
<span class="lineNum">    2355 </span><span class="lineCov">   14045440 :                  : reg_eliminate[i].offset);</span>
<span class="lineNum">    2356 </span><span class="lineCov">    3671418 :           offsets_known_at[CODE_LABEL_NUMBER (x) - first_label_num] = 1;</span>
<span class="lineNum">    2357 </span>            :         }
<span class="lineNum">    2358 </span>            : 
<span class="lineNum">    2359 </span>            :       /* Otherwise, if this is the definition of a label and it is
<span class="lineNum">    2360 </span>            :          preceded by a BARRIER, set our offsets to the known offset of
<span class="lineNum">    2361 </span>            :          that label.  */
<span class="lineNum">    2362 </span>            : 
<span class="lineNum">    2363 </span><span class="lineCov">    4935865 :       else if (x == insn</span>
<span class="lineNum">    2364 </span><span class="lineCov">    3048276 :                &amp;&amp; (tem = prev_nonnote_insn (insn)) != 0</span>
<span class="lineNum">    2365 </span><span class="lineCov">    7984117 :                &amp;&amp; BARRIER_P (tem))</span>
<span class="lineNum">    2366 </span><span class="lineCov">    1650570 :         set_offsets_for_label (insn);</span>
<span class="lineNum">    2367 </span>            :       else
<span class="lineNum">    2368 </span>            :         /* If neither of the above cases is true, compare each offset
<span class="lineNum">    2369 </span>            :            with those previously recorded and suppress any eliminations
<span class="lineNum">    2370 </span>            :            where the offsets disagree.  */
<span class="lineNum">    2371 </span>            : 
<span class="lineNum">    2372 </span><span class="lineCov">   16426475 :         for (i = 0; i &lt; NUM_ELIMINABLE_REGS; i++)</span>
<span class="lineNum">    2373 </span><span class="lineCov">   26282360 :           if (maybe_ne (offsets_at[CODE_LABEL_NUMBER (x) - first_label_num][i],</span>
<span class="lineNum">    2374 </span><span class="lineCov">      25124 :                         (initial_p ? reg_eliminate[i].initial_offset</span>
<span class="lineNum">    2375 </span><span class="lineCov">   13116056 :                          : reg_eliminate[i].offset)))</span>
<span class="lineNum">    2376 </span><span class="lineCov">      11042 :             reg_eliminate[i].can_eliminate = 0;</span>
<span class="lineNum">    2377 </span>            : 
<span class="lineNum">    2378 </span>            :       return;
<span class="lineNum">    2379 </span>            : 
<span class="lineNum">    2380 </span><span class="lineNoCov">          0 :     case JUMP_TABLE_DATA:</span>
<span class="lineNum">    2381 </span><span class="lineNoCov">          0 :       set_label_offsets (PATTERN (insn), insn, initial_p);</span>
<span class="lineNum">    2382 </span><span class="lineNoCov">          0 :       return;</span>
<span class="lineNum">    2383 </span>            : 
<span class="lineNum">    2384 </span><span class="lineCov">    4789584 :     case JUMP_INSN:</span>
<span class="lineNum">    2385 </span><span class="lineCov">    9579168 :       set_label_offsets (PATTERN (insn), insn, initial_p);</span>
<span class="lineNum">    2386 </span>            : 
<span class="lineNum">    2387 </span>            :       /* fall through */
<span class="lineNum">    2388 </span>            : 
<span class="lineNum">    2389 </span><span class="lineCov">   31809905 :     case INSN:</span>
<span class="lineNum">    2390 </span><span class="lineCov">   31809905 :     case CALL_INSN:</span>
<span class="lineNum">    2391 </span>            :       /* Any labels mentioned in REG_LABEL_OPERAND notes can be branched
<span class="lineNum">    2392 </span>            :          to indirectly and hence must have all eliminations at their
<span class="lineNum">    2393 </span>            :          initial offsets.  */
<span class="lineNum">    2394 </span><span class="lineCov">   80918993 :       for (tem = REG_NOTES (x); tem; tem = XEXP (tem, 1))</span>
<span class="lineNum">    2395 </span><span class="lineCov">   49109088 :         if (REG_NOTE_KIND (tem) == REG_LABEL_OPERAND)</span>
<span class="lineNum">    2396 </span><span class="lineCov">      15764 :           set_label_offsets (XEXP (tem, 0), insn, 1);</span>
<span class="lineNum">    2397 </span>            :       return;
<span class="lineNum">    2398 </span>            : 
<span class="lineNum">    2399 </span>            :     case PARALLEL:
<span class="lineNum">    2400 </span>            :     case ADDR_VEC:
<span class="lineNum">    2401 </span>            :     case ADDR_DIFF_VEC:
<span class="lineNum">    2402 </span>            :       /* Each of the labels in the parallel or address vector must be
<span class="lineNum">    2403 </span>            :          at their initial offsets.  We want the first field for PARALLEL
<span class="lineNum">    2404 </span>            :          and ADDR_VEC and the second field for ADDR_DIFF_VEC.  */
<span class="lineNum">    2405 </span>            : 
<span class="lineNum">    2406 </span><span class="lineCov">      29125 :       for (i = 0; i &lt; (unsigned) XVECLEN (x, code == ADDR_DIFF_VEC); i++)</span>
<span class="lineNum">    2407 </span><span class="lineCov">      19501 :         set_label_offsets (XVECEXP (x, code == ADDR_DIFF_VEC, i),</span>
<span class="lineNum">    2408 </span>            :                            insn, initial_p);
<span class="lineNum">    2409 </span>            :       return;
<span class="lineNum">    2410 </span>            : 
<span class="lineNum">    2411 </span><span class="lineCov">    4789382 :     case SET:</span>
<span class="lineNum">    2412 </span>            :       /* We only care about setting PC.  If the source is not RETURN,
<span class="lineNum">    2413 </span>            :          IF_THEN_ELSE, or a label, disable any eliminations not at
<span class="lineNum">    2414 </span>            :          their initial offsets.  Similarly if any arm of the IF_THEN_ELSE
<span class="lineNum">    2415 </span>            :          isn't one of those possibilities.  For branches to a label,
<span class="lineNum">    2416 </span>            :          call ourselves recursively.
<span class="lineNum">    2417 </span>            : 
<span class="lineNum">    2418 </span>            :          Note that this can disable elimination unnecessarily when we have
<span class="lineNum">    2419 </span>            :          a non-local goto since it will look like a non-constant jump to
<span class="lineNum">    2420 </span>            :          someplace in the current function.  This isn't a significant
<span class="lineNum">    2421 </span>            :          problem since such jumps will normally be when all elimination
<span class="lineNum">    2422 </span>            :          pairs are back to their initial offsets.  */
<span class="lineNum">    2423 </span>            : 
<span class="lineNum">    2424 </span><span class="lineCov">    4789382 :       if (SET_DEST (x) != pc_rtx)</span>
<span class="lineNum">    2425 </span>            :         return;
<span class="lineNum">    2426 </span>            : 
<span class="lineNum">    2427 </span><span class="lineCov">    4789368 :       switch (GET_CODE (SET_SRC (x)))</span>
<span class="lineNum">    2428 </span>            :         {
<span class="lineNum">    2429 </span>            :         case PC:
<span class="lineNum">    2430 </span>            :         case RETURN:
<span class="lineNum">    2431 </span>            :           return;
<span class="lineNum">    2432 </span>            : 
<span class="lineNum">    2433 </span>            :         case LABEL_REF:
<span class="lineNum">    2434 </span>            :           set_label_offsets (SET_SRC (x), insn, initial_p);
<span class="lineNum">    2435 </span>            :           return;
<span class="lineNum">    2436 </span>            : 
<span class="lineNum">    2437 </span><span class="lineCov">    3453740 :         case IF_THEN_ELSE:</span>
<span class="lineNum">    2438 </span><span class="lineCov">    3453740 :           tem = XEXP (SET_SRC (x), 1);</span>
<span class="lineNum">    2439 </span><span class="lineCov">    3453740 :           if (GET_CODE (tem) == LABEL_REF)</span>
<span class="lineNum">    2440 </span><span class="lineCov">    3453740 :             set_label_offsets (label_ref_label (tem), insn, initial_p);</span>
<span class="lineNum">    2441 </span><span class="lineNoCov">          0 :           else if (GET_CODE (tem) != PC &amp;&amp; GET_CODE (tem) != RETURN)</span>
<span class="lineNum">    2442 </span>            :             break;
<span class="lineNum">    2443 </span>            : 
<span class="lineNum">    2444 </span><span class="lineCov">    3453740 :           tem = XEXP (SET_SRC (x), 2);</span>
<span class="lineNum">    2445 </span><span class="lineCov">    3453740 :           if (GET_CODE (tem) == LABEL_REF)</span>
<span class="lineNum">    2446 </span><span class="lineNoCov">          0 :             set_label_offsets (label_ref_label (tem), insn, initial_p);</span>
<span class="lineNum">    2447 </span><span class="lineCov">    3453740 :           else if (GET_CODE (tem) != PC &amp;&amp; GET_CODE (tem) != RETURN)</span>
<span class="lineNum">    2448 </span>            :             break;
<span class="lineNum">    2449 </span>            :           return;
<span class="lineNum">    2450 </span>            : 
<span class="lineNum">    2451 </span>            :         default:
<span class="lineNum">    2452 </span>            :           break;
<span class="lineNum">    2453 </span>            :         }
<span class="lineNum">    2454 </span>            : 
<span class="lineNum">    2455 </span>            :       /* If we reach here, all eliminations must be at their initial
<span class="lineNum">    2456 </span>            :          offset because we are doing a jump to a variable address.  */
<span class="lineNum">    2457 </span><span class="lineCov">      52565 :       for (p = reg_eliminate; p &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS]; p++)</span>
<span class="lineNum">    2458 </span><span class="lineCov">      42052 :         if (maybe_ne (p-&gt;offset, p-&gt;initial_offset))</span>
<span class="lineNum">    2459 </span><span class="lineCov">         12 :           p-&gt;can_eliminate = 0;</span>
<span class="lineNum">    2460 </span>            :       break;
<span class="lineNum">    2461 </span>            : 
<span class="lineNum">    2462 </span>            :     default:
<span class="lineNum">    2463 </span>            :       break;
<span class="lineNum">    2464 </span>            :     }
<span class="lineNum">    2465 </span>            : }
<span class="lineNum">    2466 </span>            : 
<span class="lineNum">    2467 </span>            : /* This function examines every reg that occurs in X and adjusts the
<span class="lineNum">    2468 </span>            :    costs for its elimination which are gathered by IRA.  INSN is the
<span class="lineNum">    2469 </span>            :    insn in which X occurs.  We do not recurse into MEM expressions.  */
<a name="2470"><span class="lineNum">    2470 </span>            : </a>
<span class="lineNum">    2471 </span>            : static void
<span class="lineNum">    2472 </span><span class="lineCov">    8251709 : note_reg_elim_costly (const_rtx x, rtx insn)</span>
<span class="lineNum">    2473 </span>            : {
<span class="lineNum">    2474 </span><span class="lineCov">   16503418 :   subrtx_iterator::array_type array;</span>
<span class="lineNum">    2475 </span><span class="lineCov">   16595132 :   FOR_EACH_SUBRTX (iter, array, x, NONCONST)</span>
<span class="lineNum">    2476 </span>            :     {
<span class="lineNum">    2477 </span><span class="lineCov">    8343423 :       const_rtx x = *iter;</span>
<span class="lineNum">    2478 </span><span class="lineCov">    8343423 :       if (MEM_P (x))</span>
<span class="lineNum">    2479 </span><span class="lineCov">     689084 :         iter.skip_subrtxes ();</span>
<span class="lineNum">    2480 </span><span class="lineCov">    7654339 :       else if (REG_P (x)</span>
<span class="lineNum">    2481 </span><span class="lineCov">    9351914 :                &amp;&amp; REGNO (x) &gt;= FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    2482 </span><span class="lineCov">    8540788 :                &amp;&amp; reg_equiv_init (REGNO (x))</span>
<span class="lineNum">    2483 </span><span class="lineCov">   10614369 :                &amp;&amp; reg_equiv_invariant (REGNO (x)))</span>
<span class="lineNum">    2484 </span>            :         {
<span class="lineNum">    2485 </span><span class="lineCov">     256418 :           rtx t = reg_equiv_invariant (REGNO (x));</span>
<span class="lineNum">    2486 </span><span class="lineCov">     256418 :           rtx new_rtx = eliminate_regs_1 (t, Pmode, insn, true, true);</span>
<span class="lineNum">    2487 </span><span class="lineCov">     256418 :           int cost = set_src_cost (new_rtx, Pmode,</span>
<span class="lineNum">    2488 </span><span class="lineCov">     256418 :                                    optimize_bb_for_speed_p (elim_bb));</span>
<span class="lineNum">    2489 </span><span class="lineCov">     256418 :           int freq = REG_FREQ_FROM_BB (elim_bb);</span>
<span class="lineNum">    2490 </span>            : 
<span class="lineNum">    2491 </span><span class="lineCov">     256418 :           if (cost != 0)</span>
<span class="lineNum">    2492 </span><span class="lineCov">     504290 :             ira_adjust_equiv_reg_cost (REGNO (x), -cost * freq);</span>
<span class="lineNum">    2493 </span>            :         }
<span class="lineNum">    2494 </span>            :     }
<span class="lineNum">    2495 </span><span class="lineCov">    8251709 : }</span>
<span class="lineNum">    2496 </span>            : 
<span class="lineNum">    2497 </span>            : /* Scan X and replace any eliminable registers (such as fp) with a
<span class="lineNum">    2498 </span>            :    replacement (such as sp), plus an offset.
<span class="lineNum">    2499 </span>            : 
<span class="lineNum">    2500 </span>            :    MEM_MODE is the mode of an enclosing MEM.  We need this to know how
<span class="lineNum">    2501 </span>            :    much to adjust a register for, e.g., PRE_DEC.  Also, if we are inside a
<span class="lineNum">    2502 </span>            :    MEM, we are allowed to replace a sum of a register and the constant zero
<span class="lineNum">    2503 </span>            :    with the register, which we cannot do outside a MEM.  In addition, we need
<span class="lineNum">    2504 </span>            :    to record the fact that a register is referenced outside a MEM.
<span class="lineNum">    2505 </span>            : 
<span class="lineNum">    2506 </span>            :    If INSN is an insn, it is the insn containing X.  If we replace a REG
<span class="lineNum">    2507 </span>            :    in a SET_DEST with an equivalent MEM and INSN is nonzero, write a
<span class="lineNum">    2508 </span>            :    CLOBBER of the pseudo after INSN so find_equiv_regs will know that
<span class="lineNum">    2509 </span>            :    the REG is being modified.
<span class="lineNum">    2510 </span>            : 
<span class="lineNum">    2511 </span>            :    Alternatively, INSN may be a note (an EXPR_LIST or INSN_LIST).
<span class="lineNum">    2512 </span>            :    That's used when we eliminate in expressions stored in notes.
<span class="lineNum">    2513 </span>            :    This means, do not set ref_outside_mem even if the reference
<span class="lineNum">    2514 </span>            :    is outside of MEMs.
<span class="lineNum">    2515 </span>            : 
<span class="lineNum">    2516 </span>            :    If FOR_COSTS is true, we are being called before reload in order to
<span class="lineNum">    2517 </span>            :    estimate the costs of keeping registers with an equivalence unallocated.
<span class="lineNum">    2518 </span>            : 
<span class="lineNum">    2519 </span>            :    REG_EQUIV_MEM and REG_EQUIV_ADDRESS contain address that have had
<span class="lineNum">    2520 </span>            :    replacements done assuming all offsets are at their initial values.  If
<span class="lineNum">    2521 </span>            :    they are not, or if REG_EQUIV_ADDRESS is nonzero for a pseudo we
<span class="lineNum">    2522 </span>            :    encounter, return the actual location so that find_reloads will do
<span class="lineNum">    2523 </span>            :    the proper thing.  */
<a name="2524"><span class="lineNum">    2524 </span>            : </a>
<span class="lineNum">    2525 </span>            : static rtx
<span class="lineNum">    2526 </span><span class="lineCov">  119041811 : eliminate_regs_1 (rtx x, machine_mode mem_mode, rtx insn,</span>
<span class="lineNum">    2527 </span>            :                   bool may_use_invariant, bool for_costs)
<span class="lineNum">    2528 </span>            : {
<span class="lineNum">    2529 </span><span class="lineCov">  119041811 :   enum rtx_code code = GET_CODE (x);</span>
<span class="lineNum">    2530 </span><span class="lineCov">  119041811 :   struct elim_table *ep;</span>
<span class="lineNum">    2531 </span><span class="lineCov">  119041811 :   int regno;</span>
<span class="lineNum">    2532 </span><span class="lineCov">  119041811 :   rtx new_rtx;</span>
<span class="lineNum">    2533 </span><span class="lineCov">  119041811 :   int i, j;</span>
<span class="lineNum">    2534 </span><span class="lineCov">  119041811 :   const char *fmt;</span>
<span class="lineNum">    2535 </span><span class="lineCov">  119041811 :   int copied = 0;</span>
<span class="lineNum">    2536 </span>            : 
<span class="lineNum">    2537 </span><span class="lineCov">  119041811 :   if (! current_function_decl)</span>
<span class="lineNum">    2538 </span>            :     return x;
<span class="lineNum">    2539 </span>            : 
<span class="lineNum">    2540 </span><span class="lineCov">  119041811 :   switch (code)</span>
<span class="lineNum">    2541 </span>            :     {
<span class="lineNum">    2542 </span>            :     CASE_CONST_ANY:
<span class="lineNum">    2543 </span>            :     case CONST:
<span class="lineNum">    2544 </span>            :     case SYMBOL_REF:
<span class="lineNum">    2545 </span>            :     case CODE_LABEL:
<span class="lineNum">    2546 </span>            :     case PC:
<span class="lineNum">    2547 </span>            :     case CC0:
<span class="lineNum">    2548 </span>            :     case ASM_INPUT:
<span class="lineNum">    2549 </span>            :     case ADDR_VEC:
<span class="lineNum">    2550 </span>            :     case ADDR_DIFF_VEC:
<span class="lineNum">    2551 </span>            :     case RETURN:
<span class="lineNum">    2552 </span>            :       return x;
<span class="lineNum">    2553 </span>            : 
<span class="lineNum">    2554 </span><span class="lineCov">   55223034 :     case REG:</span>
<span class="lineNum">    2555 </span><span class="lineCov">   55223034 :       regno = REGNO (x);</span>
<span class="lineNum">    2556 </span>            : 
<span class="lineNum">    2557 </span>            :       /* First handle the case where we encounter a bare register that
<span class="lineNum">    2558 </span>            :          is eliminable.  Replace it with a PLUS.  */
<span class="lineNum">    2559 </span><span class="lineCov">   55223034 :       if (regno &lt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    2560 </span>            :         {
<span class="lineNum">    2561 </span><span class="lineCov">   65221519 :           for (ep = reg_eliminate; ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS];</span>
<span class="lineNum">    2562 </span>            :                ep++)
<span class="lineNum">    2563 </span><span class="lineCov">   52554357 :             if (ep-&gt;from_rtx == x &amp;&amp; ep-&gt;can_eliminate)</span>
<span class="lineNum">    2564 </span><span class="lineCov">    1679908 :               return plus_constant (Pmode, ep-&gt;to_rtx, ep-&gt;previous_offset);</span>
<span class="lineNum">    2565 </span>            : 
<span class="lineNum">    2566 </span>            :         }
<span class="lineNum">    2567 </span><span class="lineCov">   41715770 :       else if (reg_renumber &amp;&amp; reg_renumber[regno] &lt; 0</span>
<span class="lineNum">    2568 </span><span class="lineCov">   41715770 :                &amp;&amp; reg_equivs</span>
<span class="lineNum">    2569 </span><span class="lineCov">   83431064 :                &amp;&amp; reg_equiv_invariant (regno))</span>
<span class="lineNum">    2570 </span>            :         {
<span class="lineNum">    2571 </span><span class="lineCov">    1165817 :           if (may_use_invariant || (insn &amp;&amp; DEBUG_INSN_P (insn)))</span>
<span class="lineNum">    2572 </span><span class="lineCov">    1000933 :             return eliminate_regs_1 (copy_rtx (reg_equiv_invariant (regno)),</span>
<span class="lineNum">    2573 </span><span class="lineCov">    1000933 :                                      mem_mode, insn, true, for_costs);</span>
<span class="lineNum">    2574 </span>            :           /* There exists at least one use of REGNO that cannot be
<span class="lineNum">    2575 </span>            :              eliminated.  Prevent the defining insn from being deleted.  */
<span class="lineNum">    2576 </span><span class="lineCov">     164884 :           reg_equiv_init (regno) = NULL;</span>
<span class="lineNum">    2577 </span><span class="lineCov">     164884 :           if (!for_costs)</span>
<span class="lineNum">    2578 </span><span class="lineNoCov">          0 :             alter_reg (regno, -1, true);</span>
<span class="lineNum">    2579 </span>            :         }
<span class="lineNum">    2580 </span>            :       return x;
<span class="lineNum">    2581 </span>            : 
<span class="lineNum">    2582 </span>            :     /* You might think handling MINUS in a manner similar to PLUS is a
<span class="lineNum">    2583 </span>            :        good idea.  It is not.  It has been tried multiple times and every
<span class="lineNum">    2584 </span>            :        time the change has had to have been reverted.
<span class="lineNum">    2585 </span>            : 
<span class="lineNum">    2586 </span>            :        Other parts of reload know a PLUS is special (gen_reload for example)
<span class="lineNum">    2587 </span>            :        and require special code to handle code a reloaded PLUS operand.
<span class="lineNum">    2588 </span>            : 
<span class="lineNum">    2589 </span>            :        Also consider backends where the flags register is clobbered by a
<span class="lineNum">    2590 </span>            :        MINUS, but we can emit a PLUS that does not clobber flags (IA-32,
<span class="lineNum">    2591 </span>            :        lea instruction comes to mind).  If we try to reload a MINUS, we
<span class="lineNum">    2592 </span>            :        may kill the flags register that was holding a useful value.
<span class="lineNum">    2593 </span>            : 
<span class="lineNum">    2594 </span>            :        So, please before trying to handle MINUS, consider reload as a
<span class="lineNum">    2595 </span>            :        whole instead of this little section as well as the backend issues.  */
<span class="lineNum">    2596 </span><span class="lineCov">   11791094 :     case PLUS:</span>
<span class="lineNum">    2597 </span>            :       /* If this is the sum of an eliminable register and a constant, rework
<span class="lineNum">    2598 </span>            :          the sum.  */
<span class="lineNum">    2599 </span><span class="lineCov">   11791094 :       if (REG_P (XEXP (x, 0))</span>
<span class="lineNum">    2600 </span><span class="lineCov">   22034436 :           &amp;&amp; REGNO (XEXP (x, 0)) &lt; FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    2601 </span><span class="lineCov">   20326746 :           &amp;&amp; CONSTANT_P (XEXP (x, 1)))</span>
<span class="lineNum">    2602 </span>            :         {
<span class="lineNum">    2603 </span><span class="lineCov">   27907922 :           for (ep = reg_eliminate; ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS];</span>
<span class="lineNum">    2604 </span>            :                ep++)
<span class="lineNum">    2605 </span><span class="lineCov">   27902697 :             if (ep-&gt;from_rtx == XEXP (x, 0) &amp;&amp; ep-&gt;can_eliminate)</span>
<span class="lineNum">    2606 </span>            :               {
<span class="lineNum">    2607 </span>            :                 /* The only time we want to replace a PLUS with a REG (this
<span class="lineNum">    2608 </span>            :                    occurs when the constant operand of the PLUS is the negative
<span class="lineNum">    2609 </span>            :                    of the offset) is when we are inside a MEM.  We won't want
<span class="lineNum">    2610 </span>            :                    to do so at other times because that would change the
<span class="lineNum">    2611 </span>            :                    structure of the insn in a way that reload can't handle.
<span class="lineNum">    2612 </span>            :                    We special-case the commonest situation in
<span class="lineNum">    2613 </span>            :                    eliminate_regs_in_insn, so just replace a PLUS with a
<span class="lineNum">    2614 </span>            :                    PLUS here, unless inside a MEM.  */
<span class="lineNum">    2615 </span><span class="lineCov">    8511566 :                 if (mem_mode != 0</span>
<span class="lineNum">    2616 </span><span class="lineCov">    6974460 :                     &amp;&amp; CONST_INT_P (XEXP (x, 1))</span>
<span class="lineNum">    2617 </span><span class="lineCov">   22460486 :                     &amp;&amp; known_eq (INTVAL (XEXP (x, 1)), -ep-&gt;previous_offset))</span>
<span class="lineNum">    2618 </span><span class="lineCov">     124516 :                   return ep-&gt;to_rtx;</span>
<span class="lineNum">    2619 </span>            :                 else
<span class="lineNum">    2620 </span><span class="lineCov">   16774100 :                   return gen_rtx_PLUS (Pmode, ep-&gt;to_rtx,</span>
<span class="lineNum">    2621 </span>            :                                        plus_constant (Pmode, XEXP (x, 1),
<span class="lineNum">    2622 </span>            :                                                       ep-&gt;previous_offset));
<span class="lineNum">    2623 </span>            :               }
<span class="lineNum">    2624 </span>            : 
<span class="lineNum">    2625 </span>            :           /* If the register is not eliminable, we are done since the other
<span class="lineNum">    2626 </span>            :              operand is a constant.  */
<span class="lineNum">    2627 </span>            :           return x;
<span class="lineNum">    2628 </span>            :         }
<span class="lineNum">    2629 </span>            : 
<span class="lineNum">    2630 </span>            :       /* If this is part of an address, we want to bring any constant to the
<span class="lineNum">    2631 </span>            :          outermost PLUS.  We will do this by doing register replacement in
<span class="lineNum">    2632 </span>            :          our operands and seeing if a constant shows up in one of them.
<span class="lineNum">    2633 </span>            : 
<span class="lineNum">    2634 </span>            :          Note that there is no risk of modifying the structure of the insn,
<span class="lineNum">    2635 </span>            :          since we only get called for its operands, thus we are either
<span class="lineNum">    2636 </span>            :          modifying the address inside a MEM, or something like an address
<span class="lineNum">    2637 </span>            :          operand of a load-address insn.  */
<span class="lineNum">    2638 </span>            : 
<span class="lineNum">    2639 </span><span class="lineCov">    3274303 :       {</span>
<span class="lineNum">    2640 </span><span class="lineCov">    3274303 :         rtx new0 = eliminate_regs_1 (XEXP (x, 0), mem_mode, insn, true,</span>
<span class="lineNum">    2641 </span><span class="lineCov">    3274303 :                                      for_costs);</span>
<span class="lineNum">    2642 </span><span class="lineCov">    3274303 :         rtx new1 = eliminate_regs_1 (XEXP (x, 1), mem_mode, insn, true,</span>
<span class="lineNum">    2643 </span><span class="lineCov">    3274303 :                                      for_costs);</span>
<span class="lineNum">    2644 </span>            : 
<span class="lineNum">    2645 </span><span class="lineCov">    3274303 :         if (reg_renumber &amp;&amp; (new0 != XEXP (x, 0) || new1 != XEXP (x, 1)))</span>
<span class="lineNum">    2646 </span>            :           {
<span class="lineNum">    2647 </span>            :             /* If one side is a PLUS and the other side is a pseudo that
<span class="lineNum">    2648 </span>            :                didn't get a hard register but has a reg_equiv_constant,
<span class="lineNum">    2649 </span>            :                we must replace the constant here since it may no longer
<span class="lineNum">    2650 </span>            :                be in the position of any operand.  */
<span class="lineNum">    2651 </span><span class="lineCov">     104180 :             if (GET_CODE (new0) == PLUS &amp;&amp; REG_P (new1)</span>
<span class="lineNum">    2652 </span><span class="lineCov">      70882 :                 &amp;&amp; REGNO (new1) &gt;= FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    2653 </span><span class="lineCov">      70868 :                 &amp;&amp; reg_renumber[REGNO (new1)] &lt; 0</span>
<span class="lineNum">    2654 </span><span class="lineCov">      35434 :                 &amp;&amp; reg_equivs</span>
<span class="lineNum">    2655 </span><span class="lineCov">     242505 :                 &amp;&amp; reg_equiv_constant (REGNO (new1)) != 0)</span>
<span class="lineNum">    2656 </span>            :               new1 = reg_equiv_constant (REGNO (new1));
<span class="lineNum">    2657 </span><span class="lineCov">      52246 :             else if (GET_CODE (new1) == PLUS &amp;&amp; REG_P (new0)</span>
<span class="lineNum">    2658 </span><span class="lineCov">       2430 :                      &amp;&amp; REGNO (new0) &gt;= FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    2659 </span><span class="lineCov">       2430 :                      &amp;&amp; reg_renumber[REGNO (new0)] &lt; 0</span>
<span class="lineNum">    2660 </span><span class="lineCov">     173892 :                      &amp;&amp; reg_equiv_constant (REGNO (new0)) != 0)</span>
<span class="lineNum">    2661 </span>            :               new0 = reg_equiv_constant (REGNO (new0));
<span class="lineNum">    2662 </span>            : 
<span class="lineNum">    2663 </span><span class="lineCov">     171637 :             new_rtx = form_sum (GET_MODE (x), new0, new1);</span>
<span class="lineNum">    2664 </span>            : 
<span class="lineNum">    2665 </span>            :             /* As above, if we are not inside a MEM we do not want to
<span class="lineNum">    2666 </span>            :                turn a PLUS into something else.  We might try to do so here
<span class="lineNum">    2667 </span>            :                for an addition of 0 if we aren't optimizing.  */
<span class="lineNum">    2668 </span><span class="lineCov">     171637 :             if (! mem_mode &amp;&amp; GET_CODE (new_rtx) != PLUS)</span>
<span class="lineNum">    2669 </span><span class="lineCov">         42 :               return gen_rtx_PLUS (GET_MODE (x), new_rtx, const0_rtx);</span>
<span class="lineNum">    2670 </span>            :             else
<span class="lineNum">    2671 </span>            :               return new_rtx;
<span class="lineNum">    2672 </span>            :           }
<span class="lineNum">    2673 </span>            :       }
<span class="lineNum">    2674 </span>            :       return x;
<span class="lineNum">    2675 </span>            : 
<span class="lineNum">    2676 </span><span class="lineCov">     423180 :     case MULT:</span>
<span class="lineNum">    2677 </span>            :       /* If this is the product of an eliminable register and a
<span class="lineNum">    2678 </span>            :          constant, apply the distribute law and move the constant out
<span class="lineNum">    2679 </span>            :          so that we have (plus (mult ..) ..).  This is needed in order
<span class="lineNum">    2680 </span>            :          to keep load-address insns valid.   This case is pathological.
<span class="lineNum">    2681 </span>            :          We ignore the possibility of overflow here.  */
<span class="lineNum">    2682 </span><span class="lineCov">     423180 :       if (REG_P (XEXP (x, 0))</span>
<span class="lineNum">    2683 </span><span class="lineCov">     846360 :           &amp;&amp; REGNO (XEXP (x, 0)) &lt; FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    2684 </span><span class="lineCov">     423180 :           &amp;&amp; CONST_INT_P (XEXP (x, 1)))</span>
<span class="lineNum">    2685 </span><span class="lineNoCov">          0 :         for (ep = reg_eliminate; ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS];</span>
<span class="lineNum">    2686 </span>            :              ep++)
<span class="lineNum">    2687 </span><span class="lineNoCov">          0 :           if (ep-&gt;from_rtx == XEXP (x, 0) &amp;&amp; ep-&gt;can_eliminate)</span>
<span class="lineNum">    2688 </span>            :             {
<span class="lineNum">    2689 </span><span class="lineNoCov">          0 :               if (! mem_mode</span>
<span class="lineNum">    2690 </span>            :                   /* Refs inside notes or in DEBUG_INSNs don't count for
<span class="lineNum">    2691 </span>            :                      this purpose.  */
<span class="lineNum">    2692 </span><span class="lineNoCov">          0 :                   &amp;&amp; ! (insn != 0 &amp;&amp; (GET_CODE (insn) == EXPR_LIST</span>
<span class="lineNum">    2693 </span><span class="lineNoCov">          0 :                                       || GET_CODE (insn) == INSN_LIST</span>
<span class="lineNum">    2694 </span><span class="lineNoCov">          0 :                                       || DEBUG_INSN_P (insn))))</span>
<span class="lineNum">    2695 </span><span class="lineNoCov">          0 :                 ep-&gt;ref_outside_mem = 1;</span>
<span class="lineNum">    2696 </span>            : 
<span class="lineNum">    2697 </span><span class="lineNoCov">          0 :               return</span>
<span class="lineNum">    2698 </span><span class="lineNoCov">          0 :                 plus_constant (Pmode,</span>
<span class="lineNum">    2699 </span><span class="lineNoCov">          0 :                                gen_rtx_MULT (Pmode, ep-&gt;to_rtx, XEXP (x, 1)),</span>
<span class="lineNum">    2700 </span><span class="lineNoCov">          0 :                                ep-&gt;previous_offset * INTVAL (XEXP (x, 1)));</span>
<span class="lineNum">    2701 </span>            :             }
<span class="lineNum">    2702 </span>            : 
<span class="lineNum">    2703 </span>            :       /* fall through */
<span class="lineNum">    2704 </span>            : 
<span class="lineNum">    2705 </span><span class="lineCov">     547749 :     case CALL:</span>
<span class="lineNum">    2706 </span><span class="lineCov">     547749 :     case COMPARE:</span>
<span class="lineNum">    2707 </span>            :     /* See comments before PLUS about handling MINUS.  */
<span class="lineNum">    2708 </span><span class="lineCov">     547749 :     case MINUS:</span>
<span class="lineNum">    2709 </span><span class="lineCov">     547749 :     case DIV:      case UDIV:</span>
<span class="lineNum">    2710 </span><span class="lineCov">     547749 :     case MOD:      case UMOD:</span>
<span class="lineNum">    2711 </span><span class="lineCov">     547749 :     case AND:      case IOR:      case XOR:</span>
<span class="lineNum">    2712 </span><span class="lineCov">     547749 :     case ROTATERT: case ROTATE:</span>
<span class="lineNum">    2713 </span><span class="lineCov">     547749 :     case ASHIFTRT: case LSHIFTRT: case ASHIFT:</span>
<span class="lineNum">    2714 </span><span class="lineCov">     547749 :     case NE:       case EQ:</span>
<span class="lineNum">    2715 </span><span class="lineCov">     547749 :     case GE:       case GT:       case GEU:    case GTU:</span>
<span class="lineNum">    2716 </span><span class="lineCov">     547749 :     case LE:       case LT:       case LEU:    case LTU:</span>
<span class="lineNum">    2717 </span><span class="lineCov">     547749 :       {</span>
<span class="lineNum">    2718 </span><span class="lineCov">     547749 :         rtx new0 = eliminate_regs_1 (XEXP (x, 0), mem_mode, insn, false,</span>
<span class="lineNum">    2719 </span>            :                                      for_costs);
<span class="lineNum">    2720 </span><span class="lineCov">     547749 :         rtx new1 = XEXP (x, 1)</span>
<span class="lineNum">    2721 </span><span class="lineCov">     547749 :           ? eliminate_regs_1 (XEXP (x, 1), mem_mode, insn, false,</span>
<span class="lineNum">    2722 </span><span class="lineCov">     547749 :                               for_costs) : 0;</span>
<span class="lineNum">    2723 </span>            : 
<span class="lineNum">    2724 </span><span class="lineCov">     547749 :         if (new0 != XEXP (x, 0) || new1 != XEXP (x, 1))</span>
<span class="lineNum">    2725 </span><span class="lineCov">     547749 :           return gen_rtx_fmt_ee (code, GET_MODE (x), new0, new1);</span>
<span class="lineNum">    2726 </span>            :       }
<span class="lineNum">    2727 </span>            :       return x;
<span class="lineNum">    2728 </span>            : 
<span class="lineNum">    2729 </span><span class="lineCov">      11894 :     case EXPR_LIST:</span>
<span class="lineNum">    2730 </span>            :       /* If we have something in XEXP (x, 0), the usual case, eliminate it.  */
<span class="lineNum">    2731 </span><span class="lineCov">      11894 :       if (XEXP (x, 0))</span>
<span class="lineNum">    2732 </span>            :         {
<span class="lineNum">    2733 </span><span class="lineCov">      11894 :           new_rtx = eliminate_regs_1 (XEXP (x, 0), mem_mode, insn, true,</span>
<span class="lineNum">    2734 </span>            :                                       for_costs);
<span class="lineNum">    2735 </span><span class="lineCov">      11894 :           if (new_rtx != XEXP (x, 0))</span>
<span class="lineNum">    2736 </span>            :             {
<span class="lineNum">    2737 </span>            :               /* If this is a REG_DEAD note, it is not valid anymore.
<span class="lineNum">    2738 </span>            :                  Using the eliminated version could result in creating a
<span class="lineNum">    2739 </span>            :                  REG_DEAD note for the stack or frame pointer.  */
<span class="lineNum">    2740 </span><span class="lineNoCov">          0 :               if (REG_NOTE_KIND (x) == REG_DEAD)</span>
<span class="lineNum">    2741 </span><span class="lineNoCov">          0 :                 return (XEXP (x, 1)</span>
<span class="lineNum">    2742 </span><span class="lineNoCov">          0 :                         ? eliminate_regs_1 (XEXP (x, 1), mem_mode, insn, true,</span>
<span class="lineNum">    2743 </span>            :                                             for_costs)
<span class="lineNum">    2744 </span>            :                         : NULL_RTX);
<span class="lineNum">    2745 </span>            : 
<span class="lineNum">    2746 </span><span class="lineNoCov">          0 :               x = alloc_reg_note (REG_NOTE_KIND (x), new_rtx, XEXP (x, 1));</span>
<span class="lineNum">    2747 </span>            :             }
<span class="lineNum">    2748 </span>            :         }
<span class="lineNum">    2749 </span>            : 
<span class="lineNum">    2750 </span>            :       /* fall through */
<span class="lineNum">    2751 </span>            : 
<span class="lineNum">    2752 </span><span class="lineCov">      11894 :     case INSN_LIST:</span>
<span class="lineNum">    2753 </span><span class="lineCov">      11894 :     case INT_LIST:</span>
<span class="lineNum">    2754 </span>            :       /* Now do eliminations in the rest of the chain.  If this was
<span class="lineNum">    2755 </span>            :          an EXPR_LIST, this might result in allocating more memory than is
<span class="lineNum">    2756 </span>            :          strictly needed, but it simplifies the code.  */
<span class="lineNum">    2757 </span><span class="lineCov">      11894 :       if (XEXP (x, 1))</span>
<span class="lineNum">    2758 </span>            :         {
<span class="lineNum">    2759 </span><span class="lineCov">      11894 :           new_rtx = eliminate_regs_1 (XEXP (x, 1), mem_mode, insn, true,</span>
<span class="lineNum">    2760 </span>            :                                       for_costs);
<span class="lineNum">    2761 </span><span class="lineCov">      11894 :           if (new_rtx != XEXP (x, 1))</span>
<span class="lineNum">    2762 </span><span class="lineNoCov">          0 :             return</span>
<span class="lineNum">    2763 </span><span class="lineNoCov">          0 :               gen_rtx_fmt_ee (GET_CODE (x), GET_MODE (x), XEXP (x, 0), new_rtx);</span>
<span class="lineNum">    2764 </span>            :         }
<span class="lineNum">    2765 </span>            :       return x;
<span class="lineNum">    2766 </span>            : 
<span class="lineNum">    2767 </span>            :     case PRE_INC:
<span class="lineNum">    2768 </span>            :     case POST_INC:
<span class="lineNum">    2769 </span>            :     case PRE_DEC:
<span class="lineNum">    2770 </span>            :     case POST_DEC:
<span class="lineNum">    2771 </span>            :       /* We do not support elimination of a register that is modified.
<span class="lineNum">    2772 </span>            :          elimination_effects has already make sure that this does not
<span class="lineNum">    2773 </span>            :          happen.  */
<span class="lineNum">    2774 </span>            :       return x;
<span class="lineNum">    2775 </span>            : 
<span class="lineNum">    2776 </span><span class="lineCov">      64508 :     case PRE_MODIFY:</span>
<span class="lineNum">    2777 </span><span class="lineCov">      64508 :     case POST_MODIFY:</span>
<span class="lineNum">    2778 </span>            :       /* We do not support elimination of a register that is modified.
<span class="lineNum">    2779 </span>            :          elimination_effects has already make sure that this does not
<span class="lineNum">    2780 </span>            :          happen.  The only remaining case we need to consider here is
<span class="lineNum">    2781 </span>            :          that the increment value may be an eliminable register.  */
<span class="lineNum">    2782 </span><span class="lineCov">      64508 :       if (GET_CODE (XEXP (x, 1)) == PLUS</span>
<span class="lineNum">    2783 </span><span class="lineCov">      64508 :           &amp;&amp; XEXP (XEXP (x, 1), 0) == XEXP (x, 0))</span>
<span class="lineNum">    2784 </span>            :         {
<span class="lineNum">    2785 </span><span class="lineCov">      64508 :           rtx new_rtx = eliminate_regs_1 (XEXP (XEXP (x, 1), 1), mem_mode,</span>
<span class="lineNum">    2786 </span><span class="lineCov">      64508 :                                           insn, true, for_costs);</span>
<span class="lineNum">    2787 </span>            : 
<span class="lineNum">    2788 </span><span class="lineCov">      64508 :           if (new_rtx != XEXP (XEXP (x, 1), 1))</span>
<span class="lineNum">    2789 </span><span class="lineNoCov">          0 :             return gen_rtx_fmt_ee (code, GET_MODE (x), XEXP (x, 0),</span>
<span class="lineNum">    2790 </span>            :                                    gen_rtx_PLUS (GET_MODE (x),
<span class="lineNum">    2791 </span>            :                                                  XEXP (x, 0), new_rtx));
<span class="lineNum">    2792 </span>            :         }
<span class="lineNum">    2793 </span>            :       return x;
<span class="lineNum">    2794 </span>            : 
<span class="lineNum">    2795 </span><span class="lineCov">      45690 :     case STRICT_LOW_PART:</span>
<span class="lineNum">    2796 </span><span class="lineCov">      45690 :     case NEG:          case NOT:</span>
<span class="lineNum">    2797 </span><span class="lineCov">      45690 :     case SIGN_EXTEND:  case ZERO_EXTEND:</span>
<span class="lineNum">    2798 </span><span class="lineCov">      45690 :     case TRUNCATE:     case FLOAT_EXTEND: case FLOAT_TRUNCATE:</span>
<span class="lineNum">    2799 </span><span class="lineCov">      45690 :     case FLOAT:        case FIX:</span>
<span class="lineNum">    2800 </span><span class="lineCov">      45690 :     case UNSIGNED_FIX: case UNSIGNED_FLOAT:</span>
<span class="lineNum">    2801 </span><span class="lineCov">      45690 :     case ABS:</span>
<span class="lineNum">    2802 </span><span class="lineCov">      45690 :     case SQRT:</span>
<span class="lineNum">    2803 </span><span class="lineCov">      45690 :     case FFS:</span>
<span class="lineNum">    2804 </span><span class="lineCov">      45690 :     case CLZ:</span>
<span class="lineNum">    2805 </span><span class="lineCov">      45690 :     case CTZ:</span>
<span class="lineNum">    2806 </span><span class="lineCov">      45690 :     case POPCOUNT:</span>
<span class="lineNum">    2807 </span><span class="lineCov">      45690 :     case PARITY:</span>
<span class="lineNum">    2808 </span><span class="lineCov">      45690 :     case BSWAP:</span>
<span class="lineNum">    2809 </span><span class="lineCov">      45690 :       new_rtx = eliminate_regs_1 (XEXP (x, 0), mem_mode, insn, false,</span>
<span class="lineNum">    2810 </span>            :                                   for_costs);
<span class="lineNum">    2811 </span><span class="lineCov">      45690 :       if (new_rtx != XEXP (x, 0))</span>
<span class="lineNum">    2812 </span><span class="lineNoCov">          0 :         return gen_rtx_fmt_e (code, GET_MODE (x), new_rtx);</span>
<span class="lineNum">    2813 </span>            :       return x;
<span class="lineNum">    2814 </span>            : 
<span class="lineNum">    2815 </span><span class="lineCov">    1248814 :     case SUBREG:</span>
<span class="lineNum">    2816 </span>            :       /* Similar to above processing, but preserve SUBREG_BYTE.
<span class="lineNum">    2817 </span>            :          Convert (subreg (mem)) to (mem) if not paradoxical.
<span class="lineNum">    2818 </span>            :          Also, if we have a non-paradoxical (subreg (pseudo)) and the
<span class="lineNum">    2819 </span>            :          pseudo didn't get a hard reg, we must replace this with the
<span class="lineNum">    2820 </span>            :          eliminated version of the memory location because push_reload
<span class="lineNum">    2821 </span>            :          may do the replacement in certain circumstances.  */
<span class="lineNum">    2822 </span><span class="lineCov">    1248814 :       if (REG_P (SUBREG_REG (x))</span>
<span class="lineNum">    2823 </span><span class="lineCov">    1248316 :           &amp;&amp; !paradoxical_subreg_p (x)</span>
<span class="lineNum">    2824 </span><span class="lineCov">    1189333 :           &amp;&amp; reg_equivs</span>
<span class="lineNum">    2825 </span><span class="lineCov">    3627480 :           &amp;&amp; reg_equiv_memory_loc (REGNO (SUBREG_REG (x))) != 0)</span>
<span class="lineNum">    2826 </span>            :         {
<span class="lineNum">    2827 </span>            :           new_rtx = SUBREG_REG (x);
<span class="lineNum">    2828 </span>            :         }
<span class="lineNum">    2829 </span>            :       else
<span class="lineNum">    2830 </span><span class="lineCov">    1180644 :         new_rtx = eliminate_regs_1 (SUBREG_REG (x), mem_mode, insn, false, for_costs);</span>
<span class="lineNum">    2831 </span>            : 
<span class="lineNum">    2832 </span><span class="lineCov">    1248814 :       if (new_rtx != SUBREG_REG (x))</span>
<span class="lineNum">    2833 </span>            :         {
<span class="lineNum">    2834 </span><span class="lineCov">        110 :           poly_int64 x_size = GET_MODE_SIZE (GET_MODE (x));</span>
<span class="lineNum">    2835 </span><span class="lineCov">        110 :           poly_int64 new_size = GET_MODE_SIZE (GET_MODE (new_rtx));</span>
<span class="lineNum">    2836 </span>            : 
<span class="lineNum">    2837 </span><span class="lineCov">         55 :           if (MEM_P (new_rtx)</span>
<span class="lineNum">    2838 </span><span class="lineCov">         55 :               &amp;&amp; ((partial_subreg_p (GET_MODE (x), GET_MODE (new_rtx))</span>
<span class="lineNum">    2839 </span>            :                    /* On RISC machines, combine can create rtl of the form
<span class="lineNum">    2840 </span>            :                       (set (subreg:m1 (reg:m2 R) 0) ...)
<span class="lineNum">    2841 </span>            :                       where m1 &lt; m2, and expects something interesting to
<span class="lineNum">    2842 </span>            :                       happen to the entire word.  Moreover, it will use the
<span class="lineNum">    2843 </span>            :                       (reg:m2 R) later, expecting all bits to be preserved.
<span class="lineNum">    2844 </span>            :                       So if the number of words is the same, preserve the
<span class="lineNum">    2845 </span>            :                       subreg so that push_reload can see it.  */
<span class="lineNum">    2846 </span>            :                    &amp;&amp; !(WORD_REGISTER_OPERATIONS
<span class="lineNum">    2847 </span>            :                         &amp;&amp; known_equal_after_align_down (x_size - 1,
<span class="lineNum">    2848 </span>            :                                                          new_size - 1,
<span class="lineNum">    2849 </span>            :                                                          UNITS_PER_WORD)))
<span class="lineNum">    2850 </span><span class="lineNoCov">          0 :                   || known_eq (x_size, new_size))</span>
<span class="lineNum">    2851 </span>            :               )
<span class="lineNum">    2852 </span><span class="lineNoCov">          0 :             return adjust_address_nv (new_rtx, GET_MODE (x), SUBREG_BYTE (x));</span>
<span class="lineNum">    2853 </span><span class="lineCov">         55 :           else if (insn &amp;&amp; GET_CODE (insn) == DEBUG_INSN)</span>
<span class="lineNum">    2854 </span><span class="lineNoCov">          0 :             return gen_rtx_raw_SUBREG (GET_MODE (x), new_rtx, SUBREG_BYTE (x));</span>
<span class="lineNum">    2855 </span>            :           else
<span class="lineNum">    2856 </span><span class="lineCov">        110 :             return gen_rtx_SUBREG (GET_MODE (x), new_rtx, SUBREG_BYTE (x));</span>
<span class="lineNum">    2857 </span><span class="lineCov">    1248759 :         }</span>
<span class="lineNum">    2858 </span>            : 
<span class="lineNum">    2859 </span>            :       return x;
<span class="lineNum">    2860 </span>            : 
<span class="lineNum">    2861 </span><span class="lineCov">   16209848 :     case MEM:</span>
<span class="lineNum">    2862 </span>            :       /* Our only special processing is to pass the mode of the MEM to our
<span class="lineNum">    2863 </span>            :          recursive call and copy the flags.  While we are here, handle this
<span class="lineNum">    2864 </span>            :          case more efficiently.  */
<span class="lineNum">    2865 </span>            : 
<span class="lineNum">    2866 </span><span class="lineCov">   16209848 :       new_rtx = eliminate_regs_1 (XEXP (x, 0), GET_MODE (x), insn, true,</span>
<span class="lineNum">    2867 </span>            :                                   for_costs);
<span class="lineNum">    2868 </span><span class="lineCov">   16209848 :       if (for_costs</span>
<span class="lineNum">    2869 </span><span class="lineCov">   16207403 :           &amp;&amp; memory_address_p (GET_MODE (x), XEXP (x, 0))</span>
<span class="lineNum">    2870 </span><span class="lineCov">   30350586 :           &amp;&amp; !memory_address_p (GET_MODE (x), new_rtx))</span>
<span class="lineNum">    2871 </span><span class="lineCov">         50 :         note_reg_elim_costly (XEXP (x, 0), insn);</span>
<span class="lineNum">    2872 </span>            : 
<span class="lineNum">    2873 </span><span class="lineCov">   16209848 :       return replace_equiv_address_nv (x, new_rtx);</span>
<span class="lineNum">    2874 </span>            : 
<span class="lineNum">    2875 </span><span class="lineNoCov">          0 :     case USE:</span>
<span class="lineNum">    2876 </span>            :       /* Handle insn_list USE that a call to a pure function may generate.  */
<span class="lineNum">    2877 </span><span class="lineNoCov">          0 :       new_rtx = eliminate_regs_1 (XEXP (x, 0), VOIDmode, insn, false,</span>
<span class="lineNum">    2878 </span>            :                                   for_costs);
<span class="lineNum">    2879 </span><span class="lineNoCov">          0 :       if (new_rtx != XEXP (x, 0))</span>
<span class="lineNum">    2880 </span><span class="lineNoCov">          0 :         return gen_rtx_USE (GET_MODE (x), new_rtx);</span>
<span class="lineNum">    2881 </span>            :       return x;
<span class="lineNum">    2882 </span>            : 
<span class="lineNum">    2883 </span><span class="lineNoCov">          0 :     case CLOBBER:</span>
<span class="lineNum">    2884 </span><span class="lineNoCov">          0 :     case CLOBBER_HIGH:</span>
<span class="lineNum">    2885 </span><span class="lineNoCov">          0 :     case ASM_OPERANDS:</span>
<span class="lineNum">    2886 </span><span class="lineNoCov">          0 :       gcc_assert (insn &amp;&amp; DEBUG_INSN_P (insn));</span>
<span class="lineNum">    2887 </span>            :       break;
<span class="lineNum">    2888 </span>            : 
<span class="lineNum">    2889 </span><span class="lineNoCov">          0 :     case SET:</span>
<span class="lineNum">    2890 </span><span class="lineNoCov">          0 :       gcc_unreachable ();</span>
<span class="lineNum">    2891 </span>            : 
<span class="lineNum">    2892 </span>            :     default:
<span class="lineNum">    2893 </span>            :       break;
<span class="lineNum">    2894 </span>            :     }
<span class="lineNum">    2895 </span>            : 
<span class="lineNum">    2896 </span>            :   /* Process each of our operands recursively.  If any have changed, make a
<span class="lineNum">    2897 </span>            :      copy of the rtx.  */
<span class="lineNum">    2898 </span><span class="lineCov">     135532 :   fmt = GET_RTX_FORMAT (code);</span>
<span class="lineNum">    2899 </span><span class="lineCov">     162409 :   for (i = 0; i &lt; GET_RTX_LENGTH (code); i++, fmt++)</span>
<span class="lineNum">    2900 </span>            :     {
<span class="lineNum">    2901 </span><span class="lineCov">      26877 :       if (*fmt == 'e')</span>
<span class="lineNum">    2902 </span>            :         {
<span class="lineNum">    2903 </span><span class="lineCov">       2544 :           new_rtx = eliminate_regs_1 (XEXP (x, i), mem_mode, insn, false,</span>
<span class="lineNum">    2904 </span>            :                                       for_costs);
<span class="lineNum">    2905 </span><span class="lineCov">       2544 :           if (new_rtx != XEXP (x, i) &amp;&amp; ! copied)</span>
<span class="lineNum">    2906 </span>            :             {
<span class="lineNum">    2907 </span><span class="lineNoCov">          0 :               x = shallow_copy_rtx (x);</span>
<span class="lineNum">    2908 </span><span class="lineNoCov">          0 :               copied = 1;</span>
<span class="lineNum">    2909 </span>            :             }
<span class="lineNum">    2910 </span><span class="lineCov">       2544 :           XEXP (x, i) = new_rtx;</span>
<span class="lineNum">    2911 </span>            :         }
<span class="lineNum">    2912 </span><span class="lineCov">      24333 :       else if (*fmt == 'E')</span>
<span class="lineNum">    2913 </span>            :         {
<span class="lineNum">    2914 </span>            :           int copied_vec = 0;
<span class="lineNum">    2915 </span><span class="lineCov">      21328 :           for (j = 0; j &lt; XVECLEN (x, i); j++)</span>
<span class="lineNum">    2916 </span>            :             {
<span class="lineNum">    2917 </span><span class="lineCov">      13170 :               new_rtx = eliminate_regs_1 (XVECEXP (x, i, j), mem_mode, insn, false,</span>
<span class="lineNum">    2918 </span>            :                                           for_costs);
<span class="lineNum">    2919 </span><span class="lineCov">      13170 :               if (new_rtx != XVECEXP (x, i, j) &amp;&amp; ! copied_vec)</span>
<span class="lineNum">    2920 </span>            :                 {
<span class="lineNum">    2921 </span><span class="lineNoCov">          0 :                   rtvec new_v = gen_rtvec_v (XVECLEN (x, i),</span>
<span class="lineNum">    2922 </span><span class="lineNoCov">          0 :                                              XVEC (x, i)-&gt;elem);</span>
<span class="lineNum">    2923 </span><span class="lineNoCov">          0 :                   if (! copied)</span>
<span class="lineNum">    2924 </span>            :                     {
<span class="lineNum">    2925 </span><span class="lineNoCov">          0 :                       x = shallow_copy_rtx (x);</span>
<span class="lineNum">    2926 </span><span class="lineNoCov">          0 :                       copied = 1;</span>
<span class="lineNum">    2927 </span>            :                     }
<span class="lineNum">    2928 </span><span class="lineNoCov">          0 :                   XVEC (x, i) = new_v;</span>
<span class="lineNum">    2929 </span><span class="lineNoCov">          0 :                   copied_vec = 1;</span>
<span class="lineNum">    2930 </span>            :                 }
<span class="lineNum">    2931 </span><span class="lineCov">      13170 :               XVECEXP (x, i, j) = new_rtx;</span>
<span class="lineNum">    2932 </span>            :             }
<span class="lineNum">    2933 </span>            :         }
<span class="lineNum">    2934 </span>            :     }
<span class="lineNum">    2935 </span>            : 
<span class="lineNum">    2936 </span>            :   return x;
<span class="lineNum">    2937 </span>            : }
<a name="2938"><span class="lineNum">    2938 </span>            : </a>
<span class="lineNum">    2939 </span>            : rtx
<span class="lineNum">    2940 </span><span class="lineCov">     319508 : eliminate_regs (rtx x, machine_mode mem_mode, rtx insn)</span>
<span class="lineNum">    2941 </span>            : {
<span class="lineNum">    2942 </span><span class="lineCov">     319508 :   if (reg_eliminate == NULL)</span>
<span class="lineNum">    2943 </span>            :     {
<span class="lineNum">    2944 </span><span class="lineNoCov">          0 :       gcc_assert (targetm.no_register_allocation);</span>
<span class="lineNum">    2945 </span>            :       return x;
<span class="lineNum">    2946 </span>            :     }
<span class="lineNum">    2947 </span><span class="lineCov">     319508 :   return eliminate_regs_1 (x, mem_mode, insn, false, false);</span>
<span class="lineNum">    2948 </span>            : }
<span class="lineNum">    2949 </span>            : 
<span class="lineNum">    2950 </span>            : /* Scan rtx X for modifications of elimination target registers.  Update
<span class="lineNum">    2951 </span>            :    the table of eliminables to reflect the changed state.  MEM_MODE is
<span class="lineNum">    2952 </span>            :    the mode of an enclosing MEM rtx, or VOIDmode if not within a MEM.  */
<a name="2953"><span class="lineNum">    2953 </span>            : </a>
<span class="lineNum">    2954 </span>            : static void
<span class="lineNum">    2955 </span><span class="lineCov">  242225898 : elimination_effects (rtx x, machine_mode mem_mode)</span>
<span class="lineNum">    2956 </span>            : {
<span class="lineNum">    2957 </span><span class="lineCov">  242225898 :   enum rtx_code code = GET_CODE (x);</span>
<span class="lineNum">    2958 </span><span class="lineCov">  242225898 :   struct elim_table *ep;</span>
<span class="lineNum">    2959 </span><span class="lineCov">  242225898 :   int regno;</span>
<span class="lineNum">    2960 </span><span class="lineCov">  242225898 :   int i, j;</span>
<span class="lineNum">    2961 </span><span class="lineCov">  242225898 :   const char *fmt;</span>
<span class="lineNum">    2962 </span>            : 
<span class="lineNum">    2963 </span><span class="lineCov">  242225898 :   switch (code)</span>
<span class="lineNum">    2964 </span>            :     {
<span class="lineNum">    2965 </span>            :     CASE_CONST_ANY:
<span class="lineNum">    2966 </span>            :     case CONST:
<span class="lineNum">    2967 </span>            :     case SYMBOL_REF:
<span class="lineNum">    2968 </span>            :     case CODE_LABEL:
<span class="lineNum">    2969 </span>            :     case PC:
<span class="lineNum">    2970 </span>            :     case CC0:
<span class="lineNum">    2971 </span>            :     case ASM_INPUT:
<span class="lineNum">    2972 </span>            :     case ADDR_VEC:
<span class="lineNum">    2973 </span>            :     case ADDR_DIFF_VEC:
<span class="lineNum">    2974 </span>            :     case RETURN:
<span class="lineNum">    2975 </span>            :       return;
<span class="lineNum">    2976 </span>            : 
<span class="lineNum">    2977 </span><span class="lineCov">   77694815 :     case REG:</span>
<span class="lineNum">    2978 </span><span class="lineCov">   77694815 :       regno = REGNO (x);</span>
<span class="lineNum">    2979 </span>            : 
<span class="lineNum">    2980 </span>            :       /* First handle the case where we encounter a bare register that
<span class="lineNum">    2981 </span>            :          is eliminable.  Replace it with a PLUS.  */
<span class="lineNum">    2982 </span><span class="lineCov">   77694815 :       if (regno &lt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    2983 </span>            :         {
<span class="lineNum">    2984 </span><span class="lineCov">  165361598 :           for (ep = reg_eliminate; ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS];</span>
<span class="lineNum">    2985 </span>            :                ep++)
<span class="lineNum">    2986 </span><span class="lineCov">  137119830 :             if (ep-&gt;from_rtx == x &amp;&amp; ep-&gt;can_eliminate)</span>
<span class="lineNum">    2987 </span>            :               {
<span class="lineNum">    2988 </span><span class="lineCov">    7273456 :                 if (! mem_mode)</span>
<span class="lineNum">    2989 </span><span class="lineCov">     418095 :                   ep-&gt;ref_outside_mem = 1;</span>
<span class="lineNum">    2990 </span><span class="lineCov">    7273456 :                 return;</span>
<span class="lineNum">    2991 </span>            :               }
<span class="lineNum">    2992 </span>            : 
<span class="lineNum">    2993 </span>            :         }
<span class="lineNum">    2994 </span><span class="lineCov">   42179591 :       else if (reg_renumber[regno] &lt; 0</span>
<span class="lineNum">    2995 </span><span class="lineCov">   42179591 :                &amp;&amp; reg_equivs</span>
<span class="lineNum">    2996 </span><span class="lineCov">   42179591 :                &amp;&amp; reg_equiv_constant (regno)</span>
<span class="lineNum">    2997 </span><span class="lineCov">   42838110 :                &amp;&amp; ! function_invariant_p (reg_equiv_constant (regno)))</span>
<span class="lineNum">    2998 </span><span class="lineNoCov">          0 :         elimination_effects (reg_equiv_constant (regno), mem_mode);</span>
<span class="lineNum">    2999 </span>            :       return;
<span class="lineNum">    3000 </span>            : 
<span class="lineNum">    3001 </span><span class="lineCov">    1956440 :     case PRE_INC:</span>
<span class="lineNum">    3002 </span><span class="lineCov">    1956440 :     case POST_INC:</span>
<span class="lineNum">    3003 </span><span class="lineCov">    1956440 :     case PRE_DEC:</span>
<span class="lineNum">    3004 </span><span class="lineCov">    1956440 :     case POST_DEC:</span>
<span class="lineNum">    3005 </span><span class="lineCov">    1956440 :     case POST_MODIFY:</span>
<span class="lineNum">    3006 </span><span class="lineCov">    1956440 :     case PRE_MODIFY:</span>
<span class="lineNum">    3007 </span>            :       /* If we modify the source of an elimination rule, disable it.  */
<span class="lineNum">    3008 </span><span class="lineCov">    9782200 :       for (ep = reg_eliminate; ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS]; ep++)</span>
<span class="lineNum">    3009 </span><span class="lineCov">    7825760 :         if (ep-&gt;from_rtx == XEXP (x, 0))</span>
<span class="lineNum">    3010 </span><span class="lineNoCov">          0 :           ep-&gt;can_eliminate = 0;</span>
<span class="lineNum">    3011 </span>            : 
<span class="lineNum">    3012 </span>            :       /* If we modify the target of an elimination rule by adding a constant,
<span class="lineNum">    3013 </span>            :          update its offset.  If we modify the target in any other way, we'll
<span class="lineNum">    3014 </span>            :          have to disable the rule as well.  */
<span class="lineNum">    3015 </span><span class="lineCov">    9782200 :       for (ep = reg_eliminate; ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS]; ep++)</span>
<span class="lineNum">    3016 </span><span class="lineCov">    7825760 :         if (ep-&gt;to_rtx == XEXP (x, 0))</span>
<span class="lineNum">    3017 </span>            :           {
<span class="lineNum">    3018 </span><span class="lineCov">    7825760 :             poly_int64 size = GET_MODE_SIZE (mem_mode);</span>
<span class="lineNum">    3019 </span>            : 
<span class="lineNum">    3020 </span>            :             /* If more bytes than MEM_MODE are pushed, account for them.  */
<span class="lineNum">    3021 </span>            : #ifdef PUSH_ROUNDING
<span class="lineNum">    3022 </span><span class="lineCov">    3912880 :             if (ep-&gt;to_rtx == stack_pointer_rtx)</span>
<span class="lineNum">    3023 </span><span class="lineCov">    3912880 :               size = PUSH_ROUNDING (size);</span>
<span class="lineNum">    3024 </span>            : #endif
<span class="lineNum">    3025 </span><span class="lineCov">    3912880 :             if (code == PRE_DEC || code == POST_DEC)</span>
<span class="lineNum">    3026 </span><span class="lineCov">    3783826 :               ep-&gt;offset += size;</span>
<span class="lineNum">    3027 </span><span class="lineCov">     129054 :             else if (code == PRE_INC || code == POST_INC)</span>
<span class="lineNum">    3028 </span><span class="lineCov">         38 :               ep-&gt;offset -= size;</span>
<span class="lineNum">    3029 </span><span class="lineCov">     129016 :             else if (code == PRE_MODIFY || code == POST_MODIFY)</span>
<span class="lineNum">    3030 </span>            :               {
<span class="lineNum">    3031 </span><span class="lineCov">     129016 :                 if (GET_CODE (XEXP (x, 1)) == PLUS</span>
<span class="lineNum">    3032 </span><span class="lineCov">     129016 :                     &amp;&amp; XEXP (x, 0) == XEXP (XEXP (x, 1), 0)</span>
<span class="lineNum">    3033 </span><span class="lineCov">     129016 :                     &amp;&amp; CONST_INT_P (XEXP (XEXP (x, 1), 1)))</span>
<span class="lineNum">    3034 </span><span class="lineCov">     129016 :                   ep-&gt;offset -= INTVAL (XEXP (XEXP (x, 1), 1));</span>
<span class="lineNum">    3035 </span>            :                 else
<span class="lineNum">    3036 </span><span class="lineNoCov">          0 :                   ep-&gt;can_eliminate = 0;</span>
<span class="lineNum">    3037 </span>            :               }
<span class="lineNum">    3038 </span><span class="lineCov">    1956440 :           }</span>
<span class="lineNum">    3039 </span>            : 
<span class="lineNum">    3040 </span>            :       /* These two aren't unary operators.  */
<span class="lineNum">    3041 </span><span class="lineCov">    1956440 :       if (code == POST_MODIFY || code == PRE_MODIFY)</span>
<span class="lineNum">    3042 </span>            :         break;
<span class="lineNum">    3043 </span>            : 
<span class="lineNum">    3044 </span>            :       /* Fall through to generic unary operation case.  */
<span class="lineNum">    3045 </span><span class="lineCov">    2934424 :       gcc_fallthrough ();</span>
<span class="lineNum">    3046 </span><span class="lineCov">    2934424 :     case STRICT_LOW_PART:</span>
<span class="lineNum">    3047 </span><span class="lineCov">    2934424 :     case NEG:          case NOT:</span>
<span class="lineNum">    3048 </span><span class="lineCov">    2934424 :     case SIGN_EXTEND:  case ZERO_EXTEND:</span>
<span class="lineNum">    3049 </span><span class="lineCov">    2934424 :     case TRUNCATE:     case FLOAT_EXTEND: case FLOAT_TRUNCATE:</span>
<span class="lineNum">    3050 </span><span class="lineCov">    2934424 :     case FLOAT:        case FIX:</span>
<span class="lineNum">    3051 </span><span class="lineCov">    2934424 :     case UNSIGNED_FIX: case UNSIGNED_FLOAT:</span>
<span class="lineNum">    3052 </span><span class="lineCov">    2934424 :     case ABS:</span>
<span class="lineNum">    3053 </span><span class="lineCov">    2934424 :     case SQRT:</span>
<span class="lineNum">    3054 </span><span class="lineCov">    2934424 :     case FFS:</span>
<span class="lineNum">    3055 </span><span class="lineCov">    2934424 :     case CLZ:</span>
<span class="lineNum">    3056 </span><span class="lineCov">    2934424 :     case CTZ:</span>
<span class="lineNum">    3057 </span><span class="lineCov">    2934424 :     case POPCOUNT:</span>
<span class="lineNum">    3058 </span><span class="lineCov">    2934424 :     case PARITY:</span>
<span class="lineNum">    3059 </span><span class="lineCov">    2934424 :     case BSWAP:</span>
<span class="lineNum">    3060 </span><span class="lineCov">    2934424 :       elimination_effects (XEXP (x, 0), mem_mode);</span>
<span class="lineNum">    3061 </span><span class="lineCov">    2934424 :       return;</span>
<span class="lineNum">    3062 </span>            : 
<span class="lineNum">    3063 </span><span class="lineCov">    1264594 :     case SUBREG:</span>
<span class="lineNum">    3064 </span><span class="lineCov">    1264594 :       if (REG_P (SUBREG_REG (x))</span>
<span class="lineNum">    3065 </span><span class="lineCov">    1262710 :           &amp;&amp; !paradoxical_subreg_p (x)</span>
<span class="lineNum">    3066 </span><span class="lineCov">    1203642 :           &amp;&amp; reg_equivs</span>
<span class="lineNum">    3067 </span><span class="lineCov">    3671878 :           &amp;&amp; reg_equiv_memory_loc (REGNO (SUBREG_REG (x))) != 0)</span>
<span class="lineNum">    3068 </span>            :         return;
<span class="lineNum">    3069 </span>            : 
<span class="lineNum">    3070 </span><span class="lineCov">    1196382 :       elimination_effects (SUBREG_REG (x), mem_mode);</span>
<span class="lineNum">    3071 </span><span class="lineCov">    1196382 :       return;</span>
<span class="lineNum">    3072 </span>            : 
<span class="lineNum">    3073 </span><span class="lineCov">      95096 :     case USE:</span>
<span class="lineNum">    3074 </span>            :       /* If using a register that is the source of an eliminate we still
<span class="lineNum">    3075 </span>            :          think can be performed, note it cannot be performed since we don't
<span class="lineNum">    3076 </span>            :          know how this register is used.  */
<span class="lineNum">    3077 </span><span class="lineCov">     475480 :       for (ep = reg_eliminate; ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS]; ep++)</span>
<span class="lineNum">    3078 </span><span class="lineCov">     380384 :         if (ep-&gt;from_rtx == XEXP (x, 0))</span>
<span class="lineNum">    3079 </span><span class="lineNoCov">          0 :           ep-&gt;can_eliminate = 0;</span>
<span class="lineNum">    3080 </span>            : 
<span class="lineNum">    3081 </span><span class="lineCov">      95096 :       elimination_effects (XEXP (x, 0), mem_mode);</span>
<span class="lineNum">    3082 </span><span class="lineCov">      95096 :       return;</span>
<span class="lineNum">    3083 </span>            : 
<span class="lineNum">    3084 </span><span class="lineCov">    5896346 :     case CLOBBER:</span>
<span class="lineNum">    3085 </span>            :       /* If clobbering a register that is the replacement register for an
<span class="lineNum">    3086 </span>            :          elimination we still think can be performed, note that it cannot
<span class="lineNum">    3087 </span>            :          be performed.  Otherwise, we need not be concerned about it.  */
<span class="lineNum">    3088 </span><span class="lineCov">   29481730 :       for (ep = reg_eliminate; ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS]; ep++)</span>
<span class="lineNum">    3089 </span><span class="lineCov">   23585384 :         if (ep-&gt;to_rtx == XEXP (x, 0))</span>
<span class="lineNum">    3090 </span><span class="lineCov">       2566 :           ep-&gt;can_eliminate = 0;</span>
<span class="lineNum">    3091 </span>            : 
<span class="lineNum">    3092 </span><span class="lineCov">    5896346 :       elimination_effects (XEXP (x, 0), mem_mode);</span>
<span class="lineNum">    3093 </span><span class="lineCov">    5896346 :       return;</span>
<span class="lineNum">    3094 </span>            : 
<span class="lineNum">    3095 </span>            :     case CLOBBER_HIGH:
<span class="lineNum">    3096 </span>            :       /* CLOBBER_HIGH is only supported for LRA.  */
<span class="lineNum">    3097 </span>            :       return;
<span class="lineNum">    3098 </span>            : 
<span class="lineNum">    3099 </span><span class="lineCov">   42293161 :     case SET:</span>
<span class="lineNum">    3100 </span>            :       /* Check for setting a register that we know about.  */
<span class="lineNum">    3101 </span><span class="lineCov">   42293161 :       if (REG_P (SET_DEST (x)))</span>
<span class="lineNum">    3102 </span>            :         {
<span class="lineNum">    3103 </span>            :           /* See if this is setting the replacement register for an
<span class="lineNum">    3104 </span>            :              elimination.
<span class="lineNum">    3105 </span>            : 
<span class="lineNum">    3106 </span>            :              If DEST is the hard frame pointer, we do nothing because we
<span class="lineNum">    3107 </span>            :              assume that all assignments to the frame pointer are for
<span class="lineNum">    3108 </span>            :              non-local gotos and are being done at a time when they are valid
<span class="lineNum">    3109 </span>            :              and do not disturb anything else.  Some machines want to
<span class="lineNum">    3110 </span>            :              eliminate a fake argument pointer (or even a fake frame pointer)
<span class="lineNum">    3111 </span>            :              with either the real frame or the stack pointer.  Assignments to
<span class="lineNum">    3112 </span>            :              the hard frame pointer must not prevent this elimination.  */
<span class="lineNum">    3113 </span>            : 
<span class="lineNum">    3114 </span><span class="lineCov">  144023190 :           for (ep = reg_eliminate; ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS];</span>
<span class="lineNum">    3115 </span>            :                ep++)
<span class="lineNum">    3116 </span><span class="lineCov">  115218552 :             if (ep-&gt;to_rtx == SET_DEST (x)</span>
<span class="lineNum">    3117 </span><span class="lineCov">    2765196 :                 &amp;&amp; SET_DEST (x) != hard_frame_pointer_rtx)</span>
<span class="lineNum">    3118 </span>            :               {
<span class="lineNum">    3119 </span>            :                 /* If it is being incremented, adjust the offset.  Otherwise,
<span class="lineNum">    3120 </span>            :                    this elimination can't be done.  */
<span class="lineNum">    3121 </span><span class="lineCov">    2763514 :                 rtx src = SET_SRC (x);</span>
<span class="lineNum">    3122 </span>            : 
<span class="lineNum">    3123 </span><span class="lineCov">    2763514 :                 if (GET_CODE (src) == PLUS</span>
<span class="lineNum">    3124 </span><span class="lineCov">    2741192 :                     &amp;&amp; XEXP (src, 0) == SET_DEST (x)</span>
<span class="lineNum">    3125 </span><span class="lineCov">    2741192 :                     &amp;&amp; CONST_INT_P (XEXP (src, 1)))</span>
<span class="lineNum">    3126 </span><span class="lineCov">    2741192 :                   ep-&gt;offset -= INTVAL (XEXP (src, 1));</span>
<span class="lineNum">    3127 </span>            :                 else
<span class="lineNum">    3128 </span><span class="lineCov">      22322 :                   ep-&gt;can_eliminate = 0;</span>
<span class="lineNum">    3129 </span>            :               }
<span class="lineNum">    3130 </span>            :         }
<span class="lineNum">    3131 </span>            : 
<span class="lineNum">    3132 </span><span class="lineCov">   42293161 :       elimination_effects (SET_DEST (x), VOIDmode);</span>
<span class="lineNum">    3133 </span><span class="lineCov">   42293161 :       elimination_effects (SET_SRC (x), VOIDmode);</span>
<span class="lineNum">    3134 </span><span class="lineCov">   42293161 :       return;</span>
<span class="lineNum">    3135 </span>            : 
<span class="lineNum">    3136 </span><span class="lineCov">   20021124 :     case MEM:</span>
<span class="lineNum">    3137 </span>            :       /* Our only special processing is to pass the mode of the MEM to our
<span class="lineNum">    3138 </span>            :          recursive call.  */
<span class="lineNum">    3139 </span><span class="lineCov">   20021124 :       elimination_effects (XEXP (x, 0), GET_MODE (x));</span>
<span class="lineNum">    3140 </span><span class="lineCov">   20021124 :       return;</span>
<span class="lineNum">    3141 </span>            : 
<span class="lineNum">    3142 </span>            :     default:
<span class="lineNum">    3143 </span>            :       break;
<span class="lineNum">    3144 </span>            :     }
<span class="lineNum">    3145 </span>            : 
<span class="lineNum">    3146 </span><span class="lineCov">   44769275 :   fmt = GET_RTX_FORMAT (code);</span>
<span class="lineNum">    3147 </span><span class="lineCov">  127054128 :   for (i = 0; i &lt; GET_RTX_LENGTH (code); i++, fmt++)</span>
<span class="lineNum">    3148 </span>            :     {
<span class="lineNum">    3149 </span><span class="lineCov">   82284853 :       if (*fmt == 'e')</span>
<span class="lineNum">    3150 </span><span class="lineCov">   68366435 :         elimination_effects (XEXP (x, i), mem_mode);</span>
<span class="lineNum">    3151 </span><span class="lineCov">   13918418 :       else if (*fmt == 'E')</span>
<span class="lineNum">    3152 </span><span class="lineCov">   21999429 :         for (j = 0; j &lt; XVECLEN (x, i); j++)</span>
<span class="lineNum">    3153 </span><span class="lineCov">   14457509 :           elimination_effects (XVECEXP (x, i, j), mem_mode);</span>
<span class="lineNum">    3154 </span>            :     }
<span class="lineNum">    3155 </span>            : }
<span class="lineNum">    3156 </span>            : 
<span class="lineNum">    3157 </span>            : /* Descend through rtx X and verify that no references to eliminable registers
<span class="lineNum">    3158 </span>            :    remain.  If any do remain, mark the involved register as not
<span class="lineNum">    3159 </span>            :    eliminable.  */
<a name="3160"><span class="lineNum">    3160 </span>            : </a>
<span class="lineNum">    3161 </span>            : static void
<span class="lineNum">    3162 </span><span class="lineCov">  201294343 : check_eliminable_occurrences (rtx x)</span>
<span class="lineNum">    3163 </span>            : {
<span class="lineNum">    3164 </span><span class="lineCov">  201294343 :   const char *fmt;</span>
<span class="lineNum">    3165 </span><span class="lineCov">  201294343 :   int i;</span>
<span class="lineNum">    3166 </span><span class="lineCov">  201294343 :   enum rtx_code code;</span>
<span class="lineNum">    3167 </span>            : 
<span class="lineNum">    3168 </span><span class="lineCov">  201294343 :   if (x == 0)</span>
<span class="lineNum">    3169 </span>            :     return;
<span class="lineNum">    3170 </span>            : 
<span class="lineNum">    3171 </span><span class="lineCov">  113955547 :   code = GET_CODE (x);</span>
<span class="lineNum">    3172 </span>            : 
<span class="lineNum">    3173 </span><span class="lineCov">  113955547 :   if (code == REG &amp;&amp; REGNO (x) &lt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    3174 </span>            :     {
<span class="lineNum">    3175 </span><span class="lineCov">   13547872 :       struct elim_table *ep;</span>
<span class="lineNum">    3176 </span>            : 
<span class="lineNum">    3177 </span><span class="lineCov">   67739360 :       for (ep = reg_eliminate; ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS]; ep++)</span>
<span class="lineNum">    3178 </span><span class="lineCov">   54191488 :         if (ep-&gt;from_rtx == x)</span>
<span class="lineNum">    3179 </span><span class="lineNoCov">          0 :           ep-&gt;can_eliminate = 0;</span>
<span class="lineNum">    3180 </span>            :       return;
<span class="lineNum">    3181 </span>            :     }
<span class="lineNum">    3182 </span>            : 
<span class="lineNum">    3183 </span><span class="lineCov">  100407675 :   fmt = GET_RTX_FORMAT (code);</span>
<span class="lineNum">    3184 </span><span class="lineCov">  265647568 :   for (i = 0; i &lt; GET_RTX_LENGTH (code); i++, fmt++)</span>
<span class="lineNum">    3185 </span>            :     {
<span class="lineNum">    3186 </span><span class="lineCov">  165239893 :       if (*fmt == 'e')</span>
<span class="lineNum">    3187 </span><span class="lineCov">  142159640 :         check_eliminable_occurrences (XEXP (x, i));</span>
<span class="lineNum">    3188 </span><span class="lineCov">   23080253 :       else if (*fmt == 'E')</span>
<span class="lineNum">    3189 </span>            :         {
<span class="lineNum">    3190 </span>            :           int j;
<span class="lineNum">    3191 </span><span class="lineCov">   21999937 :           for (j = 0; j &lt; XVECLEN (x, i); j++)</span>
<span class="lineNum">    3192 </span><span class="lineCov">   14462443 :             check_eliminable_occurrences (XVECEXP (x, i, j));</span>
<span class="lineNum">    3193 </span>            :         }
<span class="lineNum">    3194 </span>            :     }
<span class="lineNum">    3195 </span>            : }
<span class="lineNum">    3196 </span>            : 
<span class="lineNum">    3197 </span>            : /* Scan INSN and eliminate all eliminable registers in it.
<span class="lineNum">    3198 </span>            : 
<span class="lineNum">    3199 </span>            :    If REPLACE is nonzero, do the replacement destructively.  Also
<span class="lineNum">    3200 </span>            :    delete the insn as dead it if it is setting an eliminable register.
<span class="lineNum">    3201 </span>            : 
<span class="lineNum">    3202 </span>            :    If REPLACE is zero, do all our allocations in reload_obstack.
<span class="lineNum">    3203 </span>            : 
<span class="lineNum">    3204 </span>            :    If no eliminations were done and this insn doesn't require any elimination
<span class="lineNum">    3205 </span>            :    processing (these are not identical conditions: it might be updating sp,
<span class="lineNum">    3206 </span>            :    but not referencing fp; this needs to be seen during reload_as_needed so
<span class="lineNum">    3207 </span>            :    that the offset between fp and sp can be taken into consideration), zero
<span class="lineNum">    3208 </span>            :    is returned.  Otherwise, 1 is returned.  */
<a name="3209"><span class="lineNum">    3209 </span>            : </a>
<span class="lineNum">    3210 </span>            : static int
<span class="lineNum">    3211 </span><span class="lineNoCov">          0 : eliminate_regs_in_insn (rtx_insn *insn, int replace)</span>
<span class="lineNum">    3212 </span>            : {
<span class="lineNum">    3213 </span><span class="lineNoCov">          0 :   int icode = recog_memoized (insn);</span>
<span class="lineNum">    3214 </span><span class="lineNoCov">          0 :   rtx old_body = PATTERN (insn);</span>
<span class="lineNum">    3215 </span><span class="lineNoCov">          0 :   int insn_is_asm = asm_noperands (old_body) &gt;= 0;</span>
<span class="lineNum">    3216 </span><span class="lineNoCov">          0 :   rtx old_set = single_set (insn);</span>
<span class="lineNum">    3217 </span><span class="lineNoCov">          0 :   rtx new_body;</span>
<span class="lineNum">    3218 </span><span class="lineNoCov">          0 :   int val = 0;</span>
<span class="lineNum">    3219 </span><span class="lineNoCov">          0 :   int i;</span>
<span class="lineNum">    3220 </span><span class="lineNoCov">          0 :   rtx substed_operand[MAX_RECOG_OPERANDS];</span>
<span class="lineNum">    3221 </span><span class="lineNoCov">          0 :   rtx orig_operand[MAX_RECOG_OPERANDS];</span>
<span class="lineNum">    3222 </span><span class="lineNoCov">          0 :   struct elim_table *ep;</span>
<span class="lineNum">    3223 </span><span class="lineNoCov">          0 :   rtx plus_src, plus_cst_src;</span>
<span class="lineNum">    3224 </span>            : 
<span class="lineNum">    3225 </span><span class="lineNoCov">          0 :   if (! insn_is_asm &amp;&amp; icode &lt; 0)</span>
<span class="lineNum">    3226 </span>            :     {
<span class="lineNum">    3227 </span><span class="lineNoCov">          0 :       gcc_assert (DEBUG_INSN_P (insn)</span>
<span class="lineNum">    3228 </span>            :                   || GET_CODE (PATTERN (insn)) == USE
<span class="lineNum">    3229 </span>            :                   || GET_CODE (PATTERN (insn)) == CLOBBER
<span class="lineNum">    3230 </span>            :                   || GET_CODE (PATTERN (insn)) == ASM_INPUT);
<span class="lineNum">    3231 </span><span class="lineNoCov">          0 :       if (DEBUG_BIND_INSN_P (insn))</span>
<span class="lineNum">    3232 </span><span class="lineNoCov">          0 :         INSN_VAR_LOCATION_LOC (insn)</span>
<span class="lineNum">    3233 </span><span class="lineNoCov">          0 :           = eliminate_regs (INSN_VAR_LOCATION_LOC (insn), VOIDmode, insn);</span>
<span class="lineNum">    3234 </span><span class="lineNoCov">          0 :       return 0;</span>
<span class="lineNum">    3235 </span>            :     }
<span class="lineNum">    3236 </span>            : 
<span class="lineNum">    3237 </span><span class="lineNoCov">          0 :   if (old_set != 0 &amp;&amp; REG_P (SET_DEST (old_set))</span>
<span class="lineNum">    3238 </span><span class="lineNoCov">          0 :       &amp;&amp; REGNO (SET_DEST (old_set)) &lt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    3239 </span>            :     {
<span class="lineNum">    3240 </span>            :       /* Check for setting an eliminable register.  */
<span class="lineNum">    3241 </span><span class="lineNoCov">          0 :       for (ep = reg_eliminate; ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS]; ep++)</span>
<span class="lineNum">    3242 </span><span class="lineNoCov">          0 :         if (ep-&gt;from_rtx == SET_DEST (old_set) &amp;&amp; ep-&gt;can_eliminate)</span>
<span class="lineNum">    3243 </span>            :           {
<span class="lineNum">    3244 </span>            :             /* If this is setting the frame pointer register to the
<span class="lineNum">    3245 </span>            :                hardware frame pointer register and this is an elimination
<span class="lineNum">    3246 </span>            :                that will be done (tested above), this insn is really
<span class="lineNum">    3247 </span>            :                adjusting the frame pointer downward to compensate for
<span class="lineNum">    3248 </span>            :                the adjustment done before a nonlocal goto.  */
<span class="lineNum">    3249 </span><span class="lineNoCov">          0 :             if (!HARD_FRAME_POINTER_IS_FRAME_POINTER</span>
<span class="lineNum">    3250 </span>            :                 &amp;&amp; ep-&gt;from == FRAME_POINTER_REGNUM
<span class="lineNum">    3251 </span><span class="lineNoCov">          0 :                 &amp;&amp; ep-&gt;to == HARD_FRAME_POINTER_REGNUM)</span>
<span class="lineNum">    3252 </span>            :               {
<span class="lineNum">    3253 </span><span class="lineNoCov">          0 :                 rtx base = SET_SRC (old_set);</span>
<span class="lineNum">    3254 </span><span class="lineNoCov">          0 :                 rtx_insn *base_insn = insn;</span>
<span class="lineNum">    3255 </span><span class="lineNoCov">          0 :                 HOST_WIDE_INT offset = 0;</span>
<span class="lineNum">    3256 </span>            : 
<span class="lineNum">    3257 </span><span class="lineNoCov">          0 :                 while (base != ep-&gt;to_rtx)</span>
<span class="lineNum">    3258 </span>            :                   {
<span class="lineNum">    3259 </span><span class="lineNoCov">          0 :                     rtx_insn *prev_insn;</span>
<span class="lineNum">    3260 </span><span class="lineNoCov">          0 :                     rtx prev_set;</span>
<span class="lineNum">    3261 </span>            : 
<span class="lineNum">    3262 </span><span class="lineNoCov">          0 :                     if (GET_CODE (base) == PLUS</span>
<span class="lineNum">    3263 </span><span class="lineNoCov">          0 :                         &amp;&amp; CONST_INT_P (XEXP (base, 1)))</span>
<span class="lineNum">    3264 </span>            :                       {
<span class="lineNum">    3265 </span><span class="lineNoCov">          0 :                         offset += INTVAL (XEXP (base, 1));</span>
<span class="lineNum">    3266 </span><span class="lineNoCov">          0 :                         base = XEXP (base, 0);</span>
<span class="lineNum">    3267 </span>            :                       }
<span class="lineNum">    3268 </span><span class="lineNoCov">          0 :                     else if ((prev_insn = prev_nonnote_insn (base_insn)) != 0</span>
<span class="lineNum">    3269 </span><span class="lineNoCov">          0 :                              &amp;&amp; (prev_set = single_set (prev_insn)) != 0</span>
<span class="lineNum">    3270 </span><span class="lineNoCov">          0 :                              &amp;&amp; rtx_equal_p (SET_DEST (prev_set), base))</span>
<span class="lineNum">    3271 </span>            :                       {
<span class="lineNum">    3272 </span><span class="lineNoCov">          0 :                         base = SET_SRC (prev_set);</span>
<span class="lineNum">    3273 </span><span class="lineNoCov">          0 :                         base_insn = prev_insn;</span>
<span class="lineNum">    3274 </span>            :                       }
<span class="lineNum">    3275 </span>            :                     else
<span class="lineNum">    3276 </span>            :                       break;
<span class="lineNum">    3277 </span>            :                   }
<span class="lineNum">    3278 </span>            : 
<span class="lineNum">    3279 </span><span class="lineNoCov">          0 :                 if (base == ep-&gt;to_rtx)</span>
<span class="lineNum">    3280 </span>            :                   {
<span class="lineNum">    3281 </span><span class="lineNoCov">          0 :                     rtx src = plus_constant (Pmode, ep-&gt;to_rtx,</span>
<span class="lineNum">    3282 </span><span class="lineNoCov">          0 :                                              offset - ep-&gt;offset);</span>
<span class="lineNum">    3283 </span>            : 
<span class="lineNum">    3284 </span><span class="lineNoCov">          0 :                     new_body = old_body;</span>
<span class="lineNum">    3285 </span><span class="lineNoCov">          0 :                     if (! replace)</span>
<span class="lineNum">    3286 </span>            :                       {
<span class="lineNum">    3287 </span><span class="lineNoCov">          0 :                         new_body = copy_insn (old_body);</span>
<span class="lineNum">    3288 </span><span class="lineNoCov">          0 :                         if (REG_NOTES (insn))</span>
<span class="lineNum">    3289 </span><span class="lineNoCov">          0 :                           REG_NOTES (insn) = copy_insn_1 (REG_NOTES (insn));</span>
<span class="lineNum">    3290 </span>            :                       }
<span class="lineNum">    3291 </span><span class="lineNoCov">          0 :                     PATTERN (insn) = new_body;</span>
<span class="lineNum">    3292 </span><span class="lineNoCov">          0 :                     old_set = single_set (insn);</span>
<span class="lineNum">    3293 </span>            : 
<span class="lineNum">    3294 </span>            :                     /* First see if this insn remains valid when we
<span class="lineNum">    3295 </span>            :                        make the change.  If not, keep the INSN_CODE
<span class="lineNum">    3296 </span>            :                        the same and let reload fit it up.  */
<span class="lineNum">    3297 </span><span class="lineNoCov">          0 :                     validate_change (insn, &amp;SET_SRC (old_set), src, 1);</span>
<span class="lineNum">    3298 </span><span class="lineNoCov">          0 :                     validate_change (insn, &amp;SET_DEST (old_set),</span>
<span class="lineNum">    3299 </span>            :                                      ep-&gt;to_rtx, 1);
<span class="lineNum">    3300 </span><span class="lineNoCov">          0 :                     if (! apply_change_group ())</span>
<span class="lineNum">    3301 </span>            :                       {
<span class="lineNum">    3302 </span><span class="lineNoCov">          0 :                         SET_SRC (old_set) = src;</span>
<span class="lineNum">    3303 </span><span class="lineNoCov">          0 :                         SET_DEST (old_set) = ep-&gt;to_rtx;</span>
<span class="lineNum">    3304 </span>            :                       }
<span class="lineNum">    3305 </span>            : 
<span class="lineNum">    3306 </span><span class="lineNoCov">          0 :                     val = 1;</span>
<span class="lineNum">    3307 </span><span class="lineNoCov">          0 :                     goto done;</span>
<span class="lineNum">    3308 </span>            :                   }
<span class="lineNum">    3309 </span>            :               }
<span class="lineNum">    3310 </span>            : 
<span class="lineNum">    3311 </span>            :             /* In this case this insn isn't serving a useful purpose.  We
<span class="lineNum">    3312 </span>            :                will delete it in reload_as_needed once we know that this
<span class="lineNum">    3313 </span>            :                elimination is, in fact, being done.
<span class="lineNum">    3314 </span>            : 
<span class="lineNum">    3315 </span>            :                If REPLACE isn't set, we can't delete this insn, but needn't
<span class="lineNum">    3316 </span>            :                process it since it won't be used unless something changes.  */
<span class="lineNum">    3317 </span><span class="lineNoCov">          0 :             if (replace)</span>
<span class="lineNum">    3318 </span>            :               {
<span class="lineNum">    3319 </span><span class="lineNoCov">          0 :                 delete_dead_insn (insn);</span>
<span class="lineNum">    3320 </span><span class="lineNoCov">          0 :                 return 1;</span>
<span class="lineNum">    3321 </span>            :               }
<span class="lineNum">    3322 </span>            :             val = 1;
<span class="lineNum">    3323 </span>            :             goto done;
<span class="lineNum">    3324 </span>            :           }
<span class="lineNum">    3325 </span>            :     }
<span class="lineNum">    3326 </span>            : 
<span class="lineNum">    3327 </span>            :   /* We allow one special case which happens to work on all machines we
<span class="lineNum">    3328 </span>            :      currently support: a single set with the source or a REG_EQUAL
<span class="lineNum">    3329 </span>            :      note being a PLUS of an eliminable register and a constant.  */
<span class="lineNum">    3330 </span><span class="lineNoCov">          0 :   plus_src = plus_cst_src = 0;</span>
<span class="lineNum">    3331 </span><span class="lineNoCov">          0 :   if (old_set &amp;&amp; REG_P (SET_DEST (old_set)))</span>
<span class="lineNum">    3332 </span>            :     {
<span class="lineNum">    3333 </span><span class="lineNoCov">          0 :       if (GET_CODE (SET_SRC (old_set)) == PLUS)</span>
<span class="lineNum">    3334 </span><span class="lineNoCov">          0 :         plus_src = SET_SRC (old_set);</span>
<span class="lineNum">    3335 </span>            :       /* First see if the source is of the form (plus (...) CST).  */
<span class="lineNum">    3336 </span><span class="lineNoCov">          0 :       if (plus_src</span>
<span class="lineNum">    3337 </span><span class="lineNoCov">          0 :           &amp;&amp; CONST_INT_P (XEXP (plus_src, 1)))</span>
<span class="lineNum">    3338 </span>            :         plus_cst_src = plus_src;
<span class="lineNum">    3339 </span><span class="lineNoCov">          0 :       else if (REG_P (SET_SRC (old_set))</span>
<span class="lineNum">    3340 </span><span class="lineNoCov">          0 :                || plus_src)</span>
<span class="lineNum">    3341 </span>            :         {
<span class="lineNum">    3342 </span>            :           /* Otherwise, see if we have a REG_EQUAL note of the form
<span class="lineNum">    3343 </span>            :              (plus (...) CST).  */
<span class="lineNum">    3344 </span><span class="lineNoCov">          0 :           rtx links;</span>
<span class="lineNum">    3345 </span><span class="lineNoCov">          0 :           for (links = REG_NOTES (insn); links; links = XEXP (links, 1))</span>
<span class="lineNum">    3346 </span>            :             {
<span class="lineNum">    3347 </span><span class="lineNoCov">          0 :               if ((REG_NOTE_KIND (links) == REG_EQUAL</span>
<span class="lineNum">    3348 </span><span class="lineNoCov">          0 :                    || REG_NOTE_KIND (links) == REG_EQUIV)</span>
<span class="lineNum">    3349 </span><span class="lineNoCov">          0 :                   &amp;&amp; GET_CODE (XEXP (links, 0)) == PLUS</span>
<span class="lineNum">    3350 </span><span class="lineNoCov">          0 :                   &amp;&amp; CONST_INT_P (XEXP (XEXP (links, 0), 1)))</span>
<span class="lineNum">    3351 </span>            :                 {
<span class="lineNum">    3352 </span>            :                   plus_cst_src = XEXP (links, 0);
<span class="lineNum">    3353 </span>            :                   break;
<span class="lineNum">    3354 </span>            :                 }
<span class="lineNum">    3355 </span>            :             }
<span class="lineNum">    3356 </span>            :         }
<span class="lineNum">    3357 </span>            : 
<span class="lineNum">    3358 </span>            :       /* Check that the first operand of the PLUS is a hard reg or
<span class="lineNum">    3359 </span>            :          the lowpart subreg of one.  */
<span class="lineNum">    3360 </span><span class="lineNoCov">          0 :       if (plus_cst_src)</span>
<span class="lineNum">    3361 </span>            :         {
<span class="lineNum">    3362 </span><span class="lineNoCov">          0 :           rtx reg = XEXP (plus_cst_src, 0);</span>
<span class="lineNum">    3363 </span><span class="lineNoCov">          0 :           if (GET_CODE (reg) == SUBREG &amp;&amp; subreg_lowpart_p (reg))</span>
<span class="lineNum">    3364 </span><span class="lineNoCov">          0 :             reg = SUBREG_REG (reg);</span>
<span class="lineNum">    3365 </span>            : 
<span class="lineNum">    3366 </span><span class="lineNoCov">          0 :           if (!REG_P (reg) || REGNO (reg) &gt;= FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    3367 </span>            :             plus_cst_src = 0;
<span class="lineNum">    3368 </span>            :         }
<span class="lineNum">    3369 </span>            :     }
<span class="lineNum">    3370 </span><span class="lineNoCov">          0 :   if (plus_cst_src)</span>
<span class="lineNum">    3371 </span>            :     {
<span class="lineNum">    3372 </span><span class="lineNoCov">          0 :       rtx reg = XEXP (plus_cst_src, 0);</span>
<span class="lineNum">    3373 </span><span class="lineNoCov">          0 :       poly_int64 offset = INTVAL (XEXP (plus_cst_src, 1));</span>
<span class="lineNum">    3374 </span>            : 
<span class="lineNum">    3375 </span><span class="lineNoCov">          0 :       if (GET_CODE (reg) == SUBREG)</span>
<span class="lineNum">    3376 </span><span class="lineNoCov">          0 :         reg = SUBREG_REG (reg);</span>
<span class="lineNum">    3377 </span>            : 
<span class="lineNum">    3378 </span><span class="lineNoCov">          0 :       for (ep = reg_eliminate; ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS]; ep++)</span>
<span class="lineNum">    3379 </span><span class="lineNoCov">          0 :         if (ep-&gt;from_rtx == reg &amp;&amp; ep-&gt;can_eliminate)</span>
<span class="lineNum">    3380 </span>            :           {
<span class="lineNum">    3381 </span><span class="lineNoCov">          0 :             rtx to_rtx = ep-&gt;to_rtx;</span>
<span class="lineNum">    3382 </span><span class="lineNoCov">          0 :             offset += ep-&gt;offset;</span>
<span class="lineNum">    3383 </span><span class="lineNoCov">          0 :             offset = trunc_int_for_mode (offset, GET_MODE (plus_cst_src));</span>
<span class="lineNum">    3384 </span>            : 
<span class="lineNum">    3385 </span><span class="lineNoCov">          0 :             if (GET_CODE (XEXP (plus_cst_src, 0)) == SUBREG)</span>
<span class="lineNum">    3386 </span><span class="lineNoCov">          0 :               to_rtx = gen_lowpart (GET_MODE (XEXP (plus_cst_src, 0)),</span>
<span class="lineNum">    3387 </span>            :                                     to_rtx);
<span class="lineNum">    3388 </span>            :             /* If we have a nonzero offset, and the source is already
<span class="lineNum">    3389 </span>            :                a simple REG, the following transformation would
<span class="lineNum">    3390 </span>            :                increase the cost of the insn by replacing a simple REG
<span class="lineNum">    3391 </span>            :                with (plus (reg sp) CST).  So try only when we already
<span class="lineNum">    3392 </span>            :                had a PLUS before.  */
<span class="lineNum">    3393 </span><span class="lineNoCov">          0 :             if (known_eq (offset, 0) || plus_src)</span>
<span class="lineNum">    3394 </span>            :               {
<span class="lineNum">    3395 </span><span class="lineNoCov">          0 :                 rtx new_src = plus_constant (GET_MODE (to_rtx),</span>
<span class="lineNum">    3396 </span><span class="lineNoCov">          0 :                                              to_rtx, offset);</span>
<span class="lineNum">    3397 </span>            : 
<span class="lineNum">    3398 </span><span class="lineNoCov">          0 :                 new_body = old_body;</span>
<span class="lineNum">    3399 </span><span class="lineNoCov">          0 :                 if (! replace)</span>
<span class="lineNum">    3400 </span>            :                   {
<span class="lineNum">    3401 </span><span class="lineNoCov">          0 :                     new_body = copy_insn (old_body);</span>
<span class="lineNum">    3402 </span><span class="lineNoCov">          0 :                     if (REG_NOTES (insn))</span>
<span class="lineNum">    3403 </span><span class="lineNoCov">          0 :                       REG_NOTES (insn) = copy_insn_1 (REG_NOTES (insn));</span>
<span class="lineNum">    3404 </span>            :                   }
<span class="lineNum">    3405 </span><span class="lineNoCov">          0 :                 PATTERN (insn) = new_body;</span>
<span class="lineNum">    3406 </span><span class="lineNoCov">          0 :                 old_set = single_set (insn);</span>
<span class="lineNum">    3407 </span>            : 
<span class="lineNum">    3408 </span>            :                 /* First see if this insn remains valid when we make the
<span class="lineNum">    3409 </span>            :                    change.  If not, try to replace the whole pattern with
<span class="lineNum">    3410 </span>            :                    a simple set (this may help if the original insn was a
<span class="lineNum">    3411 </span>            :                    PARALLEL that was only recognized as single_set due to
<span class="lineNum">    3412 </span>            :                    REG_UNUSED notes).  If this isn't valid either, keep
<span class="lineNum">    3413 </span>            :                    the INSN_CODE the same and let reload fix it up.  */
<span class="lineNum">    3414 </span><span class="lineNoCov">          0 :                 if (!validate_change (insn, &amp;SET_SRC (old_set), new_src, 0))</span>
<span class="lineNum">    3415 </span>            :                   {
<span class="lineNum">    3416 </span><span class="lineNoCov">          0 :                     rtx new_pat = gen_rtx_SET (SET_DEST (old_set), new_src);</span>
<span class="lineNum">    3417 </span>            : 
<span class="lineNum">    3418 </span><span class="lineNoCov">          0 :                     if (!validate_change (insn, &amp;PATTERN (insn), new_pat, 0))</span>
<span class="lineNum">    3419 </span><span class="lineNoCov">          0 :                       SET_SRC (old_set) = new_src;</span>
<span class="lineNum">    3420 </span>            :                   }
<span class="lineNum">    3421 </span>            :               }
<span class="lineNum">    3422 </span>            :             else
<span class="lineNum">    3423 </span>            :               break;
<span class="lineNum">    3424 </span>            : 
<span class="lineNum">    3425 </span><span class="lineNoCov">          0 :             val = 1;</span>
<span class="lineNum">    3426 </span>            :             /* This can't have an effect on elimination offsets, so skip right
<span class="lineNum">    3427 </span>            :                to the end.  */
<span class="lineNum">    3428 </span><span class="lineNoCov">          0 :             goto done;</span>
<span class="lineNum">    3429 </span>            :           }
<span class="lineNum">    3430 </span>            :     }
<span class="lineNum">    3431 </span>            : 
<span class="lineNum">    3432 </span>            :   /* Determine the effects of this insn on elimination offsets.  */
<span class="lineNum">    3433 </span><span class="lineNoCov">          0 :   elimination_effects (old_body, VOIDmode);</span>
<span class="lineNum">    3434 </span>            : 
<span class="lineNum">    3435 </span>            :   /* Eliminate all eliminable registers occurring in operands that
<span class="lineNum">    3436 </span>            :      can be handled by reload.  */
<span class="lineNum">    3437 </span><span class="lineNoCov">          0 :   extract_insn (insn);</span>
<span class="lineNum">    3438 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; recog_data.n_operands; i++)</span>
<span class="lineNum">    3439 </span>            :     {
<span class="lineNum">    3440 </span><span class="lineNoCov">          0 :       orig_operand[i] = recog_data.operand[i];</span>
<span class="lineNum">    3441 </span><span class="lineNoCov">          0 :       substed_operand[i] = recog_data.operand[i];</span>
<span class="lineNum">    3442 </span>            : 
<span class="lineNum">    3443 </span>            :       /* For an asm statement, every operand is eliminable.  */
<span class="lineNum">    3444 </span><span class="lineNoCov">          0 :       if (insn_is_asm || insn_data[icode].operand[i].eliminable)</span>
<span class="lineNum">    3445 </span>            :         {
<span class="lineNum">    3446 </span><span class="lineNoCov">          0 :           bool is_set_src, in_plus;</span>
<span class="lineNum">    3447 </span>            : 
<span class="lineNum">    3448 </span>            :           /* Check for setting a register that we know about.  */
<span class="lineNum">    3449 </span><span class="lineNoCov">          0 :           if (recog_data.operand_type[i] != OP_IN</span>
<span class="lineNum">    3450 </span><span class="lineNoCov">          0 :               &amp;&amp; REG_P (orig_operand[i]))</span>
<span class="lineNum">    3451 </span>            :             {
<span class="lineNum">    3452 </span>            :               /* If we are assigning to a register that can be eliminated, it
<span class="lineNum">    3453 </span>            :                  must be as part of a PARALLEL, since the code above handles
<span class="lineNum">    3454 </span>            :                  single SETs.  We must indicate that we can no longer
<span class="lineNum">    3455 </span>            :                  eliminate this reg.  */
<span class="lineNum">    3456 </span><span class="lineNoCov">          0 :               for (ep = reg_eliminate; ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS];</span>
<span class="lineNum">    3457 </span>            :                    ep++)
<span class="lineNum">    3458 </span><span class="lineNoCov">          0 :                 if (ep-&gt;from_rtx == orig_operand[i])</span>
<span class="lineNum">    3459 </span><span class="lineNoCov">          0 :                   ep-&gt;can_eliminate = 0;</span>
<span class="lineNum">    3460 </span>            :             }
<span class="lineNum">    3461 </span>            : 
<span class="lineNum">    3462 </span>            :           /* Companion to the above plus substitution, we can allow
<span class="lineNum">    3463 </span>            :              invariants as the source of a plain move.  */
<span class="lineNum">    3464 </span><span class="lineNoCov">          0 :           is_set_src = false;</span>
<span class="lineNum">    3465 </span><span class="lineNoCov">          0 :           if (old_set</span>
<span class="lineNum">    3466 </span><span class="lineNoCov">          0 :               &amp;&amp; recog_data.operand_loc[i] == &amp;SET_SRC (old_set))</span>
<span class="lineNum">    3467 </span><span class="lineNoCov">          0 :             is_set_src = true;</span>
<span class="lineNum">    3468 </span><span class="lineNoCov">          0 :           in_plus = false;</span>
<span class="lineNum">    3469 </span><span class="lineNoCov">          0 :           if (plus_src</span>
<span class="lineNum">    3470 </span><span class="lineNoCov">          0 :               &amp;&amp; (recog_data.operand_loc[i] == &amp;XEXP (plus_src, 0)</span>
<span class="lineNum">    3471 </span><span class="lineNoCov">          0 :                   || recog_data.operand_loc[i] == &amp;XEXP (plus_src, 1)))</span>
<span class="lineNum">    3472 </span><span class="lineNoCov">          0 :             in_plus = true;</span>
<span class="lineNum">    3473 </span>            : 
<span class="lineNum">    3474 </span><span class="lineNoCov">          0 :           substed_operand[i]</span>
<span class="lineNum">    3475 </span><span class="lineNoCov">          0 :             = eliminate_regs_1 (recog_data.operand[i], VOIDmode,</span>
<span class="lineNum">    3476 </span>            :                                 replace ? insn : NULL_RTX,
<span class="lineNum">    3477 </span><span class="lineNoCov">          0 :                                 is_set_src || in_plus, false);</span>
<span class="lineNum">    3478 </span><span class="lineNoCov">          0 :           if (substed_operand[i] != orig_operand[i])</span>
<span class="lineNum">    3479 </span><span class="lineNoCov">          0 :             val = 1;</span>
<span class="lineNum">    3480 </span>            :           /* Terminate the search in check_eliminable_occurrences at
<span class="lineNum">    3481 </span>            :              this point.  */
<span class="lineNum">    3482 </span><span class="lineNoCov">          0 :           *recog_data.operand_loc[i] = 0;</span>
<span class="lineNum">    3483 </span>            : 
<span class="lineNum">    3484 </span>            :           /* If an output operand changed from a REG to a MEM and INSN is an
<span class="lineNum">    3485 </span>            :              insn, write a CLOBBER insn.  */
<span class="lineNum">    3486 </span><span class="lineNoCov">          0 :           if (recog_data.operand_type[i] != OP_IN</span>
<span class="lineNum">    3487 </span><span class="lineNoCov">          0 :               &amp;&amp; REG_P (orig_operand[i])</span>
<span class="lineNum">    3488 </span><span class="lineNoCov">          0 :               &amp;&amp; MEM_P (substed_operand[i])</span>
<span class="lineNum">    3489 </span><span class="lineNoCov">          0 :               &amp;&amp; replace)</span>
<span class="lineNum">    3490 </span><span class="lineNoCov">          0 :             emit_insn_after (gen_clobber (orig_operand[i]), insn);</span>
<span class="lineNum">    3491 </span>            :         }
<span class="lineNum">    3492 </span>            :     }
<span class="lineNum">    3493 </span>            : 
<span class="lineNum">    3494 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; recog_data.n_dups; i++)</span>
<span class="lineNum">    3495 </span><span class="lineNoCov">          0 :     *recog_data.dup_loc[i]</span>
<span class="lineNum">    3496 </span><span class="lineNoCov">          0 :       = *recog_data.operand_loc[(int) recog_data.dup_num[i]];</span>
<span class="lineNum">    3497 </span>            : 
<span class="lineNum">    3498 </span>            :   /* If any eliminable remain, they aren't eliminable anymore.  */
<span class="lineNum">    3499 </span><span class="lineNoCov">          0 :   check_eliminable_occurrences (old_body);</span>
<span class="lineNum">    3500 </span>            : 
<span class="lineNum">    3501 </span>            :   /* Substitute the operands; the new values are in the substed_operand
<span class="lineNum">    3502 </span>            :      array.  */
<span class="lineNum">    3503 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; recog_data.n_operands; i++)</span>
<span class="lineNum">    3504 </span><span class="lineNoCov">          0 :     *recog_data.operand_loc[i] = substed_operand[i];</span>
<span class="lineNum">    3505 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; recog_data.n_dups; i++)</span>
<span class="lineNum">    3506 </span><span class="lineNoCov">          0 :     *recog_data.dup_loc[i] = substed_operand[(int) recog_data.dup_num[i]];</span>
<span class="lineNum">    3507 </span>            : 
<span class="lineNum">    3508 </span>            :   /* If we are replacing a body that was a (set X (plus Y Z)), try to
<span class="lineNum">    3509 </span>            :      re-recognize the insn.  We do this in case we had a simple addition
<span class="lineNum">    3510 </span>            :      but now can do this as a load-address.  This saves an insn in this
<span class="lineNum">    3511 </span>            :      common case.
<span class="lineNum">    3512 </span>            :      If re-recognition fails, the old insn code number will still be used,
<span class="lineNum">    3513 </span>            :      and some register operands may have changed into PLUS expressions.
<span class="lineNum">    3514 </span>            :      These will be handled by find_reloads by loading them into a register
<span class="lineNum">    3515 </span>            :      again.  */
<span class="lineNum">    3516 </span>            : 
<span class="lineNum">    3517 </span><span class="lineNoCov">          0 :   if (val)</span>
<span class="lineNum">    3518 </span>            :     {
<span class="lineNum">    3519 </span>            :       /* If we aren't replacing things permanently and we changed something,
<span class="lineNum">    3520 </span>            :          make another copy to ensure that all the RTL is new.  Otherwise
<span class="lineNum">    3521 </span>            :          things can go wrong if find_reload swaps commutative operands
<span class="lineNum">    3522 </span>            :          and one is inside RTL that has been copied while the other is not.  */
<span class="lineNum">    3523 </span><span class="lineNoCov">          0 :       new_body = old_body;</span>
<span class="lineNum">    3524 </span><span class="lineNoCov">          0 :       if (! replace)</span>
<span class="lineNum">    3525 </span>            :         {
<span class="lineNum">    3526 </span><span class="lineNoCov">          0 :           new_body = copy_insn (old_body);</span>
<span class="lineNum">    3527 </span><span class="lineNoCov">          0 :           if (REG_NOTES (insn))</span>
<span class="lineNum">    3528 </span><span class="lineNoCov">          0 :             REG_NOTES (insn) = copy_insn_1 (REG_NOTES (insn));</span>
<span class="lineNum">    3529 </span>            :         }
<span class="lineNum">    3530 </span><span class="lineNoCov">          0 :       PATTERN (insn) = new_body;</span>
<span class="lineNum">    3531 </span>            : 
<span class="lineNum">    3532 </span>            :       /* If we had a move insn but now we don't, rerecognize it.  This will
<span class="lineNum">    3533 </span>            :          cause spurious re-recognition if the old move had a PARALLEL since
<span class="lineNum">    3534 </span>            :          the new one still will, but we can't call single_set without
<span class="lineNum">    3535 </span>            :          having put NEW_BODY into the insn and the re-recognition won't
<span class="lineNum">    3536 </span>            :          hurt in this rare case.  */
<span class="lineNum">    3537 </span>            :       /* ??? Why this huge if statement - why don't we just rerecognize the
<span class="lineNum">    3538 </span>            :          thing always?  */
<span class="lineNum">    3539 </span><span class="lineNoCov">          0 :       if (! insn_is_asm</span>
<span class="lineNum">    3540 </span><span class="lineNoCov">          0 :           &amp;&amp; old_set != 0</span>
<span class="lineNum">    3541 </span><span class="lineNoCov">          0 :           &amp;&amp; ((REG_P (SET_SRC (old_set))</span>
<span class="lineNum">    3542 </span><span class="lineNoCov">          0 :                &amp;&amp; (GET_CODE (new_body) != SET</span>
<span class="lineNum">    3543 </span><span class="lineNoCov">          0 :                    || !REG_P (SET_SRC (new_body))))</span>
<span class="lineNum">    3544 </span>            :               /* If this was a load from or store to memory, compare
<span class="lineNum">    3545 </span>            :                  the MEM in recog_data.operand to the one in the insn.
<span class="lineNum">    3546 </span>            :                  If they are not equal, then rerecognize the insn.  */
<span class="lineNum">    3547 </span>            :               || (old_set != 0
<span class="lineNum">    3548 </span><span class="lineNoCov">          0 :                   &amp;&amp; ((MEM_P (SET_SRC (old_set))</span>
<span class="lineNum">    3549 </span><span class="lineNoCov">          0 :                        &amp;&amp; SET_SRC (old_set) != recog_data.operand[1])</span>
<span class="lineNum">    3550 </span><span class="lineNoCov">          0 :                       || (MEM_P (SET_DEST (old_set))</span>
<span class="lineNum">    3551 </span><span class="lineNoCov">          0 :                           &amp;&amp; SET_DEST (old_set) != recog_data.operand[0])))</span>
<span class="lineNum">    3552 </span>            :               /* If this was an add insn before, rerecognize.  */
<span class="lineNum">    3553 </span><span class="lineNoCov">          0 :               || GET_CODE (SET_SRC (old_set)) == PLUS))</span>
<span class="lineNum">    3554 </span>            :         {
<span class="lineNum">    3555 </span><span class="lineNoCov">          0 :           int new_icode = recog (PATTERN (insn), insn, 0);</span>
<span class="lineNum">    3556 </span><span class="lineNoCov">          0 :           if (new_icode &gt;= 0)</span>
<span class="lineNum">    3557 </span><span class="lineNoCov">          0 :             INSN_CODE (insn) = new_icode;</span>
<span class="lineNum">    3558 </span>            :         }
<span class="lineNum">    3559 </span>            :     }
<span class="lineNum">    3560 </span>            : 
<span class="lineNum">    3561 </span>            :   /* Restore the old body.  If there were any changes to it, we made a copy
<span class="lineNum">    3562 </span>            :      of it while the changes were still in place, so we'll correctly return
<span class="lineNum">    3563 </span>            :      a modified insn below.  */
<span class="lineNum">    3564 </span><span class="lineNoCov">          0 :   if (! replace)</span>
<span class="lineNum">    3565 </span>            :     {
<span class="lineNum">    3566 </span>            :       /* Restore the old body.  */
<span class="lineNum">    3567 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt; recog_data.n_operands; i++)</span>
<span class="lineNum">    3568 </span>            :         /* Restoring a top-level match_parallel would clobber the new_body
<span class="lineNum">    3569 </span>            :            we installed in the insn.  */
<span class="lineNum">    3570 </span><span class="lineNoCov">          0 :         if (recog_data.operand_loc[i] != &amp;PATTERN (insn))</span>
<span class="lineNum">    3571 </span><span class="lineNoCov">          0 :           *recog_data.operand_loc[i] = orig_operand[i];</span>
<span class="lineNum">    3572 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt; recog_data.n_dups; i++)</span>
<span class="lineNum">    3573 </span><span class="lineNoCov">          0 :         *recog_data.dup_loc[i] = orig_operand[(int) recog_data.dup_num[i]];</span>
<span class="lineNum">    3574 </span>            :     }
<span class="lineNum">    3575 </span>            : 
<span class="lineNum">    3576 </span>            :   /* Update all elimination pairs to reflect the status after the current
<span class="lineNum">    3577 </span>            :      insn.  The changes we make were determined by the earlier call to
<span class="lineNum">    3578 </span>            :      elimination_effects.
<span class="lineNum">    3579 </span>            : 
<span class="lineNum">    3580 </span>            :      We also detect cases where register elimination cannot be done,
<span class="lineNum">    3581 </span>            :      namely, if a register would be both changed and referenced outside a MEM
<span class="lineNum">    3582 </span>            :      in the resulting insn since such an insn is often undefined and, even if
<span class="lineNum">    3583 </span>            :      not, we cannot know what meaning will be given to it.  Note that it is
<span class="lineNum">    3584 </span>            :      valid to have a register used in an address in an insn that changes it
<span class="lineNum">    3585 </span>            :      (presumably with a pre- or post-increment or decrement).
<span class="lineNum">    3586 </span>            : 
<span class="lineNum">    3587 </span>            :      If anything changes, return nonzero.  */
<span class="lineNum">    3588 </span>            : 
<span class="lineNum">    3589 </span><span class="lineNoCov">          0 :   for (ep = reg_eliminate; ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS]; ep++)</span>
<span class="lineNum">    3590 </span>            :     {
<span class="lineNum">    3591 </span><span class="lineNoCov">          0 :       if (maybe_ne (ep-&gt;previous_offset, ep-&gt;offset) &amp;&amp; ep-&gt;ref_outside_mem)</span>
<span class="lineNum">    3592 </span><span class="lineNoCov">          0 :         ep-&gt;can_eliminate = 0;</span>
<span class="lineNum">    3593 </span>            : 
<span class="lineNum">    3594 </span><span class="lineNoCov">          0 :       ep-&gt;ref_outside_mem = 0;</span>
<span class="lineNum">    3595 </span>            : 
<span class="lineNum">    3596 </span><span class="lineNoCov">          0 :       if (maybe_ne (ep-&gt;previous_offset, ep-&gt;offset))</span>
<span class="lineNum">    3597 </span><span class="lineNoCov">          0 :         val = 1;</span>
<span class="lineNum">    3598 </span>            :     }
<span class="lineNum">    3599 </span>            : 
<span class="lineNum">    3600 </span><span class="lineNoCov">          0 :  done:</span>
<span class="lineNum">    3601 </span>            :   /* If we changed something, perform elimination in REG_NOTES.  This is
<span class="lineNum">    3602 </span>            :      needed even when REPLACE is zero because a REG_DEAD note might refer
<span class="lineNum">    3603 </span>            :      to a register that we eliminate and could cause a different number
<span class="lineNum">    3604 </span>            :      of spill registers to be needed in the final reload pass than in
<span class="lineNum">    3605 </span>            :      the pre-passes.  */
<span class="lineNum">    3606 </span><span class="lineNoCov">          0 :   if (val &amp;&amp; REG_NOTES (insn) != 0)</span>
<span class="lineNum">    3607 </span><span class="lineNoCov">          0 :     REG_NOTES (insn)</span>
<span class="lineNum">    3608 </span><span class="lineNoCov">          0 :       = eliminate_regs_1 (REG_NOTES (insn), VOIDmode, REG_NOTES (insn), true,</span>
<span class="lineNum">    3609 </span>            :                           false);
<span class="lineNum">    3610 </span>            : 
<span class="lineNum">    3611 </span>            :   return val;
<span class="lineNum">    3612 </span>            : }
<span class="lineNum">    3613 </span>            : 
<span class="lineNum">    3614 </span>            : /* Like eliminate_regs_in_insn, but only estimate costs for the use of the
<span class="lineNum">    3615 </span>            :    register allocator.  INSN is the instruction we need to examine, we perform
<span class="lineNum">    3616 </span>            :    eliminations in its operands and record cases where eliminating a reg with
<span class="lineNum">    3617 </span>            :    an invariant equivalence would add extra cost.  */
<span class="lineNum">    3618 </span>            : 
<span class="lineNum">    3619 </span>            : #pragma GCC diagnostic push
<a name="3620"><span class="lineNum">    3620 </span>            : #pragma GCC diagnostic warning &quot;-Wmaybe-uninitialized&quot;</a>
<span class="lineNum">    3621 </span>            : static void
<span class="lineNum">    3622 </span><span class="lineCov">   71995309 : elimination_costs_in_insn (rtx_insn *insn)</span>
<span class="lineNum">    3623 </span>            : {
<span class="lineNum">    3624 </span><span class="lineCov">   71995309 :   int icode = recog_memoized (insn);</span>
<span class="lineNum">    3625 </span><span class="lineCov">   71995309 :   rtx old_body = PATTERN (insn);</span>
<span class="lineNum">    3626 </span><span class="lineCov">   71995309 :   int insn_is_asm = asm_noperands (old_body) &gt;= 0;</span>
<span class="lineNum">    3627 </span><span class="lineCov">   71995309 :   rtx old_set = single_set (insn);</span>
<span class="lineNum">    3628 </span><span class="lineCov">   71995309 :   int i;</span>
<span class="lineNum">    3629 </span><span class="lineCov">   71995309 :   rtx orig_operand[MAX_RECOG_OPERANDS];</span>
<span class="lineNum">    3630 </span><span class="lineCov">   71995309 :   rtx orig_dup[MAX_RECOG_OPERANDS];</span>
<span class="lineNum">    3631 </span><span class="lineCov">   71995309 :   struct elim_table *ep;</span>
<span class="lineNum">    3632 </span><span class="lineCov">   71995309 :   rtx plus_src, plus_cst_src;</span>
<span class="lineNum">    3633 </span><span class="lineCov">   71995309 :   bool sets_reg_p;</span>
<span class="lineNum">    3634 </span>            : 
<span class="lineNum">    3635 </span><span class="lineCov">   71995309 :   if (! insn_is_asm &amp;&amp; icode &lt; 0)</span>
<span class="lineNum">    3636 </span>            :     {
<span class="lineNum">    3637 </span><span class="lineCov">   27321811 :       gcc_assert (DEBUG_INSN_P (insn)</span>
<span class="lineNum">    3638 </span>            :                   || GET_CODE (PATTERN (insn)) == USE
<span class="lineNum">    3639 </span>            :                   || GET_CODE (PATTERN (insn)) == CLOBBER
<span class="lineNum">    3640 </span>            :                   || GET_CODE (PATTERN (insn)) == ASM_INPUT);
<span class="lineNum">    3641 </span>            :       return;
<span class="lineNum">    3642 </span>            :     }
<span class="lineNum">    3643 </span>            : 
<span class="lineNum">    3644 </span><span class="lineCov">   41751166 :   if (old_set != 0 &amp;&amp; REG_P (SET_DEST (old_set))</span>
<span class="lineNum">    3645 </span><span class="lineCov">  101278482 :       &amp;&amp; REGNO (SET_DEST (old_set)) &lt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    3646 </span>            :     {
<span class="lineNum">    3647 </span>            :       /* Check for setting an eliminable register.  */
<span class="lineNum">    3648 </span><span class="lineCov">   62634042 :       for (ep = reg_eliminate; ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS]; ep++)</span>
<span class="lineNum">    3649 </span><span class="lineCov">   50108081 :         if (ep-&gt;from_rtx == SET_DEST (old_set) &amp;&amp; ep-&gt;can_eliminate)</span>
<span class="lineNum">    3650 </span>            :           return;
<span class="lineNum">    3651 </span>            :     }
<span class="lineNum">    3652 </span>            : 
<span class="lineNum">    3653 </span>            :   /* We allow one special case which happens to work on all machines we
<span class="lineNum">    3654 </span>            :      currently support: a single set with the source or a REG_EQUAL
<span class="lineNum">    3655 </span>            :      note being a PLUS of an eliminable register and a constant.  */
<span class="lineNum">    3656 </span><span class="lineCov">   44672260 :   plus_src = plus_cst_src = 0;</span>
<span class="lineNum">    3657 </span><span class="lineCov">   44672260 :   sets_reg_p = false;</span>
<span class="lineNum">    3658 </span><span class="lineCov">   44672260 :   if (old_set &amp;&amp; REG_P (SET_DEST (old_set)))</span>
<span class="lineNum">    3659 </span>            :     {
<span class="lineNum">    3660 </span><span class="lineCov">   28301254 :       sets_reg_p = true;</span>
<span class="lineNum">    3661 </span><span class="lineCov">   28301254 :       if (GET_CODE (SET_SRC (old_set)) == PLUS)</span>
<span class="lineNum">    3662 </span><span class="lineCov">    4069324 :         plus_src = SET_SRC (old_set);</span>
<span class="lineNum">    3663 </span>            :       /* First see if the source is of the form (plus (...) CST).  */
<span class="lineNum">    3664 </span><span class="lineCov">    4069324 :       if (plus_src</span>
<span class="lineNum">    3665 </span><span class="lineCov">    4069324 :           &amp;&amp; CONST_INT_P (XEXP (plus_src, 1)))</span>
<span class="lineNum">    3666 </span>            :         plus_cst_src = plus_src;
<span class="lineNum">    3667 </span><span class="lineCov">   25037340 :       else if (REG_P (SET_SRC (old_set))</span>
<span class="lineNum">    3668 </span><span class="lineCov">   18755477 :                || plus_src)</span>
<span class="lineNum">    3669 </span>            :         {
<span class="lineNum">    3670 </span>            :           /* Otherwise, see if we have a REG_EQUAL note of the form
<span class="lineNum">    3671 </span>            :              (plus (...) CST).  */
<span class="lineNum">    3672 </span><span class="lineCov">    7087273 :           rtx links;</span>
<span class="lineNum">    3673 </span><span class="lineCov">   13815449 :           for (links = REG_NOTES (insn); links; links = XEXP (links, 1))</span>
<span class="lineNum">    3674 </span>            :             {
<span class="lineNum">    3675 </span><span class="lineCov">   14834562 :               if ((REG_NOTE_KIND (links) == REG_EQUAL</span>
<span class="lineNum">    3676 </span><span class="lineCov">    7417281 :                    || REG_NOTE_KIND (links) == REG_EQUIV)</span>
<span class="lineNum">    3677 </span><span class="lineCov">     944467 :                   &amp;&amp; GET_CODE (XEXP (links, 0)) == PLUS</span>
<span class="lineNum">    3678 </span><span class="lineCov">     727916 :                   &amp;&amp; CONST_INT_P (XEXP (XEXP (links, 0), 1)))</span>
<span class="lineNum">    3679 </span>            :                 {
<span class="lineNum">    3680 </span>            :                   plus_cst_src = XEXP (links, 0);
<span class="lineNum">    3681 </span>            :                   break;
<span class="lineNum">    3682 </span>            :                 }
<span class="lineNum">    3683 </span>            :             }
<span class="lineNum">    3684 </span>            :         }
<span class="lineNum">    3685 </span>            :     }
<span class="lineNum">    3686 </span>            : 
<span class="lineNum">    3687 </span>            :   /* Determine the effects of this insn on elimination offsets.  */
<span class="lineNum">    3688 </span><span class="lineCov">   44672260 :   elimination_effects (old_body, VOIDmode);</span>
<span class="lineNum">    3689 </span>            : 
<span class="lineNum">    3690 </span>            :   /* Eliminate all eliminable registers occurring in operands that
<span class="lineNum">    3691 </span>            :      can be handled by reload.  */
<span class="lineNum">    3692 </span><span class="lineCov">   44672260 :   extract_insn (insn);</span>
<span class="lineNum">    3693 </span><span class="lineCov">   44672260 :   int n_dups = recog_data.n_dups;</span>
<span class="lineNum">    3694 </span><span class="lineCov">   45307276 :   for (i = 0; i &lt; n_dups; i++)</span>
<span class="lineNum">    3695 </span><span class="lineCov">     635016 :     orig_dup[i] = *recog_data.dup_loc[i];</span>
<span class="lineNum">    3696 </span>            : 
<span class="lineNum">    3697 </span><span class="lineCov">   44672260 :   int n_operands = recog_data.n_operands;</span>
<span class="lineNum">    3698 </span><span class="lineCov">  140307814 :   for (i = 0; i &lt; n_operands; i++)</span>
<span class="lineNum">    3699 </span>            :     {
<span class="lineNum">    3700 </span><span class="lineCov">   95635554 :       orig_operand[i] = recog_data.operand[i];</span>
<span class="lineNum">    3701 </span>            : 
<span class="lineNum">    3702 </span>            :       /* For an asm statement, every operand is eliminable.  */
<span class="lineNum">    3703 </span><span class="lineCov">   95635554 :       if (insn_is_asm || insn_data[icode].operand[i].eliminable)</span>
<span class="lineNum">    3704 </span>            :         {
<span class="lineNum">    3705 </span><span class="lineCov">   91439265 :           bool is_set_src, in_plus;</span>
<span class="lineNum">    3706 </span>            : 
<span class="lineNum">    3707 </span>            :           /* Check for setting a register that we know about.  */
<span class="lineNum">    3708 </span><span class="lineCov">   91439265 :           if (recog_data.operand_type[i] != OP_IN</span>
<span class="lineNum">    3709 </span><span class="lineCov">   32145471 :               &amp;&amp; REG_P (orig_operand[i]))</span>
<span class="lineNum">    3710 </span>            :             {
<span class="lineNum">    3711 </span>            :               /* If we are assigning to a register that can be eliminated, it
<span class="lineNum">    3712 </span>            :                  must be as part of a PARALLEL, since the code above handles
<span class="lineNum">    3713 </span>            :                  single SETs.  We must indicate that we can no longer
<span class="lineNum">    3714 </span>            :                  eliminate this reg.  */
<span class="lineNum">    3715 </span><span class="lineCov">  117996615 :               for (ep = reg_eliminate; ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS];</span>
<span class="lineNum">    3716 </span>            :                    ep++)
<span class="lineNum">    3717 </span><span class="lineCov">   94397292 :                 if (ep-&gt;from_rtx == orig_operand[i])</span>
<span class="lineNum">    3718 </span><span class="lineNoCov">          0 :                   ep-&gt;can_eliminate = 0;</span>
<span class="lineNum">    3719 </span>            :             }
<span class="lineNum">    3720 </span>            : 
<span class="lineNum">    3721 </span>            :           /* Companion to the above plus substitution, we can allow
<span class="lineNum">    3722 </span>            :              invariants as the source of a plain move.  */
<span class="lineNum">    3723 </span><span class="lineCov">   91439265 :           is_set_src = false;</span>
<span class="lineNum">    3724 </span><span class="lineCov">   91439265 :           if (old_set &amp;&amp; recog_data.operand_loc[i] == &amp;SET_SRC (old_set))</span>
<span class="lineNum">    3725 </span><span class="lineCov">   24478609 :             is_set_src = true;</span>
<span class="lineNum">    3726 </span><span class="lineCov">   91439265 :           if (is_set_src &amp;&amp; !sets_reg_p)</span>
<span class="lineNum">    3727 </span><span class="lineCov">    8251659 :             note_reg_elim_costly (SET_SRC (old_set), insn);</span>
<span class="lineNum">    3728 </span><span class="lineCov">   91439265 :           in_plus = false;</span>
<span class="lineNum">    3729 </span><span class="lineCov">   91439265 :           if (plus_src &amp;&amp; sets_reg_p</span>
<span class="lineNum">    3730 </span><span class="lineCov">   11944821 :               &amp;&amp; (recog_data.operand_loc[i] == &amp;XEXP (plus_src, 0)</span>
<span class="lineNum">    3731 </span><span class="lineCov">    8146309 :                   || recog_data.operand_loc[i] == &amp;XEXP (plus_src, 1)))</span>
<span class="lineNum">    3732 </span><span class="lineCov">    7600066 :             in_plus = true;</span>
<span class="lineNum">    3733 </span>            : 
<span class="lineNum">    3734 </span><span class="lineCov">  182878530 :           eliminate_regs_1 (recog_data.operand[i], VOIDmode,</span>
<span class="lineNum">    3735 </span>            :                             NULL_RTX,
<span class="lineNum">    3736 </span><span class="lineCov">   91439265 :                             is_set_src || in_plus, true);</span>
<span class="lineNum">    3737 </span>            :           /* Terminate the search in check_eliminable_occurrences at
<span class="lineNum">    3738 </span>            :              this point.  */
<span class="lineNum">    3739 </span><span class="lineCov">   91439265 :           *recog_data.operand_loc[i] = 0;</span>
<span class="lineNum">    3740 </span>            :         }
<span class="lineNum">    3741 </span>            :     }
<span class="lineNum">    3742 </span>            : 
<span class="lineNum">    3743 </span><span class="lineCov">   45307276 :   for (i = 0; i &lt; n_dups; i++)</span>
<span class="lineNum">    3744 </span><span class="lineCov">    1270032 :     *recog_data.dup_loc[i]</span>
<span class="lineNum">    3745 </span><span class="lineCov">     635016 :       = *recog_data.operand_loc[(int) recog_data.dup_num[i]];</span>
<span class="lineNum">    3746 </span>            : 
<span class="lineNum">    3747 </span>            :   /* If any eliminable remain, they aren't eliminable anymore.  */
<span class="lineNum">    3748 </span><span class="lineCov">   44672260 :   check_eliminable_occurrences (old_body);</span>
<span class="lineNum">    3749 </span>            : 
<span class="lineNum">    3750 </span>            :   /* Restore the old body.  */
<span class="lineNum">    3751 </span><span class="lineCov">  140307814 :   for (i = 0; i &lt; n_operands; i++)</span>
<span class="lineNum">    3752 </span><span class="lineCov">   95635554 :     *recog_data.operand_loc[i] = orig_operand[i];</span>
<span class="lineNum">    3753 </span><span class="lineCov">   45307276 :   for (i = 0; i &lt; n_dups; i++)</span>
<span class="lineNum">    3754 </span><span class="lineCov">     635016 :     *recog_data.dup_loc[i] = orig_dup[i];</span>
<span class="lineNum">    3755 </span>            : 
<span class="lineNum">    3756 </span>            :   /* Update all elimination pairs to reflect the status after the current
<span class="lineNum">    3757 </span>            :      insn.  The changes we make were determined by the earlier call to
<span class="lineNum">    3758 </span>            :      elimination_effects.  */
<span class="lineNum">    3759 </span>            : 
<span class="lineNum">    3760 </span><span class="lineCov">  223361300 :   for (ep = reg_eliminate; ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS]; ep++)</span>
<span class="lineNum">    3761 </span>            :     {
<span class="lineNum">    3762 </span><span class="lineCov">  178689040 :       if (maybe_ne (ep-&gt;previous_offset, ep-&gt;offset) &amp;&amp; ep-&gt;ref_outside_mem)</span>
<span class="lineNum">    3763 </span><span class="lineNoCov">          0 :         ep-&gt;can_eliminate = 0;</span>
<span class="lineNum">    3764 </span>            : 
<span class="lineNum">    3765 </span><span class="lineCov">  178689040 :       ep-&gt;ref_outside_mem = 0;</span>
<span class="lineNum">    3766 </span>            :     }
<span class="lineNum">    3767 </span>            : 
<span class="lineNum">    3768 </span>            :   return;
<span class="lineNum">    3769 </span>            : }
<span class="lineNum">    3770 </span>            : #pragma GCC diagnostic pop
<span class="lineNum">    3771 </span>            : 
<span class="lineNum">    3772 </span>            : /* Loop through all elimination pairs.
<span class="lineNum">    3773 </span>            :    Recalculate the number not at initial offset.
<span class="lineNum">    3774 </span>            : 
<span class="lineNum">    3775 </span>            :    Compute the maximum offset (minimum offset if the stack does not
<span class="lineNum">    3776 </span>            :    grow downward) for each elimination pair.  */
<a name="3777"><span class="lineNum">    3777 </span>            : </a>
<span class="lineNum">    3778 </span>            : static void
<span class="lineNum">    3779 </span><span class="lineCov">   71995309 : update_eliminable_offsets (void)</span>
<span class="lineNum">    3780 </span>            : {
<span class="lineNum">    3781 </span><span class="lineCov">   71995309 :   struct elim_table *ep;</span>
<span class="lineNum">    3782 </span>            : 
<span class="lineNum">    3783 </span><span class="lineCov">   71995309 :   num_not_at_initial_offset = 0;</span>
<span class="lineNum">    3784 </span><span class="lineCov">  359976545 :   for (ep = reg_eliminate; ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS]; ep++)</span>
<span class="lineNum">    3785 </span>            :     {
<span class="lineNum">    3786 </span><span class="lineCov">  287981236 :       ep-&gt;previous_offset = ep-&gt;offset;</span>
<span class="lineNum">    3787 </span><span class="lineCov">  287981236 :       if (ep-&gt;can_eliminate &amp;&amp; maybe_ne (ep-&gt;offset, ep-&gt;initial_offset))</span>
<span class="lineNum">    3788 </span><span class="lineCov">    9918880 :         num_not_at_initial_offset++;</span>
<span class="lineNum">    3789 </span>            :     }
<span class="lineNum">    3790 </span><span class="lineCov">   71995309 : }</span>
<span class="lineNum">    3791 </span>            : 
<span class="lineNum">    3792 </span>            : /* Given X, a SET or CLOBBER of DEST, if DEST is the target of a register
<span class="lineNum">    3793 </span>            :    replacement we currently believe is valid, mark it as not eliminable if X
<span class="lineNum">    3794 </span>            :    modifies DEST in any way other than by adding a constant integer to it.
<span class="lineNum">    3795 </span>            : 
<span class="lineNum">    3796 </span>            :    If DEST is the frame pointer, we do nothing because we assume that
<span class="lineNum">    3797 </span>            :    all assignments to the hard frame pointer are nonlocal gotos and are being
<span class="lineNum">    3798 </span>            :    done at a time when they are valid and do not disturb anything else.
<span class="lineNum">    3799 </span>            :    Some machines want to eliminate a fake argument pointer with either the
<span class="lineNum">    3800 </span>            :    frame or stack pointer.  Assignments to the hard frame pointer must not
<span class="lineNum">    3801 </span>            :    prevent this elimination.
<span class="lineNum">    3802 </span>            : 
<span class="lineNum">    3803 </span>            :    Called via note_stores from reload before starting its passes to scan
<span class="lineNum">    3804 </span>            :    the insns of the function.  */
<a name="3805"><span class="lineNum">    3805 </span>            : </a>
<span class="lineNum">    3806 </span>            : static void
<span class="lineNum">    3807 </span><span class="lineNoCov">          0 : mark_not_eliminable (rtx dest, const_rtx x, void *data ATTRIBUTE_UNUSED)</span>
<span class="lineNum">    3808 </span>            : {
<span class="lineNum">    3809 </span><span class="lineNoCov">          0 :   unsigned int i;</span>
<span class="lineNum">    3810 </span>            : 
<span class="lineNum">    3811 </span>            :   /* A SUBREG of a hard register here is just changing its mode.  We should
<span class="lineNum">    3812 </span>            :      not see a SUBREG of an eliminable hard register, but check just in
<span class="lineNum">    3813 </span>            :      case.  */
<span class="lineNum">    3814 </span><span class="lineNoCov">          0 :   if (GET_CODE (dest) == SUBREG)</span>
<span class="lineNum">    3815 </span><span class="lineNoCov">          0 :     dest = SUBREG_REG (dest);</span>
<span class="lineNum">    3816 </span>            : 
<span class="lineNum">    3817 </span><span class="lineNoCov">          0 :   if (dest == hard_frame_pointer_rtx)</span>
<span class="lineNum">    3818 </span>            :     return;
<span class="lineNum">    3819 </span>            : 
<span class="lineNum">    3820 </span>            :   /* CLOBBER_HIGH is only supported for LRA.  */
<span class="lineNum">    3821 </span><span class="lineNoCov">          0 :   gcc_assert (GET_CODE (x) != CLOBBER_HIGH);</span>
<span class="lineNum">    3822 </span>            : 
<span class="lineNum">    3823 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; NUM_ELIMINABLE_REGS; i++)</span>
<span class="lineNum">    3824 </span><span class="lineNoCov">          0 :     if (reg_eliminate[i].can_eliminate &amp;&amp; dest == reg_eliminate[i].to_rtx</span>
<span class="lineNum">    3825 </span><span class="lineNoCov">          0 :         &amp;&amp; (GET_CODE (x) != SET</span>
<span class="lineNum">    3826 </span><span class="lineNoCov">          0 :             || GET_CODE (SET_SRC (x)) != PLUS</span>
<span class="lineNum">    3827 </span><span class="lineNoCov">          0 :             || XEXP (SET_SRC (x), 0) != dest</span>
<span class="lineNum">    3828 </span><span class="lineNoCov">          0 :             || !CONST_INT_P (XEXP (SET_SRC (x), 1))))</span>
<span class="lineNum">    3829 </span>            :       {
<span class="lineNum">    3830 </span><span class="lineNoCov">          0 :         reg_eliminate[i].can_eliminate_previous</span>
<span class="lineNum">    3831 </span><span class="lineNoCov">          0 :           = reg_eliminate[i].can_eliminate = 0;</span>
<span class="lineNum">    3832 </span><span class="lineNoCov">          0 :         num_eliminable--;</span>
<span class="lineNum">    3833 </span>            :       }
<span class="lineNum">    3834 </span>            : }
<span class="lineNum">    3835 </span>            : 
<span class="lineNum">    3836 </span>            : /* Verify that the initial elimination offsets did not change since the
<span class="lineNum">    3837 </span>            :    last call to set_initial_elim_offsets.  This is used to catch cases
<span class="lineNum">    3838 </span>            :    where something illegal happened during reload_as_needed that could
<span class="lineNum">    3839 </span>            :    cause incorrect code to be generated if we did not check for it.  */
<a name="3840"><span class="lineNum">    3840 </span>            : </a>
<span class="lineNum">    3841 </span>            : static bool
<span class="lineNum">    3842 </span><span class="lineNoCov">          0 : verify_initial_elim_offsets (void)</span>
<span class="lineNum">    3843 </span>            : {
<span class="lineNum">    3844 </span><span class="lineNoCov">          0 :   poly_int64 t;</span>
<span class="lineNum">    3845 </span><span class="lineNoCov">          0 :   struct elim_table *ep;</span>
<span class="lineNum">    3846 </span>            : 
<span class="lineNum">    3847 </span><span class="lineNoCov">          0 :   if (!num_eliminable)</span>
<span class="lineNum">    3848 </span>            :     return true;
<span class="lineNum">    3849 </span>            : 
<span class="lineNum">    3850 </span><span class="lineNoCov">          0 :   targetm.compute_frame_layout ();</span>
<span class="lineNum">    3851 </span><span class="lineNoCov">          0 :   for (ep = reg_eliminate; ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS]; ep++)</span>
<span class="lineNum">    3852 </span>            :     {
<span class="lineNum">    3853 </span><span class="lineNoCov">          0 :       INITIAL_ELIMINATION_OFFSET (ep-&gt;from, ep-&gt;to, t);</span>
<span class="lineNum">    3854 </span><span class="lineNoCov">          0 :       if (maybe_ne (t, ep-&gt;initial_offset))</span>
<span class="lineNum">    3855 </span>            :         return false;
<span class="lineNum">    3856 </span>            :     }
<span class="lineNum">    3857 </span>            : 
<span class="lineNum">    3858 </span>            :   return true;
<span class="lineNum">    3859 </span>            : }
<span class="lineNum">    3860 </span>            : 
<span class="lineNum">    3861 </span>            : /* Reset all offsets on eliminable registers to their initial values.  */
<a name="3862"><span class="lineNum">    3862 </span>            : </a>
<span class="lineNum">    3863 </span>            : static void
<span class="lineNum">    3864 </span><span class="lineCov">     832590 : set_initial_elim_offsets (void)</span>
<span class="lineNum">    3865 </span>            : {
<span class="lineNum">    3866 </span><span class="lineCov">     832590 :   struct elim_table *ep = reg_eliminate;</span>
<span class="lineNum">    3867 </span>            : 
<span class="lineNum">    3868 </span><span class="lineCov">     832590 :   targetm.compute_frame_layout ();</span>
<span class="lineNum">    3869 </span><span class="lineCov">    4162950 :   for (; ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS]; ep++)</span>
<span class="lineNum">    3870 </span>            :     {
<span class="lineNum">    3871 </span><span class="lineCov">    3330360 :       INITIAL_ELIMINATION_OFFSET (ep-&gt;from, ep-&gt;to, ep-&gt;initial_offset);</span>
<span class="lineNum">    3872 </span><span class="lineCov">    3330360 :       ep-&gt;previous_offset = ep-&gt;offset = ep-&gt;initial_offset;</span>
<span class="lineNum">    3873 </span>            :     }
<span class="lineNum">    3874 </span>            : 
<span class="lineNum">    3875 </span><span class="lineCov">     832590 :   num_not_at_initial_offset = 0;</span>
<span class="lineNum">    3876 </span><span class="lineCov">     832590 : }</span>
<span class="lineNum">    3877 </span>            : 
<span class="lineNum">    3878 </span>            : /* Subroutine of set_initial_label_offsets called via for_each_eh_label.  */
<a name="3879"><span class="lineNum">    3879 </span>            : </a>
<span class="lineNum">    3880 </span>            : static void
<span class="lineNum">    3881 </span><span class="lineCov">     143253 : set_initial_eh_label_offset (rtx label)</span>
<span class="lineNum">    3882 </span>            : {
<span class="lineNum">    3883 </span><span class="lineCov">     143253 :   set_label_offsets (label, NULL, 1);</span>
<span class="lineNum">    3884 </span><span class="lineCov">     143253 : }</span>
<span class="lineNum">    3885 </span>            : 
<span class="lineNum">    3886 </span>            : /* Initialize the known label offsets.
<span class="lineNum">    3887 </span>            :    Set a known offset for each forced label to be at the initial offset
<span class="lineNum">    3888 </span>            :    of each elimination.  We do this because we assume that all
<span class="lineNum">    3889 </span>            :    computed jumps occur from a location where each elimination is
<span class="lineNum">    3890 </span>            :    at its initial offset.
<span class="lineNum">    3891 </span>            :    For all other labels, show that we don't know the offsets.  */
<a name="3892"><span class="lineNum">    3892 </span>            : </a>
<span class="lineNum">    3893 </span>            : static void
<span class="lineNum">    3894 </span><span class="lineCov">     832590 : set_initial_label_offsets (void)</span>
<span class="lineNum">    3895 </span>            : {
<span class="lineNum">    3896 </span><span class="lineCov">     832590 :   memset (offsets_known_at, 0, num_labels);</span>
<span class="lineNum">    3897 </span>            : 
<span class="lineNum">    3898 </span><span class="lineCov">     832590 :   unsigned int i;</span>
<span class="lineNum">    3899 </span><span class="lineCov">     832590 :   rtx_insn *insn;</span>
<span class="lineNum">    3900 </span><span class="lineCov">     839261 :   FOR_EACH_VEC_SAFE_ELT (forced_labels, i, insn)</span>
<span class="lineNum">    3901 </span><span class="lineCov">       6671 :     set_label_offsets (insn, NULL, 1);</span>
<span class="lineNum">    3902 </span>            : 
<span class="lineNum">    3903 </span><span class="lineCov">     834329 :   for (rtx_insn_list *x = nonlocal_goto_handler_labels; x; x = x-&gt;next ())</span>
<span class="lineNum">    3904 </span><span class="lineCov">       1238 :     if (x-&gt;insn ())</span>
<span class="lineNum">    3905 </span><span class="lineCov">       2476 :       set_label_offsets (x-&gt;insn (), NULL, 1);</span>
<span class="lineNum">    3906 </span>            : 
<span class="lineNum">    3907 </span><span class="lineCov">     832590 :   for_each_eh_label (set_initial_eh_label_offset);</span>
<span class="lineNum">    3908 </span><span class="lineCov">     832590 : }</span>
<span class="lineNum">    3909 </span>            : 
<span class="lineNum">    3910 </span>            : /* Set all elimination offsets to the known values for the code label given
<span class="lineNum">    3911 </span>            :    by INSN.  */
<a name="3912"><span class="lineNum">    3912 </span>            : </a>
<span class="lineNum">    3913 </span>            : static void
<span class="lineNum">    3914 </span><span class="lineCov">    1650570 : set_offsets_for_label (rtx_insn *insn)</span>
<span class="lineNum">    3915 </span>            : {
<span class="lineNum">    3916 </span><span class="lineCov">    1650570 :   unsigned int i;</span>
<span class="lineNum">    3917 </span><span class="lineCov">    1650570 :   int label_nr = CODE_LABEL_NUMBER (insn);</span>
<span class="lineNum">    3918 </span><span class="lineCov">    1650570 :   struct elim_table *ep;</span>
<span class="lineNum">    3919 </span>            : 
<span class="lineNum">    3920 </span><span class="lineCov">    1650570 :   num_not_at_initial_offset = 0;</span>
<span class="lineNum">    3921 </span><span class="lineCov">    8252850 :   for (i = 0, ep = reg_eliminate; i &lt; NUM_ELIMINABLE_REGS; ep++, i++)</span>
<span class="lineNum">    3922 </span>            :     {
<span class="lineNum">    3923 </span><span class="lineCov">   13204560 :       ep-&gt;offset = ep-&gt;previous_offset</span>
<span class="lineNum">    3924 </span><span class="lineCov">    6602280 :                  = offsets_at[label_nr - first_label_num][i];</span>
<span class="lineNum">    3925 </span><span class="lineCov">    6602280 :       if (ep-&gt;can_eliminate &amp;&amp; maybe_ne (ep-&gt;offset, ep-&gt;initial_offset))</span>
<span class="lineNum">    3926 </span><span class="lineCov">       5704 :         num_not_at_initial_offset++;</span>
<span class="lineNum">    3927 </span>            :     }
<span class="lineNum">    3928 </span><span class="lineCov">    1650570 : }</span>
<span class="lineNum">    3929 </span>            : 
<span class="lineNum">    3930 </span>            : /* See if anything that happened changes which eliminations are valid.
<span class="lineNum">    3931 </span>            :    For example, on the SPARC, whether or not the frame pointer can
<span class="lineNum">    3932 </span>            :    be eliminated can depend on what registers have been used.  We need
<span class="lineNum">    3933 </span>            :    not check some conditions again (such as flag_omit_frame_pointer)
<span class="lineNum">    3934 </span>            :    since they can't have changed.  */
<a name="3935"><span class="lineNum">    3935 </span>            : </a>
<span class="lineNum">    3936 </span>            : static void
<span class="lineNum">    3937 </span><span class="lineNoCov">          0 : update_eliminables (HARD_REG_SET *pset)</span>
<span class="lineNum">    3938 </span>            : {
<span class="lineNum">    3939 </span><span class="lineNoCov">          0 :   int previous_frame_pointer_needed = frame_pointer_needed;</span>
<span class="lineNum">    3940 </span><span class="lineNoCov">          0 :   struct elim_table *ep;</span>
<span class="lineNum">    3941 </span>            : 
<span class="lineNum">    3942 </span><span class="lineNoCov">          0 :   for (ep = reg_eliminate; ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS]; ep++)</span>
<span class="lineNum">    3943 </span><span class="lineNoCov">          0 :     if ((ep-&gt;from == HARD_FRAME_POINTER_REGNUM</span>
<span class="lineNum">    3944 </span><span class="lineNoCov">          0 :          &amp;&amp; targetm.frame_pointer_required ())</span>
<span class="lineNum">    3945 </span><span class="lineNoCov">          0 :         || ! targetm.can_eliminate (ep-&gt;from, ep-&gt;to)</span>
<span class="lineNum">    3946 </span>            :         )
<span class="lineNum">    3947 </span><span class="lineNoCov">          0 :       ep-&gt;can_eliminate = 0;</span>
<span class="lineNum">    3948 </span>            : 
<span class="lineNum">    3949 </span>            :   /* Look for the case where we have discovered that we can't replace
<span class="lineNum">    3950 </span>            :      register A with register B and that means that we will now be
<span class="lineNum">    3951 </span>            :      trying to replace register A with register C.  This means we can
<span class="lineNum">    3952 </span>            :      no longer replace register C with register B and we need to disable
<span class="lineNum">    3953 </span>            :      such an elimination, if it exists.  This occurs often with A == ap,
<span class="lineNum">    3954 </span>            :      B == sp, and C == fp.  */
<span class="lineNum">    3955 </span>            : 
<span class="lineNum">    3956 </span><span class="lineNoCov">          0 :   for (ep = reg_eliminate; ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS]; ep++)</span>
<span class="lineNum">    3957 </span>            :     {
<span class="lineNum">    3958 </span><span class="lineNoCov">          0 :       struct elim_table *op;</span>
<span class="lineNum">    3959 </span><span class="lineNoCov">          0 :       int new_to = -1;</span>
<span class="lineNum">    3960 </span>            : 
<span class="lineNum">    3961 </span><span class="lineNoCov">          0 :       if (! ep-&gt;can_eliminate &amp;&amp; ep-&gt;can_eliminate_previous)</span>
<span class="lineNum">    3962 </span>            :         {
<span class="lineNum">    3963 </span>            :           /* Find the current elimination for ep-&gt;from, if there is a
<span class="lineNum">    3964 </span>            :              new one.  */
<span class="lineNum">    3965 </span><span class="lineNoCov">          0 :           for (op = reg_eliminate;</span>
<span class="lineNum">    3966 </span><span class="lineNoCov">          0 :                op &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS]; op++)</span>
<span class="lineNum">    3967 </span><span class="lineNoCov">          0 :             if (op-&gt;from == ep-&gt;from &amp;&amp; op-&gt;can_eliminate)</span>
<span class="lineNum">    3968 </span>            :               {
<span class="lineNum">    3969 </span><span class="lineNoCov">          0 :                 new_to = op-&gt;to;</span>
<span class="lineNum">    3970 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    3971 </span>            :               }
<span class="lineNum">    3972 </span>            : 
<span class="lineNum">    3973 </span>            :           /* See if there is an elimination of NEW_TO -&gt; EP-&gt;TO.  If so,
<span class="lineNum">    3974 </span>            :              disable it.  */
<span class="lineNum">    3975 </span><span class="lineNoCov">          0 :           for (op = reg_eliminate;</span>
<span class="lineNum">    3976 </span><span class="lineNoCov">          0 :                op &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS]; op++)</span>
<span class="lineNum">    3977 </span><span class="lineNoCov">          0 :             if (op-&gt;from == new_to &amp;&amp; op-&gt;to == ep-&gt;to)</span>
<span class="lineNum">    3978 </span><span class="lineNoCov">          0 :               op-&gt;can_eliminate = 0;</span>
<span class="lineNum">    3979 </span>            :         }
<span class="lineNum">    3980 </span>            :     }
<span class="lineNum">    3981 </span>            : 
<span class="lineNum">    3982 </span>            :   /* See if any registers that we thought we could eliminate the previous
<span class="lineNum">    3983 </span>            :      time are no longer eliminable.  If so, something has changed and we
<span class="lineNum">    3984 </span>            :      must spill the register.  Also, recompute the number of eliminable
<span class="lineNum">    3985 </span>            :      registers and see if the frame pointer is needed; it is if there is
<span class="lineNum">    3986 </span>            :      no elimination of the frame pointer that we can perform.  */
<span class="lineNum">    3987 </span>            : 
<span class="lineNum">    3988 </span><span class="lineNoCov">          0 :   frame_pointer_needed = 1;</span>
<span class="lineNum">    3989 </span><span class="lineNoCov">          0 :   for (ep = reg_eliminate; ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS]; ep++)</span>
<span class="lineNum">    3990 </span>            :     {
<span class="lineNum">    3991 </span><span class="lineNoCov">          0 :       if (ep-&gt;can_eliminate</span>
<span class="lineNum">    3992 </span><span class="lineNoCov">          0 :           &amp;&amp; ep-&gt;from == FRAME_POINTER_REGNUM</span>
<span class="lineNum">    3993 </span><span class="lineNoCov">          0 :           &amp;&amp; ep-&gt;to != HARD_FRAME_POINTER_REGNUM</span>
<span class="lineNum">    3994 </span><span class="lineNoCov">          0 :           &amp;&amp; (! SUPPORTS_STACK_ALIGNMENT</span>
<span class="lineNum">    3995 </span><span class="lineNoCov">          0 :               || ! crtl-&gt;stack_realign_needed))</span>
<span class="lineNum">    3996 </span><span class="lineNoCov">          0 :         frame_pointer_needed = 0;</span>
<span class="lineNum">    3997 </span>            : 
<span class="lineNum">    3998 </span><span class="lineNoCov">          0 :       if (! ep-&gt;can_eliminate &amp;&amp; ep-&gt;can_eliminate_previous)</span>
<span class="lineNum">    3999 </span>            :         {
<span class="lineNum">    4000 </span><span class="lineNoCov">          0 :           ep-&gt;can_eliminate_previous = 0;</span>
<span class="lineNum">    4001 </span><span class="lineNoCov">          0 :           SET_HARD_REG_BIT (*pset, ep-&gt;from);</span>
<span class="lineNum">    4002 </span><span class="lineNoCov">          0 :           num_eliminable--;</span>
<span class="lineNum">    4003 </span>            :         }
<span class="lineNum">    4004 </span>            :     }
<span class="lineNum">    4005 </span>            : 
<span class="lineNum">    4006 </span>            :   /* If we didn't need a frame pointer last time, but we do now, spill
<span class="lineNum">    4007 </span>            :      the hard frame pointer.  */
<span class="lineNum">    4008 </span><span class="lineNoCov">          0 :   if (frame_pointer_needed &amp;&amp; ! previous_frame_pointer_needed)</span>
<span class="lineNum">    4009 </span><span class="lineNoCov">          0 :     SET_HARD_REG_BIT (*pset, HARD_FRAME_POINTER_REGNUM);</span>
<span class="lineNum">    4010 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4011 </span>            : 
<span class="lineNum">    4012 </span>            : /* Call update_eliminables an spill any registers we can't eliminate anymore.
<span class="lineNum">    4013 </span>            :    Return true iff a register was spilled.  */
<a name="4014"><span class="lineNum">    4014 </span>            : </a>
<span class="lineNum">    4015 </span>            : static bool
<span class="lineNum">    4016 </span><span class="lineNoCov">          0 : update_eliminables_and_spill (void)</span>
<span class="lineNum">    4017 </span>            : {
<span class="lineNum">    4018 </span><span class="lineNoCov">          0 :   int i;</span>
<span class="lineNum">    4019 </span><span class="lineNoCov">          0 :   bool did_spill = false;</span>
<span class="lineNum">    4020 </span><span class="lineNoCov">          0 :   HARD_REG_SET to_spill;</span>
<span class="lineNum">    4021 </span><span class="lineNoCov">          0 :   CLEAR_HARD_REG_SET (to_spill);</span>
<span class="lineNum">    4022 </span><span class="lineNoCov">          0 :   update_eliminables (&amp;to_spill);</span>
<span class="lineNum">    4023 </span><span class="lineNoCov">          0 :   AND_COMPL_HARD_REG_SET (used_spill_regs, to_spill);</span>
<span class="lineNum">    4024 </span>            : 
<span class="lineNum">    4025 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; FIRST_PSEUDO_REGISTER; i++)</span>
<span class="lineNum">    4026 </span><span class="lineNoCov">          0 :     if (TEST_HARD_REG_BIT (to_spill, i))</span>
<span class="lineNum">    4027 </span>            :       {
<span class="lineNum">    4028 </span><span class="lineNoCov">          0 :         spill_hard_reg (i, 1);</span>
<span class="lineNum">    4029 </span><span class="lineNoCov">          0 :         did_spill = true;</span>
<span class="lineNum">    4030 </span>            : 
<span class="lineNum">    4031 </span>            :         /* Regardless of the state of spills, if we previously had
<span class="lineNum">    4032 </span>            :            a register that we thought we could eliminate, but now can
<span class="lineNum">    4033 </span>            :            not eliminate, we must run another pass.
<span class="lineNum">    4034 </span>            : 
<span class="lineNum">    4035 </span>            :            Consider pseudos which have an entry in reg_equiv_* which
<span class="lineNum">    4036 </span>            :            reference an eliminable register.  We must make another pass
<span class="lineNum">    4037 </span>            :            to update reg_equiv_* so that we do not substitute in the
<span class="lineNum">    4038 </span>            :            old value from when we thought the elimination could be
<span class="lineNum">    4039 </span>            :            performed.  */
<span class="lineNum">    4040 </span>            :       }
<span class="lineNum">    4041 </span><span class="lineNoCov">          0 :   return did_spill;</span>
<span class="lineNum">    4042 </span>            : }
<span class="lineNum">    4043 </span>            : 
<span class="lineNum">    4044 </span>            : /* Return true if X is used as the target register of an elimination.  */
<a name="4045"><span class="lineNum">    4045 </span>            : </a>
<span class="lineNum">    4046 </span>            : bool
<span class="lineNum">    4047 </span><span class="lineNoCov">          0 : elimination_target_reg_p (rtx x)</span>
<span class="lineNum">    4048 </span>            : {
<span class="lineNum">    4049 </span><span class="lineNoCov">          0 :   struct elim_table *ep;</span>
<span class="lineNum">    4050 </span>            : 
<span class="lineNum">    4051 </span><span class="lineNoCov">          0 :   for (ep = reg_eliminate; ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS]; ep++)</span>
<span class="lineNum">    4052 </span><span class="lineNoCov">          0 :     if (ep-&gt;to_rtx == x &amp;&amp; ep-&gt;can_eliminate)</span>
<span class="lineNum">    4053 </span>            :       return true;
<span class="lineNum">    4054 </span>            : 
<span class="lineNum">    4055 </span>            :   return false;
<span class="lineNum">    4056 </span>            : }
<span class="lineNum">    4057 </span>            : 
<span class="lineNum">    4058 </span>            : /* Initialize the table of registers to eliminate.
<span class="lineNum">    4059 </span>            :    Pre-condition: global flag frame_pointer_needed has been set before
<span class="lineNum">    4060 </span>            :    calling this function.  */
<a name="4061"><span class="lineNum">    4061 </span>            : </a>
<span class="lineNum">    4062 </span>            : static void
<span class="lineNum">    4063 </span><span class="lineCov">     832590 : init_elim_table (void)</span>
<span class="lineNum">    4064 </span>            : {
<span class="lineNum">    4065 </span><span class="lineCov">     832590 :   struct elim_table *ep;</span>
<span class="lineNum">    4066 </span><span class="lineCov">     832590 :   const struct elim_table_1 *ep1;</span>
<span class="lineNum">    4067 </span>            : 
<span class="lineNum">    4068 </span><span class="lineCov">     832590 :   if (!reg_eliminate)</span>
<span class="lineNum">    4069 </span><span class="lineCov">     128490 :     reg_eliminate = XCNEWVEC (struct elim_table, NUM_ELIMINABLE_REGS);</span>
<span class="lineNum">    4070 </span>            : 
<span class="lineNum">    4071 </span><span class="lineCov">     832590 :   num_eliminable = 0;</span>
<span class="lineNum">    4072 </span>            : 
<span class="lineNum">    4073 </span><span class="lineCov">     832590 :   for (ep = reg_eliminate, ep1 = reg_eliminate_1;</span>
<span class="lineNum">    4074 </span><span class="lineCov">    4162950 :        ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS]; ep++, ep1++)</span>
<span class="lineNum">    4075 </span>            :     {
<span class="lineNum">    4076 </span><span class="lineCov">    3330360 :       ep-&gt;from = ep1-&gt;from;</span>
<span class="lineNum">    4077 </span><span class="lineCov">    3330360 :       ep-&gt;to = ep1-&gt;to;</span>
<span class="lineNum">    4078 </span><span class="lineCov">    6660720 :       ep-&gt;can_eliminate = ep-&gt;can_eliminate_previous</span>
<span class="lineNum">    4079 </span><span class="lineCov">    3330360 :         = (targetm.can_eliminate (ep-&gt;from, ep-&gt;to)</span>
<span class="lineNum">    4080 </span><span class="lineCov">    5033800 :            &amp;&amp; ! (ep-&gt;to == STACK_POINTER_REGNUM</span>
<span class="lineNum">    4081 </span><span class="lineCov">    1205896 :                  &amp;&amp; frame_pointer_needed</span>
<span class="lineNum">    4082 </span>            :                  &amp;&amp; (! SUPPORTS_STACK_ALIGNMENT
<span class="lineNum">    4083 </span><span class="lineCov">      38260 :                      || ! stack_realign_fp)));</span>
<span class="lineNum">    4084 </span>            :     }
<span class="lineNum">    4085 </span>            : 
<span class="lineNum">    4086 </span>            :   /* Count the number of eliminable registers and build the FROM and TO
<span class="lineNum">    4087 </span>            :      REG rtx's.  Note that code in gen_rtx_REG will cause, e.g.,
<span class="lineNum">    4088 </span>            :      gen_rtx_REG (Pmode, STACK_POINTER_REGNUM) to equal stack_pointer_rtx.
<span class="lineNum">    4089 </span>            :      We depend on this.  */
<span class="lineNum">    4090 </span><span class="lineCov">    4162950 :   for (ep = reg_eliminate; ep &lt; &amp;reg_eliminate[NUM_ELIMINABLE_REGS]; ep++)</span>
<span class="lineNum">    4091 </span>            :     {
<span class="lineNum">    4092 </span><span class="lineCov">    3330360 :       num_eliminable += ep-&gt;can_eliminate;</span>
<span class="lineNum">    4093 </span><span class="lineCov">    3330360 :       ep-&gt;from_rtx = gen_rtx_REG (Pmode, ep-&gt;from);</span>
<span class="lineNum">    4094 </span><span class="lineCov">    3330360 :       ep-&gt;to_rtx = gen_rtx_REG (Pmode, ep-&gt;to);</span>
<span class="lineNum">    4095 </span>            :     }
<span class="lineNum">    4096 </span><span class="lineCov">     832590 : }</span>
<span class="lineNum">    4097 </span>            : 
<span class="lineNum">    4098 </span>            : /* Find all the pseudo registers that didn't get hard regs
<span class="lineNum">    4099 </span>            :    but do have known equivalent constants or memory slots.
<span class="lineNum">    4100 </span>            :    These include parameters (known equivalent to parameter slots)
<span class="lineNum">    4101 </span>            :    and cse'd or loop-moved constant memory addresses.
<span class="lineNum">    4102 </span>            : 
<span class="lineNum">    4103 </span>            :    Record constant equivalents in reg_equiv_constant
<span class="lineNum">    4104 </span>            :    so they will be substituted by find_reloads.
<span class="lineNum">    4105 </span>            :    Record memory equivalents in reg_mem_equiv so they can
<span class="lineNum">    4106 </span>            :    be substituted eventually by altering the REG-rtx's.  */
<a name="4107"><span class="lineNum">    4107 </span>            : </a>
<span class="lineNum">    4108 </span>            : static void
<span class="lineNum">    4109 </span><span class="lineCov">     832590 : init_eliminable_invariants (rtx_insn *first, bool do_subregs)</span>
<span class="lineNum">    4110 </span>            : {
<span class="lineNum">    4111 </span><span class="lineCov">     832590 :   int i;</span>
<span class="lineNum">    4112 </span><span class="lineCov">     832590 :   rtx_insn *insn;</span>
<span class="lineNum">    4113 </span>            : 
<span class="lineNum">    4114 </span><span class="lineCov">     832590 :   grow_reg_equivs ();</span>
<span class="lineNum">    4115 </span><span class="lineCov">     832590 :   if (do_subregs)</span>
<span class="lineNum">    4116 </span><span class="lineNoCov">          0 :     reg_max_ref_mode = XCNEWVEC (machine_mode, max_regno);</span>
<span class="lineNum">    4117 </span>            :   else
<span class="lineNum">    4118 </span><span class="lineCov">     832590 :     reg_max_ref_mode = NULL;</span>
<span class="lineNum">    4119 </span>            : 
<span class="lineNum">    4120 </span><span class="lineCov">     832590 :   num_eliminable_invariants = 0;</span>
<span class="lineNum">    4121 </span>            : 
<span class="lineNum">    4122 </span><span class="lineCov">     832590 :   first_label_num = get_first_label_num ();</span>
<span class="lineNum">    4123 </span><span class="lineCov">     832590 :   num_labels = max_label_num () - first_label_num;</span>
<span class="lineNum">    4124 </span>            : 
<span class="lineNum">    4125 </span>            :   /* Allocate the tables used to store offset information at labels.  */
<span class="lineNum">    4126 </span><span class="lineCov">     832590 :   offsets_known_at = XNEWVEC (char, num_labels);</span>
<span class="lineNum">    4127 </span><span class="lineCov">    1665180 :   offsets_at = (poly_int64_pod (*)[NUM_ELIMINABLE_REGS])</span>
<span class="lineNum">    4128 </span><span class="lineCov">     832590 :     xmalloc (num_labels * NUM_ELIMINABLE_REGS * sizeof (poly_int64));</span>
<span class="lineNum">    4129 </span>            : 
<span class="lineNum">    4130 </span>            : /* Look for REG_EQUIV notes; record what each pseudo is equivalent
<span class="lineNum">    4131 </span>            :    to.  If DO_SUBREGS is true, also find all paradoxical subregs and
<span class="lineNum">    4132 </span>            :    find largest such for each pseudo.  FIRST is the head of the insn
<span class="lineNum">    4133 </span>            :    list.  */
<span class="lineNum">    4134 </span>            : 
<span class="lineNum">    4135 </span><span class="lineCov">  180454620 :   for (insn = first; insn; insn = NEXT_INSN (insn))</span>
<span class="lineNum">    4136 </span>            :     {
<span class="lineNum">    4137 </span><span class="lineCov">   89811015 :       rtx set = single_set (insn);</span>
<span class="lineNum">    4138 </span>            : 
<span class="lineNum">    4139 </span>            :       /* We may introduce USEs that we want to remove at the end, so
<span class="lineNum">    4140 </span>            :          we'll mark them with QImode.  Make sure there are no
<span class="lineNum">    4141 </span>            :          previously-marked insns left by say regmove.  */
<span class="lineNum">    4142 </span><span class="lineCov">  145673400 :       if (INSN_P (insn) &amp;&amp; GET_CODE (PATTERN (insn)) == USE</span>
<span class="lineNum">    4143 </span><span class="lineCov">   90253899 :           &amp;&amp; GET_MODE (insn) != VOIDmode)</span>
<span class="lineNum">    4144 </span><span class="lineNoCov">          0 :         PUT_MODE (insn, VOIDmode);</span>
<span class="lineNum">    4145 </span>            : 
<span class="lineNum">    4146 </span><span class="lineCov">   89811015 :       if (do_subregs &amp;&amp; NONDEBUG_INSN_P (insn))</span>
<span class="lineNum">    4147 </span><span class="lineNoCov">          0 :         scan_paradoxical_subregs (PATTERN (insn));</span>
<span class="lineNum">    4148 </span>            : 
<span class="lineNum">    4149 </span><span class="lineCov">   89811015 :       if (set != 0 &amp;&amp; REG_P (SET_DEST (set)))</span>
<span class="lineNum">    4150 </span>            :         {
<span class="lineNum">    4151 </span><span class="lineCov">   29143883 :           rtx note = find_reg_note (insn, REG_EQUIV, NULL_RTX);</span>
<span class="lineNum">    4152 </span><span class="lineCov">   29143883 :           rtx x;</span>
<span class="lineNum">    4153 </span>            : 
<span class="lineNum">    4154 </span><span class="lineCov">   29143883 :           if (! note)</span>
<span class="lineNum">    4155 </span>            :             continue;
<span class="lineNum">    4156 </span>            : 
<span class="lineNum">    4157 </span><span class="lineCov">    2499182 :           i = REGNO (SET_DEST (set));</span>
<span class="lineNum">    4158 </span><span class="lineCov">    2499182 :           x = XEXP (note, 0);</span>
<span class="lineNum">    4159 </span>            : 
<span class="lineNum">    4160 </span><span class="lineCov">    2499182 :           if (i &lt;= LAST_VIRTUAL_REGISTER)</span>
<span class="lineNum">    4161 </span>            :             continue;
<span class="lineNum">    4162 </span>            : 
<span class="lineNum">    4163 </span>            :           /* If flag_pic and we have constant, verify it's legitimate.  */
<span class="lineNum">    4164 </span><span class="lineCov">    2499182 :           if (!CONSTANT_P (x)</span>
<span class="lineNum">    4165 </span><span class="lineCov">    2499182 :               || !flag_pic || LEGITIMATE_PIC_OPERAND_P (x))</span>
<span class="lineNum">    4166 </span>            :             {
<span class="lineNum">    4167 </span>            :               /* It can happen that a REG_EQUIV note contains a MEM
<span class="lineNum">    4168 </span>            :                  that is not a legitimate memory operand.  As later
<span class="lineNum">    4169 </span>            :                  stages of reload assume that all addresses found
<span class="lineNum">    4170 </span>            :                  in the reg_equiv_* arrays were originally legitimate,
<span class="lineNum">    4171 </span>            :                  we ignore such REG_EQUIV notes.  */
<span class="lineNum">    4172 </span><span class="lineCov">    2464131 :               if (memory_operand (x, VOIDmode))</span>
<span class="lineNum">    4173 </span>            :                 {
<span class="lineNum">    4174 </span>            :                   /* Always unshare the equivalence, so we can
<span class="lineNum">    4175 </span>            :                      substitute into this insn without touching the
<span class="lineNum">    4176 </span>            :                        equivalence.  */
<span class="lineNum">    4177 </span><span class="lineCov">    1467720 :                   reg_equiv_memory_loc (i) = copy_rtx (x);</span>
<span class="lineNum">    4178 </span>            :                 }
<span class="lineNum">    4179 </span><span class="lineCov">     996411 :               else if (function_invariant_p (x))</span>
<span class="lineNum">    4180 </span>            :                 {
<span class="lineNum">    4181 </span><span class="lineCov">     960877 :                   machine_mode mode;</span>
<span class="lineNum">    4182 </span>            : 
<span class="lineNum">    4183 </span><span class="lineCov">     960877 :                   mode = GET_MODE (SET_DEST (set));</span>
<span class="lineNum">    4184 </span><span class="lineCov">     960877 :                   if (GET_CODE (x) == PLUS)</span>
<span class="lineNum">    4185 </span>            :                     {
<span class="lineNum">    4186 </span>            :                       /* This is PLUS of frame pointer and a constant,
<span class="lineNum">    4187 </span>            :                          and might be shared.  Unshare it.  */
<span class="lineNum">    4188 </span><span class="lineCov">     603650 :                       reg_equiv_invariant (i) = copy_rtx (x);</span>
<span class="lineNum">    4189 </span><span class="lineCov">     603650 :                       num_eliminable_invariants++;</span>
<span class="lineNum">    4190 </span>            :                     }
<span class="lineNum">    4191 </span><span class="lineCov">     357227 :                   else if (x == frame_pointer_rtx || x == arg_pointer_rtx)</span>
<span class="lineNum">    4192 </span>            :                     {
<span class="lineNum">    4193 </span><span class="lineCov">       2225 :                       reg_equiv_invariant (i) = x;</span>
<span class="lineNum">    4194 </span><span class="lineCov">       2225 :                       num_eliminable_invariants++;</span>
<span class="lineNum">    4195 </span>            :                     }
<span class="lineNum">    4196 </span><span class="lineCov">     355002 :                   else if (targetm.legitimate_constant_p (mode, x))</span>
<span class="lineNum">    4197 </span><span class="lineCov">     315994 :                     reg_equiv_constant (i) = x;</span>
<span class="lineNum">    4198 </span>            :                   else
<span class="lineNum">    4199 </span>            :                     {
<span class="lineNum">    4200 </span><span class="lineCov">      39008 :                       reg_equiv_memory_loc (i) = force_const_mem (mode, x);</span>
<span class="lineNum">    4201 </span><span class="lineCov">      39008 :                       if (! reg_equiv_memory_loc (i))</span>
<span class="lineNum">    4202 </span><span class="lineCov">        522 :                         reg_equiv_init (i) = NULL;</span>
<span class="lineNum">    4203 </span>            :                     }
<span class="lineNum">    4204 </span>            :                 }
<span class="lineNum">    4205 </span>            :               else
<span class="lineNum">    4206 </span>            :                 {
<span class="lineNum">    4207 </span><span class="lineCov">      35534 :                   reg_equiv_init (i) = NULL;</span>
<span class="lineNum">    4208 </span><span class="lineCov">      35534 :                   continue;</span>
<span class="lineNum">    4209 </span>            :                 }
<span class="lineNum">    4210 </span>            :             }
<span class="lineNum">    4211 </span>            :           else
<span class="lineNum">    4212 </span><span class="lineCov">      35051 :             reg_equiv_init (i) = NULL;</span>
<span class="lineNum">    4213 </span>            :         }
<span class="lineNum">    4214 </span>            :     }
<span class="lineNum">    4215 </span>            : 
<span class="lineNum">    4216 </span><span class="lineCov">     832590 :   if (dump_file)</span>
<span class="lineNum">    4217 </span><span class="lineCov">       1832 :     for (i = FIRST_PSEUDO_REGISTER; i &lt; max_regno; i++)</span>
<span class="lineNum">    4218 </span><span class="lineCov">       1738 :       if (reg_equiv_init (i))</span>
<span class="lineNum">    4219 </span>            :         {
<span class="lineNum">    4220 </span><span class="lineCov">        132 :           fprintf (dump_file, &quot;init_insns for %u: &quot;, i);</span>
<span class="lineNum">    4221 </span><span class="lineCov">        132 :           print_inline_rtx (dump_file, reg_equiv_init (i), 20);</span>
<span class="lineNum">    4222 </span><span class="lineCov">        132 :           fprintf (dump_file, &quot;\n&quot;);</span>
<span class="lineNum">    4223 </span>            :         }
<span class="lineNum">    4224 </span><span class="lineCov">     832590 : }</span>
<span class="lineNum">    4225 </span>            : 
<span class="lineNum">    4226 </span>            : /* Indicate that we no longer have known memory locations or constants.
<span class="lineNum">    4227 </span>            :    Free all data involved in tracking these.  */
<a name="4228"><span class="lineNum">    4228 </span>            : </a>
<span class="lineNum">    4229 </span>            : static void
<span class="lineNum">    4230 </span><span class="lineNoCov">          0 : free_reg_equiv (void)</span>
<span class="lineNum">    4231 </span>            : {
<span class="lineNum">    4232 </span><span class="lineNoCov">          0 :   int i;</span>
<span class="lineNum">    4233 </span>            : 
<span class="lineNum">    4234 </span><span class="lineNoCov">          0 :   free (offsets_known_at);</span>
<span class="lineNum">    4235 </span><span class="lineNoCov">          0 :   free (offsets_at);</span>
<span class="lineNum">    4236 </span><span class="lineNoCov">          0 :   offsets_at = 0;</span>
<span class="lineNum">    4237 </span><span class="lineNoCov">          0 :   offsets_known_at = 0;</span>
<span class="lineNum">    4238 </span>            : 
<span class="lineNum">    4239 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; FIRST_PSEUDO_REGISTER; i++)</span>
<span class="lineNum">    4240 </span><span class="lineNoCov">          0 :     if (reg_equiv_alt_mem_list (i))</span>
<span class="lineNum">    4241 </span><span class="lineNoCov">          0 :       free_EXPR_LIST_list (&amp;reg_equiv_alt_mem_list (i));</span>
<span class="lineNum">    4242 </span><span class="lineNoCov">          0 :   vec_free (reg_equivs);</span>
<span class="lineNum">    4243 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4244 </span>            : 
<span class="lineNum">    4245 </span>            : /* Kick all pseudos out of hard register REGNO.
<span class="lineNum">    4246 </span>            : 
<span class="lineNum">    4247 </span>            :    If CANT_ELIMINATE is nonzero, it means that we are doing this spill
<span class="lineNum">    4248 </span>            :    because we found we can't eliminate some register.  In the case, no pseudos
<span class="lineNum">    4249 </span>            :    are allowed to be in the register, even if they are only in a block that
<span class="lineNum">    4250 </span>            :    doesn't require spill registers, unlike the case when we are spilling this
<span class="lineNum">    4251 </span>            :    hard reg to produce another spill register.
<span class="lineNum">    4252 </span>            : 
<span class="lineNum">    4253 </span>            :    Return nonzero if any pseudos needed to be kicked out.  */
<a name="4254"><span class="lineNum">    4254 </span>            : </a>
<span class="lineNum">    4255 </span>            : static void
<span class="lineNum">    4256 </span><span class="lineNoCov">          0 : spill_hard_reg (unsigned int regno, int cant_eliminate)</span>
<span class="lineNum">    4257 </span>            : {
<span class="lineNum">    4258 </span><span class="lineNoCov">          0 :   int i;</span>
<span class="lineNum">    4259 </span>            : 
<span class="lineNum">    4260 </span><span class="lineNoCov">          0 :   if (cant_eliminate)</span>
<span class="lineNum">    4261 </span>            :     {
<span class="lineNum">    4262 </span><span class="lineNoCov">          0 :       SET_HARD_REG_BIT (bad_spill_regs_global, regno);</span>
<span class="lineNum">    4263 </span><span class="lineNoCov">          0 :       df_set_regs_ever_live (regno, true);</span>
<span class="lineNum">    4264 </span>            :     }
<span class="lineNum">    4265 </span>            : 
<span class="lineNum">    4266 </span>            :   /* Spill every pseudo reg that was allocated to this reg
<span class="lineNum">    4267 </span>            :      or to something that overlaps this reg.  */
<span class="lineNum">    4268 </span>            : 
<span class="lineNum">    4269 </span><span class="lineNoCov">          0 :   for (i = FIRST_PSEUDO_REGISTER; i &lt; max_regno; i++)</span>
<span class="lineNum">    4270 </span><span class="lineNoCov">          0 :     if (reg_renumber[i] &gt;= 0</span>
<span class="lineNum">    4271 </span><span class="lineNoCov">          0 :         &amp;&amp; (unsigned int) reg_renumber[i] &lt;= regno</span>
<span class="lineNum">    4272 </span><span class="lineNoCov">          0 :         &amp;&amp; end_hard_regno (PSEUDO_REGNO_MODE (i), reg_renumber[i]) &gt; regno)</span>
<span class="lineNum">    4273 </span><span class="lineNoCov">          0 :       SET_REGNO_REG_SET (&amp;spilled_pseudos, i);</span>
<span class="lineNum">    4274 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4275 </span>            : 
<span class="lineNum">    4276 </span>            : /* After spill_hard_reg was called and/or find_reload_regs was run for all
<span class="lineNum">    4277 </span>            :    insns that need reloads, this function is used to actually spill pseudo
<span class="lineNum">    4278 </span>            :    registers and try to reallocate them.  It also sets up the spill_regs
<span class="lineNum">    4279 </span>            :    array for use by choose_reload_regs.
<span class="lineNum">    4280 </span>            : 
<span class="lineNum">    4281 </span>            :    GLOBAL nonzero means we should attempt to reallocate any pseudo registers
<span class="lineNum">    4282 </span>            :    that we displace from hard registers.  */
<a name="4283"><span class="lineNum">    4283 </span>            : </a>
<span class="lineNum">    4284 </span>            : static int
<span class="lineNum">    4285 </span><span class="lineNoCov">          0 : finish_spills (int global)</span>
<span class="lineNum">    4286 </span>            : {
<span class="lineNum">    4287 </span><span class="lineNoCov">          0 :   struct insn_chain *chain;</span>
<span class="lineNum">    4288 </span><span class="lineNoCov">          0 :   int something_changed = 0;</span>
<span class="lineNum">    4289 </span><span class="lineNoCov">          0 :   unsigned i;</span>
<span class="lineNum">    4290 </span><span class="lineNoCov">          0 :   reg_set_iterator rsi;</span>
<span class="lineNum">    4291 </span>            : 
<span class="lineNum">    4292 </span>            :   /* Build the spill_regs array for the function.  */
<span class="lineNum">    4293 </span>            :   /* If there are some registers still to eliminate and one of the spill regs
<span class="lineNum">    4294 </span>            :      wasn't ever used before, additional stack space may have to be
<span class="lineNum">    4295 </span>            :      allocated to store this register.  Thus, we may have changed the offset
<span class="lineNum">    4296 </span>            :      between the stack and frame pointers, so mark that something has changed.
<span class="lineNum">    4297 </span>            : 
<span class="lineNum">    4298 </span>            :      One might think that we need only set VAL to 1 if this is a call-used
<span class="lineNum">    4299 </span>            :      register.  However, the set of registers that must be saved by the
<span class="lineNum">    4300 </span>            :      prologue is not identical to the call-used set.  For example, the
<span class="lineNum">    4301 </span>            :      register used by the call insn for the return PC is a call-used register,
<span class="lineNum">    4302 </span>            :      but must be saved by the prologue.  */
<span class="lineNum">    4303 </span>            : 
<span class="lineNum">    4304 </span><span class="lineNoCov">          0 :   n_spills = 0;</span>
<span class="lineNum">    4305 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; FIRST_PSEUDO_REGISTER; i++)</span>
<span class="lineNum">    4306 </span><span class="lineNoCov">          0 :     if (TEST_HARD_REG_BIT (used_spill_regs, i))</span>
<span class="lineNum">    4307 </span>            :       {
<span class="lineNum">    4308 </span><span class="lineNoCov">          0 :         spill_reg_order[i] = n_spills;</span>
<span class="lineNum">    4309 </span><span class="lineNoCov">          0 :         spill_regs[n_spills++] = i;</span>
<span class="lineNum">    4310 </span><span class="lineNoCov">          0 :         if (num_eliminable &amp;&amp; ! df_regs_ever_live_p (i))</span>
<span class="lineNum">    4311 </span>            :           something_changed = 1;
<span class="lineNum">    4312 </span><span class="lineNoCov">          0 :         df_set_regs_ever_live (i, true);</span>
<span class="lineNum">    4313 </span>            :       }
<span class="lineNum">    4314 </span>            :     else
<span class="lineNum">    4315 </span><span class="lineNoCov">          0 :       spill_reg_order[i] = -1;</span>
<span class="lineNum">    4316 </span>            : 
<span class="lineNum">    4317 </span><span class="lineNoCov">          0 :   EXECUTE_IF_SET_IN_REG_SET (&amp;spilled_pseudos, FIRST_PSEUDO_REGISTER, i, rsi)</span>
<span class="lineNum">    4318 </span><span class="lineNoCov">          0 :     if (! ira_conflicts_p || reg_renumber[i] &gt;= 0)</span>
<span class="lineNum">    4319 </span>            :       {
<span class="lineNum">    4320 </span>            :         /* Record the current hard register the pseudo is allocated to
<span class="lineNum">    4321 </span>            :            in pseudo_previous_regs so we avoid reallocating it to the
<span class="lineNum">    4322 </span>            :            same hard reg in a later pass.  */
<span class="lineNum">    4323 </span><span class="lineNoCov">          0 :         gcc_assert (reg_renumber[i] &gt;= 0);</span>
<span class="lineNum">    4324 </span>            : 
<span class="lineNum">    4325 </span><span class="lineNoCov">          0 :         SET_HARD_REG_BIT (pseudo_previous_regs[i], reg_renumber[i]);</span>
<span class="lineNum">    4326 </span>            :         /* Mark it as no longer having a hard register home.  */
<span class="lineNum">    4327 </span><span class="lineNoCov">          0 :         reg_renumber[i] = -1;</span>
<span class="lineNum">    4328 </span><span class="lineNoCov">          0 :         if (ira_conflicts_p)</span>
<span class="lineNum">    4329 </span>            :           /* Inform IRA about the change.  */
<span class="lineNum">    4330 </span><span class="lineNoCov">          0 :           ira_mark_allocation_change (i);</span>
<span class="lineNum">    4331 </span>            :         /* We will need to scan everything again.  */
<span class="lineNum">    4332 </span>            :         something_changed = 1;
<span class="lineNum">    4333 </span>            :       }
<span class="lineNum">    4334 </span>            : 
<span class="lineNum">    4335 </span>            :   /* Retry global register allocation if possible.  */
<span class="lineNum">    4336 </span><span class="lineNoCov">          0 :   if (global &amp;&amp; ira_conflicts_p)</span>
<span class="lineNum">    4337 </span>            :     {
<span class="lineNum">    4338 </span><span class="lineNoCov">          0 :       unsigned int n;</span>
<span class="lineNum">    4339 </span>            : 
<span class="lineNum">    4340 </span><span class="lineNoCov">          0 :       memset (pseudo_forbidden_regs, 0, max_regno * sizeof (HARD_REG_SET));</span>
<span class="lineNum">    4341 </span>            :       /* For every insn that needs reloads, set the registers used as spill
<span class="lineNum">    4342 </span>            :          regs in pseudo_forbidden_regs for every pseudo live across the
<span class="lineNum">    4343 </span>            :          insn.  */
<span class="lineNum">    4344 </span><span class="lineNoCov">          0 :       for (chain = insns_need_reload; chain; chain = chain-&gt;next_need_reload)</span>
<span class="lineNum">    4345 </span>            :         {
<span class="lineNum">    4346 </span><span class="lineNoCov">          0 :           EXECUTE_IF_SET_IN_REG_SET</span>
<span class="lineNum">    4347 </span>            :             (&amp;chain-&gt;live_throughout, FIRST_PSEUDO_REGISTER, i, rsi)
<span class="lineNum">    4348 </span>            :             {
<span class="lineNum">    4349 </span><span class="lineNoCov">          0 :               IOR_HARD_REG_SET (pseudo_forbidden_regs[i],</span>
<span class="lineNum">    4350 </span>            :                                 chain-&gt;used_spill_regs);
<span class="lineNum">    4351 </span>            :             }
<span class="lineNum">    4352 </span><span class="lineNoCov">          0 :           EXECUTE_IF_SET_IN_REG_SET</span>
<span class="lineNum">    4353 </span>            :             (&amp;chain-&gt;dead_or_set, FIRST_PSEUDO_REGISTER, i, rsi)
<span class="lineNum">    4354 </span>            :             {
<span class="lineNum">    4355 </span><span class="lineNoCov">          0 :               IOR_HARD_REG_SET (pseudo_forbidden_regs[i],</span>
<span class="lineNum">    4356 </span>            :                                 chain-&gt;used_spill_regs);
<span class="lineNum">    4357 </span>            :             }
<span class="lineNum">    4358 </span>            :         }
<span class="lineNum">    4359 </span>            : 
<span class="lineNum">    4360 </span>            :       /* Retry allocating the pseudos spilled in IRA and the
<span class="lineNum">    4361 </span>            :          reload.  For each reg, merge the various reg sets that
<span class="lineNum">    4362 </span>            :          indicate which hard regs can't be used, and call
<span class="lineNum">    4363 </span>            :          ira_reassign_pseudos.  */
<span class="lineNum">    4364 </span><span class="lineNoCov">          0 :       for (n = 0, i = FIRST_PSEUDO_REGISTER; i &lt; (unsigned) max_regno; i++)</span>
<span class="lineNum">    4365 </span><span class="lineNoCov">          0 :         if (reg_old_renumber[i] != reg_renumber[i])</span>
<span class="lineNum">    4366 </span>            :           {
<span class="lineNum">    4367 </span><span class="lineNoCov">          0 :             if (reg_renumber[i] &lt; 0)</span>
<span class="lineNum">    4368 </span><span class="lineNoCov">          0 :               temp_pseudo_reg_arr[n++] = i;</span>
<span class="lineNum">    4369 </span>            :             else
<span class="lineNum">    4370 </span><span class="lineNoCov">          0 :               CLEAR_REGNO_REG_SET (&amp;spilled_pseudos, i);</span>
<span class="lineNum">    4371 </span>            :           }
<span class="lineNum">    4372 </span><span class="lineNoCov">          0 :       if (ira_reassign_pseudos (temp_pseudo_reg_arr, n,</span>
<span class="lineNum">    4373 </span>            :                                 bad_spill_regs_global,
<span class="lineNum">    4374 </span>            :                                 pseudo_forbidden_regs, pseudo_previous_regs,
<span class="lineNum">    4375 </span>            :                                 &amp;spilled_pseudos))
<span class="lineNum">    4376 </span><span class="lineNoCov">          0 :         something_changed = 1;</span>
<span class="lineNum">    4377 </span>            :     }
<span class="lineNum">    4378 </span>            :   /* Fix up the register information in the insn chain.
<span class="lineNum">    4379 </span>            :      This involves deleting those of the spilled pseudos which did not get
<span class="lineNum">    4380 </span>            :      a new hard register home from the live_{before,after} sets.  */
<span class="lineNum">    4381 </span><span class="lineNoCov">          0 :   for (chain = reload_insn_chain; chain; chain = chain-&gt;next)</span>
<span class="lineNum">    4382 </span>            :     {
<span class="lineNum">    4383 </span><span class="lineNoCov">          0 :       HARD_REG_SET used_by_pseudos;</span>
<span class="lineNum">    4384 </span><span class="lineNoCov">          0 :       HARD_REG_SET used_by_pseudos2;</span>
<span class="lineNum">    4385 </span>            : 
<span class="lineNum">    4386 </span><span class="lineNoCov">          0 :       if (! ira_conflicts_p)</span>
<span class="lineNum">    4387 </span>            :         {
<span class="lineNum">    4388 </span>            :           /* Don't do it for IRA because IRA and the reload still can
<span class="lineNum">    4389 </span>            :              assign hard registers to the spilled pseudos on next
<span class="lineNum">    4390 </span>            :              reload iterations.  */
<span class="lineNum">    4391 </span><span class="lineNoCov">          0 :           AND_COMPL_REG_SET (&amp;chain-&gt;live_throughout, &amp;spilled_pseudos);</span>
<span class="lineNum">    4392 </span><span class="lineNoCov">          0 :           AND_COMPL_REG_SET (&amp;chain-&gt;dead_or_set, &amp;spilled_pseudos);</span>
<span class="lineNum">    4393 </span>            :         }
<span class="lineNum">    4394 </span>            :       /* Mark any unallocated hard regs as available for spills.  That
<span class="lineNum">    4395 </span>            :          makes inheritance work somewhat better.  */
<span class="lineNum">    4396 </span><span class="lineNoCov">          0 :       if (chain-&gt;need_reload)</span>
<span class="lineNum">    4397 </span>            :         {
<span class="lineNum">    4398 </span><span class="lineNoCov">          0 :           REG_SET_TO_HARD_REG_SET (used_by_pseudos, &amp;chain-&gt;live_throughout);</span>
<span class="lineNum">    4399 </span><span class="lineNoCov">          0 :           REG_SET_TO_HARD_REG_SET (used_by_pseudos2, &amp;chain-&gt;dead_or_set);</span>
<span class="lineNum">    4400 </span><span class="lineNoCov">          0 :           IOR_HARD_REG_SET (used_by_pseudos, used_by_pseudos2);</span>
<span class="lineNum">    4401 </span>            : 
<span class="lineNum">    4402 </span><span class="lineNoCov">          0 :           compute_use_by_pseudos (&amp;used_by_pseudos, &amp;chain-&gt;live_throughout);</span>
<span class="lineNum">    4403 </span><span class="lineNoCov">          0 :           compute_use_by_pseudos (&amp;used_by_pseudos, &amp;chain-&gt;dead_or_set);</span>
<span class="lineNum">    4404 </span>            :           /* Value of chain-&gt;used_spill_regs from previous iteration
<span class="lineNum">    4405 </span>            :              may be not included in the value calculated here because
<span class="lineNum">    4406 </span>            :              of possible removing caller-saves insns (see function
<span class="lineNum">    4407 </span>            :              delete_caller_save_insns.  */
<span class="lineNum">    4408 </span><span class="lineNoCov">          0 :           COMPL_HARD_REG_SET (chain-&gt;used_spill_regs, used_by_pseudos);</span>
<span class="lineNum">    4409 </span><span class="lineNoCov">          0 :           AND_HARD_REG_SET (chain-&gt;used_spill_regs, used_spill_regs);</span>
<span class="lineNum">    4410 </span>            :         }
<span class="lineNum">    4411 </span>            :     }
<span class="lineNum">    4412 </span>            : 
<span class="lineNum">    4413 </span><span class="lineNoCov">          0 :   CLEAR_REG_SET (&amp;changed_allocation_pseudos);</span>
<span class="lineNum">    4414 </span>            :   /* Let alter_reg modify the reg rtx's for the modified pseudos.  */
<span class="lineNum">    4415 </span><span class="lineNoCov">          0 :   for (i = FIRST_PSEUDO_REGISTER; i &lt; (unsigned)max_regno; i++)</span>
<span class="lineNum">    4416 </span>            :     {
<span class="lineNum">    4417 </span><span class="lineNoCov">          0 :       int regno = reg_renumber[i];</span>
<span class="lineNum">    4418 </span><span class="lineNoCov">          0 :       if (reg_old_renumber[i] == regno)</span>
<span class="lineNum">    4419 </span>            :         continue;
<span class="lineNum">    4420 </span>            : 
<span class="lineNum">    4421 </span><span class="lineNoCov">          0 :       SET_REGNO_REG_SET (&amp;changed_allocation_pseudos, i);</span>
<span class="lineNum">    4422 </span>            : 
<span class="lineNum">    4423 </span><span class="lineNoCov">          0 :       alter_reg (i, reg_old_renumber[i], false);</span>
<span class="lineNum">    4424 </span><span class="lineNoCov">          0 :       reg_old_renumber[i] = regno;</span>
<span class="lineNum">    4425 </span><span class="lineNoCov">          0 :       if (dump_file)</span>
<span class="lineNum">    4426 </span>            :         {
<span class="lineNum">    4427 </span><span class="lineNoCov">          0 :           if (regno == -1)</span>
<span class="lineNum">    4428 </span><span class="lineNoCov">          0 :             fprintf (dump_file, &quot; Register %d now on stack.\n\n&quot;, i);</span>
<span class="lineNum">    4429 </span>            :           else
<span class="lineNum">    4430 </span><span class="lineNoCov">          0 :             fprintf (dump_file, &quot; Register %d now in %d.\n\n&quot;,</span>
<span class="lineNum">    4431 </span><span class="lineNoCov">          0 :                      i, reg_renumber[i]);</span>
<span class="lineNum">    4432 </span>            :         }
<span class="lineNum">    4433 </span>            :     }
<span class="lineNum">    4434 </span>            : 
<span class="lineNum">    4435 </span><span class="lineNoCov">          0 :   return something_changed;</span>
<span class="lineNum">    4436 </span>            : }
<span class="lineNum">    4437 </span>            : 
<span class="lineNum">    4438 </span>            : /* Find all paradoxical subregs within X and update reg_max_ref_mode.  */
<a name="4439"><span class="lineNum">    4439 </span>            : </a>
<span class="lineNum">    4440 </span>            : static void
<span class="lineNum">    4441 </span><span class="lineNoCov">          0 : scan_paradoxical_subregs (rtx x)</span>
<span class="lineNum">    4442 </span>            : {
<span class="lineNum">    4443 </span><span class="lineNoCov">          0 :   int i;</span>
<span class="lineNum">    4444 </span><span class="lineNoCov">          0 :   const char *fmt;</span>
<span class="lineNum">    4445 </span><span class="lineNoCov">          0 :   enum rtx_code code = GET_CODE (x);</span>
<span class="lineNum">    4446 </span>            : 
<span class="lineNum">    4447 </span><span class="lineNoCov">          0 :   switch (code)</span>
<span class="lineNum">    4448 </span>            :     {
<span class="lineNum">    4449 </span>            :     case REG:
<span class="lineNum">    4450 </span>            :     case CONST:
<span class="lineNum">    4451 </span>            :     case SYMBOL_REF:
<span class="lineNum">    4452 </span>            :     case LABEL_REF:
<span class="lineNum">    4453 </span>            :     CASE_CONST_ANY:
<span class="lineNum">    4454 </span>            :     case CC0:
<span class="lineNum">    4455 </span>            :     case PC:
<span class="lineNum">    4456 </span>            :     case USE:
<span class="lineNum">    4457 </span>            :     case CLOBBER:
<span class="lineNum">    4458 </span>            :     case CLOBBER_HIGH:
<span class="lineNum">    4459 </span>            :       return;
<span class="lineNum">    4460 </span>            : 
<span class="lineNum">    4461 </span><span class="lineNoCov">          0 :     case SUBREG:</span>
<span class="lineNum">    4462 </span><span class="lineNoCov">          0 :       if (REG_P (SUBREG_REG (x)))</span>
<span class="lineNum">    4463 </span>            :         {
<span class="lineNum">    4464 </span><span class="lineNoCov">          0 :           unsigned int regno = REGNO (SUBREG_REG (x));</span>
<span class="lineNum">    4465 </span><span class="lineNoCov">          0 :           if (partial_subreg_p (reg_max_ref_mode[regno], GET_MODE (x)))</span>
<span class="lineNum">    4466 </span>            :             {
<span class="lineNum">    4467 </span><span class="lineNoCov">          0 :               reg_max_ref_mode[regno] = GET_MODE (x);</span>
<span class="lineNum">    4468 </span><span class="lineNoCov">          0 :               mark_home_live_1 (regno, GET_MODE (x));</span>
<span class="lineNum">    4469 </span>            :             }
<span class="lineNum">    4470 </span>            :         }
<span class="lineNum">    4471 </span>            :       return;
<span class="lineNum">    4472 </span>            : 
<span class="lineNum">    4473 </span><span class="lineNoCov">          0 :     default:</span>
<span class="lineNum">    4474 </span><span class="lineNoCov">          0 :       break;</span>
<span class="lineNum">    4475 </span>            :     }
<span class="lineNum">    4476 </span>            : 
<span class="lineNum">    4477 </span><span class="lineNoCov">          0 :   fmt = GET_RTX_FORMAT (code);</span>
<span class="lineNum">    4478 </span><span class="lineNoCov">          0 :   for (i = GET_RTX_LENGTH (code) - 1; i &gt;= 0; i--)</span>
<span class="lineNum">    4479 </span>            :     {
<span class="lineNum">    4480 </span><span class="lineNoCov">          0 :       if (fmt[i] == 'e')</span>
<span class="lineNum">    4481 </span><span class="lineNoCov">          0 :         scan_paradoxical_subregs (XEXP (x, i));</span>
<span class="lineNum">    4482 </span><span class="lineNoCov">          0 :       else if (fmt[i] == 'E')</span>
<span class="lineNum">    4483 </span>            :         {
<span class="lineNum">    4484 </span><span class="lineNoCov">          0 :           int j;</span>
<span class="lineNum">    4485 </span><span class="lineNoCov">          0 :           for (j = XVECLEN (x, i) - 1; j &gt;= 0; j--)</span>
<span class="lineNum">    4486 </span><span class="lineNoCov">          0 :             scan_paradoxical_subregs (XVECEXP (x, i, j));</span>
<span class="lineNum">    4487 </span>            :         }
<span class="lineNum">    4488 </span>            :     }
<span class="lineNum">    4489 </span>            : }
<span class="lineNum">    4490 </span>            : 
<span class="lineNum">    4491 </span>            : /* *OP_PTR and *OTHER_PTR are two operands to a conceptual reload.
<span class="lineNum">    4492 </span>            :    If *OP_PTR is a paradoxical subreg, try to remove that subreg
<span class="lineNum">    4493 </span>            :    and apply the corresponding narrowing subreg to *OTHER_PTR.
<span class="lineNum">    4494 </span>            :    Return true if the operands were changed, false otherwise.  */
<a name="4495"><span class="lineNum">    4495 </span>            : </a>
<span class="lineNum">    4496 </span>            : static bool
<span class="lineNum">    4497 </span><span class="lineNoCov">          0 : strip_paradoxical_subreg (rtx *op_ptr, rtx *other_ptr)</span>
<span class="lineNum">    4498 </span>            : {
<span class="lineNum">    4499 </span><span class="lineNoCov">          0 :   rtx op, inner, other, tem;</span>
<span class="lineNum">    4500 </span>            : 
<span class="lineNum">    4501 </span><span class="lineNoCov">          0 :   op = *op_ptr;</span>
<span class="lineNum">    4502 </span><span class="lineNoCov">          0 :   if (!paradoxical_subreg_p (op))</span>
<span class="lineNum">    4503 </span>            :     return false;
<span class="lineNum">    4504 </span><span class="lineNoCov">          0 :   inner = SUBREG_REG (op);</span>
<span class="lineNum">    4505 </span>            : 
<span class="lineNum">    4506 </span><span class="lineNoCov">          0 :   other = *other_ptr;</span>
<span class="lineNum">    4507 </span><span class="lineNoCov">          0 :   tem = gen_lowpart_common (GET_MODE (inner), other);</span>
<span class="lineNum">    4508 </span><span class="lineNoCov">          0 :   if (!tem)</span>
<span class="lineNum">    4509 </span>            :     return false;
<span class="lineNum">    4510 </span>            : 
<span class="lineNum">    4511 </span>            :   /* If the lowpart operation turned a hard register into a subreg,
<span class="lineNum">    4512 </span>            :      rather than simplifying it to another hard register, then the
<span class="lineNum">    4513 </span>            :      mode change cannot be properly represented.  For example, OTHER
<span class="lineNum">    4514 </span>            :      might be valid in its current mode, but not in the new one.  */
<span class="lineNum">    4515 </span><span class="lineNoCov">          0 :   if (GET_CODE (tem) == SUBREG</span>
<span class="lineNum">    4516 </span><span class="lineNoCov">          0 :       &amp;&amp; REG_P (other)</span>
<span class="lineNum">    4517 </span><span class="lineNoCov">          0 :       &amp;&amp; HARD_REGISTER_P (other))</span>
<span class="lineNum">    4518 </span>            :     return false;
<span class="lineNum">    4519 </span>            : 
<span class="lineNum">    4520 </span><span class="lineNoCov">          0 :   *op_ptr = inner;</span>
<span class="lineNum">    4521 </span><span class="lineNoCov">          0 :   *other_ptr = tem;</span>
<span class="lineNum">    4522 </span><span class="lineNoCov">          0 :   return true;</span>
<span class="lineNum">    4523 </span>            : }
<span class="lineNum">    4524 </span>            : 
<span class="lineNum">    4525 </span>            : /* A subroutine of reload_as_needed.  If INSN has a REG_EH_REGION note,
<span class="lineNum">    4526 </span>            :    examine all of the reload insns between PREV and NEXT exclusive, and
<span class="lineNum">    4527 </span>            :    annotate all that may trap.  */
<a name="4528"><span class="lineNum">    4528 </span>            : </a>
<span class="lineNum">    4529 </span>            : static void
<span class="lineNum">    4530 </span><span class="lineNoCov">          0 : fixup_eh_region_note (rtx_insn *insn, rtx_insn *prev, rtx_insn *next)</span>
<span class="lineNum">    4531 </span>            : {
<span class="lineNum">    4532 </span><span class="lineNoCov">          0 :   rtx note = find_reg_note (insn, REG_EH_REGION, NULL_RTX);</span>
<span class="lineNum">    4533 </span><span class="lineNoCov">          0 :   if (note == NULL)</span>
<span class="lineNum">    4534 </span>            :     return;
<span class="lineNum">    4535 </span><span class="lineNoCov">          0 :   if (!insn_could_throw_p (insn))</span>
<span class="lineNum">    4536 </span><span class="lineNoCov">          0 :     remove_note (insn, note);</span>
<span class="lineNum">    4537 </span><span class="lineNoCov">          0 :   copy_reg_eh_region_note_forward (note, NEXT_INSN (prev), next);</span>
<span class="lineNum">    4538 </span>            : }
<span class="lineNum">    4539 </span>            : 
<span class="lineNum">    4540 </span>            : /* Reload pseudo-registers into hard regs around each insn as needed.
<span class="lineNum">    4541 </span>            :    Additional register load insns are output before the insn that needs it
<span class="lineNum">    4542 </span>            :    and perhaps store insns after insns that modify the reloaded pseudo reg.
<span class="lineNum">    4543 </span>            : 
<span class="lineNum">    4544 </span>            :    reg_last_reload_reg and reg_reloaded_contents keep track of
<span class="lineNum">    4545 </span>            :    which registers are already available in reload registers.
<span class="lineNum">    4546 </span>            :    We update these for the reloads that we perform,
<span class="lineNum">    4547 </span>            :    as the insns are scanned.  */
<a name="4548"><span class="lineNum">    4548 </span>            : </a>
<span class="lineNum">    4549 </span>            : static void
<span class="lineNum">    4550 </span><span class="lineNoCov">          0 : reload_as_needed (int live_known)</span>
<span class="lineNum">    4551 </span>            : {
<span class="lineNum">    4552 </span><span class="lineNoCov">          0 :   struct insn_chain *chain;</span>
<span class="lineNum">    4553 </span>            : #if AUTO_INC_DEC
<span class="lineNum">    4554 </span>            :   int i;
<span class="lineNum">    4555 </span>            : #endif
<span class="lineNum">    4556 </span><span class="lineNoCov">          0 :   rtx_note *marker;</span>
<span class="lineNum">    4557 </span>            : 
<span class="lineNum">    4558 </span><span class="lineNoCov">          0 :   memset (spill_reg_rtx, 0, sizeof spill_reg_rtx);</span>
<span class="lineNum">    4559 </span><span class="lineNoCov">          0 :   memset (spill_reg_store, 0, sizeof spill_reg_store);</span>
<span class="lineNum">    4560 </span><span class="lineNoCov">          0 :   reg_last_reload_reg = XCNEWVEC (rtx, max_regno);</span>
<span class="lineNum">    4561 </span><span class="lineNoCov">          0 :   INIT_REG_SET (&amp;reg_has_output_reload);</span>
<span class="lineNum">    4562 </span><span class="lineNoCov">          0 :   CLEAR_HARD_REG_SET (reg_reloaded_valid);</span>
<span class="lineNum">    4563 </span><span class="lineNoCov">          0 :   CLEAR_HARD_REG_SET (reg_reloaded_call_part_clobbered);</span>
<span class="lineNum">    4564 </span>            : 
<span class="lineNum">    4565 </span><span class="lineNoCov">          0 :   set_initial_elim_offsets ();</span>
<span class="lineNum">    4566 </span>            : 
<span class="lineNum">    4567 </span>            :   /* Generate a marker insn that we will move around.  */
<span class="lineNum">    4568 </span><span class="lineNoCov">          0 :   marker = emit_note (NOTE_INSN_DELETED);</span>
<span class="lineNum">    4569 </span><span class="lineNoCov">          0 :   unlink_insn_chain (marker, marker);</span>
<span class="lineNum">    4570 </span>            : 
<span class="lineNum">    4571 </span><span class="lineNoCov">          0 :   for (chain = reload_insn_chain; chain; chain = chain-&gt;next)</span>
<span class="lineNum">    4572 </span>            :     {
<span class="lineNum">    4573 </span><span class="lineNoCov">          0 :       rtx_insn *prev = 0;</span>
<span class="lineNum">    4574 </span><span class="lineNoCov">          0 :       rtx_insn *insn = chain-&gt;insn;</span>
<span class="lineNum">    4575 </span><span class="lineNoCov">          0 :       rtx_insn *old_next = NEXT_INSN (insn);</span>
<span class="lineNum">    4576 </span>            : #if AUTO_INC_DEC
<span class="lineNum">    4577 </span>            :       rtx_insn *old_prev = PREV_INSN (insn);
<span class="lineNum">    4578 </span>            : #endif
<span class="lineNum">    4579 </span>            : 
<span class="lineNum">    4580 </span><span class="lineNoCov">          0 :       if (will_delete_init_insn_p (insn))</span>
<span class="lineNum">    4581 </span>            :         continue;
<span class="lineNum">    4582 </span>            : 
<span class="lineNum">    4583 </span>            :       /* If we pass a label, copy the offsets from the label information
<span class="lineNum">    4584 </span>            :          into the current offsets of each elimination.  */
<span class="lineNum">    4585 </span><span class="lineNoCov">          0 :       if (LABEL_P (insn))</span>
<span class="lineNum">    4586 </span><span class="lineNoCov">          0 :         set_offsets_for_label (insn);</span>
<span class="lineNum">    4587 </span>            : 
<span class="lineNum">    4588 </span><span class="lineNoCov">          0 :       else if (INSN_P (insn))</span>
<span class="lineNum">    4589 </span>            :         {
<span class="lineNum">    4590 </span><span class="lineNoCov">          0 :           regset_head regs_to_forget;</span>
<span class="lineNum">    4591 </span><span class="lineNoCov">          0 :           INIT_REG_SET (&amp;regs_to_forget);</span>
<span class="lineNum">    4592 </span><span class="lineNoCov">          0 :           note_stores (PATTERN (insn), forget_old_reloads_1, &amp;regs_to_forget);</span>
<span class="lineNum">    4593 </span>            : 
<span class="lineNum">    4594 </span>            :           /* If this is a USE and CLOBBER of a MEM, ensure that any
<span class="lineNum">    4595 </span>            :              references to eliminable registers have been removed.  */
<span class="lineNum">    4596 </span>            : 
<span class="lineNum">    4597 </span><span class="lineNoCov">          0 :           if ((GET_CODE (PATTERN (insn)) == USE</span>
<span class="lineNum">    4598 </span><span class="lineNoCov">          0 :                || GET_CODE (PATTERN (insn)) == CLOBBER)</span>
<span class="lineNum">    4599 </span><span class="lineNoCov">          0 :               &amp;&amp; MEM_P (XEXP (PATTERN (insn), 0)))</span>
<span class="lineNum">    4600 </span><span class="lineNoCov">          0 :             XEXP (XEXP (PATTERN (insn), 0), 0)</span>
<span class="lineNum">    4601 </span><span class="lineNoCov">          0 :               = eliminate_regs (XEXP (XEXP (PATTERN (insn), 0), 0),</span>
<span class="lineNum">    4602 </span><span class="lineNoCov">          0 :                                 GET_MODE (XEXP (PATTERN (insn), 0)),</span>
<span class="lineNum">    4603 </span>            :                                 NULL_RTX);
<span class="lineNum">    4604 </span>            : 
<span class="lineNum">    4605 </span>            :           /* If we need to do register elimination processing, do so.
<span class="lineNum">    4606 </span>            :              This might delete the insn, in which case we are done.  */
<span class="lineNum">    4607 </span><span class="lineNoCov">          0 :           if ((num_eliminable || num_eliminable_invariants) &amp;&amp; chain-&gt;need_elim)</span>
<span class="lineNum">    4608 </span>            :             {
<span class="lineNum">    4609 </span><span class="lineNoCov">          0 :               eliminate_regs_in_insn (insn, 1);</span>
<span class="lineNum">    4610 </span><span class="lineNoCov">          0 :               if (NOTE_P (insn))</span>
<span class="lineNum">    4611 </span>            :                 {
<span class="lineNum">    4612 </span><span class="lineNoCov">          0 :                   update_eliminable_offsets ();</span>
<span class="lineNum">    4613 </span><span class="lineNoCov">          0 :                   CLEAR_REG_SET (&amp;regs_to_forget);</span>
<span class="lineNum">    4614 </span><span class="lineNoCov">          0 :                   continue;</span>
<span class="lineNum">    4615 </span>            :                 }
<span class="lineNum">    4616 </span>            :             }
<span class="lineNum">    4617 </span>            : 
<span class="lineNum">    4618 </span>            :           /* If need_elim is nonzero but need_reload is zero, one might think
<span class="lineNum">    4619 </span>            :              that we could simply set n_reloads to 0.  However, find_reloads
<span class="lineNum">    4620 </span>            :              could have done some manipulation of the insn (such as swapping
<span class="lineNum">    4621 </span>            :              commutative operands), and these manipulations are lost during
<span class="lineNum">    4622 </span>            :              the first pass for every insn that needs register elimination.
<span class="lineNum">    4623 </span>            :              So the actions of find_reloads must be redone here.  */
<span class="lineNum">    4624 </span>            : 
<span class="lineNum">    4625 </span><span class="lineNoCov">          0 :           if (! chain-&gt;need_elim &amp;&amp; ! chain-&gt;need_reload</span>
<span class="lineNum">    4626 </span><span class="lineNoCov">          0 :               &amp;&amp; ! chain-&gt;need_operand_change)</span>
<span class="lineNum">    4627 </span><span class="lineNoCov">          0 :             n_reloads = 0;</span>
<span class="lineNum">    4628 </span>            :           /* First find the pseudo regs that must be reloaded for this insn.
<span class="lineNum">    4629 </span>            :              This info is returned in the tables reload_... (see reload.h).
<span class="lineNum">    4630 </span>            :              Also modify the body of INSN by substituting RELOAD
<span class="lineNum">    4631 </span>            :              rtx's for those pseudo regs.  */
<span class="lineNum">    4632 </span>            :           else
<span class="lineNum">    4633 </span>            :             {
<span class="lineNum">    4634 </span><span class="lineNoCov">          0 :               CLEAR_REG_SET (&amp;reg_has_output_reload);</span>
<span class="lineNum">    4635 </span><span class="lineNoCov">          0 :               CLEAR_HARD_REG_SET (reg_is_output_reload);</span>
<span class="lineNum">    4636 </span>            : 
<span class="lineNum">    4637 </span><span class="lineNoCov">          0 :               find_reloads (insn, 1, spill_indirect_levels, live_known,</span>
<span class="lineNum">    4638 </span>            :                             spill_reg_order);
<span class="lineNum">    4639 </span>            :             }
<span class="lineNum">    4640 </span>            : 
<span class="lineNum">    4641 </span><span class="lineNoCov">          0 :           if (n_reloads &gt; 0)</span>
<span class="lineNum">    4642 </span>            :             {
<span class="lineNum">    4643 </span><span class="lineNoCov">          0 :               rtx_insn *next = NEXT_INSN (insn);</span>
<span class="lineNum">    4644 </span>            : 
<span class="lineNum">    4645 </span>            :               /* ??? PREV can get deleted by reload inheritance.
<span class="lineNum">    4646 </span>            :                  Work around this by emitting a marker note.  */
<span class="lineNum">    4647 </span><span class="lineNoCov">          0 :               prev = PREV_INSN (insn);</span>
<span class="lineNum">    4648 </span><span class="lineNoCov">          0 :               reorder_insns_nobb (marker, marker, prev);</span>
<span class="lineNum">    4649 </span>            : 
<span class="lineNum">    4650 </span>            :               /* Now compute which reload regs to reload them into.  Perhaps
<span class="lineNum">    4651 </span>            :                  reusing reload regs from previous insns, or else output
<span class="lineNum">    4652 </span>            :                  load insns to reload them.  Maybe output store insns too.
<span class="lineNum">    4653 </span>            :                  Record the choices of reload reg in reload_reg_rtx.  */
<span class="lineNum">    4654 </span><span class="lineNoCov">          0 :               choose_reload_regs (chain);</span>
<span class="lineNum">    4655 </span>            : 
<span class="lineNum">    4656 </span>            :               /* Generate the insns to reload operands into or out of
<span class="lineNum">    4657 </span>            :                  their reload regs.  */
<span class="lineNum">    4658 </span><span class="lineNoCov">          0 :               emit_reload_insns (chain);</span>
<span class="lineNum">    4659 </span>            : 
<span class="lineNum">    4660 </span>            :               /* Substitute the chosen reload regs from reload_reg_rtx
<span class="lineNum">    4661 </span>            :                  into the insn's body (or perhaps into the bodies of other
<span class="lineNum">    4662 </span>            :                  load and store insn that we just made for reloading
<span class="lineNum">    4663 </span>            :                  and that we moved the structure into).  */
<span class="lineNum">    4664 </span><span class="lineNoCov">          0 :               subst_reloads (insn);</span>
<span class="lineNum">    4665 </span>            : 
<span class="lineNum">    4666 </span><span class="lineNoCov">          0 :               prev = PREV_INSN (marker);</span>
<span class="lineNum">    4667 </span><span class="lineNoCov">          0 :               unlink_insn_chain (marker, marker);</span>
<span class="lineNum">    4668 </span>            : 
<span class="lineNum">    4669 </span>            :               /* Adjust the exception region notes for loads and stores.  */
<span class="lineNum">    4670 </span><span class="lineNoCov">          0 :               if (cfun-&gt;can_throw_non_call_exceptions &amp;&amp; !CALL_P (insn))</span>
<span class="lineNum">    4671 </span><span class="lineNoCov">          0 :                 fixup_eh_region_note (insn, prev, next);</span>
<span class="lineNum">    4672 </span>            : 
<span class="lineNum">    4673 </span>            :               /* Adjust the location of REG_ARGS_SIZE.  */
<span class="lineNum">    4674 </span><span class="lineNoCov">          0 :               rtx p = find_reg_note (insn, REG_ARGS_SIZE, NULL_RTX);</span>
<span class="lineNum">    4675 </span><span class="lineNoCov">          0 :               if (p)</span>
<span class="lineNum">    4676 </span>            :                 {
<span class="lineNum">    4677 </span><span class="lineNoCov">          0 :                   remove_note (insn, p);</span>
<span class="lineNum">    4678 </span><span class="lineNoCov">          0 :                   fixup_args_size_notes (prev, PREV_INSN (next),</span>
<span class="lineNum">    4679 </span><span class="lineNoCov">          0 :                                          get_args_size (p));</span>
<span class="lineNum">    4680 </span>            :                 }
<span class="lineNum">    4681 </span>            : 
<span class="lineNum">    4682 </span>            :               /* If this was an ASM, make sure that all the reload insns
<span class="lineNum">    4683 </span>            :                  we have generated are valid.  If not, give an error
<span class="lineNum">    4684 </span>            :                  and delete them.  */
<span class="lineNum">    4685 </span><span class="lineNoCov">          0 :               if (asm_noperands (PATTERN (insn)) &gt;= 0)</span>
<span class="lineNum">    4686 </span><span class="lineNoCov">          0 :                 for (rtx_insn *p = NEXT_INSN (prev);</span>
<span class="lineNum">    4687 </span><span class="lineNoCov">          0 :                      p != next;</span>
<span class="lineNum">    4688 </span><span class="lineNoCov">          0 :                      p = NEXT_INSN (p))</span>
<span class="lineNum">    4689 </span><span class="lineNoCov">          0 :                   if (p != insn &amp;&amp; INSN_P (p)</span>
<span class="lineNum">    4690 </span><span class="lineNoCov">          0 :                       &amp;&amp; GET_CODE (PATTERN (p)) != USE</span>
<span class="lineNum">    4691 </span><span class="lineNoCov">          0 :                       &amp;&amp; (recog_memoized (p) &lt; 0</span>
<span class="lineNum">    4692 </span><span class="lineNoCov">          0 :                           || (extract_insn (p),</span>
<span class="lineNum">    4693 </span><span class="lineNoCov">          0 :                               !(constrain_operands (1,</span>
<span class="lineNum">    4694 </span>            :                                   get_enabled_alternatives (p))))))
<span class="lineNum">    4695 </span>            :                     {
<span class="lineNum">    4696 </span><span class="lineNoCov">          0 :                       error_for_asm (insn,</span>
<span class="lineNum">    4697 </span>            :                                      &quot;%&lt;asm%&gt; operand requires &quot;
<span class="lineNum">    4698 </span>            :                                      &quot;impossible reload&quot;);
<span class="lineNum">    4699 </span><span class="lineNoCov">          0 :                       delete_insn (p);</span>
<span class="lineNum">    4700 </span>            :                     }
<span class="lineNum">    4701 </span>            :             }
<span class="lineNum">    4702 </span>            : 
<span class="lineNum">    4703 </span><span class="lineNoCov">          0 :           if (num_eliminable &amp;&amp; chain-&gt;need_elim)</span>
<span class="lineNum">    4704 </span><span class="lineNoCov">          0 :             update_eliminable_offsets ();</span>
<span class="lineNum">    4705 </span>            : 
<span class="lineNum">    4706 </span>            :           /* Any previously reloaded spilled pseudo reg, stored in this insn,
<span class="lineNum">    4707 </span>            :              is no longer validly lying around to save a future reload.
<span class="lineNum">    4708 </span>            :              Note that this does not detect pseudos that were reloaded
<span class="lineNum">    4709 </span>            :              for this insn in order to be stored in
<span class="lineNum">    4710 </span>            :              (obeying register constraints).  That is correct; such reload
<span class="lineNum">    4711 </span>            :              registers ARE still valid.  */
<span class="lineNum">    4712 </span><span class="lineNoCov">          0 :           forget_marked_reloads (&amp;regs_to_forget);</span>
<span class="lineNum">    4713 </span><span class="lineNoCov">          0 :           CLEAR_REG_SET (&amp;regs_to_forget);</span>
<span class="lineNum">    4714 </span>            : 
<span class="lineNum">    4715 </span>            :           /* There may have been CLOBBER insns placed after INSN.  So scan
<span class="lineNum">    4716 </span>            :              between INSN and NEXT and use them to forget old reloads.  */
<span class="lineNum">    4717 </span><span class="lineNoCov">          0 :           for (rtx_insn *x = NEXT_INSN (insn); x != old_next; x = NEXT_INSN (x))</span>
<span class="lineNum">    4718 </span><span class="lineNoCov">          0 :             if (NONJUMP_INSN_P (x) &amp;&amp; GET_CODE (PATTERN (x)) == CLOBBER)</span>
<span class="lineNum">    4719 </span><span class="lineNoCov">          0 :               note_stores (PATTERN (x), forget_old_reloads_1, NULL);</span>
<span class="lineNum">    4720 </span>            : 
<span class="lineNum">    4721 </span>            : #if AUTO_INC_DEC
<span class="lineNum">    4722 </span>            :           /* Likewise for regs altered by auto-increment in this insn.
<span class="lineNum">    4723 </span>            :              REG_INC notes have been changed by reloading:
<span class="lineNum">    4724 </span>            :              find_reloads_address_1 records substitutions for them,
<span class="lineNum">    4725 </span>            :              which have been performed by subst_reloads above.  */
<span class="lineNum">    4726 </span>            :           for (i = n_reloads - 1; i &gt;= 0; i--)
<span class="lineNum">    4727 </span>            :             {
<span class="lineNum">    4728 </span>            :               rtx in_reg = rld[i].in_reg;
<span class="lineNum">    4729 </span>            :               if (in_reg)
<span class="lineNum">    4730 </span>            :                 {
<span class="lineNum">    4731 </span>            :                   enum rtx_code code = GET_CODE (in_reg);
<span class="lineNum">    4732 </span>            :                   /* PRE_INC / PRE_DEC will have the reload register ending up
<span class="lineNum">    4733 </span>            :                      with the same value as the stack slot, but that doesn't
<span class="lineNum">    4734 </span>            :                      hold true for POST_INC / POST_DEC.  Either we have to
<span class="lineNum">    4735 </span>            :                      convert the memory access to a true POST_INC / POST_DEC,
<span class="lineNum">    4736 </span>            :                      or we can't use the reload register for inheritance.  */
<span class="lineNum">    4737 </span>            :                   if ((code == POST_INC || code == POST_DEC)
<span class="lineNum">    4738 </span>            :                       &amp;&amp; TEST_HARD_REG_BIT (reg_reloaded_valid,
<span class="lineNum">    4739 </span>            :                                             REGNO (rld[i].reg_rtx))
<span class="lineNum">    4740 </span>            :                       /* Make sure it is the inc/dec pseudo, and not
<span class="lineNum">    4741 </span>            :                          some other (e.g. output operand) pseudo.  */
<span class="lineNum">    4742 </span>            :                       &amp;&amp; ((unsigned) reg_reloaded_contents[REGNO (rld[i].reg_rtx)]
<span class="lineNum">    4743 </span>            :                           == REGNO (XEXP (in_reg, 0))))
<span class="lineNum">    4744 </span>            : 
<span class="lineNum">    4745 </span>            :                     {
<span class="lineNum">    4746 </span>            :                       rtx reload_reg = rld[i].reg_rtx;
<span class="lineNum">    4747 </span>            :                       machine_mode mode = GET_MODE (reload_reg);
<span class="lineNum">    4748 </span>            :                       int n = 0;
<span class="lineNum">    4749 </span>            :                       rtx_insn *p;
<span class="lineNum">    4750 </span>            : 
<span class="lineNum">    4751 </span>            :                       for (p = PREV_INSN (old_next); p != prev; p = PREV_INSN (p))
<span class="lineNum">    4752 </span>            :                         {
<span class="lineNum">    4753 </span>            :                           /* We really want to ignore REG_INC notes here, so
<span class="lineNum">    4754 </span>            :                              use PATTERN (p) as argument to reg_set_p .  */
<span class="lineNum">    4755 </span>            :                           if (reg_set_p (reload_reg, PATTERN (p)))
<span class="lineNum">    4756 </span>            :                             break;
<span class="lineNum">    4757 </span>            :                           n = count_occurrences (PATTERN (p), reload_reg, 0);
<span class="lineNum">    4758 </span>            :                           if (! n)
<span class="lineNum">    4759 </span>            :                             continue;
<span class="lineNum">    4760 </span>            :                           if (n == 1)
<span class="lineNum">    4761 </span>            :                             {
<span class="lineNum">    4762 </span>            :                               rtx replace_reg
<span class="lineNum">    4763 </span>            :                                 = gen_rtx_fmt_e (code, mode, reload_reg);
<span class="lineNum">    4764 </span>            : 
<span class="lineNum">    4765 </span>            :                               validate_replace_rtx_group (reload_reg,
<span class="lineNum">    4766 </span>            :                                                           replace_reg, p);
<span class="lineNum">    4767 </span>            :                               n = verify_changes (0);
<span class="lineNum">    4768 </span>            : 
<span class="lineNum">    4769 </span>            :                               /* We must also verify that the constraints
<span class="lineNum">    4770 </span>            :                                  are met after the replacement.  Make sure
<span class="lineNum">    4771 </span>            :                                  extract_insn is only called for an insn
<span class="lineNum">    4772 </span>            :                                  where the replacements were found to be
<span class="lineNum">    4773 </span>            :                                  valid so far. */
<span class="lineNum">    4774 </span>            :                               if (n)
<span class="lineNum">    4775 </span>            :                                 {
<span class="lineNum">    4776 </span>            :                                   extract_insn (p);
<span class="lineNum">    4777 </span>            :                                   n = constrain_operands (1,
<span class="lineNum">    4778 </span>            :                                     get_enabled_alternatives (p));
<span class="lineNum">    4779 </span>            :                                 }
<span class="lineNum">    4780 </span>            : 
<span class="lineNum">    4781 </span>            :                               /* If the constraints were not met, then
<span class="lineNum">    4782 </span>            :                                  undo the replacement, else confirm it.  */
<span class="lineNum">    4783 </span>            :                               if (!n)
<span class="lineNum">    4784 </span>            :                                 cancel_changes (0);
<span class="lineNum">    4785 </span>            :                               else
<span class="lineNum">    4786 </span>            :                                 confirm_change_group ();
<span class="lineNum">    4787 </span>            :                             }
<span class="lineNum">    4788 </span>            :                           break;
<span class="lineNum">    4789 </span>            :                         }
<span class="lineNum">    4790 </span>            :                       if (n == 1)
<span class="lineNum">    4791 </span>            :                         {
<span class="lineNum">    4792 </span>            :                           add_reg_note (p, REG_INC, reload_reg);
<span class="lineNum">    4793 </span>            :                           /* Mark this as having an output reload so that the
<span class="lineNum">    4794 </span>            :                              REG_INC processing code below won't invalidate
<span class="lineNum">    4795 </span>            :                              the reload for inheritance.  */
<span class="lineNum">    4796 </span>            :                           SET_HARD_REG_BIT (reg_is_output_reload,
<span class="lineNum">    4797 </span>            :                                             REGNO (reload_reg));
<span class="lineNum">    4798 </span>            :                           SET_REGNO_REG_SET (&amp;reg_has_output_reload,
<span class="lineNum">    4799 </span>            :                                              REGNO (XEXP (in_reg, 0)));
<span class="lineNum">    4800 </span>            :                         }
<span class="lineNum">    4801 </span>            :                       else
<span class="lineNum">    4802 </span>            :                         forget_old_reloads_1 (XEXP (in_reg, 0), NULL_RTX,
<span class="lineNum">    4803 </span>            :                                               NULL);
<span class="lineNum">    4804 </span>            :                     }
<span class="lineNum">    4805 </span>            :                   else if ((code == PRE_INC || code == PRE_DEC)
<span class="lineNum">    4806 </span>            :                            &amp;&amp; TEST_HARD_REG_BIT (reg_reloaded_valid,
<span class="lineNum">    4807 </span>            :                                                  REGNO (rld[i].reg_rtx))
<span class="lineNum">    4808 </span>            :                            /* Make sure it is the inc/dec pseudo, and not
<span class="lineNum">    4809 </span>            :                               some other (e.g. output operand) pseudo.  */
<span class="lineNum">    4810 </span>            :                            &amp;&amp; ((unsigned) reg_reloaded_contents[REGNO (rld[i].reg_rtx)]
<span class="lineNum">    4811 </span>            :                                == REGNO (XEXP (in_reg, 0))))
<span class="lineNum">    4812 </span>            :                     {
<span class="lineNum">    4813 </span>            :                       SET_HARD_REG_BIT (reg_is_output_reload,
<span class="lineNum">    4814 </span>            :                                         REGNO (rld[i].reg_rtx));
<span class="lineNum">    4815 </span>            :                       SET_REGNO_REG_SET (&amp;reg_has_output_reload,
<span class="lineNum">    4816 </span>            :                                          REGNO (XEXP (in_reg, 0)));
<span class="lineNum">    4817 </span>            :                     }
<span class="lineNum">    4818 </span>            :                   else if (code == PRE_INC || code == PRE_DEC
<span class="lineNum">    4819 </span>            :                            || code == POST_INC || code == POST_DEC)
<span class="lineNum">    4820 </span>            :                     {
<span class="lineNum">    4821 </span>            :                       int in_regno = REGNO (XEXP (in_reg, 0));
<span class="lineNum">    4822 </span>            : 
<span class="lineNum">    4823 </span>            :                       if (reg_last_reload_reg[in_regno] != NULL_RTX)
<span class="lineNum">    4824 </span>            :                         {
<span class="lineNum">    4825 </span>            :                           int in_hard_regno;
<span class="lineNum">    4826 </span>            :                           bool forget_p = true;
<span class="lineNum">    4827 </span>            : 
<span class="lineNum">    4828 </span>            :                           in_hard_regno = REGNO (reg_last_reload_reg[in_regno]);
<span class="lineNum">    4829 </span>            :                           if (TEST_HARD_REG_BIT (reg_reloaded_valid,
<span class="lineNum">    4830 </span>            :                                                  in_hard_regno))
<span class="lineNum">    4831 </span>            :                             {
<span class="lineNum">    4832 </span>            :                               for (rtx_insn *x = (old_prev ?
<span class="lineNum">    4833 </span>            :                                                   NEXT_INSN (old_prev) : insn);
<span class="lineNum">    4834 </span>            :                                    x != old_next;
<span class="lineNum">    4835 </span>            :                                    x = NEXT_INSN (x))
<span class="lineNum">    4836 </span>            :                                 if (x == reg_reloaded_insn[in_hard_regno])
<span class="lineNum">    4837 </span>            :                                   {
<span class="lineNum">    4838 </span>            :                                     forget_p = false;
<span class="lineNum">    4839 </span>            :                                     break;
<span class="lineNum">    4840 </span>            :                                   }
<span class="lineNum">    4841 </span>            :                             }
<span class="lineNum">    4842 </span>            :                           /* If for some reasons, we didn't set up
<span class="lineNum">    4843 </span>            :                              reg_last_reload_reg in this insn,
<span class="lineNum">    4844 </span>            :                              invalidate inheritance from previous
<span class="lineNum">    4845 </span>            :                              insns for the incremented/decremented
<span class="lineNum">    4846 </span>            :                              register.  Such registers will be not in
<span class="lineNum">    4847 </span>            :                              reg_has_output_reload.  Invalidate it
<span class="lineNum">    4848 </span>            :                              also if the corresponding element in
<span class="lineNum">    4849 </span>            :                              reg_reloaded_insn is also
<span class="lineNum">    4850 </span>            :                              invalidated.  */
<span class="lineNum">    4851 </span>            :                           if (forget_p)
<span class="lineNum">    4852 </span>            :                             forget_old_reloads_1 (XEXP (in_reg, 0),
<span class="lineNum">    4853 </span>            :                                                   NULL_RTX, NULL);
<span class="lineNum">    4854 </span>            :                         }
<span class="lineNum">    4855 </span>            :                     }
<span class="lineNum">    4856 </span>            :                 }
<span class="lineNum">    4857 </span>            :             }
<span class="lineNum">    4858 </span>            :           /* If a pseudo that got a hard register is auto-incremented,
<span class="lineNum">    4859 </span>            :              we must purge records of copying it into pseudos without
<span class="lineNum">    4860 </span>            :              hard registers.  */
<span class="lineNum">    4861 </span>            :           for (rtx x = REG_NOTES (insn); x; x = XEXP (x, 1))
<span class="lineNum">    4862 </span>            :             if (REG_NOTE_KIND (x) == REG_INC)
<span class="lineNum">    4863 </span>            :               {
<span class="lineNum">    4864 </span>            :                 /* See if this pseudo reg was reloaded in this insn.
<span class="lineNum">    4865 </span>            :                    If so, its last-reload info is still valid
<span class="lineNum">    4866 </span>            :                    because it is based on this insn's reload.  */
<span class="lineNum">    4867 </span>            :                 for (i = 0; i &lt; n_reloads; i++)
<span class="lineNum">    4868 </span>            :                   if (rld[i].out == XEXP (x, 0))
<span class="lineNum">    4869 </span>            :                     break;
<span class="lineNum">    4870 </span>            : 
<span class="lineNum">    4871 </span>            :                 if (i == n_reloads)
<span class="lineNum">    4872 </span>            :                   forget_old_reloads_1 (XEXP (x, 0), NULL_RTX, NULL);
<span class="lineNum">    4873 </span>            :               }
<span class="lineNum">    4874 </span>            : #endif
<span class="lineNum">    4875 </span>            :         }
<span class="lineNum">    4876 </span>            :       /* A reload reg's contents are unknown after a label.  */
<span class="lineNum">    4877 </span><span class="lineNoCov">          0 :       if (LABEL_P (insn))</span>
<span class="lineNum">    4878 </span><span class="lineNoCov">          0 :         CLEAR_HARD_REG_SET (reg_reloaded_valid);</span>
<span class="lineNum">    4879 </span>            : 
<span class="lineNum">    4880 </span>            :       /* Don't assume a reload reg is still good after a call insn
<span class="lineNum">    4881 </span>            :          if it is a call-used reg, or if it contains a value that will
<span class="lineNum">    4882 </span>            :          be partially clobbered by the call.  */
<span class="lineNum">    4883 </span><span class="lineNoCov">          0 :       else if (CALL_P (insn))</span>
<span class="lineNum">    4884 </span>            :         {
<span class="lineNum">    4885 </span><span class="lineNoCov">          0 :           AND_COMPL_HARD_REG_SET (reg_reloaded_valid, call_used_reg_set);</span>
<span class="lineNum">    4886 </span><span class="lineNoCov">          0 :           AND_COMPL_HARD_REG_SET (reg_reloaded_valid, reg_reloaded_call_part_clobbered);</span>
<span class="lineNum">    4887 </span>            : 
<span class="lineNum">    4888 </span>            :           /* If this is a call to a setjmp-type function, we must not
<span class="lineNum">    4889 </span>            :              reuse any reload reg contents across the call; that will
<span class="lineNum">    4890 </span>            :              just be clobbered by other uses of the register in later
<span class="lineNum">    4891 </span>            :              code, before the longjmp.  */
<span class="lineNum">    4892 </span><span class="lineNoCov">          0 :           if (find_reg_note (insn, REG_SETJMP, NULL_RTX))</span>
<span class="lineNum">    4893 </span><span class="lineNoCov">          0 :             CLEAR_HARD_REG_SET (reg_reloaded_valid);</span>
<span class="lineNum">    4894 </span>            :         }
<span class="lineNum">    4895 </span>            :     }
<span class="lineNum">    4896 </span>            : 
<span class="lineNum">    4897 </span>            :   /* Clean up.  */
<span class="lineNum">    4898 </span><span class="lineNoCov">          0 :   free (reg_last_reload_reg);</span>
<span class="lineNum">    4899 </span><span class="lineNoCov">          0 :   CLEAR_REG_SET (&amp;reg_has_output_reload);</span>
<span class="lineNum">    4900 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4901 </span>            : 
<span class="lineNum">    4902 </span>            : /* Discard all record of any value reloaded from X,
<span class="lineNum">    4903 </span>            :    or reloaded in X from someplace else;
<span class="lineNum">    4904 </span>            :    unless X is an output reload reg of the current insn.
<span class="lineNum">    4905 </span>            : 
<span class="lineNum">    4906 </span>            :    X may be a hard reg (the reload reg)
<span class="lineNum">    4907 </span>            :    or it may be a pseudo reg that was reloaded from.
<span class="lineNum">    4908 </span>            : 
<span class="lineNum">    4909 </span>            :    When DATA is non-NULL just mark the registers in regset
<span class="lineNum">    4910 </span>            :    to be forgotten later.  */
<a name="4911"><span class="lineNum">    4911 </span>            : </a>
<span class="lineNum">    4912 </span>            : static void
<span class="lineNum">    4913 </span><span class="lineNoCov">          0 : forget_old_reloads_1 (rtx x, const_rtx setter,</span>
<span class="lineNum">    4914 </span>            :                       void *data)
<span class="lineNum">    4915 </span>            : {
<span class="lineNum">    4916 </span><span class="lineNoCov">          0 :   unsigned int regno;</span>
<span class="lineNum">    4917 </span><span class="lineNoCov">          0 :   unsigned int nr;</span>
<span class="lineNum">    4918 </span><span class="lineNoCov">          0 :   regset regs = (regset) data;</span>
<span class="lineNum">    4919 </span>            : 
<span class="lineNum">    4920 </span>            :   /* note_stores does give us subregs of hard regs,
<span class="lineNum">    4921 </span>            :      subreg_regno_offset requires a hard reg.  */
<span class="lineNum">    4922 </span><span class="lineNoCov">          0 :   while (GET_CODE (x) == SUBREG)</span>
<span class="lineNum">    4923 </span>            :     {
<span class="lineNum">    4924 </span>            :       /* We ignore the subreg offset when calculating the regno,
<span class="lineNum">    4925 </span>            :          because we are using the entire underlying hard register
<span class="lineNum">    4926 </span>            :          below.  */
<span class="lineNum">    4927 </span><span class="lineNoCov">          0 :       x = SUBREG_REG (x);</span>
<span class="lineNum">    4928 </span>            :     }
<span class="lineNum">    4929 </span>            : 
<span class="lineNum">    4930 </span><span class="lineNoCov">          0 :   if (!REG_P (x))</span>
<span class="lineNum">    4931 </span>            :     return;
<span class="lineNum">    4932 </span>            : 
<span class="lineNum">    4933 </span>            :   /* CLOBBER_HIGH is only supported for LRA.  */
<span class="lineNum">    4934 </span><span class="lineNoCov">          0 :   gcc_assert (setter == NULL_RTX || GET_CODE (setter) != CLOBBER_HIGH);</span>
<span class="lineNum">    4935 </span>            : 
<span class="lineNum">    4936 </span><span class="lineNoCov">          0 :   regno = REGNO (x);</span>
<span class="lineNum">    4937 </span>            : 
<span class="lineNum">    4938 </span><span class="lineNoCov">          0 :   if (regno &gt;= FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    4939 </span>            :     nr = 1;
<span class="lineNum">    4940 </span>            :   else
<span class="lineNum">    4941 </span>            :     {
<span class="lineNum">    4942 </span><span class="lineNoCov">          0 :       unsigned int i;</span>
<span class="lineNum">    4943 </span>            : 
<span class="lineNum">    4944 </span><span class="lineNoCov">          0 :       nr = REG_NREGS (x);</span>
<span class="lineNum">    4945 </span>            :       /* Storing into a spilled-reg invalidates its contents.
<span class="lineNum">    4946 </span>            :          This can happen if a block-local pseudo is allocated to that reg
<span class="lineNum">    4947 </span>            :          and it wasn't spilled because this block's total need is 0.
<span class="lineNum">    4948 </span>            :          Then some insn might have an optional reload and use this reg.  */
<span class="lineNum">    4949 </span><span class="lineNoCov">          0 :       if (!regs)</span>
<span class="lineNum">    4950 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; nr; i++)</span>
<span class="lineNum">    4951 </span>            :           /* But don't do this if the reg actually serves as an output
<span class="lineNum">    4952 </span>            :              reload reg in the current instruction.  */
<span class="lineNum">    4953 </span><span class="lineNoCov">          0 :           if (n_reloads == 0</span>
<span class="lineNum">    4954 </span><span class="lineNoCov">          0 :               || ! TEST_HARD_REG_BIT (reg_is_output_reload, regno + i))</span>
<span class="lineNum">    4955 </span>            :             {
<span class="lineNum">    4956 </span><span class="lineNoCov">          0 :               CLEAR_HARD_REG_BIT (reg_reloaded_valid, regno + i);</span>
<span class="lineNum">    4957 </span><span class="lineNoCov">          0 :               spill_reg_store[regno + i] = 0;</span>
<span class="lineNum">    4958 </span>            :             }
<span class="lineNum">    4959 </span>            :     }
<span class="lineNum">    4960 </span>            : 
<span class="lineNum">    4961 </span><span class="lineNoCov">          0 :   if (regs)</span>
<span class="lineNum">    4962 </span><span class="lineNoCov">          0 :     while (nr-- &gt; 0)</span>
<span class="lineNum">    4963 </span><span class="lineNoCov">          0 :       SET_REGNO_REG_SET (regs, regno + nr);</span>
<span class="lineNum">    4964 </span>            :   else
<span class="lineNum">    4965 </span>            :     {
<span class="lineNum">    4966 </span>            :       /* Since value of X has changed,
<span class="lineNum">    4967 </span>            :          forget any value previously copied from it.  */
<span class="lineNum">    4968 </span>            : 
<span class="lineNum">    4969 </span><span class="lineNoCov">          0 :       while (nr-- &gt; 0)</span>
<span class="lineNum">    4970 </span>            :         /* But don't forget a copy if this is the output reload
<span class="lineNum">    4971 </span>            :            that establishes the copy's validity.  */
<span class="lineNum">    4972 </span><span class="lineNoCov">          0 :         if (n_reloads == 0</span>
<span class="lineNum">    4973 </span><span class="lineNoCov">          0 :             || !REGNO_REG_SET_P (&amp;reg_has_output_reload, regno + nr))</span>
<span class="lineNum">    4974 </span><span class="lineNoCov">          0 :           reg_last_reload_reg[regno + nr] = 0;</span>
<span class="lineNum">    4975 </span>            :      }
<span class="lineNum">    4976 </span>            : }
<span class="lineNum">    4977 </span>            : 
<a name="4978"><span class="lineNum">    4978 </span>            : /* Forget the reloads marked in regset by previous function.  */</a>
<span class="lineNum">    4979 </span>            : static void
<span class="lineNum">    4980 </span><span class="lineNoCov">          0 : forget_marked_reloads (regset regs)</span>
<span class="lineNum">    4981 </span>            : {
<span class="lineNum">    4982 </span><span class="lineNoCov">          0 :   unsigned int reg;</span>
<span class="lineNum">    4983 </span><span class="lineNoCov">          0 :   reg_set_iterator rsi;</span>
<span class="lineNum">    4984 </span><span class="lineNoCov">          0 :   EXECUTE_IF_SET_IN_REG_SET (regs, 0, reg, rsi)</span>
<span class="lineNum">    4985 </span>            :     {
<span class="lineNum">    4986 </span><span class="lineNoCov">          0 :       if (reg &lt; FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    4987 </span>            :           /* But don't do this if the reg actually serves as an output
<span class="lineNum">    4988 </span>            :              reload reg in the current instruction.  */
<span class="lineNum">    4989 </span><span class="lineNoCov">          0 :           &amp;&amp; (n_reloads == 0</span>
<span class="lineNum">    4990 </span><span class="lineNoCov">          0 :               || ! TEST_HARD_REG_BIT (reg_is_output_reload, reg)))</span>
<span class="lineNum">    4991 </span>            :           {
<span class="lineNum">    4992 </span><span class="lineNoCov">          0 :             CLEAR_HARD_REG_BIT (reg_reloaded_valid, reg);</span>
<span class="lineNum">    4993 </span><span class="lineNoCov">          0 :             spill_reg_store[reg] = 0;</span>
<span class="lineNum">    4994 </span>            :           }
<span class="lineNum">    4995 </span><span class="lineNoCov">          0 :       if (n_reloads == 0</span>
<span class="lineNum">    4996 </span><span class="lineNoCov">          0 :           || !REGNO_REG_SET_P (&amp;reg_has_output_reload, reg))</span>
<span class="lineNum">    4997 </span><span class="lineNoCov">          0 :         reg_last_reload_reg[reg] = 0;</span>
<span class="lineNum">    4998 </span>            :     }
<span class="lineNum">    4999 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    5000 </span>            : 
<span class="lineNum">    5001 </span>            : /* The following HARD_REG_SETs indicate when each hard register is
<span class="lineNum">    5002 </span>            :    used for a reload of various parts of the current insn.  */
<span class="lineNum">    5003 </span>            : 
<span class="lineNum">    5004 </span>            : /* If reg is unavailable for all reloads.  */
<span class="lineNum">    5005 </span>            : static HARD_REG_SET reload_reg_unavailable;
<span class="lineNum">    5006 </span>            : /* If reg is in use as a reload reg for a RELOAD_OTHER reload.  */
<span class="lineNum">    5007 </span>            : static HARD_REG_SET reload_reg_used;
<span class="lineNum">    5008 </span>            : /* If reg is in use for a RELOAD_FOR_INPUT_ADDRESS reload for operand I.  */
<span class="lineNum">    5009 </span>            : static HARD_REG_SET reload_reg_used_in_input_addr[MAX_RECOG_OPERANDS];
<span class="lineNum">    5010 </span>            : /* If reg is in use for a RELOAD_FOR_INPADDR_ADDRESS reload for operand I.  */
<span class="lineNum">    5011 </span>            : static HARD_REG_SET reload_reg_used_in_inpaddr_addr[MAX_RECOG_OPERANDS];
<span class="lineNum">    5012 </span>            : /* If reg is in use for a RELOAD_FOR_OUTPUT_ADDRESS reload for operand I.  */
<span class="lineNum">    5013 </span>            : static HARD_REG_SET reload_reg_used_in_output_addr[MAX_RECOG_OPERANDS];
<span class="lineNum">    5014 </span>            : /* If reg is in use for a RELOAD_FOR_OUTADDR_ADDRESS reload for operand I.  */
<span class="lineNum">    5015 </span>            : static HARD_REG_SET reload_reg_used_in_outaddr_addr[MAX_RECOG_OPERANDS];
<span class="lineNum">    5016 </span>            : /* If reg is in use for a RELOAD_FOR_INPUT reload for operand I.  */
<span class="lineNum">    5017 </span>            : static HARD_REG_SET reload_reg_used_in_input[MAX_RECOG_OPERANDS];
<span class="lineNum">    5018 </span>            : /* If reg is in use for a RELOAD_FOR_OUTPUT reload for operand I.  */
<span class="lineNum">    5019 </span>            : static HARD_REG_SET reload_reg_used_in_output[MAX_RECOG_OPERANDS];
<span class="lineNum">    5020 </span>            : /* If reg is in use for a RELOAD_FOR_OPERAND_ADDRESS reload.  */
<span class="lineNum">    5021 </span>            : static HARD_REG_SET reload_reg_used_in_op_addr;
<span class="lineNum">    5022 </span>            : /* If reg is in use for a RELOAD_FOR_OPADDR_ADDR reload.  */
<span class="lineNum">    5023 </span>            : static HARD_REG_SET reload_reg_used_in_op_addr_reload;
<span class="lineNum">    5024 </span>            : /* If reg is in use for a RELOAD_FOR_INSN reload.  */
<span class="lineNum">    5025 </span>            : static HARD_REG_SET reload_reg_used_in_insn;
<span class="lineNum">    5026 </span>            : /* If reg is in use for a RELOAD_FOR_OTHER_ADDRESS reload.  */
<span class="lineNum">    5027 </span>            : static HARD_REG_SET reload_reg_used_in_other_addr;
<span class="lineNum">    5028 </span>            : 
<span class="lineNum">    5029 </span>            : /* If reg is in use as a reload reg for any sort of reload.  */
<span class="lineNum">    5030 </span>            : static HARD_REG_SET reload_reg_used_at_all;
<span class="lineNum">    5031 </span>            : 
<span class="lineNum">    5032 </span>            : /* If reg is use as an inherited reload.  We just mark the first register
<span class="lineNum">    5033 </span>            :    in the group.  */
<span class="lineNum">    5034 </span>            : static HARD_REG_SET reload_reg_used_for_inherit;
<span class="lineNum">    5035 </span>            : 
<span class="lineNum">    5036 </span>            : /* Records which hard regs are used in any way, either as explicit use or
<span class="lineNum">    5037 </span>            :    by being allocated to a pseudo during any point of the current insn.  */
<span class="lineNum">    5038 </span>            : static HARD_REG_SET reg_used_in_insn;
<span class="lineNum">    5039 </span>            : 
<span class="lineNum">    5040 </span>            : /* Mark reg REGNO as in use for a reload of the sort spec'd by OPNUM and
<span class="lineNum">    5041 </span>            :    TYPE. MODE is used to indicate how many consecutive regs are
<span class="lineNum">    5042 </span>            :    actually used.  */
<a name="5043"><span class="lineNum">    5043 </span>            : </a>
<span class="lineNum">    5044 </span>            : static void
<span class="lineNum">    5045 </span><span class="lineNoCov">          0 : mark_reload_reg_in_use (unsigned int regno, int opnum, enum reload_type type,</span>
<span class="lineNum">    5046 </span>            :                         machine_mode mode)
<span class="lineNum">    5047 </span>            : {
<span class="lineNum">    5048 </span><span class="lineNoCov">          0 :   switch (type)</span>
<span class="lineNum">    5049 </span>            :     {
<span class="lineNum">    5050 </span><span class="lineNoCov">          0 :     case RELOAD_OTHER:</span>
<span class="lineNum">    5051 </span><span class="lineNoCov">          0 :       add_to_hard_reg_set (&amp;reload_reg_used, mode, regno);</span>
<span class="lineNum">    5052 </span>            :       break;
<span class="lineNum">    5053 </span>            : 
<span class="lineNum">    5054 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_INPUT_ADDRESS:</span>
<span class="lineNum">    5055 </span><span class="lineNoCov">          0 :       add_to_hard_reg_set (&amp;reload_reg_used_in_input_addr[opnum], mode, regno);</span>
<span class="lineNum">    5056 </span>            :       break;
<span class="lineNum">    5057 </span>            : 
<span class="lineNum">    5058 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_INPADDR_ADDRESS:</span>
<span class="lineNum">    5059 </span><span class="lineNoCov">          0 :       add_to_hard_reg_set (&amp;reload_reg_used_in_inpaddr_addr[opnum], mode, regno);</span>
<span class="lineNum">    5060 </span>            :       break;
<span class="lineNum">    5061 </span>            : 
<span class="lineNum">    5062 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OUTPUT_ADDRESS:</span>
<span class="lineNum">    5063 </span><span class="lineNoCov">          0 :       add_to_hard_reg_set (&amp;reload_reg_used_in_output_addr[opnum], mode, regno);</span>
<span class="lineNum">    5064 </span>            :       break;
<span class="lineNum">    5065 </span>            : 
<span class="lineNum">    5066 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OUTADDR_ADDRESS:</span>
<span class="lineNum">    5067 </span><span class="lineNoCov">          0 :       add_to_hard_reg_set (&amp;reload_reg_used_in_outaddr_addr[opnum], mode, regno);</span>
<span class="lineNum">    5068 </span>            :       break;
<span class="lineNum">    5069 </span>            : 
<span class="lineNum">    5070 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OPERAND_ADDRESS:</span>
<span class="lineNum">    5071 </span><span class="lineNoCov">          0 :       add_to_hard_reg_set (&amp;reload_reg_used_in_op_addr, mode, regno);</span>
<span class="lineNum">    5072 </span>            :       break;
<span class="lineNum">    5073 </span>            : 
<span class="lineNum">    5074 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OPADDR_ADDR:</span>
<span class="lineNum">    5075 </span><span class="lineNoCov">          0 :       add_to_hard_reg_set (&amp;reload_reg_used_in_op_addr_reload, mode, regno);</span>
<span class="lineNum">    5076 </span>            :       break;
<span class="lineNum">    5077 </span>            : 
<span class="lineNum">    5078 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OTHER_ADDRESS:</span>
<span class="lineNum">    5079 </span><span class="lineNoCov">          0 :       add_to_hard_reg_set (&amp;reload_reg_used_in_other_addr, mode, regno);</span>
<span class="lineNum">    5080 </span>            :       break;
<span class="lineNum">    5081 </span>            : 
<span class="lineNum">    5082 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_INPUT:</span>
<span class="lineNum">    5083 </span><span class="lineNoCov">          0 :       add_to_hard_reg_set (&amp;reload_reg_used_in_input[opnum], mode, regno);</span>
<span class="lineNum">    5084 </span>            :       break;
<span class="lineNum">    5085 </span>            : 
<span class="lineNum">    5086 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OUTPUT:</span>
<span class="lineNum">    5087 </span><span class="lineNoCov">          0 :       add_to_hard_reg_set (&amp;reload_reg_used_in_output[opnum], mode, regno);</span>
<span class="lineNum">    5088 </span>            :       break;
<span class="lineNum">    5089 </span>            : 
<span class="lineNum">    5090 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_INSN:</span>
<span class="lineNum">    5091 </span><span class="lineNoCov">          0 :       add_to_hard_reg_set (&amp;reload_reg_used_in_insn,  mode, regno);</span>
<span class="lineNum">    5092 </span>            :       break;
<span class="lineNum">    5093 </span>            :     }
<span class="lineNum">    5094 </span>            : 
<span class="lineNum">    5095 </span><span class="lineNoCov">          0 :   add_to_hard_reg_set (&amp;reload_reg_used_at_all, mode, regno);</span>
<span class="lineNum">    5096 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    5097 </span>            : 
<span class="lineNum">    5098 </span>            : /* Similarly, but show REGNO is no longer in use for a reload.  */
<a name="5099"><span class="lineNum">    5099 </span>            : </a>
<span class="lineNum">    5100 </span>            : static void
<span class="lineNum">    5101 </span><span class="lineNoCov">          0 : clear_reload_reg_in_use (unsigned int regno, int opnum,</span>
<span class="lineNum">    5102 </span>            :                          enum reload_type type, machine_mode mode)
<span class="lineNum">    5103 </span>            : {
<span class="lineNum">    5104 </span><span class="lineNoCov">          0 :   unsigned int nregs = hard_regno_nregs (regno, mode);</span>
<span class="lineNum">    5105 </span><span class="lineNoCov">          0 :   unsigned int start_regno, end_regno, r;</span>
<span class="lineNum">    5106 </span><span class="lineNoCov">          0 :   int i;</span>
<span class="lineNum">    5107 </span>            :   /* A complication is that for some reload types, inheritance might
<span class="lineNum">    5108 </span>            :      allow multiple reloads of the same types to share a reload register.
<span class="lineNum">    5109 </span>            :      We set check_opnum if we have to check only reloads with the same
<span class="lineNum">    5110 </span>            :      operand number, and check_any if we have to check all reloads.  */
<span class="lineNum">    5111 </span><span class="lineNoCov">          0 :   int check_opnum = 0;</span>
<span class="lineNum">    5112 </span><span class="lineNoCov">          0 :   int check_any = 0;</span>
<span class="lineNum">    5113 </span><span class="lineNoCov">          0 :   HARD_REG_SET *used_in_set;</span>
<span class="lineNum">    5114 </span>            : 
<span class="lineNum">    5115 </span><span class="lineNoCov">          0 :   switch (type)</span>
<span class="lineNum">    5116 </span>            :     {
<span class="lineNum">    5117 </span>            :     case RELOAD_OTHER:
<span class="lineNum">    5118 </span>            :       used_in_set = &amp;reload_reg_used;
<span class="lineNum">    5119 </span>            :       break;
<span class="lineNum">    5120 </span>            : 
<span class="lineNum">    5121 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_INPUT_ADDRESS:</span>
<span class="lineNum">    5122 </span><span class="lineNoCov">          0 :       used_in_set = &amp;reload_reg_used_in_input_addr[opnum];</span>
<span class="lineNum">    5123 </span><span class="lineNoCov">          0 :       break;</span>
<span class="lineNum">    5124 </span>            : 
<span class="lineNum">    5125 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_INPADDR_ADDRESS:</span>
<span class="lineNum">    5126 </span><span class="lineNoCov">          0 :       check_opnum = 1;</span>
<span class="lineNum">    5127 </span><span class="lineNoCov">          0 :       used_in_set = &amp;reload_reg_used_in_inpaddr_addr[opnum];</span>
<span class="lineNum">    5128 </span><span class="lineNoCov">          0 :       break;</span>
<span class="lineNum">    5129 </span>            : 
<span class="lineNum">    5130 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OUTPUT_ADDRESS:</span>
<span class="lineNum">    5131 </span><span class="lineNoCov">          0 :       used_in_set = &amp;reload_reg_used_in_output_addr[opnum];</span>
<span class="lineNum">    5132 </span><span class="lineNoCov">          0 :       break;</span>
<span class="lineNum">    5133 </span>            : 
<span class="lineNum">    5134 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OUTADDR_ADDRESS:</span>
<span class="lineNum">    5135 </span><span class="lineNoCov">          0 :       check_opnum = 1;</span>
<span class="lineNum">    5136 </span><span class="lineNoCov">          0 :       used_in_set = &amp;reload_reg_used_in_outaddr_addr[opnum];</span>
<span class="lineNum">    5137 </span><span class="lineNoCov">          0 :       break;</span>
<span class="lineNum">    5138 </span>            : 
<span class="lineNum">    5139 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OPERAND_ADDRESS:</span>
<span class="lineNum">    5140 </span><span class="lineNoCov">          0 :       used_in_set = &amp;reload_reg_used_in_op_addr;</span>
<span class="lineNum">    5141 </span><span class="lineNoCov">          0 :       break;</span>
<span class="lineNum">    5142 </span>            : 
<span class="lineNum">    5143 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OPADDR_ADDR:</span>
<span class="lineNum">    5144 </span><span class="lineNoCov">          0 :       check_any = 1;</span>
<span class="lineNum">    5145 </span><span class="lineNoCov">          0 :       used_in_set = &amp;reload_reg_used_in_op_addr_reload;</span>
<span class="lineNum">    5146 </span><span class="lineNoCov">          0 :       break;</span>
<span class="lineNum">    5147 </span>            : 
<span class="lineNum">    5148 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OTHER_ADDRESS:</span>
<span class="lineNum">    5149 </span><span class="lineNoCov">          0 :       used_in_set = &amp;reload_reg_used_in_other_addr;</span>
<span class="lineNum">    5150 </span><span class="lineNoCov">          0 :       check_any = 1;</span>
<span class="lineNum">    5151 </span><span class="lineNoCov">          0 :       break;</span>
<span class="lineNum">    5152 </span>            : 
<span class="lineNum">    5153 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_INPUT:</span>
<span class="lineNum">    5154 </span><span class="lineNoCov">          0 :       used_in_set = &amp;reload_reg_used_in_input[opnum];</span>
<span class="lineNum">    5155 </span><span class="lineNoCov">          0 :       break;</span>
<span class="lineNum">    5156 </span>            : 
<span class="lineNum">    5157 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OUTPUT:</span>
<span class="lineNum">    5158 </span><span class="lineNoCov">          0 :       used_in_set = &amp;reload_reg_used_in_output[opnum];</span>
<span class="lineNum">    5159 </span><span class="lineNoCov">          0 :       break;</span>
<span class="lineNum">    5160 </span>            : 
<span class="lineNum">    5161 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_INSN:</span>
<span class="lineNum">    5162 </span><span class="lineNoCov">          0 :       used_in_set = &amp;reload_reg_used_in_insn;</span>
<span class="lineNum">    5163 </span><span class="lineNoCov">          0 :       break;</span>
<span class="lineNum">    5164 </span><span class="lineNoCov">          0 :     default:</span>
<span class="lineNum">    5165 </span><span class="lineNoCov">          0 :       gcc_unreachable ();</span>
<span class="lineNum">    5166 </span>            :     }
<span class="lineNum">    5167 </span>            :   /* We resolve conflicts with remaining reloads of the same type by
<span class="lineNum">    5168 </span>            :      excluding the intervals of reload registers by them from the
<span class="lineNum">    5169 </span>            :      interval of freed reload registers.  Since we only keep track of
<span class="lineNum">    5170 </span>            :      one set of interval bounds, we might have to exclude somewhat
<span class="lineNum">    5171 </span>            :      more than what would be necessary if we used a HARD_REG_SET here.
<span class="lineNum">    5172 </span>            :      But this should only happen very infrequently, so there should
<span class="lineNum">    5173 </span>            :      be no reason to worry about it.  */
<span class="lineNum">    5174 </span>            : 
<span class="lineNum">    5175 </span><span class="lineNoCov">          0 :   start_regno = regno;</span>
<span class="lineNum">    5176 </span><span class="lineNoCov">          0 :   end_regno = regno + nregs;</span>
<span class="lineNum">    5177 </span><span class="lineNoCov">          0 :   if (check_opnum || check_any)</span>
<span class="lineNum">    5178 </span>            :     {
<span class="lineNum">    5179 </span><span class="lineNoCov">          0 :       for (i = n_reloads - 1; i &gt;= 0; i--)</span>
<span class="lineNum">    5180 </span>            :         {
<span class="lineNum">    5181 </span><span class="lineNoCov">          0 :           if (rld[i].when_needed == type</span>
<span class="lineNum">    5182 </span><span class="lineNoCov">          0 :               &amp;&amp; (check_any || rld[i].opnum == opnum)</span>
<span class="lineNum">    5183 </span><span class="lineNoCov">          0 :               &amp;&amp; rld[i].reg_rtx)</span>
<span class="lineNum">    5184 </span>            :             {
<span class="lineNum">    5185 </span><span class="lineNoCov">          0 :               unsigned int conflict_start = true_regnum (rld[i].reg_rtx);</span>
<span class="lineNum">    5186 </span><span class="lineNoCov">          0 :               unsigned int conflict_end</span>
<span class="lineNum">    5187 </span><span class="lineNoCov">          0 :                 = end_hard_regno (rld[i].mode, conflict_start);</span>
<span class="lineNum">    5188 </span>            : 
<span class="lineNum">    5189 </span>            :               /* If there is an overlap with the first to-be-freed register,
<span class="lineNum">    5190 </span>            :                  adjust the interval start.  */
<span class="lineNum">    5191 </span><span class="lineNoCov">          0 :               if (conflict_start &lt;= start_regno &amp;&amp; conflict_end &gt; start_regno)</span>
<span class="lineNum">    5192 </span><span class="lineNoCov">          0 :                 start_regno = conflict_end;</span>
<span class="lineNum">    5193 </span>            :               /* Otherwise, if there is a conflict with one of the other
<span class="lineNum">    5194 </span>            :                  to-be-freed registers, adjust the interval end.  */
<span class="lineNum">    5195 </span><span class="lineNoCov">          0 :               if (conflict_start &gt; start_regno &amp;&amp; conflict_start &lt; end_regno)</span>
<span class="lineNum">    5196 </span><span class="lineNoCov">          0 :                 end_regno = conflict_start;</span>
<span class="lineNum">    5197 </span>            :             }
<span class="lineNum">    5198 </span>            :         }
<span class="lineNum">    5199 </span>            :     }
<span class="lineNum">    5200 </span>            : 
<span class="lineNum">    5201 </span><span class="lineNoCov">          0 :   for (r = start_regno; r &lt; end_regno; r++)</span>
<span class="lineNum">    5202 </span><span class="lineNoCov">          0 :     CLEAR_HARD_REG_BIT (*used_in_set, r);</span>
<span class="lineNum">    5203 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    5204 </span>            : 
<span class="lineNum">    5205 </span>            : /* 1 if reg REGNO is free as a reload reg for a reload of the sort
<span class="lineNum">    5206 </span>            :    specified by OPNUM and TYPE.  */
<a name="5207"><span class="lineNum">    5207 </span>            : </a>
<span class="lineNum">    5208 </span>            : static int
<span class="lineNum">    5209 </span><span class="lineNoCov">          0 : reload_reg_free_p (unsigned int regno, int opnum, enum reload_type type)</span>
<span class="lineNum">    5210 </span>            : {
<span class="lineNum">    5211 </span><span class="lineNoCov">          0 :   int i;</span>
<span class="lineNum">    5212 </span>            : 
<span class="lineNum">    5213 </span>            :   /* In use for a RELOAD_OTHER means it's not available for anything.  */
<span class="lineNum">    5214 </span><span class="lineNoCov">          0 :   if (TEST_HARD_REG_BIT (reload_reg_used, regno)</span>
<span class="lineNum">    5215 </span><span class="lineNoCov">          0 :       || TEST_HARD_REG_BIT (reload_reg_unavailable, regno))</span>
<span class="lineNum">    5216 </span>            :     return 0;
<span class="lineNum">    5217 </span>            : 
<span class="lineNum">    5218 </span><span class="lineNoCov">          0 :   switch (type)</span>
<span class="lineNum">    5219 </span>            :     {
<span class="lineNum">    5220 </span><span class="lineNoCov">          0 :     case RELOAD_OTHER:</span>
<span class="lineNum">    5221 </span>            :       /* In use for anything means we can't use it for RELOAD_OTHER.  */
<span class="lineNum">    5222 </span><span class="lineNoCov">          0 :       if (TEST_HARD_REG_BIT (reload_reg_used_in_other_addr, regno)</span>
<span class="lineNum">    5223 </span><span class="lineNoCov">          0 :           || TEST_HARD_REG_BIT (reload_reg_used_in_op_addr, regno)</span>
<span class="lineNum">    5224 </span><span class="lineNoCov">          0 :           || TEST_HARD_REG_BIT (reload_reg_used_in_op_addr_reload, regno)</span>
<span class="lineNum">    5225 </span><span class="lineNoCov">          0 :           || TEST_HARD_REG_BIT (reload_reg_used_in_insn, regno))</span>
<span class="lineNum">    5226 </span>            :         return 0;
<span class="lineNum">    5227 </span>            : 
<span class="lineNum">    5228 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt; reload_n_operands; i++)</span>
<span class="lineNum">    5229 </span><span class="lineNoCov">          0 :         if (TEST_HARD_REG_BIT (reload_reg_used_in_input_addr[i], regno)</span>
<span class="lineNum">    5230 </span><span class="lineNoCov">          0 :             || TEST_HARD_REG_BIT (reload_reg_used_in_inpaddr_addr[i], regno)</span>
<span class="lineNum">    5231 </span><span class="lineNoCov">          0 :             || TEST_HARD_REG_BIT (reload_reg_used_in_output_addr[i], regno)</span>
<span class="lineNum">    5232 </span><span class="lineNoCov">          0 :             || TEST_HARD_REG_BIT (reload_reg_used_in_outaddr_addr[i], regno)</span>
<span class="lineNum">    5233 </span><span class="lineNoCov">          0 :             || TEST_HARD_REG_BIT (reload_reg_used_in_input[i], regno)</span>
<span class="lineNum">    5234 </span><span class="lineNoCov">          0 :             || TEST_HARD_REG_BIT (reload_reg_used_in_output[i], regno))</span>
<span class="lineNum">    5235 </span>            :           return 0;
<span class="lineNum">    5236 </span>            : 
<span class="lineNum">    5237 </span>            :       return 1;
<span class="lineNum">    5238 </span>            : 
<span class="lineNum">    5239 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_INPUT:</span>
<span class="lineNum">    5240 </span><span class="lineNoCov">          0 :       if (TEST_HARD_REG_BIT (reload_reg_used_in_insn, regno)</span>
<span class="lineNum">    5241 </span><span class="lineNoCov">          0 :           || TEST_HARD_REG_BIT (reload_reg_used_in_op_addr, regno))</span>
<span class="lineNum">    5242 </span>            :         return 0;
<span class="lineNum">    5243 </span>            : 
<span class="lineNum">    5244 </span><span class="lineNoCov">          0 :       if (TEST_HARD_REG_BIT (reload_reg_used_in_op_addr_reload, regno))</span>
<span class="lineNum">    5245 </span>            :         return 0;
<span class="lineNum">    5246 </span>            : 
<span class="lineNum">    5247 </span>            :       /* If it is used for some other input, can't use it.  */
<span class="lineNum">    5248 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt; reload_n_operands; i++)</span>
<span class="lineNum">    5249 </span><span class="lineNoCov">          0 :         if (TEST_HARD_REG_BIT (reload_reg_used_in_input[i], regno))</span>
<span class="lineNum">    5250 </span>            :           return 0;
<span class="lineNum">    5251 </span>            : 
<span class="lineNum">    5252 </span>            :       /* If it is used in a later operand's address, can't use it.  */
<span class="lineNum">    5253 </span><span class="lineNoCov">          0 :       for (i = opnum + 1; i &lt; reload_n_operands; i++)</span>
<span class="lineNum">    5254 </span><span class="lineNoCov">          0 :         if (TEST_HARD_REG_BIT (reload_reg_used_in_input_addr[i], regno)</span>
<span class="lineNum">    5255 </span><span class="lineNoCov">          0 :             || TEST_HARD_REG_BIT (reload_reg_used_in_inpaddr_addr[i], regno))</span>
<span class="lineNum">    5256 </span>            :           return 0;
<span class="lineNum">    5257 </span>            : 
<span class="lineNum">    5258 </span>            :       return 1;
<span class="lineNum">    5259 </span>            : 
<span class="lineNum">    5260 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_INPUT_ADDRESS:</span>
<span class="lineNum">    5261 </span>            :       /* Can't use a register if it is used for an input address for this
<span class="lineNum">    5262 </span>            :          operand or used as an input in an earlier one.  */
<span class="lineNum">    5263 </span><span class="lineNoCov">          0 :       if (TEST_HARD_REG_BIT (reload_reg_used_in_input_addr[opnum], regno)</span>
<span class="lineNum">    5264 </span><span class="lineNoCov">          0 :           || TEST_HARD_REG_BIT (reload_reg_used_in_inpaddr_addr[opnum], regno))</span>
<span class="lineNum">    5265 </span>            :         return 0;
<span class="lineNum">    5266 </span>            : 
<span class="lineNum">    5267 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt; opnum; i++)</span>
<span class="lineNum">    5268 </span><span class="lineNoCov">          0 :         if (TEST_HARD_REG_BIT (reload_reg_used_in_input[i], regno))</span>
<span class="lineNum">    5269 </span>            :           return 0;
<span class="lineNum">    5270 </span>            : 
<span class="lineNum">    5271 </span>            :       return 1;
<span class="lineNum">    5272 </span>            : 
<span class="lineNum">    5273 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_INPADDR_ADDRESS:</span>
<span class="lineNum">    5274 </span>            :       /* Can't use a register if it is used for an input address
<span class="lineNum">    5275 </span>            :          for this operand or used as an input in an earlier
<span class="lineNum">    5276 </span>            :          one.  */
<span class="lineNum">    5277 </span><span class="lineNoCov">          0 :       if (TEST_HARD_REG_BIT (reload_reg_used_in_inpaddr_addr[opnum], regno))</span>
<span class="lineNum">    5278 </span>            :         return 0;
<span class="lineNum">    5279 </span>            : 
<span class="lineNum">    5280 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt; opnum; i++)</span>
<span class="lineNum">    5281 </span><span class="lineNoCov">          0 :         if (TEST_HARD_REG_BIT (reload_reg_used_in_input[i], regno))</span>
<span class="lineNum">    5282 </span>            :           return 0;
<span class="lineNum">    5283 </span>            : 
<span class="lineNum">    5284 </span>            :       return 1;
<span class="lineNum">    5285 </span>            : 
<span class="lineNum">    5286 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OUTPUT_ADDRESS:</span>
<span class="lineNum">    5287 </span>            :       /* Can't use a register if it is used for an output address for this
<span class="lineNum">    5288 </span>            :          operand or used as an output in this or a later operand.  Note
<span class="lineNum">    5289 </span>            :          that multiple output operands are emitted in reverse order, so
<span class="lineNum">    5290 </span>            :          the conflicting ones are those with lower indices.  */
<span class="lineNum">    5291 </span><span class="lineNoCov">          0 :       if (TEST_HARD_REG_BIT (reload_reg_used_in_output_addr[opnum], regno))</span>
<span class="lineNum">    5292 </span>            :         return 0;
<span class="lineNum">    5293 </span>            : 
<span class="lineNum">    5294 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt;= opnum; i++)</span>
<span class="lineNum">    5295 </span><span class="lineNoCov">          0 :         if (TEST_HARD_REG_BIT (reload_reg_used_in_output[i], regno))</span>
<span class="lineNum">    5296 </span>            :           return 0;
<span class="lineNum">    5297 </span>            : 
<span class="lineNum">    5298 </span>            :       return 1;
<span class="lineNum">    5299 </span>            : 
<span class="lineNum">    5300 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OUTADDR_ADDRESS:</span>
<span class="lineNum">    5301 </span>            :       /* Can't use a register if it is used for an output address
<span class="lineNum">    5302 </span>            :          for this operand or used as an output in this or a
<span class="lineNum">    5303 </span>            :          later operand.  Note that multiple output operands are
<span class="lineNum">    5304 </span>            :          emitted in reverse order, so the conflicting ones are
<span class="lineNum">    5305 </span>            :          those with lower indices.  */
<span class="lineNum">    5306 </span><span class="lineNoCov">          0 :       if (TEST_HARD_REG_BIT (reload_reg_used_in_outaddr_addr[opnum], regno))</span>
<span class="lineNum">    5307 </span>            :         return 0;
<span class="lineNum">    5308 </span>            : 
<span class="lineNum">    5309 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt;= opnum; i++)</span>
<span class="lineNum">    5310 </span><span class="lineNoCov">          0 :         if (TEST_HARD_REG_BIT (reload_reg_used_in_output[i], regno))</span>
<span class="lineNum">    5311 </span>            :           return 0;
<span class="lineNum">    5312 </span>            : 
<span class="lineNum">    5313 </span>            :       return 1;
<span class="lineNum">    5314 </span>            : 
<span class="lineNum">    5315 </span>            :     case RELOAD_FOR_OPERAND_ADDRESS:
<span class="lineNum">    5316 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt; reload_n_operands; i++)</span>
<span class="lineNum">    5317 </span><span class="lineNoCov">          0 :         if (TEST_HARD_REG_BIT (reload_reg_used_in_input[i], regno))</span>
<span class="lineNum">    5318 </span>            :           return 0;
<span class="lineNum">    5319 </span>            : 
<span class="lineNum">    5320 </span><span class="lineNoCov">          0 :       return (! TEST_HARD_REG_BIT (reload_reg_used_in_insn, regno)</span>
<span class="lineNum">    5321 </span><span class="lineNoCov">          0 :               &amp;&amp; ! TEST_HARD_REG_BIT (reload_reg_used_in_op_addr, regno));</span>
<span class="lineNum">    5322 </span>            : 
<span class="lineNum">    5323 </span>            :     case RELOAD_FOR_OPADDR_ADDR:
<span class="lineNum">    5324 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt; reload_n_operands; i++)</span>
<span class="lineNum">    5325 </span><span class="lineNoCov">          0 :         if (TEST_HARD_REG_BIT (reload_reg_used_in_input[i], regno))</span>
<span class="lineNum">    5326 </span>            :           return 0;
<span class="lineNum">    5327 </span>            : 
<span class="lineNum">    5328 </span><span class="lineNoCov">          0 :       return (!TEST_HARD_REG_BIT (reload_reg_used_in_op_addr_reload, regno));</span>
<span class="lineNum">    5329 </span>            : 
<span class="lineNum">    5330 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OUTPUT:</span>
<span class="lineNum">    5331 </span>            :       /* This cannot share a register with RELOAD_FOR_INSN reloads, other
<span class="lineNum">    5332 </span>            :          outputs, or an operand address for this or an earlier output.
<span class="lineNum">    5333 </span>            :          Note that multiple output operands are emitted in reverse order,
<span class="lineNum">    5334 </span>            :          so the conflicting ones are those with higher indices.  */
<span class="lineNum">    5335 </span><span class="lineNoCov">          0 :       if (TEST_HARD_REG_BIT (reload_reg_used_in_insn, regno))</span>
<span class="lineNum">    5336 </span>            :         return 0;
<span class="lineNum">    5337 </span>            : 
<span class="lineNum">    5338 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt; reload_n_operands; i++)</span>
<span class="lineNum">    5339 </span><span class="lineNoCov">          0 :         if (TEST_HARD_REG_BIT (reload_reg_used_in_output[i], regno))</span>
<span class="lineNum">    5340 </span>            :           return 0;
<span class="lineNum">    5341 </span>            : 
<span class="lineNum">    5342 </span><span class="lineNoCov">          0 :       for (i = opnum; i &lt; reload_n_operands; i++)</span>
<span class="lineNum">    5343 </span><span class="lineNoCov">          0 :         if (TEST_HARD_REG_BIT (reload_reg_used_in_output_addr[i], regno)</span>
<span class="lineNum">    5344 </span><span class="lineNoCov">          0 :             || TEST_HARD_REG_BIT (reload_reg_used_in_outaddr_addr[i], regno))</span>
<span class="lineNum">    5345 </span>            :           return 0;
<span class="lineNum">    5346 </span>            : 
<span class="lineNum">    5347 </span>            :       return 1;
<span class="lineNum">    5348 </span>            : 
<span class="lineNum">    5349 </span>            :     case RELOAD_FOR_INSN:
<span class="lineNum">    5350 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt; reload_n_operands; i++)</span>
<span class="lineNum">    5351 </span><span class="lineNoCov">          0 :         if (TEST_HARD_REG_BIT (reload_reg_used_in_input[i], regno)</span>
<span class="lineNum">    5352 </span><span class="lineNoCov">          0 :             || TEST_HARD_REG_BIT (reload_reg_used_in_output[i], regno))</span>
<span class="lineNum">    5353 </span>            :           return 0;
<span class="lineNum">    5354 </span>            : 
<span class="lineNum">    5355 </span><span class="lineNoCov">          0 :       return (! TEST_HARD_REG_BIT (reload_reg_used_in_insn, regno)</span>
<span class="lineNum">    5356 </span><span class="lineNoCov">          0 :               &amp;&amp; ! TEST_HARD_REG_BIT (reload_reg_used_in_op_addr, regno));</span>
<span class="lineNum">    5357 </span>            : 
<span class="lineNum">    5358 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OTHER_ADDRESS:</span>
<span class="lineNum">    5359 </span><span class="lineNoCov">          0 :       return ! TEST_HARD_REG_BIT (reload_reg_used_in_other_addr, regno);</span>
<span class="lineNum">    5360 </span>            : 
<span class="lineNum">    5361 </span><span class="lineNoCov">          0 :     default:</span>
<span class="lineNum">    5362 </span><span class="lineNoCov">          0 :       gcc_unreachable ();</span>
<span class="lineNum">    5363 </span>            :     }
<span class="lineNum">    5364 </span>            : }
<span class="lineNum">    5365 </span>            : 
<span class="lineNum">    5366 </span>            : /* Return 1 if the value in reload reg REGNO, as used by the reload with
<span class="lineNum">    5367 </span>            :    the number RELOADNUM, is still available in REGNO at the end of the insn.
<span class="lineNum">    5368 </span>            : 
<span class="lineNum">    5369 </span>            :    We can assume that the reload reg was already tested for availability
<span class="lineNum">    5370 </span>            :    at the time it is needed, and we should not check this again,
<span class="lineNum">    5371 </span>            :    in case the reg has already been marked in use.  */
<a name="5372"><span class="lineNum">    5372 </span>            : </a>
<span class="lineNum">    5373 </span>            : static int
<span class="lineNum">    5374 </span><span class="lineNoCov">          0 : reload_reg_reaches_end_p (unsigned int regno, int reloadnum)</span>
<span class="lineNum">    5375 </span>            : {
<span class="lineNum">    5376 </span><span class="lineNoCov">          0 :   int opnum = rld[reloadnum].opnum;</span>
<span class="lineNum">    5377 </span><span class="lineNoCov">          0 :   enum reload_type type = rld[reloadnum].when_needed;</span>
<span class="lineNum">    5378 </span><span class="lineNoCov">          0 :   int i;</span>
<span class="lineNum">    5379 </span>            : 
<span class="lineNum">    5380 </span>            :   /* See if there is a reload with the same type for this operand, using
<span class="lineNum">    5381 </span>            :      the same register. This case is not handled by the code below.  */
<span class="lineNum">    5382 </span><span class="lineNoCov">          0 :   for (i = reloadnum + 1; i &lt; n_reloads; i++)</span>
<span class="lineNum">    5383 </span>            :     {
<span class="lineNum">    5384 </span><span class="lineNoCov">          0 :       rtx reg;</span>
<span class="lineNum">    5385 </span>            : 
<span class="lineNum">    5386 </span><span class="lineNoCov">          0 :       if (rld[i].opnum != opnum || rld[i].when_needed != type)</span>
<span class="lineNum">    5387 </span>            :         continue;
<span class="lineNum">    5388 </span><span class="lineNoCov">          0 :       reg = rld[i].reg_rtx;</span>
<span class="lineNum">    5389 </span><span class="lineNoCov">          0 :       if (reg == NULL_RTX)</span>
<span class="lineNum">    5390 </span>            :         continue;
<span class="lineNum">    5391 </span><span class="lineNoCov">          0 :       if (regno &gt;= REGNO (reg) &amp;&amp; regno &lt; END_REGNO (reg))</span>
<span class="lineNum">    5392 </span>            :         return 0;
<span class="lineNum">    5393 </span>            :     }
<span class="lineNum">    5394 </span>            :   
<span class="lineNum">    5395 </span><span class="lineNoCov">          0 :   switch (type)</span>
<span class="lineNum">    5396 </span>            :     {
<span class="lineNum">    5397 </span>            :     case RELOAD_OTHER:
<span class="lineNum">    5398 </span>            :       /* Since a RELOAD_OTHER reload claims the reg for the entire insn,
<span class="lineNum">    5399 </span>            :          its value must reach the end.  */
<span class="lineNum">    5400 </span>            :       return 1;
<span class="lineNum">    5401 </span>            : 
<span class="lineNum">    5402 </span>            :       /* If this use is for part of the insn,
<span class="lineNum">    5403 </span>            :          its value reaches if no subsequent part uses the same register.
<span class="lineNum">    5404 </span>            :          Just like the above function, don't try to do this with lots
<span class="lineNum">    5405 </span>            :          of fallthroughs.  */
<span class="lineNum">    5406 </span>            : 
<span class="lineNum">    5407 </span>            :     case RELOAD_FOR_OTHER_ADDRESS:
<span class="lineNum">    5408 </span>            :       /* Here we check for everything else, since these don't conflict
<span class="lineNum">    5409 </span>            :          with anything else and everything comes later.  */
<span class="lineNum">    5410 </span>            : 
<span class="lineNum">    5411 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt; reload_n_operands; i++)</span>
<span class="lineNum">    5412 </span><span class="lineNoCov">          0 :         if (TEST_HARD_REG_BIT (reload_reg_used_in_output_addr[i], regno)</span>
<span class="lineNum">    5413 </span><span class="lineNoCov">          0 :             || TEST_HARD_REG_BIT (reload_reg_used_in_outaddr_addr[i], regno)</span>
<span class="lineNum">    5414 </span><span class="lineNoCov">          0 :             || TEST_HARD_REG_BIT (reload_reg_used_in_output[i], regno)</span>
<span class="lineNum">    5415 </span><span class="lineNoCov">          0 :             || TEST_HARD_REG_BIT (reload_reg_used_in_input_addr[i], regno)</span>
<span class="lineNum">    5416 </span><span class="lineNoCov">          0 :             || TEST_HARD_REG_BIT (reload_reg_used_in_inpaddr_addr[i], regno)</span>
<span class="lineNum">    5417 </span><span class="lineNoCov">          0 :             || TEST_HARD_REG_BIT (reload_reg_used_in_input[i], regno))</span>
<span class="lineNum">    5418 </span>            :           return 0;
<span class="lineNum">    5419 </span>            : 
<span class="lineNum">    5420 </span><span class="lineNoCov">          0 :       return (! TEST_HARD_REG_BIT (reload_reg_used_in_op_addr, regno)</span>
<span class="lineNum">    5421 </span><span class="lineNoCov">          0 :               &amp;&amp; ! TEST_HARD_REG_BIT (reload_reg_used_in_op_addr_reload, regno)</span>
<span class="lineNum">    5422 </span><span class="lineNoCov">          0 :               &amp;&amp; ! TEST_HARD_REG_BIT (reload_reg_used_in_insn, regno)</span>
<span class="lineNum">    5423 </span><span class="lineNoCov">          0 :               &amp;&amp; ! TEST_HARD_REG_BIT (reload_reg_used, regno));</span>
<span class="lineNum">    5424 </span>            : 
<span class="lineNum">    5425 </span>            :     case RELOAD_FOR_INPUT_ADDRESS:
<span class="lineNum">    5426 </span>            :     case RELOAD_FOR_INPADDR_ADDRESS:
<span class="lineNum">    5427 </span>            :       /* Similar, except that we check only for this and subsequent inputs
<span class="lineNum">    5428 </span>            :          and the address of only subsequent inputs and we do not need
<span class="lineNum">    5429 </span>            :          to check for RELOAD_OTHER objects since they are known not to
<span class="lineNum">    5430 </span>            :          conflict.  */
<span class="lineNum">    5431 </span>            : 
<span class="lineNum">    5432 </span><span class="lineNoCov">          0 :       for (i = opnum; i &lt; reload_n_operands; i++)</span>
<span class="lineNum">    5433 </span><span class="lineNoCov">          0 :         if (TEST_HARD_REG_BIT (reload_reg_used_in_input[i], regno))</span>
<span class="lineNum">    5434 </span>            :           return 0;
<span class="lineNum">    5435 </span>            : 
<span class="lineNum">    5436 </span>            :       /* Reload register of reload with type RELOAD_FOR_INPADDR_ADDRESS
<span class="lineNum">    5437 </span>            :          could be killed if the register is also used by reload with type
<span class="lineNum">    5438 </span>            :          RELOAD_FOR_INPUT_ADDRESS, so check it.  */
<span class="lineNum">    5439 </span><span class="lineNoCov">          0 :       if (type == RELOAD_FOR_INPADDR_ADDRESS</span>
<span class="lineNum">    5440 </span><span class="lineNoCov">          0 :           &amp;&amp; TEST_HARD_REG_BIT (reload_reg_used_in_input_addr[opnum], regno))</span>
<span class="lineNum">    5441 </span>            :         return 0;
<span class="lineNum">    5442 </span>            : 
<span class="lineNum">    5443 </span><span class="lineNoCov">          0 :       for (i = opnum + 1; i &lt; reload_n_operands; i++)</span>
<span class="lineNum">    5444 </span><span class="lineNoCov">          0 :         if (TEST_HARD_REG_BIT (reload_reg_used_in_input_addr[i], regno)</span>
<span class="lineNum">    5445 </span><span class="lineNoCov">          0 :             || TEST_HARD_REG_BIT (reload_reg_used_in_inpaddr_addr[i], regno))</span>
<span class="lineNum">    5446 </span>            :           return 0;
<span class="lineNum">    5447 </span>            : 
<span class="lineNum">    5448 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt; reload_n_operands; i++)</span>
<span class="lineNum">    5449 </span><span class="lineNoCov">          0 :         if (TEST_HARD_REG_BIT (reload_reg_used_in_output_addr[i], regno)</span>
<span class="lineNum">    5450 </span><span class="lineNoCov">          0 :             || TEST_HARD_REG_BIT (reload_reg_used_in_outaddr_addr[i], regno)</span>
<span class="lineNum">    5451 </span><span class="lineNoCov">          0 :             || TEST_HARD_REG_BIT (reload_reg_used_in_output[i], regno))</span>
<span class="lineNum">    5452 </span>            :           return 0;
<span class="lineNum">    5453 </span>            : 
<span class="lineNum">    5454 </span><span class="lineNoCov">          0 :       if (TEST_HARD_REG_BIT (reload_reg_used_in_op_addr_reload, regno))</span>
<span class="lineNum">    5455 </span>            :         return 0;
<span class="lineNum">    5456 </span>            : 
<span class="lineNum">    5457 </span><span class="lineNoCov">          0 :       return (!TEST_HARD_REG_BIT (reload_reg_used_in_op_addr, regno)</span>
<span class="lineNum">    5458 </span><span class="lineNoCov">          0 :               &amp;&amp; !TEST_HARD_REG_BIT (reload_reg_used_in_insn, regno)</span>
<span class="lineNum">    5459 </span><span class="lineNoCov">          0 :               &amp;&amp; !TEST_HARD_REG_BIT (reload_reg_used, regno));</span>
<span class="lineNum">    5460 </span>            : 
<span class="lineNum">    5461 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_INPUT:</span>
<span class="lineNum">    5462 </span>            :       /* Similar to input address, except we start at the next operand for
<span class="lineNum">    5463 </span>            :          both input and input address and we do not check for
<span class="lineNum">    5464 </span>            :          RELOAD_FOR_OPERAND_ADDRESS and RELOAD_FOR_INSN since these
<span class="lineNum">    5465 </span>            :          would conflict.  */
<span class="lineNum">    5466 </span>            : 
<span class="lineNum">    5467 </span><span class="lineNoCov">          0 :       for (i = opnum + 1; i &lt; reload_n_operands; i++)</span>
<span class="lineNum">    5468 </span><span class="lineNoCov">          0 :         if (TEST_HARD_REG_BIT (reload_reg_used_in_input_addr[i], regno)</span>
<span class="lineNum">    5469 </span><span class="lineNoCov">          0 :             || TEST_HARD_REG_BIT (reload_reg_used_in_inpaddr_addr[i], regno)</span>
<span class="lineNum">    5470 </span><span class="lineNoCov">          0 :             || TEST_HARD_REG_BIT (reload_reg_used_in_input[i], regno))</span>
<span class="lineNum">    5471 </span>            :           return 0;
<span class="lineNum">    5472 </span>            : 
<span class="lineNum">    5473 </span>            :       /* ... fall through ...  */
<span class="lineNum">    5474 </span>            : 
<span class="lineNum">    5475 </span>            :     case RELOAD_FOR_OPERAND_ADDRESS:
<span class="lineNum">    5476 </span>            :       /* Check outputs and their addresses.  */
<span class="lineNum">    5477 </span>            : 
<span class="lineNum">    5478 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt; reload_n_operands; i++)</span>
<span class="lineNum">    5479 </span><span class="lineNoCov">          0 :         if (TEST_HARD_REG_BIT (reload_reg_used_in_output_addr[i], regno)</span>
<span class="lineNum">    5480 </span><span class="lineNoCov">          0 :             || TEST_HARD_REG_BIT (reload_reg_used_in_outaddr_addr[i], regno)</span>
<span class="lineNum">    5481 </span><span class="lineNoCov">          0 :             || TEST_HARD_REG_BIT (reload_reg_used_in_output[i], regno))</span>
<span class="lineNum">    5482 </span>            :           return 0;
<span class="lineNum">    5483 </span>            : 
<span class="lineNum">    5484 </span><span class="lineNoCov">          0 :       return (!TEST_HARD_REG_BIT (reload_reg_used, regno));</span>
<span class="lineNum">    5485 </span>            : 
<span class="lineNum">    5486 </span>            :     case RELOAD_FOR_OPADDR_ADDR:
<span class="lineNum">    5487 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt; reload_n_operands; i++)</span>
<span class="lineNum">    5488 </span><span class="lineNoCov">          0 :         if (TEST_HARD_REG_BIT (reload_reg_used_in_output_addr[i], regno)</span>
<span class="lineNum">    5489 </span><span class="lineNoCov">          0 :             || TEST_HARD_REG_BIT (reload_reg_used_in_outaddr_addr[i], regno)</span>
<span class="lineNum">    5490 </span><span class="lineNoCov">          0 :             || TEST_HARD_REG_BIT (reload_reg_used_in_output[i], regno))</span>
<span class="lineNum">    5491 </span>            :           return 0;
<span class="lineNum">    5492 </span>            : 
<span class="lineNum">    5493 </span><span class="lineNoCov">          0 :       return (!TEST_HARD_REG_BIT (reload_reg_used_in_op_addr, regno)</span>
<span class="lineNum">    5494 </span><span class="lineNoCov">          0 :               &amp;&amp; !TEST_HARD_REG_BIT (reload_reg_used_in_insn, regno)</span>
<span class="lineNum">    5495 </span><span class="lineNoCov">          0 :               &amp;&amp; !TEST_HARD_REG_BIT (reload_reg_used, regno));</span>
<span class="lineNum">    5496 </span>            : 
<span class="lineNum">    5497 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_INSN:</span>
<span class="lineNum">    5498 </span>            :       /* These conflict with other outputs with RELOAD_OTHER.  So
<span class="lineNum">    5499 </span>            :          we need only check for output addresses.  */
<span class="lineNum">    5500 </span>            : 
<span class="lineNum">    5501 </span><span class="lineNoCov">          0 :       opnum = reload_n_operands;</span>
<span class="lineNum">    5502 </span>            : 
<span class="lineNum">    5503 </span>            :       /* fall through */
<span class="lineNum">    5504 </span>            : 
<span class="lineNum">    5505 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OUTPUT:</span>
<span class="lineNum">    5506 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OUTPUT_ADDRESS:</span>
<span class="lineNum">    5507 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OUTADDR_ADDRESS:</span>
<span class="lineNum">    5508 </span>            :       /* We already know these can't conflict with a later output.  So the
<span class="lineNum">    5509 </span>            :          only thing to check are later output addresses.
<span class="lineNum">    5510 </span>            :          Note that multiple output operands are emitted in reverse order,
<span class="lineNum">    5511 </span>            :          so the conflicting ones are those with lower indices.  */
<span class="lineNum">    5512 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt; opnum; i++)</span>
<span class="lineNum">    5513 </span><span class="lineNoCov">          0 :         if (TEST_HARD_REG_BIT (reload_reg_used_in_output_addr[i], regno)</span>
<span class="lineNum">    5514 </span><span class="lineNoCov">          0 :             || TEST_HARD_REG_BIT (reload_reg_used_in_outaddr_addr[i], regno))</span>
<span class="lineNum">    5515 </span>            :           return 0;
<span class="lineNum">    5516 </span>            : 
<span class="lineNum">    5517 </span>            :       /* Reload register of reload with type RELOAD_FOR_OUTADDR_ADDRESS
<span class="lineNum">    5518 </span>            :          could be killed if the register is also used by reload with type
<span class="lineNum">    5519 </span>            :          RELOAD_FOR_OUTPUT_ADDRESS, so check it.  */
<span class="lineNum">    5520 </span><span class="lineNoCov">          0 :       if (type == RELOAD_FOR_OUTADDR_ADDRESS</span>
<span class="lineNum">    5521 </span><span class="lineNoCov">          0 :           &amp;&amp; TEST_HARD_REG_BIT (reload_reg_used_in_outaddr_addr[opnum], regno))</span>
<span class="lineNum">    5522 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    5523 </span>            : 
<span class="lineNum">    5524 </span>            :       return 1;
<span class="lineNum">    5525 </span>            : 
<span class="lineNum">    5526 </span><span class="lineNoCov">          0 :     default:</span>
<span class="lineNum">    5527 </span><span class="lineNoCov">          0 :       gcc_unreachable ();</span>
<span class="lineNum">    5528 </span>            :     }
<span class="lineNum">    5529 </span>            : }
<span class="lineNum">    5530 </span>            : 
<span class="lineNum">    5531 </span>            : /* Like reload_reg_reaches_end_p, but check that the condition holds for
<span class="lineNum">    5532 </span>            :    every register in REG.  */
<a name="5533"><span class="lineNum">    5533 </span>            : </a>
<span class="lineNum">    5534 </span>            : static bool
<span class="lineNum">    5535 </span><span class="lineNoCov">          0 : reload_reg_rtx_reaches_end_p (rtx reg, int reloadnum)</span>
<span class="lineNum">    5536 </span>            : {
<span class="lineNum">    5537 </span><span class="lineNoCov">          0 :   unsigned int i;</span>
<span class="lineNum">    5538 </span>            : 
<span class="lineNum">    5539 </span><span class="lineNoCov">          0 :   for (i = REGNO (reg); i &lt; END_REGNO (reg); i++)</span>
<span class="lineNum">    5540 </span><span class="lineNoCov">          0 :     if (!reload_reg_reaches_end_p (i, reloadnum))</span>
<span class="lineNum">    5541 </span>            :       return false;
<span class="lineNum">    5542 </span>            :   return true;
<span class="lineNum">    5543 </span>            : }
<span class="lineNum">    5544 </span>            : 
<span class="lineNum">    5545 </span>            : 
<span class="lineNum">    5546 </span>            : /*  Returns whether R1 and R2 are uniquely chained: the value of one
<span class="lineNum">    5547 </span>            :     is used by the other, and that value is not used by any other
<span class="lineNum">    5548 </span>            :     reload for this insn.  This is used to partially undo the decision
<span class="lineNum">    5549 </span>            :     made in find_reloads when in the case of multiple
<span class="lineNum">    5550 </span>            :     RELOAD_FOR_OPERAND_ADDRESS reloads it converts all
<span class="lineNum">    5551 </span>            :     RELOAD_FOR_OPADDR_ADDR reloads into RELOAD_FOR_OPERAND_ADDRESS
<span class="lineNum">    5552 </span>            :     reloads.  This code tries to avoid the conflict created by that
<span class="lineNum">    5553 </span>            :     change.  It might be cleaner to explicitly keep track of which
<span class="lineNum">    5554 </span>            :     RELOAD_FOR_OPADDR_ADDR reload is associated with which
<span class="lineNum">    5555 </span>            :     RELOAD_FOR_OPERAND_ADDRESS reload, rather than to try to detect
<a name="5556"><span class="lineNum">    5556 </span>            :     this after the fact. */</a>
<span class="lineNum">    5557 </span>            : static bool
<span class="lineNum">    5558 </span><span class="lineNoCov">          0 : reloads_unique_chain_p (int r1, int r2)</span>
<span class="lineNum">    5559 </span>            : {
<span class="lineNum">    5560 </span><span class="lineNoCov">          0 :   int i;</span>
<span class="lineNum">    5561 </span>            : 
<span class="lineNum">    5562 </span>            :   /* We only check input reloads.  */
<span class="lineNum">    5563 </span><span class="lineNoCov">          0 :   if (! rld[r1].in || ! rld[r2].in)</span>
<span class="lineNum">    5564 </span>            :     return false;
<span class="lineNum">    5565 </span>            : 
<span class="lineNum">    5566 </span>            :   /* Avoid anything with output reloads.  */
<span class="lineNum">    5567 </span><span class="lineNoCov">          0 :   if (rld[r1].out || rld[r2].out)</span>
<span class="lineNum">    5568 </span>            :     return false;
<span class="lineNum">    5569 </span>            : 
<span class="lineNum">    5570 </span>            :   /* &quot;chained&quot; means one reload is a component of the other reload,
<span class="lineNum">    5571 </span>            :      not the same as the other reload.  */
<span class="lineNum">    5572 </span><span class="lineNoCov">          0 :   if (rld[r1].opnum != rld[r2].opnum</span>
<span class="lineNum">    5573 </span><span class="lineNoCov">          0 :       || rtx_equal_p (rld[r1].in, rld[r2].in)</span>
<span class="lineNum">    5574 </span><span class="lineNoCov">          0 :       || rld[r1].optional || rld[r2].optional</span>
<span class="lineNum">    5575 </span><span class="lineNoCov">          0 :       || ! (reg_mentioned_p (rld[r1].in, rld[r2].in)</span>
<span class="lineNum">    5576 </span><span class="lineNoCov">          0 :             || reg_mentioned_p (rld[r2].in, rld[r1].in)))</span>
<span class="lineNum">    5577 </span><span class="lineNoCov">          0 :     return false;</span>
<span class="lineNum">    5578 </span>            : 
<span class="lineNum">    5579 </span>            :   /* The following loop assumes that r1 is the reload that feeds r2.  */
<span class="lineNum">    5580 </span><span class="lineNoCov">          0 :   if (r1 &gt; r2)</span>
<span class="lineNum">    5581 </span><span class="lineNoCov">          0 :     std::swap (r1, r2);</span>
<span class="lineNum">    5582 </span>            : 
<span class="lineNum">    5583 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; n_reloads; i ++)</span>
<span class="lineNum">    5584 </span>            :     /* Look for input reloads that aren't our two */
<span class="lineNum">    5585 </span><span class="lineNoCov">          0 :     if (i != r1 &amp;&amp; i != r2 &amp;&amp; rld[i].in)</span>
<span class="lineNum">    5586 </span>            :       {
<span class="lineNum">    5587 </span>            :         /* If our reload is mentioned at all, it isn't a simple chain.  */
<span class="lineNum">    5588 </span><span class="lineNoCov">          0 :         if (reg_mentioned_p (rld[r1].in, rld[i].in))</span>
<span class="lineNum">    5589 </span>            :           return false;
<span class="lineNum">    5590 </span>            :       }
<span class="lineNum">    5591 </span>            :   return true;
<span class="lineNum">    5592 </span>            : }
<span class="lineNum">    5593 </span>            : 
<span class="lineNum">    5594 </span>            : /* The recursive function change all occurrences of WHAT in *WHERE
<a name="5595"><span class="lineNum">    5595 </span>            :    to REPL.  */</a>
<span class="lineNum">    5596 </span>            : static void
<span class="lineNum">    5597 </span><span class="lineNoCov">          0 : substitute (rtx *where, const_rtx what, rtx repl)</span>
<span class="lineNum">    5598 </span>            : {
<span class="lineNum">    5599 </span><span class="lineNoCov">          0 :   const char *fmt;</span>
<span class="lineNum">    5600 </span><span class="lineNoCov">          0 :   int i;</span>
<span class="lineNum">    5601 </span><span class="lineNoCov">          0 :   enum rtx_code code;</span>
<span class="lineNum">    5602 </span>            : 
<span class="lineNum">    5603 </span><span class="lineNoCov">          0 :   if (*where == 0)</span>
<span class="lineNum">    5604 </span>            :     return;
<span class="lineNum">    5605 </span>            : 
<span class="lineNum">    5606 </span><span class="lineNoCov">          0 :   if (*where == what || rtx_equal_p (*where, what))</span>
<span class="lineNum">    5607 </span>            :     {
<span class="lineNum">    5608 </span>            :       /* Record the location of the changed rtx.  */
<span class="lineNum">    5609 </span><span class="lineNoCov">          0 :       substitute_stack.safe_push (where);</span>
<span class="lineNum">    5610 </span><span class="lineNoCov">          0 :       *where = repl;</span>
<span class="lineNum">    5611 </span><span class="lineNoCov">          0 :       return;</span>
<span class="lineNum">    5612 </span>            :     }
<span class="lineNum">    5613 </span>            : 
<span class="lineNum">    5614 </span><span class="lineNoCov">          0 :   code = GET_CODE (*where);</span>
<span class="lineNum">    5615 </span><span class="lineNoCov">          0 :   fmt = GET_RTX_FORMAT (code);</span>
<span class="lineNum">    5616 </span><span class="lineNoCov">          0 :   for (i = GET_RTX_LENGTH (code) - 1; i &gt;= 0; i--)</span>
<span class="lineNum">    5617 </span>            :     {
<span class="lineNum">    5618 </span><span class="lineNoCov">          0 :       if (fmt[i] == 'E')</span>
<span class="lineNum">    5619 </span>            :         {
<span class="lineNum">    5620 </span><span class="lineNoCov">          0 :           int j;</span>
<span class="lineNum">    5621 </span>            : 
<span class="lineNum">    5622 </span><span class="lineNoCov">          0 :           for (j = XVECLEN (*where, i) - 1; j &gt;= 0; j--)</span>
<span class="lineNum">    5623 </span><span class="lineNoCov">          0 :             substitute (&amp;XVECEXP (*where, i, j), what, repl);</span>
<span class="lineNum">    5624 </span>            :         }
<span class="lineNum">    5625 </span><span class="lineNoCov">          0 :       else if (fmt[i] == 'e')</span>
<span class="lineNum">    5626 </span><span class="lineNoCov">          0 :         substitute (&amp;XEXP (*where, i), what, repl);</span>
<span class="lineNum">    5627 </span>            :     }
<span class="lineNum">    5628 </span>            : }
<span class="lineNum">    5629 </span>            : 
<span class="lineNum">    5630 </span>            : /* The function returns TRUE if chain of reload R1 and R2 (in any
<span class="lineNum">    5631 </span>            :    order) can be evaluated without usage of intermediate register for
<span class="lineNum">    5632 </span>            :    the reload containing another reload.  It is important to see
<span class="lineNum">    5633 </span>            :    gen_reload to understand what the function is trying to do.  As an
<span class="lineNum">    5634 </span>            :    example, let us have reload chain
<span class="lineNum">    5635 </span>            : 
<span class="lineNum">    5636 </span>            :       r2: const
<span class="lineNum">    5637 </span>            :       r1: &lt;something&gt; + const
<span class="lineNum">    5638 </span>            : 
<span class="lineNum">    5639 </span>            :    and reload R2 got reload reg HR.  The function returns true if
<span class="lineNum">    5640 </span>            :    there is a correct insn HR = HR + &lt;something&gt;.  Otherwise,
<span class="lineNum">    5641 </span>            :    gen_reload will use intermediate register (and this is the reload
<span class="lineNum">    5642 </span>            :    reg for R1) to reload &lt;something&gt;.
<span class="lineNum">    5643 </span>            : 
<span class="lineNum">    5644 </span>            :    We need this function to find a conflict for chain reloads.  In our
<span class="lineNum">    5645 </span>            :    example, if HR = HR + &lt;something&gt; is incorrect insn, then we cannot
<span class="lineNum">    5646 </span>            :    use HR as a reload register for R2.  If we do use it then we get a
<span class="lineNum">    5647 </span>            :    wrong code:
<span class="lineNum">    5648 </span>            : 
<span class="lineNum">    5649 </span>            :       HR = const
<span class="lineNum">    5650 </span>            :       HR = &lt;something&gt;
<span class="lineNum">    5651 </span>            :       HR = HR + HR
<span class="lineNum">    5652 </span>            : 
<a name="5653"><span class="lineNum">    5653 </span>            : */</a>
<span class="lineNum">    5654 </span>            : static bool
<span class="lineNum">    5655 </span><span class="lineNoCov">          0 : gen_reload_chain_without_interm_reg_p (int r1, int r2)</span>
<span class="lineNum">    5656 </span>            : {
<span class="lineNum">    5657 </span>            :   /* Assume other cases in gen_reload are not possible for
<span class="lineNum">    5658 </span>            :      chain reloads or do need an intermediate hard registers.  */
<span class="lineNum">    5659 </span><span class="lineNoCov">          0 :   bool result = true;</span>
<span class="lineNum">    5660 </span><span class="lineNoCov">          0 :   int regno, code;</span>
<span class="lineNum">    5661 </span><span class="lineNoCov">          0 :   rtx out, in;</span>
<span class="lineNum">    5662 </span><span class="lineNoCov">          0 :   rtx_insn *insn;</span>
<span class="lineNum">    5663 </span><span class="lineNoCov">          0 :   rtx_insn *last = get_last_insn ();</span>
<span class="lineNum">    5664 </span>            : 
<span class="lineNum">    5665 </span>            :   /* Make r2 a component of r1.  */
<span class="lineNum">    5666 </span><span class="lineNoCov">          0 :   if (reg_mentioned_p (rld[r1].in, rld[r2].in))</span>
<span class="lineNum">    5667 </span><span class="lineNoCov">          0 :     std::swap (r1, r2);</span>
<span class="lineNum">    5668 </span>            : 
<span class="lineNum">    5669 </span><span class="lineNoCov">          0 :   gcc_assert (reg_mentioned_p (rld[r2].in, rld[r1].in));</span>
<span class="lineNum">    5670 </span><span class="lineNoCov">          0 :   regno = rld[r1].regno &gt;= 0 ? rld[r1].regno : rld[r2].regno;</span>
<span class="lineNum">    5671 </span><span class="lineNoCov">          0 :   gcc_assert (regno &gt;= 0);</span>
<span class="lineNum">    5672 </span><span class="lineNoCov">          0 :   out = gen_rtx_REG (rld[r1].mode, regno);</span>
<span class="lineNum">    5673 </span><span class="lineNoCov">          0 :   in = rld[r1].in;</span>
<span class="lineNum">    5674 </span><span class="lineNoCov">          0 :   substitute (&amp;in, rld[r2].in, gen_rtx_REG (rld[r2].mode, regno));</span>
<span class="lineNum">    5675 </span>            : 
<span class="lineNum">    5676 </span>            :   /* If IN is a paradoxical SUBREG, remove it and try to put the
<span class="lineNum">    5677 </span>            :      opposite SUBREG on OUT.  Likewise for a paradoxical SUBREG on OUT.  */
<span class="lineNum">    5678 </span><span class="lineNoCov">          0 :   strip_paradoxical_subreg (&amp;in, &amp;out);</span>
<span class="lineNum">    5679 </span>            : 
<span class="lineNum">    5680 </span><span class="lineNoCov">          0 :   if (GET_CODE (in) == PLUS</span>
<span class="lineNum">    5681 </span><span class="lineNoCov">          0 :       &amp;&amp; (REG_P (XEXP (in, 0))</span>
<span class="lineNum">    5682 </span><span class="lineNoCov">          0 :           || GET_CODE (XEXP (in, 0)) == SUBREG</span>
<span class="lineNum">    5683 </span><span class="lineNoCov">          0 :           || MEM_P (XEXP (in, 0)))</span>
<span class="lineNum">    5684 </span><span class="lineNoCov">          0 :       &amp;&amp; (REG_P (XEXP (in, 1))</span>
<span class="lineNum">    5685 </span><span class="lineNoCov">          0 :           || GET_CODE (XEXP (in, 1)) == SUBREG</span>
<span class="lineNum">    5686 </span><span class="lineNoCov">          0 :           || CONSTANT_P (XEXP (in, 1))</span>
<span class="lineNum">    5687 </span><span class="lineNoCov">          0 :           || MEM_P (XEXP (in, 1))))</span>
<span class="lineNum">    5688 </span>            :     {
<span class="lineNum">    5689 </span><span class="lineNoCov">          0 :       insn = emit_insn (gen_rtx_SET (out, in));</span>
<span class="lineNum">    5690 </span><span class="lineNoCov">          0 :       code = recog_memoized (insn);</span>
<span class="lineNum">    5691 </span><span class="lineNoCov">          0 :       result = false;</span>
<span class="lineNum">    5692 </span>            : 
<span class="lineNum">    5693 </span><span class="lineNoCov">          0 :       if (code &gt;= 0)</span>
<span class="lineNum">    5694 </span>            :         {
<span class="lineNum">    5695 </span><span class="lineNoCov">          0 :           extract_insn (insn);</span>
<span class="lineNum">    5696 </span>            :           /* We want constrain operands to treat this insn strictly in
<span class="lineNum">    5697 </span>            :              its validity determination, i.e., the way it would after
<span class="lineNum">    5698 </span>            :              reload has completed.  */
<span class="lineNum">    5699 </span><span class="lineNoCov">          0 :           result = constrain_operands (1, get_enabled_alternatives (insn));</span>
<span class="lineNum">    5700 </span>            :         }
<span class="lineNum">    5701 </span>            : 
<span class="lineNum">    5702 </span><span class="lineNoCov">          0 :       delete_insns_since (last);</span>
<span class="lineNum">    5703 </span>            :     }
<span class="lineNum">    5704 </span>            : 
<span class="lineNum">    5705 </span>            :   /* Restore the original value at each changed address within R1.  */
<span class="lineNum">    5706 </span><span class="lineNoCov">          0 :   while (!substitute_stack.is_empty ())</span>
<span class="lineNum">    5707 </span>            :     {
<span class="lineNum">    5708 </span><span class="lineNoCov">          0 :       rtx *where = substitute_stack.pop ();</span>
<span class="lineNum">    5709 </span><span class="lineNoCov">          0 :       *where = rld[r2].in;</span>
<span class="lineNum">    5710 </span>            :     }
<span class="lineNum">    5711 </span>            : 
<span class="lineNum">    5712 </span><span class="lineNoCov">          0 :   return result;</span>
<span class="lineNum">    5713 </span>            : }
<span class="lineNum">    5714 </span>            : 
<span class="lineNum">    5715 </span>            : /* Return 1 if the reloads denoted by R1 and R2 cannot share a register.
<span class="lineNum">    5716 </span>            :    Return 0 otherwise.
<span class="lineNum">    5717 </span>            : 
<span class="lineNum">    5718 </span>            :    This function uses the same algorithm as reload_reg_free_p above.  */
<a name="5719"><span class="lineNum">    5719 </span>            : </a>
<span class="lineNum">    5720 </span>            : static int
<span class="lineNum">    5721 </span><span class="lineNoCov">          0 : reloads_conflict (int r1, int r2)</span>
<span class="lineNum">    5722 </span>            : {
<span class="lineNum">    5723 </span><span class="lineNoCov">          0 :   enum reload_type r1_type = rld[r1].when_needed;</span>
<span class="lineNum">    5724 </span><span class="lineNoCov">          0 :   enum reload_type r2_type = rld[r2].when_needed;</span>
<span class="lineNum">    5725 </span><span class="lineNoCov">          0 :   int r1_opnum = rld[r1].opnum;</span>
<span class="lineNum">    5726 </span><span class="lineNoCov">          0 :   int r2_opnum = rld[r2].opnum;</span>
<span class="lineNum">    5727 </span>            : 
<span class="lineNum">    5728 </span>            :   /* RELOAD_OTHER conflicts with everything.  */
<span class="lineNum">    5729 </span><span class="lineNoCov">          0 :   if (r2_type == RELOAD_OTHER)</span>
<span class="lineNum">    5730 </span>            :     return 1;
<span class="lineNum">    5731 </span>            : 
<span class="lineNum">    5732 </span>            :   /* Otherwise, check conflicts differently for each type.  */
<span class="lineNum">    5733 </span>            : 
<span class="lineNum">    5734 </span><span class="lineNoCov">          0 :   switch (r1_type)</span>
<span class="lineNum">    5735 </span>            :     {
<span class="lineNum">    5736 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_INPUT:</span>
<span class="lineNum">    5737 </span><span class="lineNoCov">          0 :       return (r2_type == RELOAD_FOR_INSN</span>
<span class="lineNum">    5738 </span><span class="lineNoCov">          0 :               || r2_type == RELOAD_FOR_OPERAND_ADDRESS</span>
<span class="lineNum">    5739 </span><span class="lineNoCov">          0 :               || r2_type == RELOAD_FOR_OPADDR_ADDR</span>
<span class="lineNum">    5740 </span><span class="lineNoCov">          0 :               || r2_type == RELOAD_FOR_INPUT</span>
<span class="lineNum">    5741 </span><span class="lineNoCov">          0 :               || ((r2_type == RELOAD_FOR_INPUT_ADDRESS</span>
<span class="lineNum">    5742 </span><span class="lineNoCov">          0 :                    || r2_type == RELOAD_FOR_INPADDR_ADDRESS)</span>
<span class="lineNum">    5743 </span><span class="lineNoCov">          0 :                   &amp;&amp; r2_opnum &gt; r1_opnum));</span>
<span class="lineNum">    5744 </span>            : 
<span class="lineNum">    5745 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_INPUT_ADDRESS:</span>
<span class="lineNum">    5746 </span><span class="lineNoCov">          0 :       return ((r2_type == RELOAD_FOR_INPUT_ADDRESS &amp;&amp; r1_opnum == r2_opnum)</span>
<span class="lineNum">    5747 </span><span class="lineNoCov">          0 :               || (r2_type == RELOAD_FOR_INPUT &amp;&amp; r2_opnum &lt; r1_opnum));</span>
<span class="lineNum">    5748 </span>            : 
<span class="lineNum">    5749 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_INPADDR_ADDRESS:</span>
<span class="lineNum">    5750 </span><span class="lineNoCov">          0 :       return ((r2_type == RELOAD_FOR_INPADDR_ADDRESS &amp;&amp; r1_opnum == r2_opnum)</span>
<span class="lineNum">    5751 </span><span class="lineNoCov">          0 :               || (r2_type == RELOAD_FOR_INPUT &amp;&amp; r2_opnum &lt; r1_opnum));</span>
<span class="lineNum">    5752 </span>            : 
<span class="lineNum">    5753 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OUTPUT_ADDRESS:</span>
<span class="lineNum">    5754 </span><span class="lineNoCov">          0 :       return ((r2_type == RELOAD_FOR_OUTPUT_ADDRESS &amp;&amp; r2_opnum == r1_opnum)</span>
<span class="lineNum">    5755 </span><span class="lineNoCov">          0 :               || (r2_type == RELOAD_FOR_OUTPUT &amp;&amp; r2_opnum &lt;= r1_opnum));</span>
<span class="lineNum">    5756 </span>            : 
<span class="lineNum">    5757 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OUTADDR_ADDRESS:</span>
<span class="lineNum">    5758 </span><span class="lineNoCov">          0 :       return ((r2_type == RELOAD_FOR_OUTADDR_ADDRESS &amp;&amp; r2_opnum == r1_opnum)</span>
<span class="lineNum">    5759 </span><span class="lineNoCov">          0 :               || (r2_type == RELOAD_FOR_OUTPUT &amp;&amp; r2_opnum &lt;= r1_opnum));</span>
<span class="lineNum">    5760 </span>            : 
<span class="lineNum">    5761 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OPERAND_ADDRESS:</span>
<span class="lineNum">    5762 </span><span class="lineNoCov">          0 :       return (r2_type == RELOAD_FOR_INPUT || r2_type == RELOAD_FOR_INSN</span>
<span class="lineNum">    5763 </span><span class="lineNoCov">          0 :               || (r2_type == RELOAD_FOR_OPERAND_ADDRESS</span>
<span class="lineNum">    5764 </span><span class="lineNoCov">          0 :                   &amp;&amp; (!reloads_unique_chain_p (r1, r2)</span>
<span class="lineNum">    5765 </span><span class="lineNoCov">          0 :                       || !gen_reload_chain_without_interm_reg_p (r1, r2))));</span>
<span class="lineNum">    5766 </span>            : 
<span class="lineNum">    5767 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OPADDR_ADDR:</span>
<span class="lineNum">    5768 </span><span class="lineNoCov">          0 :       return (r2_type == RELOAD_FOR_INPUT</span>
<span class="lineNum">    5769 </span><span class="lineNoCov">          0 :               || r2_type == RELOAD_FOR_OPADDR_ADDR);</span>
<span class="lineNum">    5770 </span>            : 
<span class="lineNum">    5771 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OUTPUT:</span>
<span class="lineNum">    5772 </span><span class="lineNoCov">          0 :       return (r2_type == RELOAD_FOR_INSN || r2_type == RELOAD_FOR_OUTPUT</span>
<span class="lineNum">    5773 </span><span class="lineNoCov">          0 :               || ((r2_type == RELOAD_FOR_OUTPUT_ADDRESS</span>
<span class="lineNum">    5774 </span><span class="lineNoCov">          0 :                    || r2_type == RELOAD_FOR_OUTADDR_ADDRESS)</span>
<span class="lineNum">    5775 </span><span class="lineNoCov">          0 :                   &amp;&amp; r2_opnum &gt;= r1_opnum));</span>
<span class="lineNum">    5776 </span>            : 
<span class="lineNum">    5777 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_INSN:</span>
<span class="lineNum">    5778 </span><span class="lineNoCov">          0 :       return (r2_type == RELOAD_FOR_INPUT || r2_type == RELOAD_FOR_OUTPUT</span>
<span class="lineNum">    5779 </span><span class="lineNoCov">          0 :               || r2_type == RELOAD_FOR_INSN</span>
<span class="lineNum">    5780 </span><span class="lineNoCov">          0 :               || r2_type == RELOAD_FOR_OPERAND_ADDRESS);</span>
<span class="lineNum">    5781 </span>            : 
<span class="lineNum">    5782 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OTHER_ADDRESS:</span>
<span class="lineNum">    5783 </span><span class="lineNoCov">          0 :       return r2_type == RELOAD_FOR_OTHER_ADDRESS;</span>
<span class="lineNum">    5784 </span>            : 
<span class="lineNum">    5785 </span>            :     case RELOAD_OTHER:
<span class="lineNum">    5786 </span>            :       return 1;
<span class="lineNum">    5787 </span>            : 
<span class="lineNum">    5788 </span><span class="lineNoCov">          0 :     default:</span>
<span class="lineNum">    5789 </span><span class="lineNoCov">          0 :       gcc_unreachable ();</span>
<span class="lineNum">    5790 </span>            :     }
<span class="lineNum">    5791 </span>            : }
<span class="lineNum">    5792 </span>            : 
<span class="lineNum">    5793 </span>            : /* Indexed by reload number, 1 if incoming value
<span class="lineNum">    5794 </span>            :    inherited from previous insns.  */
<span class="lineNum">    5795 </span>            : static char reload_inherited[MAX_RELOADS];
<span class="lineNum">    5796 </span>            : 
<span class="lineNum">    5797 </span>            : /* For an inherited reload, this is the insn the reload was inherited from,
<span class="lineNum">    5798 </span>            :    if we know it.  Otherwise, this is 0.  */
<span class="lineNum">    5799 </span>            : static rtx_insn *reload_inheritance_insn[MAX_RELOADS];
<span class="lineNum">    5800 </span>            : 
<span class="lineNum">    5801 </span>            : /* If nonzero, this is a place to get the value of the reload,
<span class="lineNum">    5802 </span>            :    rather than using reload_in.  */
<span class="lineNum">    5803 </span>            : static rtx reload_override_in[MAX_RELOADS];
<span class="lineNum">    5804 </span>            : 
<span class="lineNum">    5805 </span>            : /* For each reload, the hard register number of the register used,
<span class="lineNum">    5806 </span>            :    or -1 if we did not need a register for this reload.  */
<span class="lineNum">    5807 </span>            : static int reload_spill_index[MAX_RELOADS];
<span class="lineNum">    5808 </span>            : 
<span class="lineNum">    5809 </span>            : /* Index X is the value of rld[X].reg_rtx, adjusted for the input mode.  */
<span class="lineNum">    5810 </span>            : static rtx reload_reg_rtx_for_input[MAX_RELOADS];
<span class="lineNum">    5811 </span>            : 
<span class="lineNum">    5812 </span>            : /* Index X is the value of rld[X].reg_rtx, adjusted for the output mode.  */
<span class="lineNum">    5813 </span>            : static rtx reload_reg_rtx_for_output[MAX_RELOADS];
<span class="lineNum">    5814 </span>            : 
<span class="lineNum">    5815 </span>            : /* Subroutine of free_for_value_p, used to check a single register.
<span class="lineNum">    5816 </span>            :    START_REGNO is the starting regno of the full reload register
<span class="lineNum">    5817 </span>            :    (possibly comprising multiple hard registers) that we are considering.  */
<a name="5818"><span class="lineNum">    5818 </span>            : </a>
<span class="lineNum">    5819 </span>            : static int
<span class="lineNum">    5820 </span><span class="lineNoCov">          0 : reload_reg_free_for_value_p (int start_regno, int regno, int opnum,</span>
<span class="lineNum">    5821 </span>            :                              enum reload_type type, rtx value, rtx out,
<span class="lineNum">    5822 </span>            :                              int reloadnum, int ignore_address_reloads)
<span class="lineNum">    5823 </span>            : {
<span class="lineNum">    5824 </span><span class="lineNoCov">          0 :   int time1;</span>
<span class="lineNum">    5825 </span>            :   /* Set if we see an input reload that must not share its reload register
<span class="lineNum">    5826 </span>            :      with any new earlyclobber, but might otherwise share the reload
<span class="lineNum">    5827 </span>            :      register with an output or input-output reload.  */
<span class="lineNum">    5828 </span><span class="lineNoCov">          0 :   int check_earlyclobber = 0;</span>
<span class="lineNum">    5829 </span><span class="lineNoCov">          0 :   int i;</span>
<span class="lineNum">    5830 </span><span class="lineNoCov">          0 :   int copy = 0;</span>
<span class="lineNum">    5831 </span>            : 
<span class="lineNum">    5832 </span><span class="lineNoCov">          0 :   if (TEST_HARD_REG_BIT (reload_reg_unavailable, regno))</span>
<span class="lineNum">    5833 </span>            :     return 0;
<span class="lineNum">    5834 </span>            : 
<span class="lineNum">    5835 </span><span class="lineNoCov">          0 :   if (out == const0_rtx)</span>
<span class="lineNum">    5836 </span>            :     {
<span class="lineNum">    5837 </span><span class="lineNoCov">          0 :       copy = 1;</span>
<span class="lineNum">    5838 </span><span class="lineNoCov">          0 :       out = NULL_RTX;</span>
<span class="lineNum">    5839 </span>            :     }
<span class="lineNum">    5840 </span>            : 
<span class="lineNum">    5841 </span>            :   /* We use some pseudo 'time' value to check if the lifetimes of the
<span class="lineNum">    5842 </span>            :      new register use would overlap with the one of a previous reload
<span class="lineNum">    5843 </span>            :      that is not read-only or uses a different value.
<span class="lineNum">    5844 </span>            :      The 'time' used doesn't have to be linear in any shape or form, just
<span class="lineNum">    5845 </span>            :      monotonic.
<span class="lineNum">    5846 </span>            :      Some reload types use different 'buckets' for each operand.
<span class="lineNum">    5847 </span>            :      So there are MAX_RECOG_OPERANDS different time values for each
<span class="lineNum">    5848 </span>            :      such reload type.
<span class="lineNum">    5849 </span>            :      We compute TIME1 as the time when the register for the prospective
<span class="lineNum">    5850 </span>            :      new reload ceases to be live, and TIME2 for each existing
<span class="lineNum">    5851 </span>            :      reload as the time when that the reload register of that reload
<span class="lineNum">    5852 </span>            :      becomes live.
<span class="lineNum">    5853 </span>            :      Where there is little to be gained by exact lifetime calculations,
<span class="lineNum">    5854 </span>            :      we just make conservative assumptions, i.e. a longer lifetime;
<span class="lineNum">    5855 </span>            :      this is done in the 'default:' cases.  */
<span class="lineNum">    5856 </span><span class="lineNoCov">          0 :   switch (type)</span>
<span class="lineNum">    5857 </span>            :     {
<span class="lineNum">    5858 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OTHER_ADDRESS:</span>
<span class="lineNum">    5859 </span>            :       /* RELOAD_FOR_OTHER_ADDRESS conflicts with RELOAD_OTHER reloads.  */
<span class="lineNum">    5860 </span><span class="lineNoCov">          0 :       time1 = copy ? 0 : 1;</span>
<span class="lineNum">    5861 </span><span class="lineNoCov">          0 :       break;</span>
<span class="lineNum">    5862 </span><span class="lineNoCov">          0 :     case RELOAD_OTHER:</span>
<span class="lineNum">    5863 </span><span class="lineNoCov">          0 :       time1 = copy ? 1 : MAX_RECOG_OPERANDS * 5 + 5;</span>
<span class="lineNum">    5864 </span>            :       break;
<span class="lineNum">    5865 </span>            :       /* For each input, we may have a sequence of RELOAD_FOR_INPADDR_ADDRESS,
<span class="lineNum">    5866 </span>            :          RELOAD_FOR_INPUT_ADDRESS and RELOAD_FOR_INPUT.  By adding 0 / 1 / 2 ,
<span class="lineNum">    5867 </span>            :          respectively, to the time values for these, we get distinct time
<span class="lineNum">    5868 </span>            :          values.  To get distinct time values for each operand, we have to
<span class="lineNum">    5869 </span>            :          multiply opnum by at least three.  We round that up to four because
<span class="lineNum">    5870 </span>            :          multiply by four is often cheaper.  */
<span class="lineNum">    5871 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_INPADDR_ADDRESS:</span>
<span class="lineNum">    5872 </span><span class="lineNoCov">          0 :       time1 = opnum * 4 + 2;</span>
<span class="lineNum">    5873 </span><span class="lineNoCov">          0 :       break;</span>
<span class="lineNum">    5874 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_INPUT_ADDRESS:</span>
<span class="lineNum">    5875 </span><span class="lineNoCov">          0 :       time1 = opnum * 4 + 3;</span>
<span class="lineNum">    5876 </span><span class="lineNoCov">          0 :       break;</span>
<span class="lineNum">    5877 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_INPUT:</span>
<span class="lineNum">    5878 </span>            :       /* All RELOAD_FOR_INPUT reloads remain live till the instruction
<span class="lineNum">    5879 </span>            :          executes (inclusive).  */
<span class="lineNum">    5880 </span><span class="lineNoCov">          0 :       time1 = copy ? opnum * 4 + 4 : MAX_RECOG_OPERANDS * 4 + 3;</span>
<span class="lineNum">    5881 </span>            :       break;
<span class="lineNum">    5882 </span>            :     case RELOAD_FOR_OPADDR_ADDR:
<span class="lineNum">    5883 </span>            :       /* opnum * 4 + 4
<span class="lineNum">    5884 </span>            :          &lt;= (MAX_RECOG_OPERANDS - 1) * 4 + 4 == MAX_RECOG_OPERANDS * 4 */
<span class="lineNum">    5885 </span>            :       time1 = MAX_RECOG_OPERANDS * 4 + 1;
<span class="lineNum">    5886 </span>            :       break;
<span class="lineNum">    5887 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OPERAND_ADDRESS:</span>
<span class="lineNum">    5888 </span>            :       /* RELOAD_FOR_OPERAND_ADDRESS reloads are live even while the insn
<span class="lineNum">    5889 </span>            :          is executed.  */
<span class="lineNum">    5890 </span><span class="lineNoCov">          0 :       time1 = copy ? MAX_RECOG_OPERANDS * 4 + 2 : MAX_RECOG_OPERANDS * 4 + 3;</span>
<span class="lineNum">    5891 </span>            :       break;
<span class="lineNum">    5892 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OUTADDR_ADDRESS:</span>
<span class="lineNum">    5893 </span><span class="lineNoCov">          0 :       time1 = MAX_RECOG_OPERANDS * 4 + 4 + opnum;</span>
<span class="lineNum">    5894 </span><span class="lineNoCov">          0 :       break;</span>
<span class="lineNum">    5895 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OUTPUT_ADDRESS:</span>
<span class="lineNum">    5896 </span><span class="lineNoCov">          0 :       time1 = MAX_RECOG_OPERANDS * 4 + 5 + opnum;</span>
<span class="lineNum">    5897 </span><span class="lineNoCov">          0 :       break;</span>
<span class="lineNum">    5898 </span><span class="lineNoCov">          0 :     default:</span>
<span class="lineNum">    5899 </span><span class="lineNoCov">          0 :       time1 = MAX_RECOG_OPERANDS * 5 + 5;</span>
<span class="lineNum">    5900 </span>            :     }
<span class="lineNum">    5901 </span>            : 
<span class="lineNum">    5902 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; n_reloads; i++)</span>
<span class="lineNum">    5903 </span>            :     {
<span class="lineNum">    5904 </span><span class="lineNoCov">          0 :       rtx reg = rld[i].reg_rtx;</span>
<span class="lineNum">    5905 </span><span class="lineNoCov">          0 :       if (reg &amp;&amp; REG_P (reg)</span>
<span class="lineNum">    5906 </span><span class="lineNoCov">          0 :           &amp;&amp; (unsigned) regno - true_regnum (reg) &lt; REG_NREGS (reg)</span>
<span class="lineNum">    5907 </span><span class="lineNoCov">          0 :           &amp;&amp; i != reloadnum)</span>
<span class="lineNum">    5908 </span>            :         {
<span class="lineNum">    5909 </span><span class="lineNoCov">          0 :           rtx other_input = rld[i].in;</span>
<span class="lineNum">    5910 </span>            : 
<span class="lineNum">    5911 </span>            :           /* If the other reload loads the same input value, that
<span class="lineNum">    5912 </span>            :              will not cause a conflict only if it's loading it into
<span class="lineNum">    5913 </span>            :              the same register.  */
<span class="lineNum">    5914 </span><span class="lineNoCov">          0 :           if (true_regnum (reg) != start_regno)</span>
<span class="lineNum">    5915 </span>            :             other_input = NULL_RTX;
<span class="lineNum">    5916 </span><span class="lineNoCov">          0 :           if (! other_input || ! rtx_equal_p (other_input, value)</span>
<span class="lineNum">    5917 </span><span class="lineNoCov">          0 :               || rld[i].out || out)</span>
<span class="lineNum">    5918 </span>            :             {
<span class="lineNum">    5919 </span><span class="lineNoCov">          0 :               int time2;</span>
<span class="lineNum">    5920 </span><span class="lineNoCov">          0 :               switch (rld[i].when_needed)</span>
<span class="lineNum">    5921 </span>            :                 {
<span class="lineNum">    5922 </span>            :                 case RELOAD_FOR_OTHER_ADDRESS:
<span class="lineNum">    5923 </span>            :                   time2 = 0;
<span class="lineNum">    5924 </span>            :                   break;
<span class="lineNum">    5925 </span><span class="lineNoCov">          0 :                 case RELOAD_FOR_INPADDR_ADDRESS:</span>
<span class="lineNum">    5926 </span>            :                   /* find_reloads makes sure that a
<span class="lineNum">    5927 </span>            :                      RELOAD_FOR_{INP,OP,OUT}ADDR_ADDRESS reload is only used
<span class="lineNum">    5928 </span>            :                      by at most one - the first -
<span class="lineNum">    5929 </span>            :                      RELOAD_FOR_{INPUT,OPERAND,OUTPUT}_ADDRESS .  If the
<span class="lineNum">    5930 </span>            :                      address reload is inherited, the address address reload
<span class="lineNum">    5931 </span>            :                      goes away, so we can ignore this conflict.  */
<span class="lineNum">    5932 </span><span class="lineNoCov">          0 :                   if (type == RELOAD_FOR_INPUT_ADDRESS &amp;&amp; reloadnum == i + 1</span>
<span class="lineNum">    5933 </span><span class="lineNoCov">          0 :                       &amp;&amp; ignore_address_reloads</span>
<span class="lineNum">    5934 </span>            :                       /* Unless the RELOAD_FOR_INPUT is an auto_inc expression.
<span class="lineNum">    5935 </span>            :                          Then the address address is still needed to store
<span class="lineNum">    5936 </span>            :                          back the new address.  */
<span class="lineNum">    5937 </span><span class="lineNoCov">          0 :                       &amp;&amp; ! rld[reloadnum].out)</span>
<span class="lineNum">    5938 </span>            :                     continue;
<span class="lineNum">    5939 </span>            :                   /* Likewise, if a RELOAD_FOR_INPUT can inherit a value, its
<span class="lineNum">    5940 </span>            :                      RELOAD_FOR_INPUT_ADDRESS / RELOAD_FOR_INPADDR_ADDRESS
<span class="lineNum">    5941 </span>            :                      reloads go away.  */
<span class="lineNum">    5942 </span><span class="lineNoCov">          0 :                   if (type == RELOAD_FOR_INPUT &amp;&amp; opnum == rld[i].opnum</span>
<span class="lineNum">    5943 </span><span class="lineNoCov">          0 :                       &amp;&amp; ignore_address_reloads</span>
<span class="lineNum">    5944 </span>            :                       /* Unless we are reloading an auto_inc expression.  */
<span class="lineNum">    5945 </span><span class="lineNoCov">          0 :                       &amp;&amp; ! rld[reloadnum].out)</span>
<span class="lineNum">    5946 </span>            :                     continue;
<span class="lineNum">    5947 </span><span class="lineNoCov">          0 :                   time2 = rld[i].opnum * 4 + 2;</span>
<span class="lineNum">    5948 </span><span class="lineNoCov">          0 :                   break;</span>
<span class="lineNum">    5949 </span><span class="lineNoCov">          0 :                 case RELOAD_FOR_INPUT_ADDRESS:</span>
<span class="lineNum">    5950 </span><span class="lineNoCov">          0 :                   if (type == RELOAD_FOR_INPUT &amp;&amp; opnum == rld[i].opnum</span>
<span class="lineNum">    5951 </span><span class="lineNoCov">          0 :                       &amp;&amp; ignore_address_reloads</span>
<span class="lineNum">    5952 </span><span class="lineNoCov">          0 :                       &amp;&amp; ! rld[reloadnum].out)</span>
<span class="lineNum">    5953 </span>            :                     continue;
<span class="lineNum">    5954 </span><span class="lineNoCov">          0 :                   time2 = rld[i].opnum * 4 + 3;</span>
<span class="lineNum">    5955 </span><span class="lineNoCov">          0 :                   break;</span>
<span class="lineNum">    5956 </span><span class="lineNoCov">          0 :                 case RELOAD_FOR_INPUT:</span>
<span class="lineNum">    5957 </span><span class="lineNoCov">          0 :                   time2 = rld[i].opnum * 4 + 4;</span>
<span class="lineNum">    5958 </span><span class="lineNoCov">          0 :                   check_earlyclobber = 1;</span>
<span class="lineNum">    5959 </span><span class="lineNoCov">          0 :                   break;</span>
<span class="lineNum">    5960 </span>            :                   /* rld[i].opnum * 4 + 4 &lt;= (MAX_RECOG_OPERAND - 1) * 4 + 4
<span class="lineNum">    5961 </span>            :                      == MAX_RECOG_OPERAND * 4  */
<span class="lineNum">    5962 </span><span class="lineNoCov">          0 :                 case RELOAD_FOR_OPADDR_ADDR:</span>
<span class="lineNum">    5963 </span><span class="lineNoCov">          0 :                   if (type == RELOAD_FOR_OPERAND_ADDRESS &amp;&amp; reloadnum == i + 1</span>
<span class="lineNum">    5964 </span><span class="lineNoCov">          0 :                       &amp;&amp; ignore_address_reloads</span>
<span class="lineNum">    5965 </span><span class="lineNoCov">          0 :                       &amp;&amp; ! rld[reloadnum].out)</span>
<span class="lineNum">    5966 </span>            :                     continue;
<span class="lineNum">    5967 </span>            :                   time2 = MAX_RECOG_OPERANDS * 4 + 1;
<span class="lineNum">    5968 </span>            :                   break;
<span class="lineNum">    5969 </span><span class="lineNoCov">          0 :                 case RELOAD_FOR_OPERAND_ADDRESS:</span>
<span class="lineNum">    5970 </span><span class="lineNoCov">          0 :                   time2 = MAX_RECOG_OPERANDS * 4 + 2;</span>
<span class="lineNum">    5971 </span><span class="lineNoCov">          0 :                   check_earlyclobber = 1;</span>
<span class="lineNum">    5972 </span><span class="lineNoCov">          0 :                   break;</span>
<span class="lineNum">    5973 </span><span class="lineNoCov">          0 :                 case RELOAD_FOR_INSN:</span>
<span class="lineNum">    5974 </span><span class="lineNoCov">          0 :                   time2 = MAX_RECOG_OPERANDS * 4 + 3;</span>
<span class="lineNum">    5975 </span><span class="lineNoCov">          0 :                   break;</span>
<span class="lineNum">    5976 </span><span class="lineNoCov">          0 :                 case RELOAD_FOR_OUTPUT:</span>
<span class="lineNum">    5977 </span>            :                   /* All RELOAD_FOR_OUTPUT reloads become live just after the
<span class="lineNum">    5978 </span>            :                      instruction is executed.  */
<span class="lineNum">    5979 </span><span class="lineNoCov">          0 :                   time2 = MAX_RECOG_OPERANDS * 4 + 4;</span>
<span class="lineNum">    5980 </span><span class="lineNoCov">          0 :                   break;</span>
<span class="lineNum">    5981 </span>            :                   /* The first RELOAD_FOR_OUTADDR_ADDRESS reload conflicts with
<span class="lineNum">    5982 </span>            :                      the RELOAD_FOR_OUTPUT reloads, so assign it the same time
<span class="lineNum">    5983 </span>            :                      value.  */
<span class="lineNum">    5984 </span><span class="lineNoCov">          0 :                 case RELOAD_FOR_OUTADDR_ADDRESS:</span>
<span class="lineNum">    5985 </span><span class="lineNoCov">          0 :                   if (type == RELOAD_FOR_OUTPUT_ADDRESS &amp;&amp; reloadnum == i + 1</span>
<span class="lineNum">    5986 </span><span class="lineNoCov">          0 :                       &amp;&amp; ignore_address_reloads</span>
<span class="lineNum">    5987 </span><span class="lineNoCov">          0 :                       &amp;&amp; ! rld[reloadnum].out)</span>
<span class="lineNum">    5988 </span>            :                     continue;
<span class="lineNum">    5989 </span><span class="lineNoCov">          0 :                   time2 = MAX_RECOG_OPERANDS * 4 + 4 + rld[i].opnum;</span>
<span class="lineNum">    5990 </span><span class="lineNoCov">          0 :                   break;</span>
<span class="lineNum">    5991 </span><span class="lineNoCov">          0 :                 case RELOAD_FOR_OUTPUT_ADDRESS:</span>
<span class="lineNum">    5992 </span><span class="lineNoCov">          0 :                   time2 = MAX_RECOG_OPERANDS * 4 + 5 + rld[i].opnum;</span>
<span class="lineNum">    5993 </span><span class="lineNoCov">          0 :                   break;</span>
<span class="lineNum">    5994 </span><span class="lineNoCov">          0 :                 case RELOAD_OTHER:</span>
<span class="lineNum">    5995 </span>            :                   /* If there is no conflict in the input part, handle this
<span class="lineNum">    5996 </span>            :                      like an output reload.  */
<span class="lineNum">    5997 </span><span class="lineNoCov">          0 :                   if (! rld[i].in || rtx_equal_p (other_input, value))</span>
<span class="lineNum">    5998 </span>            :                     {
<span class="lineNum">    5999 </span><span class="lineNoCov">          0 :                       time2 = MAX_RECOG_OPERANDS * 4 + 4;</span>
<span class="lineNum">    6000 </span>            :                       /* Earlyclobbered outputs must conflict with inputs.  */
<span class="lineNum">    6001 </span><span class="lineNoCov">          0 :                       if (earlyclobber_operand_p (rld[i].out))</span>
<span class="lineNum">    6002 </span><span class="lineNoCov">          0 :                         time2 = MAX_RECOG_OPERANDS * 4 + 3;</span>
<span class="lineNum">    6003 </span>            : 
<span class="lineNum">    6004 </span>            :                       break;
<span class="lineNum">    6005 </span>            :                     }
<span class="lineNum">    6006 </span><span class="lineNoCov">          0 :                   time2 = 1;</span>
<span class="lineNum">    6007 </span>            :                   /* RELOAD_OTHER might be live beyond instruction execution,
<span class="lineNum">    6008 </span>            :                      but this is not obvious when we set time2 = 1.  So check
<span class="lineNum">    6009 </span>            :                      here if there might be a problem with the new reload
<span class="lineNum">    6010 </span>            :                      clobbering the register used by the RELOAD_OTHER.  */
<span class="lineNum">    6011 </span><span class="lineNoCov">          0 :                   if (out)</span>
<span class="lineNum">    6012 </span>            :                     return 0;
<span class="lineNum">    6013 </span>            :                   break;
<span class="lineNum">    6014 </span>            :                 default:
<span class="lineNum">    6015 </span>            :                   return 0;
<span class="lineNum">    6016 </span>            :                 }
<span class="lineNum">    6017 </span><span class="lineNoCov">          0 :               if ((time1 &gt;= time2</span>
<span class="lineNum">    6018 </span><span class="lineNoCov">          0 :                    &amp;&amp; (! rld[i].in || rld[i].out</span>
<span class="lineNum">    6019 </span><span class="lineNoCov">          0 :                        || ! rtx_equal_p (other_input, value)))</span>
<span class="lineNum">    6020 </span><span class="lineNoCov">          0 :                   || (out &amp;&amp; rld[reloadnum].out_reg</span>
<span class="lineNum">    6021 </span><span class="lineNoCov">          0 :                       &amp;&amp; time2 &gt;= MAX_RECOG_OPERANDS * 4 + 3))</span>
<span class="lineNum">    6022 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    6023 </span>            :             }
<span class="lineNum">    6024 </span>            :         }
<span class="lineNum">    6025 </span>            :     }
<span class="lineNum">    6026 </span>            : 
<span class="lineNum">    6027 </span>            :   /* Earlyclobbered outputs must conflict with inputs.  */
<span class="lineNum">    6028 </span><span class="lineNoCov">          0 :   if (check_earlyclobber &amp;&amp; out &amp;&amp; earlyclobber_operand_p (out))</span>
<span class="lineNum">    6029 </span><span class="lineNoCov">          0 :     return 0;</span>
<span class="lineNum">    6030 </span>            : 
<span class="lineNum">    6031 </span>            :   return 1;
<span class="lineNum">    6032 </span>            : }
<span class="lineNum">    6033 </span>            : 
<span class="lineNum">    6034 </span>            : /* Return 1 if the value in reload reg REGNO, as used by a reload
<span class="lineNum">    6035 </span>            :    needed for the part of the insn specified by OPNUM and TYPE,
<span class="lineNum">    6036 </span>            :    may be used to load VALUE into it.
<span class="lineNum">    6037 </span>            : 
<span class="lineNum">    6038 </span>            :    MODE is the mode in which the register is used, this is needed to
<span class="lineNum">    6039 </span>            :    determine how many hard regs to test.
<span class="lineNum">    6040 </span>            : 
<span class="lineNum">    6041 </span>            :    Other read-only reloads with the same value do not conflict
<span class="lineNum">    6042 </span>            :    unless OUT is nonzero and these other reloads have to live while
<span class="lineNum">    6043 </span>            :    output reloads live.
<span class="lineNum">    6044 </span>            :    If OUT is CONST0_RTX, this is a special case: it means that the
<span class="lineNum">    6045 </span>            :    test should not be for using register REGNO as reload register, but
<span class="lineNum">    6046 </span>            :    for copying from register REGNO into the reload register.
<span class="lineNum">    6047 </span>            : 
<span class="lineNum">    6048 </span>            :    RELOADNUM is the number of the reload we want to load this value for;
<span class="lineNum">    6049 </span>            :    a reload does not conflict with itself.
<span class="lineNum">    6050 </span>            : 
<span class="lineNum">    6051 </span>            :    When IGNORE_ADDRESS_RELOADS is set, we can not have conflicts with
<span class="lineNum">    6052 </span>            :    reloads that load an address for the very reload we are considering.
<span class="lineNum">    6053 </span>            : 
<span class="lineNum">    6054 </span>            :    The caller has to make sure that there is no conflict with the return
<span class="lineNum">    6055 </span>            :    register.  */
<a name="6056"><span class="lineNum">    6056 </span>            : </a>
<span class="lineNum">    6057 </span>            : static int
<span class="lineNum">    6058 </span><span class="lineNoCov">          0 : free_for_value_p (int regno, machine_mode mode, int opnum,</span>
<span class="lineNum">    6059 </span>            :                   enum reload_type type, rtx value, rtx out, int reloadnum,
<span class="lineNum">    6060 </span>            :                   int ignore_address_reloads)
<span class="lineNum">    6061 </span>            : {
<span class="lineNum">    6062 </span><span class="lineNoCov">          0 :   int nregs = hard_regno_nregs (regno, mode);</span>
<span class="lineNum">    6063 </span><span class="lineNoCov">          0 :   while (nregs-- &gt; 0)</span>
<span class="lineNum">    6064 </span><span class="lineNoCov">          0 :     if (! reload_reg_free_for_value_p (regno, regno + nregs, opnum, type,</span>
<span class="lineNum">    6065 </span>            :                                        value, out, reloadnum,
<span class="lineNum">    6066 </span>            :                                        ignore_address_reloads))
<span class="lineNum">    6067 </span>            :       return 0;
<span class="lineNum">    6068 </span>            :   return 1;
<span class="lineNum">    6069 </span>            : }
<span class="lineNum">    6070 </span>            : 
<span class="lineNum">    6071 </span>            : /* Return nonzero if the rtx X is invariant over the current function.  */
<span class="lineNum">    6072 </span>            : /* ??? Actually, the places where we use this expect exactly what is
<span class="lineNum">    6073 </span>            :    tested here, and not everything that is function invariant.  In
<span class="lineNum">    6074 </span>            :    particular, the frame pointer and arg pointer are special cased;
<span class="lineNum">    6075 </span>            :    pic_offset_table_rtx is not, and we must not spill these things to
<span class="lineNum">    6076 </span>            :    memory.  */
<a name="6077"><span class="lineNum">    6077 </span>            : </a>
<span class="lineNum">    6078 </span>            : int
<span class="lineNum">    6079 </span><span class="lineCov">    6446164 : function_invariant_p (const_rtx x)</span>
<span class="lineNum">    6080 </span>            : {
<span class="lineNum">    6081 </span><span class="lineCov">    6446164 :   if (CONSTANT_P (x))</span>
<span class="lineNum">    6082 </span>            :     return 1;
<span class="lineNum">    6083 </span><span class="lineCov">    4333204 :   if (x == frame_pointer_rtx || x == arg_pointer_rtx)</span>
<span class="lineNum">    6084 </span>            :     return 1;
<span class="lineNum">    6085 </span><span class="lineCov">    4326767 :   if (GET_CODE (x) == PLUS</span>
<span class="lineNum">    6086 </span><span class="lineCov">    1994449 :       &amp;&amp; (XEXP (x, 0) == frame_pointer_rtx || XEXP (x, 0) == arg_pointer_rtx)</span>
<span class="lineNum">    6087 </span><span class="lineCov">    1739111 :       &amp;&amp; GET_CODE (XEXP (x, 1)) == CONST_INT)</span>
<span class="lineNum">    6088 </span><span class="lineCov">    1739105 :     return 1;</span>
<span class="lineNum">    6089 </span>            :   return 0;
<span class="lineNum">    6090 </span>            : }
<span class="lineNum">    6091 </span>            : 
<span class="lineNum">    6092 </span>            : /* Determine whether the reload reg X overlaps any rtx'es used for
<span class="lineNum">    6093 </span>            :    overriding inheritance.  Return nonzero if so.  */
<a name="6094"><span class="lineNum">    6094 </span>            : </a>
<span class="lineNum">    6095 </span>            : static int
<span class="lineNum">    6096 </span><span class="lineNoCov">          0 : conflicts_with_override (rtx x)</span>
<span class="lineNum">    6097 </span>            : {
<span class="lineNum">    6098 </span><span class="lineNoCov">          0 :   int i;</span>
<span class="lineNum">    6099 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; n_reloads; i++)</span>
<span class="lineNum">    6100 </span><span class="lineNoCov">          0 :     if (reload_override_in[i]</span>
<span class="lineNum">    6101 </span><span class="lineNoCov">          0 :         &amp;&amp; reg_overlap_mentioned_p (x, reload_override_in[i]))</span>
<span class="lineNum">    6102 </span>            :       return 1;
<span class="lineNum">    6103 </span>            :   return 0;
<span class="lineNum">    6104 </span>            : }
<span class="lineNum">    6105 </span>            : 
<span class="lineNum">    6106 </span>            : /* Give an error message saying we failed to find a reload for INSN,
<a name="6107"><span class="lineNum">    6107 </span>            :    and clear out reload R.  */</a>
<span class="lineNum">    6108 </span>            : static void
<span class="lineNum">    6109 </span><span class="lineNoCov">          0 : failed_reload (rtx_insn *insn, int r)</span>
<span class="lineNum">    6110 </span>            : {
<span class="lineNum">    6111 </span><span class="lineNoCov">          0 :   if (asm_noperands (PATTERN (insn)) &lt; 0)</span>
<span class="lineNum">    6112 </span>            :     /* It's the compiler's fault.  */
<span class="lineNum">    6113 </span><span class="lineNoCov">          0 :     fatal_insn (&quot;could not find a spill register&quot;, insn);</span>
<span class="lineNum">    6114 </span>            : 
<span class="lineNum">    6115 </span>            :   /* It's the user's fault; the operand's mode and constraint
<span class="lineNum">    6116 </span>            :      don't match.  Disable this reload so we don't crash in final.  */
<span class="lineNum">    6117 </span><span class="lineNoCov">          0 :   error_for_asm (insn,</span>
<span class="lineNum">    6118 </span>            :                  &quot;%&lt;asm%&gt; operand constraint incompatible with operand size&quot;);
<span class="lineNum">    6119 </span><span class="lineNoCov">          0 :   rld[r].in = 0;</span>
<span class="lineNum">    6120 </span><span class="lineNoCov">          0 :   rld[r].out = 0;</span>
<span class="lineNum">    6121 </span><span class="lineNoCov">          0 :   rld[r].reg_rtx = 0;</span>
<span class="lineNum">    6122 </span><span class="lineNoCov">          0 :   rld[r].optional = 1;</span>
<span class="lineNum">    6123 </span><span class="lineNoCov">          0 :   rld[r].secondary_p = 1;</span>
<span class="lineNum">    6124 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6125 </span>            : 
<span class="lineNum">    6126 </span>            : /* I is the index in SPILL_REG_RTX of the reload register we are to allocate
<span class="lineNum">    6127 </span>            :    for reload R.  If it's valid, get an rtx for it.  Return nonzero if
<a name="6128"><span class="lineNum">    6128 </span>            :    successful.  */</a>
<span class="lineNum">    6129 </span>            : static int
<span class="lineNum">    6130 </span><span class="lineNoCov">          0 : set_reload_reg (int i, int r)</span>
<span class="lineNum">    6131 </span>            : {
<span class="lineNum">    6132 </span><span class="lineNoCov">          0 :   int regno;</span>
<span class="lineNum">    6133 </span><span class="lineNoCov">          0 :   rtx reg = spill_reg_rtx[i];</span>
<span class="lineNum">    6134 </span>            : 
<span class="lineNum">    6135 </span><span class="lineNoCov">          0 :   if (reg == 0 || GET_MODE (reg) != rld[r].mode)</span>
<span class="lineNum">    6136 </span><span class="lineNoCov">          0 :     spill_reg_rtx[i] = reg</span>
<span class="lineNum">    6137 </span><span class="lineNoCov">          0 :       = gen_rtx_REG (rld[r].mode, spill_regs[i]);</span>
<span class="lineNum">    6138 </span>            : 
<span class="lineNum">    6139 </span><span class="lineNoCov">          0 :   regno = true_regnum (reg);</span>
<span class="lineNum">    6140 </span>            : 
<span class="lineNum">    6141 </span>            :   /* Detect when the reload reg can't hold the reload mode.
<span class="lineNum">    6142 </span>            :      This used to be one `if', but Sequent compiler can't handle that.  */
<span class="lineNum">    6143 </span><span class="lineNoCov">          0 :   if (targetm.hard_regno_mode_ok (regno, rld[r].mode))</span>
<span class="lineNum">    6144 </span>            :     {
<span class="lineNum">    6145 </span><span class="lineNoCov">          0 :       machine_mode test_mode = VOIDmode;</span>
<span class="lineNum">    6146 </span><span class="lineNoCov">          0 :       if (rld[r].in)</span>
<span class="lineNum">    6147 </span><span class="lineNoCov">          0 :         test_mode = GET_MODE (rld[r].in);</span>
<span class="lineNum">    6148 </span>            :       /* If rld[r].in has VOIDmode, it means we will load it
<span class="lineNum">    6149 </span>            :          in whatever mode the reload reg has: to wit, rld[r].mode.
<span class="lineNum">    6150 </span>            :          We have already tested that for validity.  */
<span class="lineNum">    6151 </span>            :       /* Aside from that, we need to test that the expressions
<span class="lineNum">    6152 </span>            :          to reload from or into have modes which are valid for this
<span class="lineNum">    6153 </span>            :          reload register.  Otherwise the reload insns would be invalid.  */
<span class="lineNum">    6154 </span><span class="lineNoCov">          0 :       if (! (rld[r].in != 0 &amp;&amp; test_mode != VOIDmode</span>
<span class="lineNum">    6155 </span><span class="lineNoCov">          0 :              &amp;&amp; !targetm.hard_regno_mode_ok (regno, test_mode)))</span>
<span class="lineNum">    6156 </span><span class="lineNoCov">          0 :         if (! (rld[r].out != 0</span>
<span class="lineNum">    6157 </span><span class="lineNoCov">          0 :                &amp;&amp; !targetm.hard_regno_mode_ok (regno, GET_MODE (rld[r].out))))</span>
<span class="lineNum">    6158 </span>            :           {
<span class="lineNum">    6159 </span>            :             /* The reg is OK.  */
<span class="lineNum">    6160 </span><span class="lineNoCov">          0 :             last_spill_reg = i;</span>
<span class="lineNum">    6161 </span>            : 
<span class="lineNum">    6162 </span>            :             /* Mark as in use for this insn the reload regs we use
<span class="lineNum">    6163 </span>            :                for this.  */
<span class="lineNum">    6164 </span><span class="lineNoCov">          0 :             mark_reload_reg_in_use (spill_regs[i], rld[r].opnum,</span>
<span class="lineNum">    6165 </span>            :                                     rld[r].when_needed, rld[r].mode);
<span class="lineNum">    6166 </span>            : 
<span class="lineNum">    6167 </span><span class="lineNoCov">          0 :             rld[r].reg_rtx = reg;</span>
<span class="lineNum">    6168 </span><span class="lineNoCov">          0 :             reload_spill_index[r] = spill_regs[i];</span>
<span class="lineNum">    6169 </span><span class="lineNoCov">          0 :             return 1;</span>
<span class="lineNum">    6170 </span>            :           }
<span class="lineNum">    6171 </span>            :     }
<span class="lineNum">    6172 </span>            :   return 0;
<span class="lineNum">    6173 </span>            : }
<span class="lineNum">    6174 </span>            : 
<span class="lineNum">    6175 </span>            : /* Find a spill register to use as a reload register for reload R.
<span class="lineNum">    6176 </span>            :    LAST_RELOAD is nonzero if this is the last reload for the insn being
<span class="lineNum">    6177 </span>            :    processed.
<span class="lineNum">    6178 </span>            : 
<span class="lineNum">    6179 </span>            :    Set rld[R].reg_rtx to the register allocated.
<span class="lineNum">    6180 </span>            : 
<span class="lineNum">    6181 </span>            :    We return 1 if successful, or 0 if we couldn't find a spill reg and
<span class="lineNum">    6182 </span>            :    we didn't change anything.  */
<a name="6183"><span class="lineNum">    6183 </span>            : </a>
<span class="lineNum">    6184 </span>            : static int
<span class="lineNum">    6185 </span><span class="lineNoCov">          0 : allocate_reload_reg (struct insn_chain *chain ATTRIBUTE_UNUSED, int r,</span>
<span class="lineNum">    6186 </span>            :                      int last_reload)
<span class="lineNum">    6187 </span>            : {
<span class="lineNum">    6188 </span><span class="lineNoCov">          0 :   int i, pass, count;</span>
<span class="lineNum">    6189 </span>            : 
<span class="lineNum">    6190 </span>            :   /* If we put this reload ahead, thinking it is a group,
<span class="lineNum">    6191 </span>            :      then insist on finding a group.  Otherwise we can grab a
<span class="lineNum">    6192 </span>            :      reg that some other reload needs.
<span class="lineNum">    6193 </span>            :      (That can happen when we have a 68000 DATA_OR_FP_REG
<span class="lineNum">    6194 </span>            :      which is a group of data regs or one fp reg.)
<span class="lineNum">    6195 </span>            :      We need not be so restrictive if there are no more reloads
<span class="lineNum">    6196 </span>            :      for this insn.
<span class="lineNum">    6197 </span>            : 
<span class="lineNum">    6198 </span>            :      ??? Really it would be nicer to have smarter handling
<span class="lineNum">    6199 </span>            :      for that kind of reg class, where a problem like this is normal.
<span class="lineNum">    6200 </span>            :      Perhaps those classes should be avoided for reloading
<span class="lineNum">    6201 </span>            :      by use of more alternatives.  */
<span class="lineNum">    6202 </span>            : 
<span class="lineNum">    6203 </span><span class="lineNoCov">          0 :   int force_group = rld[r].nregs &gt; 1 &amp;&amp; ! last_reload;</span>
<span class="lineNum">    6204 </span>            : 
<span class="lineNum">    6205 </span>            :   /* If we want a single register and haven't yet found one,
<span class="lineNum">    6206 </span>            :      take any reg in the right class and not in use.
<span class="lineNum">    6207 </span>            :      If we want a consecutive group, here is where we look for it.
<span class="lineNum">    6208 </span>            : 
<span class="lineNum">    6209 </span>            :      We use three passes so we can first look for reload regs to
<span class="lineNum">    6210 </span>            :      reuse, which are already in use for other reloads in this insn,
<span class="lineNum">    6211 </span>            :      and only then use additional registers which are not &quot;bad&quot;, then
<span class="lineNum">    6212 </span>            :      finally any register.
<span class="lineNum">    6213 </span>            : 
<span class="lineNum">    6214 </span>            :      I think that maximizing reuse is needed to make sure we don't
<span class="lineNum">    6215 </span>            :      run out of reload regs.  Suppose we have three reloads, and
<span class="lineNum">    6216 </span>            :      reloads A and B can share regs.  These need two regs.
<span class="lineNum">    6217 </span>            :      Suppose A and B are given different regs.
<span class="lineNum">    6218 </span>            :      That leaves none for C.  */
<span class="lineNum">    6219 </span><span class="lineNoCov">          0 :   for (pass = 0; pass &lt; 3; pass++)</span>
<span class="lineNum">    6220 </span>            :     {
<span class="lineNum">    6221 </span>            :       /* I is the index in spill_regs.
<span class="lineNum">    6222 </span>            :          We advance it round-robin between insns to use all spill regs
<span class="lineNum">    6223 </span>            :          equally, so that inherited reloads have a chance
<span class="lineNum">    6224 </span>            :          of leapfrogging each other.  */
<span class="lineNum">    6225 </span>            : 
<span class="lineNum">    6226 </span><span class="lineNoCov">          0 :       i = last_spill_reg;</span>
<span class="lineNum">    6227 </span>            : 
<span class="lineNum">    6228 </span><span class="lineNoCov">          0 :       for (count = 0; count &lt; n_spills; count++)</span>
<span class="lineNum">    6229 </span>            :         {
<span class="lineNum">    6230 </span><span class="lineNoCov">          0 :           int rclass = (int) rld[r].rclass;</span>
<span class="lineNum">    6231 </span><span class="lineNoCov">          0 :           int regnum;</span>
<span class="lineNum">    6232 </span>            : 
<span class="lineNum">    6233 </span><span class="lineNoCov">          0 :           i++;</span>
<span class="lineNum">    6234 </span><span class="lineNoCov">          0 :           if (i &gt;= n_spills)</span>
<span class="lineNum">    6235 </span><span class="lineNoCov">          0 :             i -= n_spills;</span>
<span class="lineNum">    6236 </span><span class="lineNoCov">          0 :           regnum = spill_regs[i];</span>
<span class="lineNum">    6237 </span>            : 
<span class="lineNum">    6238 </span><span class="lineNoCov">          0 :           if ((reload_reg_free_p (regnum, rld[r].opnum,</span>
<span class="lineNum">    6239 </span>            :                                   rld[r].when_needed)
<span class="lineNum">    6240 </span><span class="lineNoCov">          0 :                || (rld[r].in</span>
<span class="lineNum">    6241 </span>            :                    /* We check reload_reg_used to make sure we
<span class="lineNum">    6242 </span>            :                       don't clobber the return register.  */
<span class="lineNum">    6243 </span><span class="lineNoCov">          0 :                    &amp;&amp; ! TEST_HARD_REG_BIT (reload_reg_used, regnum)</span>
<span class="lineNum">    6244 </span><span class="lineNoCov">          0 :                    &amp;&amp; free_for_value_p (regnum, rld[r].mode, rld[r].opnum,</span>
<span class="lineNum">    6245 </span>            :                                         rld[r].when_needed, rld[r].in,
<span class="lineNum">    6246 </span>            :                                         rld[r].out, r, 1)))
<span class="lineNum">    6247 </span><span class="lineNoCov">          0 :               &amp;&amp; TEST_HARD_REG_BIT (reg_class_contents[rclass], regnum)</span>
<span class="lineNum">    6248 </span><span class="lineNoCov">          0 :               &amp;&amp; targetm.hard_regno_mode_ok (regnum, rld[r].mode)</span>
<span class="lineNum">    6249 </span>            :               /* Look first for regs to share, then for unshared.  But
<span class="lineNum">    6250 </span>            :                  don't share regs used for inherited reloads; they are
<span class="lineNum">    6251 </span>            :                  the ones we want to preserve.  */
<span class="lineNum">    6252 </span><span class="lineNoCov">          0 :               &amp;&amp; (pass</span>
<span class="lineNum">    6253 </span><span class="lineNoCov">          0 :                   || (TEST_HARD_REG_BIT (reload_reg_used_at_all,</span>
<span class="lineNum">    6254 </span>            :                                          regnum)
<span class="lineNum">    6255 </span><span class="lineNoCov">          0 :                       &amp;&amp; ! TEST_HARD_REG_BIT (reload_reg_used_for_inherit,</span>
<span class="lineNum">    6256 </span>            :                                               regnum))))
<span class="lineNum">    6257 </span>            :             {
<span class="lineNum">    6258 </span><span class="lineNoCov">          0 :               int nr = hard_regno_nregs (regnum, rld[r].mode);</span>
<span class="lineNum">    6259 </span>            : 
<span class="lineNum">    6260 </span>            :               /* During the second pass we want to avoid reload registers
<span class="lineNum">    6261 </span>            :                  which are &quot;bad&quot; for this reload.  */
<span class="lineNum">    6262 </span><span class="lineNoCov">          0 :               if (pass == 1</span>
<span class="lineNum">    6263 </span><span class="lineNoCov">          0 :                   &amp;&amp; ira_bad_reload_regno (regnum, rld[r].in, rld[r].out))</span>
<span class="lineNum">    6264 </span>            :                 continue;
<span class="lineNum">    6265 </span>            : 
<span class="lineNum">    6266 </span>            :               /* Avoid the problem where spilling a GENERAL_OR_FP_REG
<span class="lineNum">    6267 </span>            :                  (on 68000) got us two FP regs.  If NR is 1,
<span class="lineNum">    6268 </span>            :                  we would reject both of them.  */
<span class="lineNum">    6269 </span><span class="lineNoCov">          0 :               if (force_group)</span>
<span class="lineNum">    6270 </span><span class="lineNoCov">          0 :                 nr = rld[r].nregs;</span>
<span class="lineNum">    6271 </span>            :               /* If we need only one reg, we have already won.  */
<span class="lineNum">    6272 </span><span class="lineNoCov">          0 :               if (nr == 1)</span>
<span class="lineNum">    6273 </span>            :                 {
<span class="lineNum">    6274 </span>            :                   /* But reject a single reg if we demand a group.  */
<span class="lineNum">    6275 </span><span class="lineNoCov">          0 :                   if (force_group)</span>
<span class="lineNum">    6276 </span>            :                     continue;
<span class="lineNum">    6277 </span>            :                   break;
<span class="lineNum">    6278 </span>            :                 }
<span class="lineNum">    6279 </span>            :               /* Otherwise check that as many consecutive regs as we need
<span class="lineNum">    6280 </span>            :                  are available here.  */
<span class="lineNum">    6281 </span><span class="lineNoCov">          0 :               while (nr &gt; 1)</span>
<span class="lineNum">    6282 </span>            :                 {
<span class="lineNum">    6283 </span><span class="lineNoCov">          0 :                   int regno = regnum + nr - 1;</span>
<span class="lineNum">    6284 </span><span class="lineNoCov">          0 :                   if (!(TEST_HARD_REG_BIT (reg_class_contents[rclass], regno)</span>
<span class="lineNum">    6285 </span><span class="lineNoCov">          0 :                         &amp;&amp; spill_reg_order[regno] &gt;= 0</span>
<span class="lineNum">    6286 </span><span class="lineNoCov">          0 :                         &amp;&amp; reload_reg_free_p (regno, rld[r].opnum,</span>
<span class="lineNum">    6287 </span>            :                                               rld[r].when_needed)))
<span class="lineNum">    6288 </span>            :                     break;
<span class="lineNum">    6289 </span><span class="lineNoCov">          0 :                   nr--;</span>
<span class="lineNum">    6290 </span>            :                 }
<span class="lineNum">    6291 </span><span class="lineNoCov">          0 :               if (nr == 1)</span>
<span class="lineNum">    6292 </span>            :                 break;
<span class="lineNum">    6293 </span>            :             }
<span class="lineNum">    6294 </span>            :         }
<span class="lineNum">    6295 </span>            : 
<span class="lineNum">    6296 </span>            :       /* If we found something on the current pass, omit later passes.  */
<span class="lineNum">    6297 </span><span class="lineNoCov">          0 :       if (count &lt; n_spills)</span>
<span class="lineNum">    6298 </span>            :         break;
<span class="lineNum">    6299 </span>            :     }
<span class="lineNum">    6300 </span>            : 
<span class="lineNum">    6301 </span>            :   /* We should have found a spill register by now.  */
<span class="lineNum">    6302 </span><span class="lineNoCov">          0 :   if (count &gt;= n_spills)</span>
<span class="lineNum">    6303 </span>            :     return 0;
<span class="lineNum">    6304 </span>            : 
<span class="lineNum">    6305 </span>            :   /* I is the index in SPILL_REG_RTX of the reload register we are to
<span class="lineNum">    6306 </span>            :      allocate.  Get an rtx for it and find its register number.  */
<span class="lineNum">    6307 </span>            : 
<span class="lineNum">    6308 </span><span class="lineNoCov">          0 :   return set_reload_reg (i, r);</span>
<span class="lineNum">    6309 </span>            : }
<span class="lineNum">    6310 </span>            : 
<span class="lineNum">    6311 </span>            : /* Initialize all the tables needed to allocate reload registers.
<span class="lineNum">    6312 </span>            :    CHAIN is the insn currently being processed; SAVE_RELOAD_REG_RTX
<span class="lineNum">    6313 </span>            :    is the array we use to restore the reg_rtx field for every reload.  */
<a name="6314"><span class="lineNum">    6314 </span>            : </a>
<span class="lineNum">    6315 </span>            : static void
<span class="lineNum">    6316 </span><span class="lineNoCov">          0 : choose_reload_regs_init (struct insn_chain *chain, rtx *save_reload_reg_rtx)</span>
<span class="lineNum">    6317 </span>            : {
<span class="lineNum">    6318 </span><span class="lineNoCov">          0 :   int i;</span>
<span class="lineNum">    6319 </span>            : 
<span class="lineNum">    6320 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; n_reloads; i++)</span>
<span class="lineNum">    6321 </span><span class="lineNoCov">          0 :     rld[i].reg_rtx = save_reload_reg_rtx[i];</span>
<span class="lineNum">    6322 </span>            : 
<span class="lineNum">    6323 </span><span class="lineNoCov">          0 :   memset (reload_inherited, 0, MAX_RELOADS);</span>
<span class="lineNum">    6324 </span><span class="lineNoCov">          0 :   memset (reload_inheritance_insn, 0, MAX_RELOADS * sizeof (rtx));</span>
<span class="lineNum">    6325 </span><span class="lineNoCov">          0 :   memset (reload_override_in, 0, MAX_RELOADS * sizeof (rtx));</span>
<span class="lineNum">    6326 </span>            : 
<span class="lineNum">    6327 </span><span class="lineNoCov">          0 :   CLEAR_HARD_REG_SET (reload_reg_used);</span>
<span class="lineNum">    6328 </span><span class="lineNoCov">          0 :   CLEAR_HARD_REG_SET (reload_reg_used_at_all);</span>
<span class="lineNum">    6329 </span><span class="lineNoCov">          0 :   CLEAR_HARD_REG_SET (reload_reg_used_in_op_addr);</span>
<span class="lineNum">    6330 </span><span class="lineNoCov">          0 :   CLEAR_HARD_REG_SET (reload_reg_used_in_op_addr_reload);</span>
<span class="lineNum">    6331 </span><span class="lineNoCov">          0 :   CLEAR_HARD_REG_SET (reload_reg_used_in_insn);</span>
<span class="lineNum">    6332 </span><span class="lineNoCov">          0 :   CLEAR_HARD_REG_SET (reload_reg_used_in_other_addr);</span>
<span class="lineNum">    6333 </span>            : 
<span class="lineNum">    6334 </span><span class="lineNoCov">          0 :   CLEAR_HARD_REG_SET (reg_used_in_insn);</span>
<span class="lineNum">    6335 </span><span class="lineNoCov">          0 :   {</span>
<span class="lineNum">    6336 </span><span class="lineNoCov">          0 :     HARD_REG_SET tmp;</span>
<span class="lineNum">    6337 </span><span class="lineNoCov">          0 :     REG_SET_TO_HARD_REG_SET (tmp, &amp;chain-&gt;live_throughout);</span>
<span class="lineNum">    6338 </span><span class="lineNoCov">          0 :     IOR_HARD_REG_SET (reg_used_in_insn, tmp);</span>
<span class="lineNum">    6339 </span><span class="lineNoCov">          0 :     REG_SET_TO_HARD_REG_SET (tmp, &amp;chain-&gt;dead_or_set);</span>
<span class="lineNum">    6340 </span><span class="lineNoCov">          0 :     IOR_HARD_REG_SET (reg_used_in_insn, tmp);</span>
<span class="lineNum">    6341 </span><span class="lineNoCov">          0 :     compute_use_by_pseudos (&amp;reg_used_in_insn, &amp;chain-&gt;live_throughout);</span>
<span class="lineNum">    6342 </span><span class="lineNoCov">          0 :     compute_use_by_pseudos (&amp;reg_used_in_insn, &amp;chain-&gt;dead_or_set);</span>
<span class="lineNum">    6343 </span>            :   }
<span class="lineNum">    6344 </span>            : 
<span class="lineNum">    6345 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; reload_n_operands; i++)</span>
<span class="lineNum">    6346 </span>            :     {
<span class="lineNum">    6347 </span><span class="lineNoCov">          0 :       CLEAR_HARD_REG_SET (reload_reg_used_in_output[i]);</span>
<span class="lineNum">    6348 </span><span class="lineNoCov">          0 :       CLEAR_HARD_REG_SET (reload_reg_used_in_input[i]);</span>
<span class="lineNum">    6349 </span><span class="lineNoCov">          0 :       CLEAR_HARD_REG_SET (reload_reg_used_in_input_addr[i]);</span>
<span class="lineNum">    6350 </span><span class="lineNoCov">          0 :       CLEAR_HARD_REG_SET (reload_reg_used_in_inpaddr_addr[i]);</span>
<span class="lineNum">    6351 </span><span class="lineNoCov">          0 :       CLEAR_HARD_REG_SET (reload_reg_used_in_output_addr[i]);</span>
<span class="lineNum">    6352 </span><span class="lineNoCov">          0 :       CLEAR_HARD_REG_SET (reload_reg_used_in_outaddr_addr[i]);</span>
<span class="lineNum">    6353 </span>            :     }
<span class="lineNum">    6354 </span>            : 
<span class="lineNum">    6355 </span><span class="lineNoCov">          0 :   COMPL_HARD_REG_SET (reload_reg_unavailable, chain-&gt;used_spill_regs);</span>
<span class="lineNum">    6356 </span>            : 
<span class="lineNum">    6357 </span><span class="lineNoCov">          0 :   CLEAR_HARD_REG_SET (reload_reg_used_for_inherit);</span>
<span class="lineNum">    6358 </span>            : 
<span class="lineNum">    6359 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; n_reloads; i++)</span>
<span class="lineNum">    6360 </span>            :     /* If we have already decided to use a certain register,
<span class="lineNum">    6361 </span>            :        don't use it in another way.  */
<span class="lineNum">    6362 </span><span class="lineNoCov">          0 :     if (rld[i].reg_rtx)</span>
<span class="lineNum">    6363 </span><span class="lineNoCov">          0 :       mark_reload_reg_in_use (REGNO (rld[i].reg_rtx), rld[i].opnum,</span>
<span class="lineNum">    6364 </span>            :                               rld[i].when_needed, rld[i].mode);
<span class="lineNum">    6365 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    6366 </span>            : 
<span class="lineNum">    6367 </span>            : /* If X is not a subreg, return it unmodified.  If it is a subreg,
<span class="lineNum">    6368 </span>            :    look up whether we made a replacement for the SUBREG_REG.  Return
<span class="lineNum">    6369 </span>            :    either the replacement or the SUBREG_REG.  */
<a name="6370"><span class="lineNum">    6370 </span>            : </a>
<span class="lineNum">    6371 </span>            : static rtx
<span class="lineNum">    6372 </span><span class="lineNoCov">          0 : replaced_subreg (rtx x)</span>
<span class="lineNum">    6373 </span>            : {
<span class="lineNum">    6374 </span><span class="lineNoCov">          0 :   if (GET_CODE (x) == SUBREG)</span>
<span class="lineNum">    6375 </span><span class="lineNoCov">          0 :     return find_replacement (&amp;SUBREG_REG (x));</span>
<span class="lineNum">    6376 </span>            :   return x;
<span class="lineNum">    6377 </span>            : }
<span class="lineNum">    6378 </span>            : 
<span class="lineNum">    6379 </span>            : /* Compute the offset to pass to subreg_regno_offset, for a pseudo of
<span class="lineNum">    6380 </span>            :    mode OUTERMODE that is available in a hard reg of mode INNERMODE.
<span class="lineNum">    6381 </span>            :    SUBREG is non-NULL if the pseudo is a subreg whose reg is a pseudo,
<span class="lineNum">    6382 </span>            :    otherwise it is NULL.  */
<a name="6383"><span class="lineNum">    6383 </span>            : </a>
<span class="lineNum">    6384 </span>            : static poly_int64
<span class="lineNum">    6385 </span><span class="lineNoCov">          0 : compute_reload_subreg_offset (machine_mode outermode,</span>
<span class="lineNum">    6386 </span>            :                               rtx subreg,
<span class="lineNum">    6387 </span>            :                               machine_mode innermode)
<span class="lineNum">    6388 </span>            : {
<span class="lineNum">    6389 </span><span class="lineNoCov">          0 :   poly_int64 outer_offset;</span>
<span class="lineNum">    6390 </span><span class="lineNoCov">          0 :   machine_mode middlemode;</span>
<span class="lineNum">    6391 </span>            : 
<span class="lineNum">    6392 </span><span class="lineNoCov">          0 :   if (!subreg)</span>
<span class="lineNum">    6393 </span><span class="lineNoCov">          0 :     return subreg_lowpart_offset (outermode, innermode);</span>
<span class="lineNum">    6394 </span>            : 
<span class="lineNum">    6395 </span><span class="lineNoCov">          0 :   outer_offset = SUBREG_BYTE (subreg);</span>
<span class="lineNum">    6396 </span><span class="lineNoCov">          0 :   middlemode = GET_MODE (SUBREG_REG (subreg));</span>
<span class="lineNum">    6397 </span>            : 
<span class="lineNum">    6398 </span>            :   /* If SUBREG is paradoxical then return the normal lowpart offset
<span class="lineNum">    6399 </span>            :      for OUTERMODE and INNERMODE.  Our caller has already checked
<span class="lineNum">    6400 </span>            :      that OUTERMODE fits in INNERMODE.  */
<span class="lineNum">    6401 </span><span class="lineNoCov">          0 :   if (paradoxical_subreg_p (outermode, middlemode))</span>
<span class="lineNum">    6402 </span><span class="lineNoCov">          0 :     return subreg_lowpart_offset (outermode, innermode);</span>
<span class="lineNum">    6403 </span>            : 
<span class="lineNum">    6404 </span>            :   /* SUBREG is normal, but may not be lowpart; return OUTER_OFFSET
<span class="lineNum">    6405 </span>            :      plus the normal lowpart offset for MIDDLEMODE and INNERMODE.  */
<span class="lineNum">    6406 </span><span class="lineNoCov">          0 :   return outer_offset + subreg_lowpart_offset (middlemode, innermode);</span>
<span class="lineNum">    6407 </span>            : }
<span class="lineNum">    6408 </span>            : 
<span class="lineNum">    6409 </span>            : /* Assign hard reg targets for the pseudo-registers we must reload
<span class="lineNum">    6410 </span>            :    into hard regs for this insn.
<span class="lineNum">    6411 </span>            :    Also output the instructions to copy them in and out of the hard regs.
<span class="lineNum">    6412 </span>            : 
<span class="lineNum">    6413 </span>            :    For machines with register classes, we are responsible for
<span class="lineNum">    6414 </span>            :    finding a reload reg in the proper class.  */
<a name="6415"><span class="lineNum">    6415 </span>            : </a>
<span class="lineNum">    6416 </span>            : static void
<span class="lineNum">    6417 </span><span class="lineNoCov">          0 : choose_reload_regs (struct insn_chain *chain)</span>
<span class="lineNum">    6418 </span>            : {
<span class="lineNum">    6419 </span><span class="lineNoCov">          0 :   rtx_insn *insn = chain-&gt;insn;</span>
<span class="lineNum">    6420 </span><span class="lineNoCov">          0 :   int i, j;</span>
<span class="lineNum">    6421 </span><span class="lineNoCov">          0 :   unsigned int max_group_size = 1;</span>
<span class="lineNum">    6422 </span><span class="lineNoCov">          0 :   enum reg_class group_class = NO_REGS;</span>
<span class="lineNum">    6423 </span><span class="lineNoCov">          0 :   int pass, win, inheritance;</span>
<span class="lineNum">    6424 </span>            : 
<span class="lineNum">    6425 </span><span class="lineNoCov">          0 :   rtx save_reload_reg_rtx[MAX_RELOADS];</span>
<span class="lineNum">    6426 </span>            : 
<span class="lineNum">    6427 </span>            :   /* In order to be certain of getting the registers we need,
<span class="lineNum">    6428 </span>            :      we must sort the reloads into order of increasing register class.
<span class="lineNum">    6429 </span>            :      Then our grabbing of reload registers will parallel the process
<span class="lineNum">    6430 </span>            :      that provided the reload registers.
<span class="lineNum">    6431 </span>            : 
<span class="lineNum">    6432 </span>            :      Also note whether any of the reloads wants a consecutive group of regs.
<span class="lineNum">    6433 </span>            :      If so, record the maximum size of the group desired and what
<span class="lineNum">    6434 </span>            :      register class contains all the groups needed by this insn.  */
<span class="lineNum">    6435 </span>            : 
<span class="lineNum">    6436 </span><span class="lineNoCov">          0 :   for (j = 0; j &lt; n_reloads; j++)</span>
<span class="lineNum">    6437 </span>            :     {
<span class="lineNum">    6438 </span><span class="lineNoCov">          0 :       reload_order[j] = j;</span>
<span class="lineNum">    6439 </span><span class="lineNoCov">          0 :       if (rld[j].reg_rtx != NULL_RTX)</span>
<span class="lineNum">    6440 </span>            :         {
<span class="lineNum">    6441 </span><span class="lineNoCov">          0 :           gcc_assert (REG_P (rld[j].reg_rtx)</span>
<span class="lineNum">    6442 </span>            :                       &amp;&amp; HARD_REGISTER_P (rld[j].reg_rtx));
<span class="lineNum">    6443 </span><span class="lineNoCov">          0 :           reload_spill_index[j] = REGNO (rld[j].reg_rtx);</span>
<span class="lineNum">    6444 </span>            :         }
<span class="lineNum">    6445 </span>            :       else
<span class="lineNum">    6446 </span><span class="lineNoCov">          0 :         reload_spill_index[j] = -1;</span>
<span class="lineNum">    6447 </span>            : 
<span class="lineNum">    6448 </span><span class="lineNoCov">          0 :       if (rld[j].nregs &gt; 1)</span>
<span class="lineNum">    6449 </span>            :         {
<span class="lineNum">    6450 </span><span class="lineNoCov">          0 :           max_group_size = MAX (rld[j].nregs, max_group_size);</span>
<span class="lineNum">    6451 </span><span class="lineNoCov">          0 :           group_class</span>
<span class="lineNum">    6452 </span><span class="lineNoCov">          0 :             = reg_class_superunion[(int) rld[j].rclass][(int) group_class];</span>
<span class="lineNum">    6453 </span>            :         }
<span class="lineNum">    6454 </span>            : 
<span class="lineNum">    6455 </span><span class="lineNoCov">          0 :       save_reload_reg_rtx[j] = rld[j].reg_rtx;</span>
<span class="lineNum">    6456 </span>            :     }
<span class="lineNum">    6457 </span>            : 
<span class="lineNum">    6458 </span><span class="lineNoCov">          0 :   if (n_reloads &gt; 1)</span>
<span class="lineNum">    6459 </span><span class="lineNoCov">          0 :     qsort (reload_order, n_reloads, sizeof (short), reload_reg_class_lower);</span>
<span class="lineNum">    6460 </span>            : 
<span class="lineNum">    6461 </span>            :   /* If -O, try first with inheritance, then turning it off.
<span class="lineNum">    6462 </span>            :      If not -O, don't do inheritance.
<span class="lineNum">    6463 </span>            :      Using inheritance when not optimizing leads to paradoxes
<span class="lineNum">    6464 </span>            :      with fp on the 68k: fp numbers (not NaNs) fail to be equal to themselves
<span class="lineNum">    6465 </span>            :      because one side of the comparison might be inherited.  */
<span class="lineNum">    6466 </span><span class="lineNoCov">          0 :   win = 0;</span>
<span class="lineNum">    6467 </span><span class="lineNoCov">          0 :   for (inheritance = optimize &gt; 0; inheritance &gt;= 0; inheritance--)</span>
<span class="lineNum">    6468 </span>            :     {
<span class="lineNum">    6469 </span><span class="lineNoCov">          0 :       choose_reload_regs_init (chain, save_reload_reg_rtx);</span>
<span class="lineNum">    6470 </span>            : 
<span class="lineNum">    6471 </span>            :       /* Process the reloads in order of preference just found.
<span class="lineNum">    6472 </span>            :          Beyond this point, subregs can be found in reload_reg_rtx.
<span class="lineNum">    6473 </span>            : 
<span class="lineNum">    6474 </span>            :          This used to look for an existing reloaded home for all of the
<span class="lineNum">    6475 </span>            :          reloads, and only then perform any new reloads.  But that could lose
<span class="lineNum">    6476 </span>            :          if the reloads were done out of reg-class order because a later
<span class="lineNum">    6477 </span>            :          reload with a looser constraint might have an old home in a register
<span class="lineNum">    6478 </span>            :          needed by an earlier reload with a tighter constraint.
<span class="lineNum">    6479 </span>            : 
<span class="lineNum">    6480 </span>            :          To solve this, we make two passes over the reloads, in the order
<span class="lineNum">    6481 </span>            :          described above.  In the first pass we try to inherit a reload
<span class="lineNum">    6482 </span>            :          from a previous insn.  If there is a later reload that needs a
<span class="lineNum">    6483 </span>            :          class that is a proper subset of the class being processed, we must
<span class="lineNum">    6484 </span>            :          also allocate a spill register during the first pass.
<span class="lineNum">    6485 </span>            : 
<span class="lineNum">    6486 </span>            :          Then make a second pass over the reloads to allocate any reloads
<span class="lineNum">    6487 </span>            :          that haven't been given registers yet.  */
<span class="lineNum">    6488 </span>            : 
<span class="lineNum">    6489 </span><span class="lineNoCov">          0 :       for (j = 0; j &lt; n_reloads; j++)</span>
<span class="lineNum">    6490 </span>            :         {
<span class="lineNum">    6491 </span><span class="lineNoCov">          0 :           int r = reload_order[j];</span>
<span class="lineNum">    6492 </span><span class="lineNoCov">          0 :           rtx search_equiv = NULL_RTX;</span>
<span class="lineNum">    6493 </span>            : 
<span class="lineNum">    6494 </span>            :           /* Ignore reloads that got marked inoperative.  */
<span class="lineNum">    6495 </span><span class="lineNoCov">          0 :           if (rld[r].out == 0 &amp;&amp; rld[r].in == 0</span>
<span class="lineNum">    6496 </span><span class="lineNoCov">          0 :               &amp;&amp; ! rld[r].secondary_p)</span>
<span class="lineNum">    6497 </span>            :             continue;
<span class="lineNum">    6498 </span>            : 
<span class="lineNum">    6499 </span>            :           /* If find_reloads chose to use reload_in or reload_out as a reload
<span class="lineNum">    6500 </span>            :              register, we don't need to chose one.  Otherwise, try even if it
<span class="lineNum">    6501 </span>            :              found one since we might save an insn if we find the value lying
<span class="lineNum">    6502 </span>            :              around.
<span class="lineNum">    6503 </span>            :              Try also when reload_in is a pseudo without a hard reg.  */
<span class="lineNum">    6504 </span><span class="lineNoCov">          0 :           if (rld[r].in != 0 &amp;&amp; rld[r].reg_rtx != 0</span>
<span class="lineNum">    6505 </span><span class="lineNoCov">          0 :               &amp;&amp; (rtx_equal_p (rld[r].in, rld[r].reg_rtx)</span>
<span class="lineNum">    6506 </span><span class="lineNoCov">          0 :                   || (rtx_equal_p (rld[r].out, rld[r].reg_rtx)</span>
<span class="lineNum">    6507 </span><span class="lineNoCov">          0 :                       &amp;&amp; !MEM_P (rld[r].in)</span>
<span class="lineNum">    6508 </span><span class="lineNoCov">          0 :                       &amp;&amp; true_regnum (rld[r].in) &lt; FIRST_PSEUDO_REGISTER)))</span>
<span class="lineNum">    6509 </span><span class="lineNoCov">          0 :             continue;</span>
<span class="lineNum">    6510 </span>            : 
<span class="lineNum">    6511 </span>            : #if 0 /* No longer needed for correct operation.
<span class="lineNum">    6512 </span>            :          It might give better code, or might not; worth an experiment?  */
<span class="lineNum">    6513 </span>            :           /* If this is an optional reload, we can't inherit from earlier insns
<span class="lineNum">    6514 </span>            :              until we are sure that any non-optional reloads have been allocated.
<span class="lineNum">    6515 </span>            :              The following code takes advantage of the fact that optional reloads
<span class="lineNum">    6516 </span>            :              are at the end of reload_order.  */
<span class="lineNum">    6517 </span>            :           if (rld[r].optional != 0)
<span class="lineNum">    6518 </span>            :             for (i = 0; i &lt; j; i++)
<span class="lineNum">    6519 </span>            :               if ((rld[reload_order[i]].out != 0
<span class="lineNum">    6520 </span>            :                    || rld[reload_order[i]].in != 0
<span class="lineNum">    6521 </span>            :                    || rld[reload_order[i]].secondary_p)
<span class="lineNum">    6522 </span>            :                   &amp;&amp; ! rld[reload_order[i]].optional
<span class="lineNum">    6523 </span>            :                   &amp;&amp; rld[reload_order[i]].reg_rtx == 0)
<span class="lineNum">    6524 </span>            :                 allocate_reload_reg (chain, reload_order[i], 0);
<span class="lineNum">    6525 </span>            : #endif
<span class="lineNum">    6526 </span>            : 
<span class="lineNum">    6527 </span>            :           /* First see if this pseudo is already available as reloaded
<span class="lineNum">    6528 </span>            :              for a previous insn.  We cannot try to inherit for reloads
<span class="lineNum">    6529 </span>            :              that are smaller than the maximum number of registers needed
<span class="lineNum">    6530 </span>            :              for groups unless the register we would allocate cannot be used
<span class="lineNum">    6531 </span>            :              for the groups.
<span class="lineNum">    6532 </span>            : 
<span class="lineNum">    6533 </span>            :              We could check here to see if this is a secondary reload for
<span class="lineNum">    6534 </span>            :              an object that is already in a register of the desired class.
<span class="lineNum">    6535 </span>            :              This would avoid the need for the secondary reload register.
<span class="lineNum">    6536 </span>            :              But this is complex because we can't easily determine what
<span class="lineNum">    6537 </span>            :              objects might want to be loaded via this reload.  So let a
<span class="lineNum">    6538 </span>            :              register be allocated here.  In `emit_reload_insns' we suppress
<span class="lineNum">    6539 </span>            :              one of the loads in the case described above.  */
<span class="lineNum">    6540 </span>            : 
<span class="lineNum">    6541 </span><span class="lineNoCov">          0 :           if (inheritance)</span>
<span class="lineNum">    6542 </span>            :             {
<span class="lineNum">    6543 </span><span class="lineNoCov">          0 :               poly_int64 byte = 0;</span>
<span class="lineNum">    6544 </span><span class="lineNoCov">          0 :               int regno = -1;</span>
<span class="lineNum">    6545 </span><span class="lineNoCov">          0 :               machine_mode mode = VOIDmode;</span>
<span class="lineNum">    6546 </span><span class="lineNoCov">          0 :               rtx subreg = NULL_RTX;</span>
<span class="lineNum">    6547 </span>            : 
<span class="lineNum">    6548 </span><span class="lineNoCov">          0 :               if (rld[r].in == 0)</span>
<span class="lineNum">    6549 </span>            :                 ;
<span class="lineNum">    6550 </span><span class="lineNoCov">          0 :               else if (REG_P (rld[r].in))</span>
<span class="lineNum">    6551 </span>            :                 {
<span class="lineNum">    6552 </span><span class="lineNoCov">          0 :                   regno = REGNO (rld[r].in);</span>
<span class="lineNum">    6553 </span><span class="lineNoCov">          0 :                   mode = GET_MODE (rld[r].in);</span>
<span class="lineNum">    6554 </span>            :                 }
<span class="lineNum">    6555 </span><span class="lineNoCov">          0 :               else if (REG_P (rld[r].in_reg))</span>
<span class="lineNum">    6556 </span>            :                 {
<span class="lineNum">    6557 </span><span class="lineNoCov">          0 :                   regno = REGNO (rld[r].in_reg);</span>
<span class="lineNum">    6558 </span><span class="lineNoCov">          0 :                   mode = GET_MODE (rld[r].in_reg);</span>
<span class="lineNum">    6559 </span>            :                 }
<span class="lineNum">    6560 </span><span class="lineNoCov">          0 :               else if (GET_CODE (rld[r].in_reg) == SUBREG</span>
<span class="lineNum">    6561 </span><span class="lineNoCov">          0 :                        &amp;&amp; REG_P (SUBREG_REG (rld[r].in_reg)))</span>
<span class="lineNum">    6562 </span>            :                 {
<span class="lineNum">    6563 </span><span class="lineNoCov">          0 :                   regno = REGNO (SUBREG_REG (rld[r].in_reg));</span>
<span class="lineNum">    6564 </span><span class="lineNoCov">          0 :                   if (regno &lt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    6565 </span><span class="lineNoCov">          0 :                     regno = subreg_regno (rld[r].in_reg);</span>
<span class="lineNum">    6566 </span>            :                   else
<span class="lineNum">    6567 </span>            :                     {
<span class="lineNum">    6568 </span><span class="lineNoCov">          0 :                       subreg = rld[r].in_reg;</span>
<span class="lineNum">    6569 </span><span class="lineNoCov">          0 :                       byte = SUBREG_BYTE (subreg);</span>
<span class="lineNum">    6570 </span>            :                     }
<span class="lineNum">    6571 </span><span class="lineNoCov">          0 :                   mode = GET_MODE (rld[r].in_reg);</span>
<span class="lineNum">    6572 </span>            :                 }
<span class="lineNum">    6573 </span>            : #if AUTO_INC_DEC
<span class="lineNum">    6574 </span>            :               else if (GET_RTX_CLASS (GET_CODE (rld[r].in_reg)) == RTX_AUTOINC
<span class="lineNum">    6575 </span>            :                        &amp;&amp; REG_P (XEXP (rld[r].in_reg, 0)))
<span class="lineNum">    6576 </span>            :                 {
<span class="lineNum">    6577 </span>            :                   regno = REGNO (XEXP (rld[r].in_reg, 0));
<span class="lineNum">    6578 </span>            :                   mode = GET_MODE (XEXP (rld[r].in_reg, 0));
<span class="lineNum">    6579 </span>            :                   rld[r].out = rld[r].in;
<span class="lineNum">    6580 </span>            :                 }
<span class="lineNum">    6581 </span>            : #endif
<span class="lineNum">    6582 </span>            : #if 0
<span class="lineNum">    6583 </span>            :               /* This won't work, since REGNO can be a pseudo reg number.
<span class="lineNum">    6584 </span>            :                  Also, it takes much more hair to keep track of all the things
<span class="lineNum">    6585 </span>            :                  that can invalidate an inherited reload of part of a pseudoreg.  */
<span class="lineNum">    6586 </span>            :               else if (GET_CODE (rld[r].in) == SUBREG
<span class="lineNum">    6587 </span>            :                        &amp;&amp; REG_P (SUBREG_REG (rld[r].in)))
<span class="lineNum">    6588 </span>            :                 regno = subreg_regno (rld[r].in);
<span class="lineNum">    6589 </span>            : #endif
<span class="lineNum">    6590 </span>            : 
<span class="lineNum">    6591 </span><span class="lineNoCov">          0 :               if (regno &gt;= 0</span>
<span class="lineNum">    6592 </span><span class="lineNoCov">          0 :                   &amp;&amp; reg_last_reload_reg[regno] != 0</span>
<span class="lineNum">    6593 </span><span class="lineNoCov">          0 :                   &amp;&amp; (known_ge</span>
<span class="lineNum">    6594 </span>            :                       (GET_MODE_SIZE (GET_MODE (reg_last_reload_reg[regno])),
<span class="lineNum">    6595 </span>            :                        GET_MODE_SIZE (mode) + byte))
<span class="lineNum">    6596 </span>            :                   /* Verify that the register it's in can be used in
<span class="lineNum">    6597 </span>            :                      mode MODE.  */
<span class="lineNum">    6598 </span><span class="lineNoCov">          0 :                   &amp;&amp; (REG_CAN_CHANGE_MODE_P</span>
<span class="lineNum">    6599 </span>            :                       (REGNO (reg_last_reload_reg[regno]),
<span class="lineNum">    6600 </span>            :                        GET_MODE (reg_last_reload_reg[regno]),
<span class="lineNum">    6601 </span>            :                        mode)))
<span class="lineNum">    6602 </span>            :                 {
<span class="lineNum">    6603 </span><span class="lineNoCov">          0 :                   enum reg_class rclass = rld[r].rclass, last_class;</span>
<span class="lineNum">    6604 </span><span class="lineNoCov">          0 :                   rtx last_reg = reg_last_reload_reg[regno];</span>
<span class="lineNum">    6605 </span>            : 
<span class="lineNum">    6606 </span><span class="lineNoCov">          0 :                   i = REGNO (last_reg);</span>
<span class="lineNum">    6607 </span><span class="lineNoCov">          0 :                   byte = compute_reload_subreg_offset (mode,</span>
<span class="lineNum">    6608 </span>            :                                                        subreg,
<span class="lineNum">    6609 </span><span class="lineNoCov">          0 :                                                        GET_MODE (last_reg));</span>
<span class="lineNum">    6610 </span><span class="lineNoCov">          0 :                   i += subreg_regno_offset (i, GET_MODE (last_reg), byte, mode);</span>
<span class="lineNum">    6611 </span><span class="lineNoCov">          0 :                   last_class = REGNO_REG_CLASS (i);</span>
<span class="lineNum">    6612 </span>            : 
<span class="lineNum">    6613 </span><span class="lineNoCov">          0 :                   if (reg_reloaded_contents[i] == regno</span>
<span class="lineNum">    6614 </span><span class="lineNoCov">          0 :                       &amp;&amp; TEST_HARD_REG_BIT (reg_reloaded_valid, i)</span>
<span class="lineNum">    6615 </span><span class="lineNoCov">          0 :                       &amp;&amp; targetm.hard_regno_mode_ok (i, rld[r].mode)</span>
<span class="lineNum">    6616 </span><span class="lineNoCov">          0 :                       &amp;&amp; (TEST_HARD_REG_BIT (reg_class_contents[(int) rclass], i)</span>
<span class="lineNum">    6617 </span>            :                           /* Even if we can't use this register as a reload
<span class="lineNum">    6618 </span>            :                              register, we might use it for reload_override_in,
<span class="lineNum">    6619 </span>            :                              if copying it to the desired class is cheap
<span class="lineNum">    6620 </span>            :                              enough.  */
<span class="lineNum">    6621 </span><span class="lineNoCov">          0 :                           || ((register_move_cost (mode, last_class, rclass)</span>
<span class="lineNum">    6622 </span><span class="lineNoCov">          0 :                                &lt; memory_move_cost (mode, rclass, true))</span>
<span class="lineNum">    6623 </span><span class="lineNoCov">          0 :                               &amp;&amp; (secondary_reload_class (1, rclass, mode,</span>
<span class="lineNum">    6624 </span>            :                                                           last_reg)
<span class="lineNum">    6625 </span>            :                                   == NO_REGS)
<span class="lineNum">    6626 </span><span class="lineNoCov">          0 :                               &amp;&amp; !(targetm.secondary_memory_needed</span>
<span class="lineNum">    6627 </span><span class="lineNoCov">          0 :                                    (mode, last_class, rclass))))</span>
<span class="lineNum">    6628 </span><span class="lineNoCov">          0 :                       &amp;&amp; (rld[r].nregs == max_group_size</span>
<span class="lineNum">    6629 </span><span class="lineNoCov">          0 :                           || ! TEST_HARD_REG_BIT (reg_class_contents[(int) group_class],</span>
<span class="lineNum">    6630 </span>            :                                                   i))
<span class="lineNum">    6631 </span><span class="lineNoCov">          0 :                       &amp;&amp; free_for_value_p (i, rld[r].mode, rld[r].opnum,</span>
<span class="lineNum">    6632 </span>            :                                            rld[r].when_needed, rld[r].in,
<span class="lineNum">    6633 </span>            :                                            const0_rtx, r, 1))
<span class="lineNum">    6634 </span>            :                     {
<span class="lineNum">    6635 </span>            :                       /* If a group is needed, verify that all the subsequent
<span class="lineNum">    6636 </span>            :                          registers still have their values intact.  */
<span class="lineNum">    6637 </span><span class="lineNoCov">          0 :                       int nr = hard_regno_nregs (i, rld[r].mode);</span>
<span class="lineNum">    6638 </span><span class="lineNoCov">          0 :                       int k;</span>
<span class="lineNum">    6639 </span>            : 
<span class="lineNum">    6640 </span><span class="lineNoCov">          0 :                       for (k = 1; k &lt; nr; k++)</span>
<span class="lineNum">    6641 </span><span class="lineNoCov">          0 :                         if (reg_reloaded_contents[i + k] != regno</span>
<span class="lineNum">    6642 </span><span class="lineNoCov">          0 :                             || ! TEST_HARD_REG_BIT (reg_reloaded_valid, i + k))</span>
<span class="lineNum">    6643 </span>            :                           break;
<span class="lineNum">    6644 </span>            : 
<span class="lineNum">    6645 </span><span class="lineNoCov">          0 :                       if (k == nr)</span>
<span class="lineNum">    6646 </span>            :                         {
<span class="lineNum">    6647 </span><span class="lineNoCov">          0 :                           int i1;</span>
<span class="lineNum">    6648 </span><span class="lineNoCov">          0 :                           int bad_for_class;</span>
<span class="lineNum">    6649 </span>            : 
<span class="lineNum">    6650 </span><span class="lineNoCov">          0 :                           last_reg = (GET_MODE (last_reg) == mode</span>
<span class="lineNum">    6651 </span><span class="lineNoCov">          0 :                                       ? last_reg : gen_rtx_REG (mode, i));</span>
<span class="lineNum">    6652 </span>            : 
<span class="lineNum">    6653 </span><span class="lineNoCov">          0 :                           bad_for_class = 0;</span>
<span class="lineNum">    6654 </span><span class="lineNoCov">          0 :                           for (k = 0; k &lt; nr; k++)</span>
<span class="lineNum">    6655 </span><span class="lineNoCov">          0 :                             bad_for_class |= ! TEST_HARD_REG_BIT (reg_class_contents[(int) rld[r].rclass],</span>
<span class="lineNum">    6656 </span>            :                                                                   i+k);
<span class="lineNum">    6657 </span>            : 
<span class="lineNum">    6658 </span>            :                           /* We found a register that contains the
<span class="lineNum">    6659 </span>            :                              value we need.  If this register is the
<span class="lineNum">    6660 </span>            :                              same as an `earlyclobber' operand of the
<span class="lineNum">    6661 </span>            :                              current insn, just mark it as a place to
<span class="lineNum">    6662 </span>            :                              reload from since we can't use it as the
<span class="lineNum">    6663 </span>            :                              reload register itself.  */
<span class="lineNum">    6664 </span>            : 
<span class="lineNum">    6665 </span><span class="lineNoCov">          0 :                           for (i1 = 0; i1 &lt; n_earlyclobbers; i1++)</span>
<span class="lineNum">    6666 </span><span class="lineNoCov">          0 :                             if (reg_overlap_mentioned_for_reload_p</span>
<span class="lineNum">    6667 </span><span class="lineNoCov">          0 :                                 (reg_last_reload_reg[regno],</span>
<span class="lineNum">    6668 </span>            :                                  reload_earlyclobbers[i1]))
<span class="lineNum">    6669 </span>            :                               break;
<span class="lineNum">    6670 </span>            : 
<span class="lineNum">    6671 </span><span class="lineNoCov">          0 :                           if (i1 != n_earlyclobbers</span>
<span class="lineNum">    6672 </span><span class="lineNoCov">          0 :                               || ! (free_for_value_p (i, rld[r].mode,</span>
<span class="lineNum">    6673 </span>            :                                                       rld[r].opnum,
<span class="lineNum">    6674 </span>            :                                                       rld[r].when_needed, rld[r].in,
<span class="lineNum">    6675 </span>            :                                                       rld[r].out, r, 1))
<span class="lineNum">    6676 </span>            :                               /* Don't use it if we'd clobber a pseudo reg.  */
<span class="lineNum">    6677 </span><span class="lineNoCov">          0 :                               || (TEST_HARD_REG_BIT (reg_used_in_insn, i)</span>
<span class="lineNum">    6678 </span><span class="lineNoCov">          0 :                                   &amp;&amp; rld[r].out</span>
<span class="lineNum">    6679 </span><span class="lineNoCov">          0 :                                   &amp;&amp; ! TEST_HARD_REG_BIT (reg_reloaded_dead, i))</span>
<span class="lineNum">    6680 </span>            :                               /* Don't clobber the frame pointer.  */
<span class="lineNum">    6681 </span><span class="lineNoCov">          0 :                               || (i == HARD_FRAME_POINTER_REGNUM</span>
<span class="lineNum">    6682 </span><span class="lineNoCov">          0 :                                   &amp;&amp; frame_pointer_needed</span>
<span class="lineNum">    6683 </span><span class="lineNoCov">          0 :                                   &amp;&amp; rld[r].out)</span>
<span class="lineNum">    6684 </span>            :                               /* Don't really use the inherited spill reg
<span class="lineNum">    6685 </span>            :                                  if we need it wider than we've got it.  */
<span class="lineNum">    6686 </span><span class="lineNoCov">          0 :                               || paradoxical_subreg_p (rld[r].mode, mode)</span>
<span class="lineNum">    6687 </span><span class="lineNoCov">          0 :                               || bad_for_class</span>
<span class="lineNum">    6688 </span>            : 
<span class="lineNum">    6689 </span>            :                               /* If find_reloads chose reload_out as reload
<span class="lineNum">    6690 </span>            :                                  register, stay with it - that leaves the
<span class="lineNum">    6691 </span>            :                                  inherited register for subsequent reloads.  */
<span class="lineNum">    6692 </span><span class="lineNoCov">          0 :                               || (rld[r].out &amp;&amp; rld[r].reg_rtx</span>
<span class="lineNum">    6693 </span><span class="lineNoCov">          0 :                                   &amp;&amp; rtx_equal_p (rld[r].out, rld[r].reg_rtx)))</span>
<span class="lineNum">    6694 </span>            :                             {
<span class="lineNum">    6695 </span><span class="lineNoCov">          0 :                               if (! rld[r].optional)</span>
<span class="lineNum">    6696 </span>            :                                 {
<span class="lineNum">    6697 </span><span class="lineNoCov">          0 :                                   reload_override_in[r] = last_reg;</span>
<span class="lineNum">    6698 </span><span class="lineNoCov">          0 :                                   reload_inheritance_insn[r]</span>
<span class="lineNum">    6699 </span><span class="lineNoCov">          0 :                                     = reg_reloaded_insn[i];</span>
<span class="lineNum">    6700 </span>            :                                 }
<span class="lineNum">    6701 </span>            :                             }
<span class="lineNum">    6702 </span>            :                           else
<span class="lineNum">    6703 </span>            :                             {
<span class="lineNum">    6704 </span><span class="lineNoCov">          0 :                               int k;</span>
<span class="lineNum">    6705 </span>            :                               /* We can use this as a reload reg.  */
<span class="lineNum">    6706 </span>            :                               /* Mark the register as in use for this part of
<span class="lineNum">    6707 </span>            :                                  the insn.  */
<span class="lineNum">    6708 </span><span class="lineNoCov">          0 :                               mark_reload_reg_in_use (i,</span>
<span class="lineNum">    6709 </span>            :                                                       rld[r].opnum,
<span class="lineNum">    6710 </span>            :                                                       rld[r].when_needed,
<span class="lineNum">    6711 </span>            :                                                       rld[r].mode);
<span class="lineNum">    6712 </span><span class="lineNoCov">          0 :                               rld[r].reg_rtx = last_reg;</span>
<span class="lineNum">    6713 </span><span class="lineNoCov">          0 :                               reload_inherited[r] = 1;</span>
<span class="lineNum">    6714 </span><span class="lineNoCov">          0 :                               reload_inheritance_insn[r]</span>
<span class="lineNum">    6715 </span><span class="lineNoCov">          0 :                                 = reg_reloaded_insn[i];</span>
<span class="lineNum">    6716 </span><span class="lineNoCov">          0 :                               reload_spill_index[r] = i;</span>
<span class="lineNum">    6717 </span><span class="lineNoCov">          0 :                               for (k = 0; k &lt; nr; k++)</span>
<span class="lineNum">    6718 </span><span class="lineNoCov">          0 :                                 SET_HARD_REG_BIT (reload_reg_used_for_inherit,</span>
<span class="lineNum">    6719 </span>            :                                                   i + k);
<span class="lineNum">    6720 </span>            :                             }
<span class="lineNum">    6721 </span>            :                         }
<span class="lineNum">    6722 </span>            :                     }
<span class="lineNum">    6723 </span>            :                 }
<span class="lineNum">    6724 </span>            :             }
<span class="lineNum">    6725 </span>            : 
<span class="lineNum">    6726 </span>            :           /* Here's another way to see if the value is already lying around.  */
<span class="lineNum">    6727 </span><span class="lineNoCov">          0 :           if (inheritance</span>
<span class="lineNum">    6728 </span><span class="lineNoCov">          0 :               &amp;&amp; rld[r].in != 0</span>
<span class="lineNum">    6729 </span><span class="lineNoCov">          0 :               &amp;&amp; ! reload_inherited[r]</span>
<span class="lineNum">    6730 </span><span class="lineNoCov">          0 :               &amp;&amp; rld[r].out == 0</span>
<span class="lineNum">    6731 </span><span class="lineNoCov">          0 :               &amp;&amp; (CONSTANT_P (rld[r].in)</span>
<span class="lineNum">    6732 </span><span class="lineNoCov">          0 :                   || GET_CODE (rld[r].in) == PLUS</span>
<span class="lineNum">    6733 </span><span class="lineNoCov">          0 :                   || REG_P (rld[r].in)</span>
<span class="lineNum">    6734 </span><span class="lineNoCov">          0 :                   || MEM_P (rld[r].in))</span>
<span class="lineNum">    6735 </span><span class="lineNoCov">          0 :               &amp;&amp; (rld[r].nregs == max_group_size</span>
<span class="lineNum">    6736 </span><span class="lineNoCov">          0 :                   || ! reg_classes_intersect_p (rld[r].rclass, group_class)))</span>
<span class="lineNum">    6737 </span><span class="lineNoCov">          0 :             search_equiv = rld[r].in;</span>
<span class="lineNum">    6738 </span>            : 
<span class="lineNum">    6739 </span><span class="lineNoCov">          0 :           if (search_equiv)</span>
<span class="lineNum">    6740 </span>            :             {
<span class="lineNum">    6741 </span><span class="lineNoCov">          0 :               rtx equiv</span>
<span class="lineNum">    6742 </span><span class="lineNoCov">          0 :                 = find_equiv_reg (search_equiv, insn, rld[r].rclass,</span>
<span class="lineNum">    6743 </span><span class="lineNoCov">          0 :                                   -1, NULL, 0, rld[r].mode);</span>
<span class="lineNum">    6744 </span><span class="lineNoCov">          0 :               int regno = 0;</span>
<span class="lineNum">    6745 </span>            : 
<span class="lineNum">    6746 </span><span class="lineNoCov">          0 :               if (equiv != 0)</span>
<span class="lineNum">    6747 </span>            :                 {
<span class="lineNum">    6748 </span><span class="lineNoCov">          0 :                   if (REG_P (equiv))</span>
<span class="lineNum">    6749 </span><span class="lineNoCov">          0 :                     regno = REGNO (equiv);</span>
<span class="lineNum">    6750 </span>            :                   else
<span class="lineNum">    6751 </span>            :                     {
<span class="lineNum">    6752 </span>            :                       /* This must be a SUBREG of a hard register.
<span class="lineNum">    6753 </span>            :                          Make a new REG since this might be used in an
<span class="lineNum">    6754 </span>            :                          address and not all machines support SUBREGs
<span class="lineNum">    6755 </span>            :                          there.  */
<span class="lineNum">    6756 </span><span class="lineNoCov">          0 :                       gcc_assert (GET_CODE (equiv) == SUBREG);</span>
<span class="lineNum">    6757 </span><span class="lineNoCov">          0 :                       regno = subreg_regno (equiv);</span>
<span class="lineNum">    6758 </span><span class="lineNoCov">          0 :                       equiv = gen_rtx_REG (rld[r].mode, regno);</span>
<span class="lineNum">    6759 </span>            :                       /* If we choose EQUIV as the reload register, but the
<span class="lineNum">    6760 </span>            :                          loop below decides to cancel the inheritance, we'll
<span class="lineNum">    6761 </span>            :                          end up reloading EQUIV in rld[r].mode, not the mode
<span class="lineNum">    6762 </span>            :                          it had originally.  That isn't safe when EQUIV isn't
<span class="lineNum">    6763 </span>            :                          available as a spill register since its value might
<span class="lineNum">    6764 </span>            :                          still be live at this point.  */
<span class="lineNum">    6765 </span><span class="lineNoCov">          0 :                       for (i = regno; i &lt; regno + (int) rld[r].nregs; i++)</span>
<span class="lineNum">    6766 </span><span class="lineNoCov">          0 :                         if (TEST_HARD_REG_BIT (reload_reg_unavailable, i))</span>
<span class="lineNum">    6767 </span><span class="lineNoCov">          0 :                           equiv = 0;</span>
<span class="lineNum">    6768 </span>            :                     }
<span class="lineNum">    6769 </span>            :                 }
<span class="lineNum">    6770 </span>            : 
<span class="lineNum">    6771 </span>            :               /* If we found a spill reg, reject it unless it is free
<span class="lineNum">    6772 </span>            :                  and of the desired class.  */
<span class="lineNum">    6773 </span><span class="lineNoCov">          0 :               if (equiv != 0)</span>
<span class="lineNum">    6774 </span>            :                 {
<span class="lineNum">    6775 </span><span class="lineNoCov">          0 :                   int regs_used = 0;</span>
<span class="lineNum">    6776 </span><span class="lineNoCov">          0 :                   int bad_for_class = 0;</span>
<span class="lineNum">    6777 </span><span class="lineNoCov">          0 :                   int max_regno = regno + rld[r].nregs;</span>
<span class="lineNum">    6778 </span>            : 
<span class="lineNum">    6779 </span><span class="lineNoCov">          0 :                   for (i = regno; i &lt; max_regno; i++)</span>
<span class="lineNum">    6780 </span>            :                     {
<span class="lineNum">    6781 </span><span class="lineNoCov">          0 :                       regs_used |= TEST_HARD_REG_BIT (reload_reg_used_at_all,</span>
<span class="lineNum">    6782 </span>            :                                                       i);
<span class="lineNum">    6783 </span><span class="lineNoCov">          0 :                       bad_for_class |= ! TEST_HARD_REG_BIT (reg_class_contents[(int) rld[r].rclass],</span>
<span class="lineNum">    6784 </span>            :                                                            i);
<span class="lineNum">    6785 </span>            :                     }
<span class="lineNum">    6786 </span>            : 
<span class="lineNum">    6787 </span><span class="lineNoCov">          0 :                   if ((regs_used</span>
<span class="lineNum">    6788 </span><span class="lineNoCov">          0 :                        &amp;&amp; ! free_for_value_p (regno, rld[r].mode,</span>
<span class="lineNum">    6789 </span>            :                                               rld[r].opnum, rld[r].when_needed,
<span class="lineNum">    6790 </span>            :                                               rld[r].in, rld[r].out, r, 1))
<span class="lineNum">    6791 </span><span class="lineNoCov">          0 :                       || bad_for_class)</span>
<span class="lineNum">    6792 </span>            :                     equiv = 0;
<span class="lineNum">    6793 </span>            :                 }
<span class="lineNum">    6794 </span>            : 
<span class="lineNum">    6795 </span><span class="lineNoCov">          0 :               if (equiv != 0</span>
<span class="lineNum">    6796 </span><span class="lineNoCov">          0 :                   &amp;&amp; !targetm.hard_regno_mode_ok (regno, rld[r].mode))</span>
<span class="lineNum">    6797 </span>            :                 equiv = 0;
<span class="lineNum">    6798 </span>            : 
<span class="lineNum">    6799 </span>            :               /* We found a register that contains the value we need.
<span class="lineNum">    6800 </span>            :                  If this register is the same as an `earlyclobber' operand
<span class="lineNum">    6801 </span>            :                  of the current insn, just mark it as a place to reload from
<span class="lineNum">    6802 </span>            :                  since we can't use it as the reload register itself.  */
<span class="lineNum">    6803 </span>            : 
<span class="lineNum">    6804 </span><span class="lineNoCov">          0 :               if (equiv != 0)</span>
<span class="lineNum">    6805 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; n_earlyclobbers; i++)</span>
<span class="lineNum">    6806 </span><span class="lineNoCov">          0 :                   if (reg_overlap_mentioned_for_reload_p (equiv,</span>
<span class="lineNum">    6807 </span>            :                                                           reload_earlyclobbers[i]))
<span class="lineNum">    6808 </span>            :                     {
<span class="lineNum">    6809 </span><span class="lineNoCov">          0 :                       if (! rld[r].optional)</span>
<span class="lineNum">    6810 </span><span class="lineNoCov">          0 :                         reload_override_in[r] = equiv;</span>
<span class="lineNum">    6811 </span>            :                       equiv = 0;
<span class="lineNum">    6812 </span>            :                       break;
<span class="lineNum">    6813 </span>            :                     }
<span class="lineNum">    6814 </span>            : 
<span class="lineNum">    6815 </span>            :               /* If the equiv register we have found is explicitly clobbered
<span class="lineNum">    6816 </span>            :                  in the current insn, it depends on the reload type if we
<span class="lineNum">    6817 </span>            :                  can use it, use it for reload_override_in, or not at all.
<span class="lineNum">    6818 </span>            :                  In particular, we then can't use EQUIV for a
<span class="lineNum">    6819 </span>            :                  RELOAD_FOR_OUTPUT_ADDRESS reload.  */
<span class="lineNum">    6820 </span>            : 
<span class="lineNum">    6821 </span><span class="lineNoCov">          0 :               if (equiv != 0)</span>
<span class="lineNum">    6822 </span>            :                 {
<span class="lineNum">    6823 </span><span class="lineNoCov">          0 :                   if (regno_clobbered_p (regno, insn, rld[r].mode, 2))</span>
<span class="lineNum">    6824 </span><span class="lineNoCov">          0 :                     switch (rld[r].when_needed)</span>
<span class="lineNum">    6825 </span>            :                       {
<span class="lineNum">    6826 </span>            :                       case RELOAD_FOR_OTHER_ADDRESS:
<span class="lineNum">    6827 </span>            :                       case RELOAD_FOR_INPADDR_ADDRESS:
<span class="lineNum">    6828 </span>            :                       case RELOAD_FOR_INPUT_ADDRESS:
<span class="lineNum">    6829 </span>            :                       case RELOAD_FOR_OPADDR_ADDR:
<span class="lineNum">    6830 </span>            :                         break;
<span class="lineNum">    6831 </span><span class="lineNoCov">          0 :                       case RELOAD_OTHER:</span>
<span class="lineNum">    6832 </span><span class="lineNoCov">          0 :                       case RELOAD_FOR_INPUT:</span>
<span class="lineNum">    6833 </span><span class="lineNoCov">          0 :                       case RELOAD_FOR_OPERAND_ADDRESS:</span>
<span class="lineNum">    6834 </span><span class="lineNoCov">          0 :                         if (! rld[r].optional)</span>
<span class="lineNum">    6835 </span><span class="lineNoCov">          0 :                           reload_override_in[r] = equiv;</span>
<span class="lineNum">    6836 </span>            :                         /* Fall through.  */
<span class="lineNum">    6837 </span>            :                       default:
<span class="lineNum">    6838 </span>            :                         equiv = 0;
<span class="lineNum">    6839 </span>            :                         break;
<span class="lineNum">    6840 </span>            :                       }
<span class="lineNum">    6841 </span><span class="lineNoCov">          0 :                   else if (regno_clobbered_p (regno, insn, rld[r].mode, 1))</span>
<span class="lineNum">    6842 </span><span class="lineNoCov">          0 :                     switch (rld[r].when_needed)</span>
<span class="lineNum">    6843 </span>            :                       {
<span class="lineNum">    6844 </span>            :                       case RELOAD_FOR_OTHER_ADDRESS:
<span class="lineNum">    6845 </span>            :                       case RELOAD_FOR_INPADDR_ADDRESS:
<span class="lineNum">    6846 </span>            :                       case RELOAD_FOR_INPUT_ADDRESS:
<span class="lineNum">    6847 </span>            :                       case RELOAD_FOR_OPADDR_ADDR:
<span class="lineNum">    6848 </span>            :                       case RELOAD_FOR_OPERAND_ADDRESS:
<span class="lineNum">    6849 </span>            :                       case RELOAD_FOR_INPUT:
<span class="lineNum">    6850 </span>            :                         break;
<span class="lineNum">    6851 </span><span class="lineNoCov">          0 :                       case RELOAD_OTHER:</span>
<span class="lineNum">    6852 </span><span class="lineNoCov">          0 :                         if (! rld[r].optional)</span>
<span class="lineNum">    6853 </span><span class="lineNoCov">          0 :                           reload_override_in[r] = equiv;</span>
<span class="lineNum">    6854 </span>            :                         /* Fall through.  */
<span class="lineNum">    6855 </span>            :                       default:
<span class="lineNum">    6856 </span>            :                         equiv = 0;
<span class="lineNum">    6857 </span>            :                         break;
<span class="lineNum">    6858 </span>            :                       }
<span class="lineNum">    6859 </span>            :                 }
<span class="lineNum">    6860 </span>            : 
<span class="lineNum">    6861 </span>            :               /* If we found an equivalent reg, say no code need be generated
<span class="lineNum">    6862 </span>            :                  to load it, and use it as our reload reg.  */
<span class="lineNum">    6863 </span><span class="lineNoCov">          0 :               if (equiv != 0</span>
<span class="lineNum">    6864 </span><span class="lineNoCov">          0 :                   &amp;&amp; (regno != HARD_FRAME_POINTER_REGNUM</span>
<span class="lineNum">    6865 </span><span class="lineNoCov">          0 :                       || !frame_pointer_needed))</span>
<span class="lineNum">    6866 </span>            :                 {
<span class="lineNum">    6867 </span><span class="lineNoCov">          0 :                   int nr = hard_regno_nregs (regno, rld[r].mode);</span>
<span class="lineNum">    6868 </span><span class="lineNoCov">          0 :                   int k;</span>
<span class="lineNum">    6869 </span><span class="lineNoCov">          0 :                   rld[r].reg_rtx = equiv;</span>
<span class="lineNum">    6870 </span><span class="lineNoCov">          0 :                   reload_spill_index[r] = regno;</span>
<span class="lineNum">    6871 </span><span class="lineNoCov">          0 :                   reload_inherited[r] = 1;</span>
<span class="lineNum">    6872 </span>            : 
<span class="lineNum">    6873 </span>            :                   /* If reg_reloaded_valid is not set for this register,
<span class="lineNum">    6874 </span>            :                      there might be a stale spill_reg_store lying around.
<span class="lineNum">    6875 </span>            :                      We must clear it, since otherwise emit_reload_insns
<span class="lineNum">    6876 </span>            :                      might delete the store.  */
<span class="lineNum">    6877 </span><span class="lineNoCov">          0 :                   if (! TEST_HARD_REG_BIT (reg_reloaded_valid, regno))</span>
<span class="lineNum">    6878 </span><span class="lineNoCov">          0 :                     spill_reg_store[regno] = NULL;</span>
<span class="lineNum">    6879 </span>            :                   /* If any of the hard registers in EQUIV are spill
<span class="lineNum">    6880 </span>            :                      registers, mark them as in use for this insn.  */
<span class="lineNum">    6881 </span><span class="lineNoCov">          0 :                   for (k = 0; k &lt; nr; k++)</span>
<span class="lineNum">    6882 </span>            :                     {
<span class="lineNum">    6883 </span><span class="lineNoCov">          0 :                       i = spill_reg_order[regno + k];</span>
<span class="lineNum">    6884 </span><span class="lineNoCov">          0 :                       if (i &gt;= 0)</span>
<span class="lineNum">    6885 </span>            :                         {
<span class="lineNum">    6886 </span><span class="lineNoCov">          0 :                           mark_reload_reg_in_use (regno, rld[r].opnum,</span>
<span class="lineNum">    6887 </span>            :                                                   rld[r].when_needed,
<span class="lineNum">    6888 </span>            :                                                   rld[r].mode);
<span class="lineNum">    6889 </span><span class="lineNoCov">          0 :                           SET_HARD_REG_BIT (reload_reg_used_for_inherit,</span>
<span class="lineNum">    6890 </span>            :                                             regno + k);
<span class="lineNum">    6891 </span>            :                         }
<span class="lineNum">    6892 </span>            :                     }
<span class="lineNum">    6893 </span>            :                 }
<span class="lineNum">    6894 </span>            :             }
<span class="lineNum">    6895 </span>            : 
<span class="lineNum">    6896 </span>            :           /* If we found a register to use already, or if this is an optional
<span class="lineNum">    6897 </span>            :              reload, we are done.  */
<span class="lineNum">    6898 </span><span class="lineNoCov">          0 :           if (rld[r].reg_rtx != 0 || rld[r].optional != 0)</span>
<span class="lineNum">    6899 </span><span class="lineNoCov">          0 :             continue;</span>
<span class="lineNum">    6900 </span>            : 
<span class="lineNum">    6901 </span>            : #if 0
<span class="lineNum">    6902 </span>            :           /* No longer needed for correct operation.  Might or might
<span class="lineNum">    6903 </span>            :              not give better code on the average.  Want to experiment?  */
<span class="lineNum">    6904 </span>            : 
<span class="lineNum">    6905 </span>            :           /* See if there is a later reload that has a class different from our
<span class="lineNum">    6906 </span>            :              class that intersects our class or that requires less register
<span class="lineNum">    6907 </span>            :              than our reload.  If so, we must allocate a register to this
<span class="lineNum">    6908 </span>            :              reload now, since that reload might inherit a previous reload
<span class="lineNum">    6909 </span>            :              and take the only available register in our class.  Don't do this
<span class="lineNum">    6910 </span>            :              for optional reloads since they will force all previous reloads
<span class="lineNum">    6911 </span>            :              to be allocated.  Also don't do this for reloads that have been
<span class="lineNum">    6912 </span>            :              turned off.  */
<span class="lineNum">    6913 </span>            : 
<span class="lineNum">    6914 </span>            :           for (i = j + 1; i &lt; n_reloads; i++)
<span class="lineNum">    6915 </span>            :             {
<span class="lineNum">    6916 </span>            :               int s = reload_order[i];
<span class="lineNum">    6917 </span>            : 
<span class="lineNum">    6918 </span>            :               if ((rld[s].in == 0 &amp;&amp; rld[s].out == 0
<span class="lineNum">    6919 </span>            :                    &amp;&amp; ! rld[s].secondary_p)
<span class="lineNum">    6920 </span>            :                   || rld[s].optional)
<span class="lineNum">    6921 </span>            :                 continue;
<span class="lineNum">    6922 </span>            : 
<span class="lineNum">    6923 </span>            :               if ((rld[s].rclass != rld[r].rclass
<span class="lineNum">    6924 </span>            :                    &amp;&amp; reg_classes_intersect_p (rld[r].rclass,
<span class="lineNum">    6925 </span>            :                                                rld[s].rclass))
<span class="lineNum">    6926 </span>            :                   || rld[s].nregs &lt; rld[r].nregs)
<span class="lineNum">    6927 </span>            :                 break;
<span class="lineNum">    6928 </span>            :             }
<span class="lineNum">    6929 </span>            : 
<span class="lineNum">    6930 </span>            :           if (i == n_reloads)
<span class="lineNum">    6931 </span>            :             continue;
<span class="lineNum">    6932 </span>            : 
<span class="lineNum">    6933 </span>            :           allocate_reload_reg (chain, r, j == n_reloads - 1);
<span class="lineNum">    6934 </span>            : #endif
<span class="lineNum">    6935 </span>            :         }
<span class="lineNum">    6936 </span>            : 
<span class="lineNum">    6937 </span>            :       /* Now allocate reload registers for anything non-optional that
<span class="lineNum">    6938 </span>            :          didn't get one yet.  */
<span class="lineNum">    6939 </span><span class="lineNoCov">          0 :       for (j = 0; j &lt; n_reloads; j++)</span>
<span class="lineNum">    6940 </span>            :         {
<span class="lineNum">    6941 </span><span class="lineNoCov">          0 :           int r = reload_order[j];</span>
<span class="lineNum">    6942 </span>            : 
<span class="lineNum">    6943 </span>            :           /* Ignore reloads that got marked inoperative.  */
<span class="lineNum">    6944 </span><span class="lineNoCov">          0 :           if (rld[r].out == 0 &amp;&amp; rld[r].in == 0 &amp;&amp; ! rld[r].secondary_p)</span>
<span class="lineNum">    6945 </span>            :             continue;
<span class="lineNum">    6946 </span>            : 
<span class="lineNum">    6947 </span>            :           /* Skip reloads that already have a register allocated or are
<span class="lineNum">    6948 </span>            :              optional.  */
<span class="lineNum">    6949 </span><span class="lineNoCov">          0 :           if (rld[r].reg_rtx != 0 || rld[r].optional)</span>
<span class="lineNum">    6950 </span>            :             continue;
<span class="lineNum">    6951 </span>            : 
<span class="lineNum">    6952 </span><span class="lineNoCov">          0 :           if (! allocate_reload_reg (chain, r, j == n_reloads - 1))</span>
<span class="lineNum">    6953 </span>            :             break;
<span class="lineNum">    6954 </span>            :         }
<span class="lineNum">    6955 </span>            : 
<span class="lineNum">    6956 </span>            :       /* If that loop got all the way, we have won.  */
<span class="lineNum">    6957 </span><span class="lineNoCov">          0 :       if (j == n_reloads)</span>
<span class="lineNum">    6958 </span>            :         {
<span class="lineNum">    6959 </span>            :           win = 1;
<span class="lineNum">    6960 </span>            :           break;
<span class="lineNum">    6961 </span>            :         }
<span class="lineNum">    6962 </span>            : 
<span class="lineNum">    6963 </span>            :       /* Loop around and try without any inheritance.  */
<span class="lineNum">    6964 </span>            :     }
<span class="lineNum">    6965 </span>            : 
<span class="lineNum">    6966 </span><span class="lineNoCov">          0 :   if (! win)</span>
<span class="lineNum">    6967 </span>            :     {
<span class="lineNum">    6968 </span>            :       /* First undo everything done by the failed attempt
<span class="lineNum">    6969 </span>            :          to allocate with inheritance.  */
<span class="lineNum">    6970 </span><span class="lineNoCov">          0 :       choose_reload_regs_init (chain, save_reload_reg_rtx);</span>
<span class="lineNum">    6971 </span>            : 
<span class="lineNum">    6972 </span>            :       /* Some sanity tests to verify that the reloads found in the first
<span class="lineNum">    6973 </span>            :          pass are identical to the ones we have now.  */
<span class="lineNum">    6974 </span><span class="lineNoCov">          0 :       gcc_assert (chain-&gt;n_reloads == n_reloads);</span>
<span class="lineNum">    6975 </span>            : 
<span class="lineNum">    6976 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt; n_reloads; i++)</span>
<span class="lineNum">    6977 </span>            :         {
<span class="lineNum">    6978 </span><span class="lineNoCov">          0 :           if (chain-&gt;rld[i].regno &lt; 0 || chain-&gt;rld[i].reg_rtx != 0)</span>
<span class="lineNum">    6979 </span>            :             continue;
<span class="lineNum">    6980 </span><span class="lineNoCov">          0 :           gcc_assert (chain-&gt;rld[i].when_needed == rld[i].when_needed);</span>
<span class="lineNum">    6981 </span><span class="lineNoCov">          0 :           for (j = 0; j &lt; n_spills; j++)</span>
<span class="lineNum">    6982 </span><span class="lineNoCov">          0 :             if (spill_regs[j] == chain-&gt;rld[i].regno)</span>
<span class="lineNum">    6983 </span><span class="lineNoCov">          0 :               if (! set_reload_reg (j, i))</span>
<span class="lineNum">    6984 </span><span class="lineNoCov">          0 :                 failed_reload (chain-&gt;insn, i);</span>
<span class="lineNum">    6985 </span>            :         }
<span class="lineNum">    6986 </span>            :     }
<span class="lineNum">    6987 </span>            : 
<span class="lineNum">    6988 </span>            :   /* If we thought we could inherit a reload, because it seemed that
<span class="lineNum">    6989 </span>            :      nothing else wanted the same reload register earlier in the insn,
<span class="lineNum">    6990 </span>            :      verify that assumption, now that all reloads have been assigned.
<span class="lineNum">    6991 </span>            :      Likewise for reloads where reload_override_in has been set.  */
<span class="lineNum">    6992 </span>            : 
<span class="lineNum">    6993 </span>            :   /* If doing expensive optimizations, do one preliminary pass that doesn't
<span class="lineNum">    6994 </span>            :      cancel any inheritance, but removes reloads that have been needed only
<span class="lineNum">    6995 </span>            :      for reloads that we know can be inherited.  */
<span class="lineNum">    6996 </span><span class="lineNoCov">          0 :   for (pass = flag_expensive_optimizations; pass &gt;= 0; pass--)</span>
<span class="lineNum">    6997 </span>            :     {
<span class="lineNum">    6998 </span><span class="lineNoCov">          0 :       for (j = 0; j &lt; n_reloads; j++)</span>
<span class="lineNum">    6999 </span>            :         {
<span class="lineNum">    7000 </span><span class="lineNoCov">          0 :           int r = reload_order[j];</span>
<span class="lineNum">    7001 </span><span class="lineNoCov">          0 :           rtx check_reg;</span>
<span class="lineNum">    7002 </span><span class="lineNoCov">          0 :           rtx tem;</span>
<span class="lineNum">    7003 </span><span class="lineNoCov">          0 :           if (reload_inherited[r] &amp;&amp; rld[r].reg_rtx)</span>
<span class="lineNum">    7004 </span>            :             check_reg = rld[r].reg_rtx;
<span class="lineNum">    7005 </span><span class="lineNoCov">          0 :           else if (reload_override_in[r]</span>
<span class="lineNum">    7006 </span><span class="lineNoCov">          0 :                    &amp;&amp; (REG_P (reload_override_in[r])</span>
<span class="lineNum">    7007 </span><span class="lineNoCov">          0 :                        || GET_CODE (reload_override_in[r]) == SUBREG))</span>
<span class="lineNum">    7008 </span>            :             check_reg = reload_override_in[r];
<span class="lineNum">    7009 </span>            :           else
<span class="lineNum">    7010 </span>            :             continue;
<span class="lineNum">    7011 </span><span class="lineNoCov">          0 :           if (! free_for_value_p (true_regnum (check_reg), rld[r].mode,</span>
<span class="lineNum">    7012 </span>            :                                   rld[r].opnum, rld[r].when_needed, rld[r].in,
<span class="lineNum">    7013 </span>            :                                   (reload_inherited[r]
<span class="lineNum">    7014 </span>            :                                    ? rld[r].out : const0_rtx),
<span class="lineNum">    7015 </span>            :                                   r, 1))
<span class="lineNum">    7016 </span>            :             {
<span class="lineNum">    7017 </span><span class="lineNoCov">          0 :               if (pass)</span>
<span class="lineNum">    7018 </span>            :                 continue;
<span class="lineNum">    7019 </span><span class="lineNoCov">          0 :               reload_inherited[r] = 0;</span>
<span class="lineNum">    7020 </span><span class="lineNoCov">          0 :               reload_override_in[r] = 0;</span>
<span class="lineNum">    7021 </span>            :             }
<span class="lineNum">    7022 </span>            :           /* If we can inherit a RELOAD_FOR_INPUT, or can use a
<span class="lineNum">    7023 </span>            :              reload_override_in, then we do not need its related
<span class="lineNum">    7024 </span>            :              RELOAD_FOR_INPUT_ADDRESS / RELOAD_FOR_INPADDR_ADDRESS reloads;
<span class="lineNum">    7025 </span>            :              likewise for other reload types.
<span class="lineNum">    7026 </span>            :              We handle this by removing a reload when its only replacement
<span class="lineNum">    7027 </span>            :              is mentioned in reload_in of the reload we are going to inherit.
<span class="lineNum">    7028 </span>            :              A special case are auto_inc expressions; even if the input is
<span class="lineNum">    7029 </span>            :              inherited, we still need the address for the output.  We can
<span class="lineNum">    7030 </span>            :              recognize them because they have RELOAD_OUT set to RELOAD_IN.
<span class="lineNum">    7031 </span>            :              If we succeeded removing some reload and we are doing a preliminary
<span class="lineNum">    7032 </span>            :              pass just to remove such reloads, make another pass, since the
<span class="lineNum">    7033 </span>            :              removal of one reload might allow us to inherit another one.  */
<span class="lineNum">    7034 </span><span class="lineNoCov">          0 :           else if (rld[r].in</span>
<span class="lineNum">    7035 </span><span class="lineNoCov">          0 :                    &amp;&amp; rld[r].out != rld[r].in</span>
<span class="lineNum">    7036 </span><span class="lineNoCov">          0 :                    &amp;&amp; remove_address_replacements (rld[r].in))</span>
<span class="lineNum">    7037 </span>            :             {
<span class="lineNum">    7038 </span><span class="lineNoCov">          0 :               if (pass)</span>
<span class="lineNum">    7039 </span><span class="lineNoCov">          0 :                 pass = 2;</span>
<span class="lineNum">    7040 </span>            :             }
<span class="lineNum">    7041 </span>            :           /* If we needed a memory location for the reload, we also have to
<span class="lineNum">    7042 </span>            :              remove its related reloads.  */
<span class="lineNum">    7043 </span><span class="lineNoCov">          0 :           else if (rld[r].in</span>
<span class="lineNum">    7044 </span><span class="lineNoCov">          0 :                    &amp;&amp; rld[r].out != rld[r].in</span>
<span class="lineNum">    7045 </span><span class="lineNoCov">          0 :                    &amp;&amp; (tem = replaced_subreg (rld[r].in), REG_P (tem))             </span>
<span class="lineNum">    7046 </span><span class="lineNoCov">          0 :                    &amp;&amp; REGNO (tem) &lt; FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    7047 </span><span class="lineNoCov">          0 :                    &amp;&amp; (targetm.secondary_memory_needed</span>
<span class="lineNum">    7048 </span><span class="lineNoCov">          0 :                        (rld[r].inmode, REGNO_REG_CLASS (REGNO (tem)),</span>
<span class="lineNum">    7049 </span><span class="lineNoCov">          0 :                         rld[r].rclass))</span>
<span class="lineNum">    7050 </span><span class="lineNoCov">          0 :                    &amp;&amp; remove_address_replacements</span>
<span class="lineNum">    7051 </span><span class="lineNoCov">          0 :                       (get_secondary_mem (tem, rld[r].inmode, rld[r].opnum,</span>
<span class="lineNum">    7052 </span>            :                                           rld[r].when_needed)))
<span class="lineNum">    7053 </span>            :             {
<span class="lineNum">    7054 </span><span class="lineNoCov">          0 :               if (pass)</span>
<span class="lineNum">    7055 </span><span class="lineNoCov">          0 :                 pass = 2;</span>
<span class="lineNum">    7056 </span>            :             }
<span class="lineNum">    7057 </span>            :         }
<span class="lineNum">    7058 </span>            :     }
<span class="lineNum">    7059 </span>            : 
<span class="lineNum">    7060 </span>            :   /* Now that reload_override_in is known valid,
<span class="lineNum">    7061 </span>            :      actually override reload_in.  */
<span class="lineNum">    7062 </span><span class="lineNoCov">          0 :   for (j = 0; j &lt; n_reloads; j++)</span>
<span class="lineNum">    7063 </span><span class="lineNoCov">          0 :     if (reload_override_in[j])</span>
<span class="lineNum">    7064 </span><span class="lineNoCov">          0 :       rld[j].in = reload_override_in[j];</span>
<span class="lineNum">    7065 </span>            : 
<span class="lineNum">    7066 </span>            :   /* If this reload won't be done because it has been canceled or is
<span class="lineNum">    7067 </span>            :      optional and not inherited, clear reload_reg_rtx so other
<span class="lineNum">    7068 </span>            :      routines (such as subst_reloads) don't get confused.  */
<span class="lineNum">    7069 </span><span class="lineNoCov">          0 :   for (j = 0; j &lt; n_reloads; j++)</span>
<span class="lineNum">    7070 </span><span class="lineNoCov">          0 :     if (rld[j].reg_rtx != 0</span>
<span class="lineNum">    7071 </span><span class="lineNoCov">          0 :         &amp;&amp; ((rld[j].optional &amp;&amp; ! reload_inherited[j])</span>
<span class="lineNum">    7072 </span><span class="lineNoCov">          0 :             || (rld[j].in == 0 &amp;&amp; rld[j].out == 0</span>
<span class="lineNum">    7073 </span><span class="lineNoCov">          0 :                 &amp;&amp; ! rld[j].secondary_p)))</span>
<span class="lineNum">    7074 </span>            :       {
<span class="lineNum">    7075 </span><span class="lineNoCov">          0 :         int regno = true_regnum (rld[j].reg_rtx);</span>
<span class="lineNum">    7076 </span>            : 
<span class="lineNum">    7077 </span><span class="lineNoCov">          0 :         if (spill_reg_order[regno] &gt;= 0)</span>
<span class="lineNum">    7078 </span><span class="lineNoCov">          0 :           clear_reload_reg_in_use (regno, rld[j].opnum,</span>
<span class="lineNum">    7079 </span>            :                                    rld[j].when_needed, rld[j].mode);
<span class="lineNum">    7080 </span><span class="lineNoCov">          0 :         rld[j].reg_rtx = 0;</span>
<span class="lineNum">    7081 </span><span class="lineNoCov">          0 :         reload_spill_index[j] = -1;</span>
<span class="lineNum">    7082 </span>            :       }
<span class="lineNum">    7083 </span>            : 
<span class="lineNum">    7084 </span>            :   /* Record which pseudos and which spill regs have output reloads.  */
<span class="lineNum">    7085 </span><span class="lineNoCov">          0 :   for (j = 0; j &lt; n_reloads; j++)</span>
<span class="lineNum">    7086 </span>            :     {
<span class="lineNum">    7087 </span><span class="lineNoCov">          0 :       int r = reload_order[j];</span>
<span class="lineNum">    7088 </span>            : 
<span class="lineNum">    7089 </span><span class="lineNoCov">          0 :       i = reload_spill_index[r];</span>
<span class="lineNum">    7090 </span>            : 
<span class="lineNum">    7091 </span>            :       /* I is nonneg if this reload uses a register.
<span class="lineNum">    7092 </span>            :          If rld[r].reg_rtx is 0, this is an optional reload
<span class="lineNum">    7093 </span>            :          that we opted to ignore.  */
<span class="lineNum">    7094 </span><span class="lineNoCov">          0 :       if (rld[r].out_reg != 0 &amp;&amp; REG_P (rld[r].out_reg)</span>
<span class="lineNum">    7095 </span><span class="lineNoCov">          0 :           &amp;&amp; rld[r].reg_rtx != 0)</span>
<span class="lineNum">    7096 </span>            :         {
<span class="lineNum">    7097 </span><span class="lineNoCov">          0 :           int nregno = REGNO (rld[r].out_reg);</span>
<span class="lineNum">    7098 </span><span class="lineNoCov">          0 :           int nr = 1;</span>
<span class="lineNum">    7099 </span>            : 
<span class="lineNum">    7100 </span><span class="lineNoCov">          0 :           if (nregno &lt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    7101 </span><span class="lineNoCov">          0 :             nr = hard_regno_nregs (nregno, rld[r].mode);</span>
<span class="lineNum">    7102 </span>            : 
<span class="lineNum">    7103 </span><span class="lineNoCov">          0 :           while (--nr &gt;= 0)</span>
<span class="lineNum">    7104 </span><span class="lineNoCov">          0 :             SET_REGNO_REG_SET (&amp;reg_has_output_reload,</span>
<span class="lineNum">    7105 </span>            :                                nregno + nr);
<span class="lineNum">    7106 </span>            : 
<span class="lineNum">    7107 </span><span class="lineNoCov">          0 :           if (i &gt;= 0)</span>
<span class="lineNum">    7108 </span><span class="lineNoCov">          0 :             add_to_hard_reg_set (&amp;reg_is_output_reload, rld[r].mode, i);</span>
<span class="lineNum">    7109 </span>            : 
<span class="lineNum">    7110 </span><span class="lineNoCov">          0 :           gcc_assert (rld[r].when_needed == RELOAD_OTHER</span>
<span class="lineNum">    7111 </span>            :                       || rld[r].when_needed == RELOAD_FOR_OUTPUT
<span class="lineNum">    7112 </span>            :                       || rld[r].when_needed == RELOAD_FOR_INSN);
<span class="lineNum">    7113 </span>            :         }
<span class="lineNum">    7114 </span>            :     }
<span class="lineNum">    7115 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    7116 </span>            : 
<span class="lineNum">    7117 </span>            : /* Deallocate the reload register for reload R.  This is called from
<span class="lineNum">    7118 </span>            :    remove_address_replacements.  */
<a name="7119"><span class="lineNum">    7119 </span>            : </a>
<span class="lineNum">    7120 </span>            : void
<span class="lineNum">    7121 </span><span class="lineNoCov">          0 : deallocate_reload_reg (int r)</span>
<span class="lineNum">    7122 </span>            : {
<span class="lineNum">    7123 </span><span class="lineNoCov">          0 :   int regno;</span>
<span class="lineNum">    7124 </span>            : 
<span class="lineNum">    7125 </span><span class="lineNoCov">          0 :   if (! rld[r].reg_rtx)</span>
<span class="lineNum">    7126 </span>            :     return;
<span class="lineNum">    7127 </span><span class="lineNoCov">          0 :   regno = true_regnum (rld[r].reg_rtx);</span>
<span class="lineNum">    7128 </span><span class="lineNoCov">          0 :   rld[r].reg_rtx = 0;</span>
<span class="lineNum">    7129 </span><span class="lineNoCov">          0 :   if (spill_reg_order[regno] &gt;= 0)</span>
<span class="lineNum">    7130 </span><span class="lineNoCov">          0 :     clear_reload_reg_in_use (regno, rld[r].opnum, rld[r].when_needed,</span>
<span class="lineNum">    7131 </span>            :                              rld[r].mode);
<span class="lineNum">    7132 </span><span class="lineNoCov">          0 :   reload_spill_index[r] = -1;</span>
<span class="lineNum">    7133 </span>            : }
<span class="lineNum">    7134 </span>            : 
<span class="lineNum">    7135 </span>            : /* These arrays are filled by emit_reload_insns and its subroutines.  */
<span class="lineNum">    7136 </span>            : static rtx_insn *input_reload_insns[MAX_RECOG_OPERANDS];
<span class="lineNum">    7137 </span>            : static rtx_insn *other_input_address_reload_insns = 0;
<span class="lineNum">    7138 </span>            : static rtx_insn *other_input_reload_insns = 0;
<span class="lineNum">    7139 </span>            : static rtx_insn *input_address_reload_insns[MAX_RECOG_OPERANDS];
<span class="lineNum">    7140 </span>            : static rtx_insn *inpaddr_address_reload_insns[MAX_RECOG_OPERANDS];
<span class="lineNum">    7141 </span>            : static rtx_insn *output_reload_insns[MAX_RECOG_OPERANDS];
<span class="lineNum">    7142 </span>            : static rtx_insn *output_address_reload_insns[MAX_RECOG_OPERANDS];
<span class="lineNum">    7143 </span>            : static rtx_insn *outaddr_address_reload_insns[MAX_RECOG_OPERANDS];
<span class="lineNum">    7144 </span>            : static rtx_insn *operand_reload_insns = 0;
<span class="lineNum">    7145 </span>            : static rtx_insn *other_operand_reload_insns = 0;
<span class="lineNum">    7146 </span>            : static rtx_insn *other_output_reload_insns[MAX_RECOG_OPERANDS];
<span class="lineNum">    7147 </span>            : 
<span class="lineNum">    7148 </span>            : /* Values to be put in spill_reg_store are put here first.  Instructions
<span class="lineNum">    7149 </span>            :    must only be placed here if the associated reload register reaches
<span class="lineNum">    7150 </span>            :    the end of the instruction's reload sequence.  */
<span class="lineNum">    7151 </span>            : static rtx_insn *new_spill_reg_store[FIRST_PSEUDO_REGISTER];
<span class="lineNum">    7152 </span>            : static HARD_REG_SET reg_reloaded_died;
<span class="lineNum">    7153 </span>            : 
<span class="lineNum">    7154 </span>            : /* Check if *RELOAD_REG is suitable as an intermediate or scratch register
<span class="lineNum">    7155 </span>            :    of class NEW_CLASS with mode NEW_MODE.  Or alternatively, if alt_reload_reg
<span class="lineNum">    7156 </span>            :    is nonzero, if that is suitable.  On success, change *RELOAD_REG to the
<a name="7157"><span class="lineNum">    7157 </span>            :    adjusted register, and return true.  Otherwise, return false.  */</a>
<span class="lineNum">    7158 </span>            : static bool
<span class="lineNum">    7159 </span><span class="lineNoCov">          0 : reload_adjust_reg_for_temp (rtx *reload_reg, rtx alt_reload_reg,</span>
<span class="lineNum">    7160 </span>            :                             enum reg_class new_class,
<span class="lineNum">    7161 </span>            :                             machine_mode new_mode)
<span class="lineNum">    7162 </span>            : 
<span class="lineNum">    7163 </span>            : {
<span class="lineNum">    7164 </span><span class="lineNoCov">          0 :   rtx reg;</span>
<span class="lineNum">    7165 </span>            : 
<span class="lineNum">    7166 </span><span class="lineNoCov">          0 :   for (reg = *reload_reg; reg; reg = alt_reload_reg, alt_reload_reg = 0)</span>
<span class="lineNum">    7167 </span>            :     {
<span class="lineNum">    7168 </span><span class="lineNoCov">          0 :       unsigned regno = REGNO (reg);</span>
<span class="lineNum">    7169 </span>            : 
<span class="lineNum">    7170 </span><span class="lineNoCov">          0 :       if (!TEST_HARD_REG_BIT (reg_class_contents[(int) new_class], regno))</span>
<span class="lineNum">    7171 </span>            :         continue;
<span class="lineNum">    7172 </span><span class="lineNoCov">          0 :       if (GET_MODE (reg) != new_mode)</span>
<span class="lineNum">    7173 </span>            :         {
<span class="lineNum">    7174 </span><span class="lineNoCov">          0 :           if (!targetm.hard_regno_mode_ok (regno, new_mode))</span>
<span class="lineNum">    7175 </span>            :             continue;
<span class="lineNum">    7176 </span><span class="lineNoCov">          0 :           if (hard_regno_nregs (regno, new_mode) &gt; REG_NREGS (reg))</span>
<span class="lineNum">    7177 </span>            :             continue;
<span class="lineNum">    7178 </span><span class="lineNoCov">          0 :           reg = reload_adjust_reg_for_mode (reg, new_mode);</span>
<span class="lineNum">    7179 </span>            :         }
<span class="lineNum">    7180 </span><span class="lineNoCov">          0 :       *reload_reg = reg;</span>
<span class="lineNum">    7181 </span><span class="lineNoCov">          0 :       return true;</span>
<span class="lineNum">    7182 </span>            :     }
<span class="lineNum">    7183 </span>            :   return false;
<span class="lineNum">    7184 </span>            : }
<span class="lineNum">    7185 </span>            : 
<span class="lineNum">    7186 </span>            : /* Check if *RELOAD_REG is suitable as a scratch register for the reload
<span class="lineNum">    7187 </span>            :    pattern with insn_code ICODE, or alternatively, if alt_reload_reg is
<span class="lineNum">    7188 </span>            :    nonzero, if that is suitable.  On success, change *RELOAD_REG to the
<a name="7189"><span class="lineNum">    7189 </span>            :    adjusted register, and return true.  Otherwise, return false.  */</a>
<span class="lineNum">    7190 </span>            : static bool
<span class="lineNum">    7191 </span><span class="lineNoCov">          0 : reload_adjust_reg_for_icode (rtx *reload_reg, rtx alt_reload_reg,</span>
<span class="lineNum">    7192 </span>            :                              enum insn_code icode)
<span class="lineNum">    7193 </span>            : 
<span class="lineNum">    7194 </span>            : {
<span class="lineNum">    7195 </span><span class="lineNoCov">          0 :   enum reg_class new_class = scratch_reload_class (icode);</span>
<span class="lineNum">    7196 </span><span class="lineNoCov">          0 :   machine_mode new_mode = insn_data[(int) icode].operand[2].mode;</span>
<span class="lineNum">    7197 </span>            : 
<span class="lineNum">    7198 </span><span class="lineNoCov">          0 :   return reload_adjust_reg_for_temp (reload_reg, alt_reload_reg,</span>
<span class="lineNum">    7199 </span><span class="lineNoCov">          0 :                                      new_class, new_mode);</span>
<span class="lineNum">    7200 </span>            : }
<span class="lineNum">    7201 </span>            : 
<span class="lineNum">    7202 </span>            : /* Generate insns to perform reload RL, which is for the insn in CHAIN and
<span class="lineNum">    7203 </span>            :    has the number J.  OLD contains the value to be used as input.  */
<a name="7204"><span class="lineNum">    7204 </span>            : </a>
<span class="lineNum">    7205 </span>            : static void
<span class="lineNum">    7206 </span><span class="lineNoCov">          0 : emit_input_reload_insns (struct insn_chain *chain, struct reload *rl,</span>
<span class="lineNum">    7207 </span>            :                          rtx old, int j)
<span class="lineNum">    7208 </span>            : {
<span class="lineNum">    7209 </span><span class="lineNoCov">          0 :   rtx_insn *insn = chain-&gt;insn;</span>
<span class="lineNum">    7210 </span><span class="lineNoCov">          0 :   rtx reloadreg;</span>
<span class="lineNum">    7211 </span><span class="lineNoCov">          0 :   rtx oldequiv_reg = 0;</span>
<span class="lineNum">    7212 </span><span class="lineNoCov">          0 :   rtx oldequiv = 0;</span>
<span class="lineNum">    7213 </span><span class="lineNoCov">          0 :   int special = 0;</span>
<span class="lineNum">    7214 </span><span class="lineNoCov">          0 :   machine_mode mode;</span>
<span class="lineNum">    7215 </span><span class="lineNoCov">          0 :   rtx_insn **where;</span>
<span class="lineNum">    7216 </span>            : 
<span class="lineNum">    7217 </span>            :   /* delete_output_reload is only invoked properly if old contains
<span class="lineNum">    7218 </span>            :      the original pseudo register.  Since this is replaced with a
<span class="lineNum">    7219 </span>            :      hard reg when RELOAD_OVERRIDE_IN is set, see if we can
<span class="lineNum">    7220 </span>            :      find the pseudo in RELOAD_IN_REG.  This is also used to
<span class="lineNum">    7221 </span>            :      determine whether a secondary reload is needed.  */
<span class="lineNum">    7222 </span><span class="lineNoCov">          0 :   if (reload_override_in[j]</span>
<span class="lineNum">    7223 </span><span class="lineNoCov">          0 :       &amp;&amp; (REG_P (rl-&gt;in_reg)</span>
<span class="lineNum">    7224 </span><span class="lineNoCov">          0 :           || (GET_CODE (rl-&gt;in_reg) == SUBREG</span>
<span class="lineNum">    7225 </span><span class="lineNoCov">          0 :               &amp;&amp; REG_P (SUBREG_REG (rl-&gt;in_reg)))))</span>
<span class="lineNum">    7226 </span>            :     {
<span class="lineNum">    7227 </span><span class="lineNoCov">          0 :       oldequiv = old;</span>
<span class="lineNum">    7228 </span><span class="lineNoCov">          0 :       old = rl-&gt;in_reg;</span>
<span class="lineNum">    7229 </span>            :     }
<span class="lineNum">    7230 </span><span class="lineNoCov">          0 :   if (oldequiv == 0)</span>
<span class="lineNum">    7231 </span>            :     oldequiv = old;
<span class="lineNum">    7232 </span><span class="lineNoCov">          0 :   else if (REG_P (oldequiv))</span>
<span class="lineNum">    7233 </span>            :     oldequiv_reg = oldequiv;
<span class="lineNum">    7234 </span><span class="lineNoCov">          0 :   else if (GET_CODE (oldequiv) == SUBREG)</span>
<span class="lineNum">    7235 </span><span class="lineNoCov">          0 :     oldequiv_reg = SUBREG_REG (oldequiv);</span>
<span class="lineNum">    7236 </span>            : 
<span class="lineNum">    7237 </span><span class="lineNoCov">          0 :   reloadreg = reload_reg_rtx_for_input[j];</span>
<span class="lineNum">    7238 </span><span class="lineNoCov">          0 :   mode = GET_MODE (reloadreg);</span>
<span class="lineNum">    7239 </span>            : 
<span class="lineNum">    7240 </span>            :   /* If we are reloading from a register that was recently stored in
<span class="lineNum">    7241 </span>            :      with an output-reload, see if we can prove there was
<span class="lineNum">    7242 </span>            :      actually no need to store the old value in it.  */
<span class="lineNum">    7243 </span>            : 
<span class="lineNum">    7244 </span><span class="lineNoCov">          0 :   if (optimize &amp;&amp; REG_P (oldequiv)</span>
<span class="lineNum">    7245 </span><span class="lineNoCov">          0 :       &amp;&amp; REGNO (oldequiv) &lt; FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    7246 </span><span class="lineNoCov">          0 :       &amp;&amp; spill_reg_store[REGNO (oldequiv)]</span>
<span class="lineNum">    7247 </span><span class="lineNoCov">          0 :       &amp;&amp; REG_P (old)</span>
<span class="lineNum">    7248 </span><span class="lineNoCov">          0 :       &amp;&amp; (dead_or_set_p (insn, spill_reg_stored_to[REGNO (oldequiv)])</span>
<span class="lineNum">    7249 </span><span class="lineNoCov">          0 :           || rtx_equal_p (spill_reg_stored_to[REGNO (oldequiv)],</span>
<span class="lineNum">    7250 </span><span class="lineNoCov">          0 :                           rl-&gt;out_reg)))</span>
<span class="lineNum">    7251 </span><span class="lineNoCov">          0 :     delete_output_reload (insn, j, REGNO (oldequiv), reloadreg);</span>
<span class="lineNum">    7252 </span>            : 
<span class="lineNum">    7253 </span>            :   /* Encapsulate OLDEQUIV into the reload mode, then load RELOADREG from
<span class="lineNum">    7254 </span>            :      OLDEQUIV.  */
<span class="lineNum">    7255 </span>            : 
<span class="lineNum">    7256 </span><span class="lineNoCov">          0 :   while (GET_CODE (oldequiv) == SUBREG &amp;&amp; GET_MODE (oldequiv) != mode)</span>
<span class="lineNum">    7257 </span><span class="lineNoCov">          0 :     oldequiv = SUBREG_REG (oldequiv);</span>
<span class="lineNum">    7258 </span><span class="lineNoCov">          0 :   if (GET_MODE (oldequiv) != VOIDmode</span>
<span class="lineNum">    7259 </span><span class="lineNoCov">          0 :       &amp;&amp; mode != GET_MODE (oldequiv))</span>
<span class="lineNum">    7260 </span><span class="lineNoCov">          0 :     oldequiv = gen_lowpart_SUBREG (mode, oldequiv);</span>
<span class="lineNum">    7261 </span>            : 
<span class="lineNum">    7262 </span>            :   /* Switch to the right place to emit the reload insns.  */
<span class="lineNum">    7263 </span><span class="lineNoCov">          0 :   switch (rl-&gt;when_needed)</span>
<span class="lineNum">    7264 </span>            :     {
<span class="lineNum">    7265 </span>            :     case RELOAD_OTHER:
<span class="lineNum">    7266 </span>            :       where = &amp;other_input_reload_insns;
<span class="lineNum">    7267 </span>            :       break;
<span class="lineNum">    7268 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_INPUT:</span>
<span class="lineNum">    7269 </span><span class="lineNoCov">          0 :       where = &amp;input_reload_insns[rl-&gt;opnum];</span>
<span class="lineNum">    7270 </span><span class="lineNoCov">          0 :       break;</span>
<span class="lineNum">    7271 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_INPUT_ADDRESS:</span>
<span class="lineNum">    7272 </span><span class="lineNoCov">          0 :       where = &amp;input_address_reload_insns[rl-&gt;opnum];</span>
<span class="lineNum">    7273 </span><span class="lineNoCov">          0 :       break;</span>
<span class="lineNum">    7274 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_INPADDR_ADDRESS:</span>
<span class="lineNum">    7275 </span><span class="lineNoCov">          0 :       where = &amp;inpaddr_address_reload_insns[rl-&gt;opnum];</span>
<span class="lineNum">    7276 </span><span class="lineNoCov">          0 :       break;</span>
<span class="lineNum">    7277 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OUTPUT_ADDRESS:</span>
<span class="lineNum">    7278 </span><span class="lineNoCov">          0 :       where = &amp;output_address_reload_insns[rl-&gt;opnum];</span>
<span class="lineNum">    7279 </span><span class="lineNoCov">          0 :       break;</span>
<span class="lineNum">    7280 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OUTADDR_ADDRESS:</span>
<span class="lineNum">    7281 </span><span class="lineNoCov">          0 :       where = &amp;outaddr_address_reload_insns[rl-&gt;opnum];</span>
<span class="lineNum">    7282 </span><span class="lineNoCov">          0 :       break;</span>
<span class="lineNum">    7283 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OPERAND_ADDRESS:</span>
<span class="lineNum">    7284 </span><span class="lineNoCov">          0 :       where = &amp;operand_reload_insns;</span>
<span class="lineNum">    7285 </span><span class="lineNoCov">          0 :       break;</span>
<span class="lineNum">    7286 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OPADDR_ADDR:</span>
<span class="lineNum">    7287 </span><span class="lineNoCov">          0 :       where = &amp;other_operand_reload_insns;</span>
<span class="lineNum">    7288 </span><span class="lineNoCov">          0 :       break;</span>
<span class="lineNum">    7289 </span><span class="lineNoCov">          0 :     case RELOAD_FOR_OTHER_ADDRESS:</span>
<span class="lineNum">    7290 </span><span class="lineNoCov">          0 :       where = &amp;other_input_address_reload_insns;</span>
<span class="lineNum">    7291 </span><span class="lineNoCov">          0 :       break;</span>
<span class="lineNum">    7292 </span><span class="lineNoCov">          0 :     default:</span>
<span class="lineNum">    7293 </span><span class="lineNoCov">          0 :       gcc_unreachable ();</span>
<span class="lineNum">    7294 </span>            :     }
<span class="lineNum">    7295 </span>            : 
<span class="lineNum">    7296 </span><span class="lineNoCov">          0 :   push_to_sequence (*where);</span>
<span class="lineNum">    7297 </span>            : 
<span class="lineNum">    7298 </span>            :   /* Auto-increment addresses must be reloaded in a special way.  */
<span class="lineNum">    7299 </span><span class="lineNoCov">          0 :   if (rl-&gt;out &amp;&amp; ! rl-&gt;out_reg)</span>
<span class="lineNum">    7300 </span>            :     {
<span class="lineNum">    7301 </span>            :       /* We are not going to bother supporting the case where a
<span class="lineNum">    7302 </span>            :          incremented register can't be copied directly from
<span class="lineNum">    7303 </span>            :          OLDEQUIV since this seems highly unlikely.  */
<span class="lineNum">    7304 </span><span class="lineNoCov">          0 :       gcc_assert (rl-&gt;secondary_in_reload &lt; 0);</span>
<span class="lineNum">    7305 </span>            : 
<span class="lineNum">    7306 </span><span class="lineNoCov">          0 :       if (reload_inherited[j])</span>
<span class="lineNum">    7307 </span><span class="lineNoCov">          0 :         oldequiv = reloadreg;</span>
<span class="lineNum">    7308 </span>            : 
<span class="lineNum">    7309 </span><span class="lineNoCov">          0 :       old = XEXP (rl-&gt;in_reg, 0);</span>
<span class="lineNum">    7310 </span>            : 
<span class="lineNum">    7311 </span>            :       /* Prevent normal processing of this reload.  */
<span class="lineNum">    7312 </span><span class="lineNoCov">          0 :       special = 1;</span>
<span class="lineNum">    7313 </span>            :       /* Output a special code sequence for this case.  */
<span class="lineNum">    7314 </span><span class="lineNoCov">          0 :       inc_for_reload (reloadreg, oldequiv, rl-&gt;out, rl-&gt;inc);</span>
<span class="lineNum">    7315 </span>            :     }
<span class="lineNum">    7316 </span>            : 
<span class="lineNum">    7317 </span>            :   /* If we are reloading a pseudo-register that was set by the previous
<span class="lineNum">    7318 </span>            :      insn, see if we can get rid of that pseudo-register entirely
<span class="lineNum">    7319 </span>            :      by redirecting the previous insn into our reload register.  */
<span class="lineNum">    7320 </span>            : 
<span class="lineNum">    7321 </span><span class="lineNoCov">          0 :   else if (optimize &amp;&amp; REG_P (old)</span>
<span class="lineNum">    7322 </span><span class="lineNoCov">          0 :            &amp;&amp; REGNO (old) &gt;= FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    7323 </span><span class="lineNoCov">          0 :            &amp;&amp; dead_or_set_p (insn, old)</span>
<span class="lineNum">    7324 </span>            :            /* This is unsafe if some other reload
<span class="lineNum">    7325 </span>            :               uses the same reg first.  */
<span class="lineNum">    7326 </span><span class="lineNoCov">          0 :            &amp;&amp; ! conflicts_with_override (reloadreg)</span>
<span class="lineNum">    7327 </span><span class="lineNoCov">          0 :            &amp;&amp; free_for_value_p (REGNO (reloadreg), rl-&gt;mode, rl-&gt;opnum,</span>
<span class="lineNum">    7328 </span>            :                                 rl-&gt;when_needed, old, rl-&gt;out, j, 0))
<span class="lineNum">    7329 </span>            :     {
<span class="lineNum">    7330 </span><span class="lineNoCov">          0 :       rtx_insn *temp = PREV_INSN (insn);</span>
<span class="lineNum">    7331 </span><span class="lineNoCov">          0 :       while (temp &amp;&amp; (NOTE_P (temp) || DEBUG_INSN_P (temp)))</span>
<span class="lineNum">    7332 </span><span class="lineNoCov">          0 :         temp = PREV_INSN (temp);</span>
<span class="lineNum">    7333 </span><span class="lineNoCov">          0 :       if (temp</span>
<span class="lineNum">    7334 </span><span class="lineNoCov">          0 :           &amp;&amp; NONJUMP_INSN_P (temp)</span>
<span class="lineNum">    7335 </span><span class="lineNoCov">          0 :           &amp;&amp; GET_CODE (PATTERN (temp)) == SET</span>
<span class="lineNum">    7336 </span><span class="lineNoCov">          0 :           &amp;&amp; SET_DEST (PATTERN (temp)) == old</span>
<span class="lineNum">    7337 </span>            :           /* Make sure we can access insn_operand_constraint.  */
<span class="lineNum">    7338 </span><span class="lineNoCov">          0 :           &amp;&amp; asm_noperands (PATTERN (temp)) &lt; 0</span>
<span class="lineNum">    7339 </span>            :           /* This is unsafe if operand occurs more than once in current
<span class="lineNum">    7340 </span>            :              insn.  Perhaps some occurrences aren't reloaded.  */
<span class="lineNum">    7341 </span><span class="lineNoCov">          0 :           &amp;&amp; count_occurrences (PATTERN (insn), old, 0) == 1)</span>
<span class="lineNum">    7342 </span>            :         {
<span class="lineNum">    7343 </span><span class="lineNoCov">          0 :           rtx old = SET_DEST (PATTERN (temp));</span>
<span class="lineNum">    7344 </span>            :           /* Store into the reload register instead of the pseudo.  */
<span class="lineNum">    7345 </span><span class="lineNoCov">          0 :           SET_DEST (PATTERN (temp)) = reloadreg;</span>
<span class="lineNum">    7346 </span>            : 
<span class="lineNum">    7347 </span>            :           /* Verify that resulting insn is valid. 
<span class="lineNum">    7348 </span>            : 
<span class="lineNum">    7349 </span>            :              Note that we have replaced the destination of TEMP with
<span class="lineNum">    7350 </span>            :              RELOADREG.  If TEMP references RELOADREG within an
<span class="lineNum">    7351 </span>            :              autoincrement addressing mode, then the resulting insn
<span class="lineNum">    7352 </span>            :              is ill-formed and we must reject this optimization.  */
<span class="lineNum">    7353 </span><span class="lineNoCov">          0 :           extract_insn (temp);</span>
<span class="lineNum">    7354 </span><span class="lineNoCov">          0 :           if (constrain_operands (1, get_enabled_alternatives (temp))</span>
<span class="lineNum">    7355 </span><span class="lineNoCov">          0 :               &amp;&amp; (!AUTO_INC_DEC || ! find_reg_note (temp, REG_INC, reloadreg)))</span>
<span class="lineNum">    7356 </span>            :             {
<span class="lineNum">    7357 </span>            :               /* If the previous insn is an output reload, the source is
<span class="lineNum">    7358 </span>            :                  a reload register, and its spill_reg_store entry will
<span class="lineNum">    7359 </span>            :                  contain the previous destination.  This is now
<span class="lineNum">    7360 </span>            :                  invalid.  */
<span class="lineNum">    7361 </span><span class="lineNoCov">          0 :               if (REG_P (SET_SRC (PATTERN (temp)))</span>
<span class="lineNum">    7362 </span><span class="lineNoCov">          0 :                   &amp;&amp; REGNO (SET_SRC (PATTERN (temp))) &lt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    7363 </span>            :                 {
<span class="lineNum">    7364 </span><span class="lineNoCov">          0 :                   spill_reg_store[REGNO (SET_SRC (PATTERN (temp)))] = 0;</span>
<span class="lineNum">    7365 </span><span class="lineNoCov">          0 :                   spill_reg_stored_to[REGNO (SET_SRC (PATTERN (temp)))] = 0;</span>
<span class="lineNum">    7366 </span>            :                 }
<span class="lineNum">    7367 </span>            : 
<span class="lineNum">    7368 </span>            :               /* If these are the only uses of the pseudo reg,
<span class="lineNum">    7369 </span>            :                  pretend for GDB it lives in the reload reg we used.  */
<span class="lineNum">    7370 </span><span class="lineNoCov">          0 :               if (REG_N_DEATHS (REGNO (old)) == 1</span>
<span class="lineNum">    7371 </span><span class="lineNoCov">          0 :                   &amp;&amp; REG_N_SETS (REGNO (old)) == 1)</span>
<span class="lineNum">    7372 </span>            :                 {
<span class="lineNum">    7373 </span><span class="lineNoCov">          0 :                   reg_renumber[REGNO (old)] = REGNO (reloadreg);</span>
<span class="lineNum">    7374 </span><span class="lineNoCov">          0 :                   if (ira_conflicts_p)</span>
<span class="lineNum">    7375 </span>            :                     /* Inform IRA about the change.  */
<span class="lineNum">    7376 </span><span class="lineNoCov">          0 :                     ira_mark_allocation_change (REGNO (old));</span>
<span class="lineNum">    7377 </span><span class="lineNoCov">          0 :                   alter_reg (REGNO (old), -1, false);</span>
<span class="lineNum">    7378 </span>            :                 }
<span class="lineNum">    7379 </span>            :               special = 1;
<span class="lineNum">    7380 </span>            : 
<span class="lineNum">    7381 </span>            :               /* Adjust any debug insns between temp and insn.  */
<span class="lineNum">    7382 </span><span class="lineNoCov">          0 :               while ((temp = NEXT_INSN (temp)) != insn)</span>
<span class="lineNum">    7383 </span><span class="lineNoCov">          0 :                 if (DEBUG_BIND_INSN_P (temp))</span>
<span class="lineNum">    7384 </span><span class="lineNoCov">          0 :                   INSN_VAR_LOCATION_LOC (temp)</span>
<span class="lineNum">    7385 </span><span class="lineNoCov">          0 :                     = simplify_replace_rtx (INSN_VAR_LOCATION_LOC (temp),</span>
<span class="lineNum">    7386 </span>            :                                             old, reloadreg);
<span class="lineNum">    7387 </span>            :                 else
<span class="lineNum">    7388 </span><span class="lineNoCov">          0 :                   gcc_assert (DEBUG_INSN_P (temp) || NOTE_P (temp));</span>
<span class="lineNum">    7389 </span>            :             }
<span class="lineNum">    7390 </span>            :           else
<span class="lineNum">    7391 </span>            :             {
<span class="lineNum">    7392 </span><span class="lineNoCov">          0 :               SET_DEST (PATTERN (temp)) = old;</span>
<span class="lineNum">    7393 </span>            :             }
<span class="lineNum">    7394 </span>            :         }
<span class="lineNum">    7395 </span>            :     }
<span class="lineNum">    7396 </span>            : 
<span class="lineNum">    7397 </span>            :   /* We can't do that, so output an insn to load RELOADREG.  */
<span class="lineNum">    7398 </span>            : 
<span class="lineNum">    7399 </span>            :   /* If we have a secondary reload, pick up the secondary register
<span class="lineNum">    7400 </span>            :      and icode, if any.  If OLDEQUIV and OLD are different or
<span class="lineNum">    7401 </span>            :      if this is an in-out reload, recompute whether or not we
<span class="lineNum">    7402 </span>            :      still need a secondary register and what the icode should
<span class="lineNum">    7403 </span>            :      be.  If we still need a secondary register and the class or
<span class="lineNum">    7404 </span>            :      icode is different, go back to reloading from OLD if using
<span class="lineNum">    7405 </span>            :      OLDEQUIV means that we got the wrong type of register.  We
<span class="lineNum">    7406 </span>            :      cannot have different class or icode due to an in-out reload
<span class="lineNum">    7407 </span>            :      because we don't make such reloads when both the input and
<span class="lineNum">    7408 </span>            :      output need secondary reload registers.  */
<span class="lineNum">    7409 </span>            : 
<span class="lineNum">    7410 </span><span class="lineNoCov">          0 :   if (! special &amp;&amp; rl-&gt;secondary_in_reload &gt;= 0)</span>
<span class="lineNum">    7411 </span>            :     {
<span class="lineNum">    7412 </span><span class="lineNoCov">          0 :       rtx second_reload_reg = 0;</span>
<span class="lineNum">    7413 </span><span class="lineNoCov">          0 :       rtx third_reload_reg = 0;</span>
<span class="lineNum">    7414 </span><span class="lineNoCov">          0 :       int secondary_reload = rl-&gt;secondary_in_reload;</span>
<span class="lineNum">    7415 </span><span class="lineNoCov">          0 :       rtx real_oldequiv = oldequiv;</span>
<span class="lineNum">    7416 </span><span class="lineNoCov">          0 :       rtx real_old = old;</span>
<span class="lineNum">    7417 </span><span class="lineNoCov">          0 :       rtx tmp;</span>
<span class="lineNum">    7418 </span><span class="lineNoCov">          0 :       enum insn_code icode;</span>
<span class="lineNum">    7419 </span><span class="lineNoCov">          0 :       enum insn_code tertiary_icode = CODE_FOR_nothing;</span>
<span class="lineNum">    7420 </span>            : 
<span class="lineNum">    7421 </span>            :       /* If OLDEQUIV is a pseudo with a MEM, get the real MEM
<span class="lineNum">    7422 </span>            :          and similarly for OLD.
<span class="lineNum">    7423 </span>            :          See comments in get_secondary_reload in reload.c.  */
<span class="lineNum">    7424 </span>            :       /* If it is a pseudo that cannot be replaced with its
<span class="lineNum">    7425 </span>            :          equivalent MEM, we must fall back to reload_in, which
<span class="lineNum">    7426 </span>            :          will have all the necessary substitutions registered.
<span class="lineNum">    7427 </span>            :          Likewise for a pseudo that can't be replaced with its
<span class="lineNum">    7428 </span>            :          equivalent constant.
<span class="lineNum">    7429 </span>            : 
<span class="lineNum">    7430 </span>            :          Take extra care for subregs of such pseudos.  Note that
<span class="lineNum">    7431 </span>            :          we cannot use reg_equiv_mem in this case because it is
<span class="lineNum">    7432 </span>            :          not in the right mode.  */
<span class="lineNum">    7433 </span>            : 
<span class="lineNum">    7434 </span><span class="lineNoCov">          0 :       tmp = oldequiv;</span>
<span class="lineNum">    7435 </span><span class="lineNoCov">          0 :       if (GET_CODE (tmp) == SUBREG)</span>
<span class="lineNum">    7436 </span><span class="lineNoCov">          0 :         tmp = SUBREG_REG (tmp);</span>
<span class="lineNum">    7437 </span><span class="lineNoCov">          0 :       if (REG_P (tmp)</span>
<span class="lineNum">    7438 </span><span class="lineNoCov">          0 :           &amp;&amp; REGNO (tmp) &gt;= FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    7439 </span><span class="lineNoCov">          0 :           &amp;&amp; (reg_equiv_memory_loc (REGNO (tmp)) != 0</span>
<span class="lineNum">    7440 </span><span class="lineNoCov">          0 :               || reg_equiv_constant (REGNO (tmp)) != 0))</span>
<span class="lineNum">    7441 </span>            :         {
<span class="lineNum">    7442 </span><span class="lineNoCov">          0 :           if (! reg_equiv_mem (REGNO (tmp))</span>
<span class="lineNum">    7443 </span><span class="lineNoCov">          0 :               || num_not_at_initial_offset</span>
<span class="lineNum">    7444 </span><span class="lineNoCov">          0 :               || GET_CODE (oldequiv) == SUBREG)</span>
<span class="lineNum">    7445 </span><span class="lineNoCov">          0 :             real_oldequiv = rl-&gt;in;</span>
<span class="lineNum">    7446 </span>            :           else
<span class="lineNum">    7447 </span>            :             real_oldequiv = reg_equiv_mem (REGNO (tmp));
<span class="lineNum">    7448 </span>            :         }
<span class="lineNum">    7449 </span>            : 
<span class="lineNum">    7450 </span><span class="lineNoCov">          0 :       tmp = old;</span>
<span class="lineNum">    7451 </span><span class="lineNoCov">          0 :       if (GET_CODE (tmp) == SUBREG)</span>
<span class="lineNum">    7452 </span><span class="lineNoCov">          0 :         tmp = SUBREG_REG (tmp);</span>
<span class="lineNum">    7453 </span><span class="lineNoCov">          0 :       if (REG_P (tmp)</span>
<span class="lineNum">    7454 </span><span class="lineNoCov">          0 :           &amp;&amp; REGNO (tmp) &gt;= FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    7455 </span><span class="lineNoCov">          0 :           &amp;&amp; (reg_equiv_memory_loc (REGNO (tmp)) != 0</span>
<span class="lineNum">    7456 </span><span class="lineNoCov">          0 :               || reg_equiv_constant (REGNO (tmp)) != 0))</span>
<span class="lineNum">    7457 </span>            :         {
<span class="lineNum">    7458 </span><span class="lineNoCov">          0 :           if (! reg_equiv_mem (REGNO (tmp))</span>
<span class="lineNum">    7459 </span><span class="lineNoCov">          0 :               || num_not_at_initial_offset</span>
<span class="lineNum">    7460 </span><span class="lineNoCov">          0 :               || GET_CODE (old) == SUBREG)</span>
<span class="lineNum">    7461 </span><span class="lineNoCov">          0 :             real_old = rl-&gt;in;</span>
<span class="lineNum">    7462 </span>            :           else
<span class="lineNum">    7463 </span>            :             real_old = reg_equiv_mem (REGNO (tmp));
<span class="lineNum">    7464 </span>            :         }
<span class="lineNum">    7465 </span>            : 
<span class="lineNum">    7466 </span><span class="lineNoCov">          0 :       second_reload_reg = rld[secondary_reload].reg_rtx;</span>
<span class="lineNum">    7467 </span><span class="lineNoCov">          0 :       if (rld[secondary_reload].secondary_in_reload &gt;= 0)</span>
<span class="lineNum">    7468 </span>            :         {
<span class="lineNum">    7469 </span><span class="lineNoCov">          0 :           int tertiary_reload = rld[secondary_reload].secondary_in_reload;</span>
<span class="lineNum">    7470 </span>            : 
<span class="lineNum">    7471 </span><span class="lineNoCov">          0 :           third_reload_reg = rld[tertiary_reload].reg_rtx;</span>
<span class="lineNum">    7472 </span><span class="lineNoCov">          0 :           tertiary_icode = rld[secondary_reload].secondary_in_icode;</span>
<span class="lineNum">    7473 </span>            :           /* We'd have to add more code for quartary reloads.  */
<span class="lineNum">    7474 </span><span class="lineNoCov">          0 :           gcc_assert (rld[tertiary_reload].secondary_in_reload &lt; 0);</span>
<span class="lineNum">    7475 </span>            :         }
<span class="lineNum">    7476 </span><span class="lineNoCov">          0 :       icode = rl-&gt;secondary_in_icode;</span>
<span class="lineNum">    7477 </span>            : 
<span class="lineNum">    7478 </span><span class="lineNoCov">          0 :       if ((old != oldequiv &amp;&amp; ! rtx_equal_p (old, oldequiv))</span>
<span class="lineNum">    7479 </span><span class="lineNoCov">          0 :           || (rl-&gt;in != 0 &amp;&amp; rl-&gt;out != 0))</span>
<span class="lineNum">    7480 </span>            :         {
<span class="lineNum">    7481 </span><span class="lineNoCov">          0 :           secondary_reload_info sri, sri2;</span>
<span class="lineNum">    7482 </span><span class="lineNoCov">          0 :           enum reg_class new_class, new_t_class;</span>
<span class="lineNum">    7483 </span>            : 
<span class="lineNum">    7484 </span><span class="lineNoCov">          0 :           sri.icode = CODE_FOR_nothing;</span>
<span class="lineNum">    7485 </span><span class="lineNoCov">          0 :           sri.prev_sri = NULL;</span>
<span class="lineNum">    7486 </span><span class="lineNoCov">          0 :           new_class</span>
<span class="lineNum">    7487 </span><span class="lineNoCov">          0 :             = (enum reg_class) targetm.secondary_reload (1, real_oldequiv,</span>
<span class="lineNum">    7488 </span><span class="lineNoCov">          0 :                                                          rl-&gt;rclass, mode,</span>
<span class="lineNum">    7489 </span>            :                                                          &amp;sri);
<span class="lineNum">    7490 </span>            : 
<span class="lineNum">    7491 </span><span class="lineNoCov">          0 :           if (new_class == NO_REGS &amp;&amp; sri.icode == CODE_FOR_nothing)</span>
<span class="lineNum">    7492 </span><span class="lineNoCov">          0 :             second_reload_reg = 0;</span>
<span class="lineNum">    7493 </span><span class="lineNoCov">          0 :           else if (new_class == NO_REGS)</span>
<span class="lineNum">    7494 </span>            :             {
<span class="lineNum">    7495 </span><span class="lineNoCov">          0 :               if (reload_adjust_reg_for_icode (&amp;second_reload_reg,</span>
<span class="lineNum">    7496 </span>            :                                                third_reload_reg,
<span class="lineNum">    7497 </span><span class="lineNoCov">          0 :                                                (enum insn_code) sri.icode))</span>
<span class="lineNum">    7498 </span>            :                 {
<span class="lineNum">    7499 </span><span class="lineNoCov">          0 :                   icode = (enum insn_code) sri.icode;</span>
<span class="lineNum">    7500 </span><span class="lineNoCov">          0 :                   third_reload_reg = 0;</span>
<span class="lineNum">    7501 </span>            :                 }
<span class="lineNum">    7502 </span>            :               else
<span class="lineNum">    7503 </span>            :                 {
<span class="lineNum">    7504 </span>            :                   oldequiv = old;
<span class="lineNum">    7505 </span>            :                   real_oldequiv = real_old;
<span class="lineNum">    7506 </span>            :                 }
<span class="lineNum">    7507 </span>            :             }
<span class="lineNum">    7508 </span><span class="lineNoCov">          0 :           else if (sri.icode != CODE_FOR_nothing)</span>
<span class="lineNum">    7509 </span>            :             /* We currently lack a way to express this in reloads.  */
<span class="lineNum">    7510 </span><span class="lineNoCov">          0 :             gcc_unreachable ();</span>
<span class="lineNum">    7511 </span>            :           else
<span class="lineNum">    7512 </span>            :             {
<span class="lineNum">    7513 </span><span class="lineNoCov">          0 :               sri2.icode = CODE_FOR_nothing;</span>
<span class="lineNum">    7514 </span><span class="lineNoCov">          0 :               sri2.prev_sri = &amp;sri;</span>
<span class="lineNum">    7515 </span><span class="lineNoCov">          0 :               new_t_class</span>
<span class="lineNum">    7516 </span><span class="lineNoCov">          0 :                 = (enum reg_class) targetm.secondary_reload (1, real_oldequiv,</span>
<span class="lineNum">    7517 </span>            :                                                              new_class, mode,
<span class="lineNum">    7518 </span>            :                                                              &amp;sri);
<span class="lineNum">    7519 </span><span class="lineNoCov">          0 :               if (new_t_class == NO_REGS &amp;&amp; sri2.icode == CODE_FOR_nothing)</span>
<span class="lineNum">    7520 </span>            :                 {
<span class="lineNum">    7521 </span><span class="lineNoCov">          0 :                   if (reload_adjust_reg_for_temp (&amp;second_reload_reg,</span>
<span class="lineNum">    7522 </span>            :                                                   third_reload_reg,
<span class="lineNum">    7523 </span>            :                                                   new_class, mode))
<span class="lineNum">    7524 </span>            :                     {
<span class="lineNum">    7525 </span><span class="lineNoCov">          0 :                       third_reload_reg = 0;</span>
<span class="lineNum">    7526 </span><span class="lineNoCov">          0 :                       tertiary_icode = (enum insn_code) sri2.icode;</span>
<span class="lineNum">    7527 </span>            :                     }
<span class="lineNum">    7528 </span>            :                   else
<span class="lineNum">    7529 </span>            :                     {
<span class="lineNum">    7530 </span>            :                       oldequiv = old;
<span class="lineNum">    7531 </span>            :                       real_oldequiv = real_old;
<span class="lineNum">    7532 </span>            :                     }
<span class="lineNum">    7533 </span>            :                 }
<span class="lineNum">    7534 </span><span class="lineNoCov">          0 :               else if (new_t_class == NO_REGS &amp;&amp; sri2.icode != CODE_FOR_nothing)</span>
<span class="lineNum">    7535 </span>            :                 {
<span class="lineNum">    7536 </span>            :                   rtx intermediate = second_reload_reg;
<span class="lineNum">    7537 </span>            : 
<span class="lineNum">    7538 </span>            :                   if (reload_adjust_reg_for_temp (&amp;intermediate, NULL,
<span class="lineNum">    7539 </span>            :                                                   new_class, mode)
<span class="lineNum">    7540 </span>            :                       &amp;&amp; reload_adjust_reg_for_icode (&amp;third_reload_reg, NULL,
<span class="lineNum">    7541 </span>            :                                                       ((enum insn_code)
<span class="lineNum">    7542 </span>            :                                                        sri2.icode)))
<span class="lineNum">    7543 </span>            :                     {
<span class="lineNum">    7544 </span>            :                       second_reload_reg = intermediate;
<span class="lineNum">    7545 </span>            :                       tertiary_icode = (enum insn_code) sri2.icode;
<span class="lineNum">    7546 </span>            :                     }
<span class="lineNum">    7547 </span>            :                   else
<span class="lineNum">    7548 </span>            :                     {
<span class="lineNum">    7549 </span>            :                       oldequiv = old;
<span class="lineNum">    7550 </span>            :                       real_oldequiv = real_old;
<span class="lineNum">    7551 </span>            :                     }
<span class="lineNum">    7552 </span>            :                 }
<span class="lineNum">    7553 </span><span class="lineNoCov">          0 :               else if (new_t_class != NO_REGS &amp;&amp; sri2.icode == CODE_FOR_nothing)</span>
<span class="lineNum">    7554 </span>            :                 {
<span class="lineNum">    7555 </span><span class="lineNoCov">          0 :                   rtx intermediate = second_reload_reg;</span>
<span class="lineNum">    7556 </span>            : 
<span class="lineNum">    7557 </span><span class="lineNoCov">          0 :                   if (reload_adjust_reg_for_temp (&amp;intermediate, NULL,</span>
<span class="lineNum">    7558 </span>            :                                                   new_class, mode)
<span class="lineNum">    7559 </span><span class="lineNoCov">          0 :                       &amp;&amp; reload_adjust_reg_for_temp (&amp;third_reload_reg, NULL,</span>
<span class="lineNum">    7560 </span>            :                                                       new_t_class, mode))
<span class="lineNum">    7561 </span>            :                     {
<span class="lineNum">    7562 </span><span class="lineNoCov">          0 :                       second_reload_reg = intermediate;</span>
<span class="lineNum">    7563 </span><span class="lineNoCov">          0 :                       tertiary_icode = (enum insn_code) sri2.icode;</span>
<span class="lineNum">    7564 </span>            :                     }
<span class="lineNum">    7565 </span>            :                   else
<span class="lineNum">    7566 </span>            :                     {
<span class="lineNum">    7567 </span>            :                       oldequiv = old;
<span class="lineNum">    7568 </span>            :                       real_oldequiv = real_old;
<span class="lineNum">    7569 </span><span class="lineNoCov">          0 :                     }</span>
<span class="lineNum">    7570 </span>            :                 }
<span class="lineNum">    7571 </span>            :               else
<span class="lineNum">    7572 </span>            :                 {
<span class="lineNum">    7573 </span>            :                   /* This could be handled more intelligently too.  */
<span class="lineNum">    7574 </span>            :                   oldequiv = old;
<span class="lineNum">    7575 </span>            :                   real_oldequiv = real_old;
<span class="lineNum">    7576 </span>            :                 }
<span class="lineNum">    7577 </span>            :             }
<span class="lineNum">    7578 </span>            :         }
<span class="lineNum">    7579 </span>            : 
<span class="lineNum">    7580 </span>            :       /* If we still need a secondary reload register, check
<span class="lineNum">    7581 </span>            :          to see if it is being used as a scratch or intermediate
<span class="lineNum">    7582 </span>            :          register and generate code appropriately.  If we need
<span class="lineNum">    7583 </span>            :          a scratch register, use REAL_OLDEQUIV since the form of
<span class="lineNum">    7584 </span>            :          the insn may depend on the actual address if it is
<span class="lineNum">    7585 </span>            :          a MEM.  */
<span class="lineNum">    7586 </span>            : 
<span class="lineNum">    7587 </span><span class="lineNoCov">          0 :       if (second_reload_reg)</span>
<span class="lineNum">    7588 </span>            :         {
<span class="lineNum">    7589 </span><span class="lineNoCov">          0 :           if (icode != CODE_FOR_nothing)</span>
<span class="lineNum">    7590 </span>            :             {
<span class="lineNum">    7591 </span>            :               /* We'd have to add extra code to handle this case.  */
<span class="lineNum">    7592 </span><span class="lineNoCov">          0 :               gcc_assert (!third_reload_reg);</span>
<span class="lineNum">    7593 </span>            : 
<span class="lineNum">    7594 </span><span class="lineNoCov">          0 :               emit_insn (GEN_FCN (icode) (reloadreg, real_oldequiv,</span>
<span class="lineNum">    7595 </span>            :                                           second_reload_reg));
<span class="lineNum">    7596 </span><span class="lineNoCov">          0 :               special = 1;</span>
<span class="lineNum">    7597 </span>            :             }
<span class="lineNum">    7598 </span>            :           else
<span class="lineNum">    7599 </span>            :             {
<span class="lineNum">    7600 </span>            :               /* See if we need a scratch register to load the
<span class="lineNum">    7601 </span>            :                  intermediate register (a tertiary reload).  */
<span class="lineNum">    7602 </span><span class="lineNoCov">          0 :               if (tertiary_icode != CODE_FOR_nothing)</span>
<span class="lineNum">    7603 </span>            :                 {
<span class="lineNum">    7604 </span><span class="lineNoCov">          0 :                   emit_insn ((GEN_FCN (tertiary_icode)</span>
<span class="lineNum">    7605 </span><span class="lineNoCov">          0 :                               (second_reload_reg, real_oldequiv,</span>
<span class="lineNum">    7606 </span>            :                                third_reload_reg)));
<span class="lineNum">    7607 </span>            :                 }
<span class="lineNum">    7608 </span><span class="lineNoCov">          0 :               else if (third_reload_reg)</span>
<span class="lineNum">    7609 </span>            :                 {
<span class="lineNum">    7610 </span><span class="lineNoCov">          0 :                   gen_reload (third_reload_reg, real_oldequiv,</span>
<span class="lineNum">    7611 </span>            :                               rl-&gt;opnum,
<span class="lineNum">    7612 </span>            :                               rl-&gt;when_needed);
<span class="lineNum">    7613 </span><span class="lineNoCov">          0 :                   gen_reload (second_reload_reg, third_reload_reg,</span>
<span class="lineNum">    7614 </span>            :                               rl-&gt;opnum,
<span class="lineNum">    7615 </span>            :                               rl-&gt;when_needed);
<span class="lineNum">    7616 </span>            :                 }
<span class="lineNum">    7617 </span>            :               else
<span class="lineNum">    7618 </span><span class="lineNoCov">          0 :                 gen_reload (second_reload_reg, real_oldequiv,</span>
<span class="lineNum">    7619 </span>            :                             rl-&gt;opnum,
<span class="lineNum">    7620 </span>            :                             rl-&gt;when_needed);
<span class="lineNum">    7621 </span>            : 
<span class="lineNum">    7622 </span><span class="lineNoCov">          0 :               oldequiv = second_reload_reg;</span>
<span class="lineNum">    7623 </span>            :             }
<span class="lineNum">    7624 </span>            :         }
<span class="lineNum">    7625 </span>            :     }
<span class="lineNum">    7626 </span>            : 
<span class="lineNum">    7627 </span><span class="lineNoCov">          0 :   if (! special &amp;&amp; ! rtx_equal_p (reloadreg, oldequiv))</span>
<span class="lineNum">    7628 </span>            :     {
<span class="lineNum">    7629 </span><span class="lineNoCov">          0 :       rtx real_oldequiv = oldequiv;</span>
<span class="lineNum">    7630 </span>            : 
<span class="lineNum">    7631 </span><span class="lineNoCov">          0 :       if ((REG_P (oldequiv)</span>
<span class="lineNum">    7632 </span><span class="lineNoCov">          0 :            &amp;&amp; REGNO (oldequiv) &gt;= FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    7633 </span><span class="lineNoCov">          0 :            &amp;&amp; (reg_equiv_memory_loc (REGNO (oldequiv)) != 0</span>
<span class="lineNum">    7634 </span><span class="lineNoCov">          0 :                || reg_equiv_constant (REGNO (oldequiv)) != 0))</span>
<span class="lineNum">    7635 </span><span class="lineNoCov">          0 :           || (GET_CODE (oldequiv) == SUBREG</span>
<span class="lineNum">    7636 </span><span class="lineNoCov">          0 :               &amp;&amp; REG_P (SUBREG_REG (oldequiv))</span>
<span class="lineNum">    7637 </span><span class="lineNoCov">          0 :               &amp;&amp; (REGNO (SUBREG_REG (oldequiv))</span>
<span class="lineNum">    7638 </span>            :                   &gt;= FIRST_PSEUDO_REGISTER)
<span class="lineNum">    7639 </span><span class="lineNoCov">          0 :               &amp;&amp; ((reg_equiv_memory_loc (REGNO (SUBREG_REG (oldequiv))) != 0)</span>
<span class="lineNum">    7640 </span><span class="lineNoCov">          0 :                   || (reg_equiv_constant (REGNO (SUBREG_REG (oldequiv))) != 0)))</span>
<span class="lineNum">    7641 </span><span class="lineNoCov">          0 :           || (CONSTANT_P (oldequiv)</span>
<span class="lineNum">    7642 </span><span class="lineNoCov">          0 :               &amp;&amp; (targetm.preferred_reload_class (oldequiv,</span>
<span class="lineNum">    7643 </span><span class="lineNoCov">          0 :                                                   REGNO_REG_CLASS (REGNO (reloadreg)))</span>
<span class="lineNum">    7644 </span>            :                   == NO_REGS)))
<span class="lineNum">    7645 </span><span class="lineNoCov">          0 :         real_oldequiv = rl-&gt;in;</span>
<span class="lineNum">    7646 </span><span class="lineNoCov">          0 :       gen_reload (reloadreg, real_oldequiv, rl-&gt;opnum,</span>
<span class="lineNum">    7647 </span>            :                   rl-&gt;when_needed);
<span class="lineNum">    7648 </span>            :     }
<span class="lineNum">    7649 </span>            : 
<span class="lineNum">    7650 </span><span class="lineNoCov">          0 :   if (cfun-&gt;can_throw_non_call_exceptions)</span>
<span class="lineNum">    7651 </span><span class="lineNoCov">          0 :     copy_reg_eh_region_note_forward (insn, get_insns (), NULL);</span>
<span class="lineNum">    7652 </span>            : 
<span class="lineNum">    7653 </span>            :   /* End this sequence.  */
<span class="lineNum">    7654 </span><span class="lineNoCov">          0 :   *where = get_insns ();</span>
<span class="lineNum">    7655 </span><span class="lineNoCov">          0 :   end_sequence ();</span>
<span class="lineNum">    7656 </span>            : 
<span class="lineNum">    7657 </span>            :   /* Update reload_override_in so that delete_address_reloads_1
<span class="lineNum">    7658 </span>            :      can see the actual register usage.  */
<span class="lineNum">    7659 </span><span class="lineNoCov">          0 :   if (oldequiv_reg)</span>
<span class="lineNum">    7660 </span><span class="lineNoCov">          0 :     reload_override_in[j] = oldequiv;</span>
<span class="lineNum">    7661 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    7662 </span>            : 
<span class="lineNum">    7663 </span>            : /* Generate insns to for the output reload RL, which is for the insn described
<a name="7664"><span class="lineNum">    7664 </span>            :    by CHAIN and has the number J.  */</a>
<span class="lineNum">    7665 </span>            : static void
<span class="lineNum">    7666 </span><span class="lineNoCov">          0 : emit_output_reload_insns (struct insn_chain *chain, struct reload *rl,</span>
<span class="lineNum">    7667 </span>            :                           int j)
<span class="lineNum">    7668 </span>            : {
<span class="lineNum">    7669 </span><span class="lineNoCov">          0 :   rtx reloadreg;</span>
<span class="lineNum">    7670 </span><span class="lineNoCov">          0 :   rtx_insn *insn = chain-&gt;insn;</span>
<span class="lineNum">    7671 </span><span class="lineNoCov">          0 :   int special = 0;</span>
<span class="lineNum">    7672 </span><span class="lineNoCov">          0 :   rtx old = rl-&gt;out;</span>
<span class="lineNum">    7673 </span><span class="lineNoCov">          0 :   machine_mode mode;</span>
<span class="lineNum">    7674 </span><span class="lineNoCov">          0 :   rtx_insn *p;</span>
<span class="lineNum">    7675 </span><span class="lineNoCov">          0 :   rtx rl_reg_rtx;</span>
<span class="lineNum">    7676 </span>            : 
<span class="lineNum">    7677 </span><span class="lineNoCov">          0 :   if (rl-&gt;when_needed == RELOAD_OTHER)</span>
<span class="lineNum">    7678 </span><span class="lineNoCov">          0 :     start_sequence ();</span>
<span class="lineNum">    7679 </span>            :   else
<span class="lineNum">    7680 </span><span class="lineNoCov">          0 :     push_to_sequence (output_reload_insns[rl-&gt;opnum]);</span>
<span class="lineNum">    7681 </span>            : 
<span class="lineNum">    7682 </span><span class="lineNoCov">          0 :   rl_reg_rtx = reload_reg_rtx_for_output[j];</span>
<span class="lineNum">    7683 </span><span class="lineNoCov">          0 :   mode = GET_MODE (rl_reg_rtx);</span>
<span class="lineNum">    7684 </span>            : 
<span class="lineNum">    7685 </span><span class="lineNoCov">          0 :   reloadreg = rl_reg_rtx;</span>
<span class="lineNum">    7686 </span>            : 
<span class="lineNum">    7687 </span>            :   /* If we need two reload regs, set RELOADREG to the intermediate
<span class="lineNum">    7688 </span>            :      one, since it will be stored into OLD.  We might need a secondary
<span class="lineNum">    7689 </span>            :      register only for an input reload, so check again here.  */
<span class="lineNum">    7690 </span>            : 
<span class="lineNum">    7691 </span><span class="lineNoCov">          0 :   if (rl-&gt;secondary_out_reload &gt;= 0)</span>
<span class="lineNum">    7692 </span>            :     {
<span class="lineNum">    7693 </span><span class="lineNoCov">          0 :       rtx real_old = old;</span>
<span class="lineNum">    7694 </span><span class="lineNoCov">          0 :       int secondary_reload = rl-&gt;secondary_out_reload;</span>
<span class="lineNum">    7695 </span><span class="lineNoCov">          0 :       int tertiary_reload = rld[secondary_reload].secondary_out_reload;</span>
<span class="lineNum">    7696 </span>            : 
<span class="lineNum">    7697 </span><span class="lineNoCov">          0 :       if (REG_P (old) &amp;&amp; REGNO (old) &gt;= FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    7698 </span><span class="lineNoCov">          0 :           &amp;&amp; reg_equiv_mem (REGNO (old)) != 0)</span>
<span class="lineNum">    7699 </span><span class="lineNoCov">          0 :         real_old = reg_equiv_mem (REGNO (old));</span>
<span class="lineNum">    7700 </span>            : 
<span class="lineNum">    7701 </span><span class="lineNoCov">          0 :       if (secondary_reload_class (0, rl-&gt;rclass, mode, real_old) != NO_REGS)</span>
<span class="lineNum">    7702 </span>            :         {
<span class="lineNum">    7703 </span><span class="lineNoCov">          0 :           rtx second_reloadreg = reloadreg;</span>
<span class="lineNum">    7704 </span><span class="lineNoCov">          0 :           reloadreg = rld[secondary_reload].reg_rtx;</span>
<span class="lineNum">    7705 </span>            : 
<span class="lineNum">    7706 </span>            :           /* See if RELOADREG is to be used as a scratch register
<span class="lineNum">    7707 </span>            :              or as an intermediate register.  */
<span class="lineNum">    7708 </span><span class="lineNoCov">          0 :           if (rl-&gt;secondary_out_icode != CODE_FOR_nothing)</span>
<span class="lineNum">    7709 </span>            :             {
<span class="lineNum">    7710 </span>            :               /* We'd have to add extra code to handle this case.  */
<span class="lineNum">    7711 </span><span class="lineNoCov">          0 :               gcc_assert (tertiary_reload &lt; 0);</span>
<span class="lineNum">    7712 </span>            : 
<span class="lineNum">    7713 </span><span class="lineNoCov">          0 :               emit_insn ((GEN_FCN (rl-&gt;secondary_out_icode)</span>
<span class="lineNum">    7714 </span><span class="lineNoCov">          0 :                           (real_old, second_reloadreg, reloadreg)));</span>
<span class="lineNum">    7715 </span><span class="lineNoCov">          0 :               special = 1;</span>
<span class="lineNum">    7716 </span>            :             }
<span class="lineNum">    7717 </span>            :           else
<span class="lineNum">    7718 </span>            :             {
<span class="lineNum">    7719 </span>            :               /* See if we need both a scratch and intermediate reload
<span class="lineNum">    7720 </span>            :                  register.  */
<span class="lineNum">    7721 </span>            : 
<span class="lineNum">    7722 </span><span class="lineNoCov">          0 :               enum insn_code tertiary_icode</span>
<span class="lineNum">    7723 </span>            :                 = rld[secondary_reload].secondary_out_icode;
<span class="lineNum">    7724 </span>            : 
<span class="lineNum">    7725 </span>            :               /* We'd have to add more code for quartary reloads.  */
<span class="lineNum">    7726 </span><span class="lineNoCov">          0 :               gcc_assert (tertiary_reload &lt; 0</span>
<span class="lineNum">    7727 </span>            :                           || rld[tertiary_reload].secondary_out_reload &lt; 0);
<span class="lineNum">    7728 </span>            : 
<span class="lineNum">    7729 </span><span class="lineNoCov">          0 :               if (GET_MODE (reloadreg) != mode)</span>
<span class="lineNum">    7730 </span><span class="lineNoCov">          0 :                 reloadreg = reload_adjust_reg_for_mode (reloadreg, mode);</span>
<span class="lineNum">    7731 </span>            : 
<span class="lineNum">    7732 </span><span class="lineNoCov">          0 :               if (tertiary_icode != CODE_FOR_nothing)</span>
<span class="lineNum">    7733 </span>            :                 {
<span class="lineNum">    7734 </span><span class="lineNoCov">          0 :                   rtx third_reloadreg = rld[tertiary_reload].reg_rtx;</span>
<span class="lineNum">    7735 </span>            : 
<span class="lineNum">    7736 </span>            :                   /* Copy primary reload reg to secondary reload reg.
<span class="lineNum">    7737 </span>            :                      (Note that these have been swapped above, then
<span class="lineNum">    7738 </span>            :                      secondary reload reg to OLD using our insn.)  */
<span class="lineNum">    7739 </span>            : 
<span class="lineNum">    7740 </span>            :                   /* If REAL_OLD is a paradoxical SUBREG, remove it
<span class="lineNum">    7741 </span>            :                      and try to put the opposite SUBREG on
<span class="lineNum">    7742 </span>            :                      RELOADREG.  */
<span class="lineNum">    7743 </span><span class="lineNoCov">          0 :                   strip_paradoxical_subreg (&amp;real_old, &amp;reloadreg);</span>
<span class="lineNum">    7744 </span>            : 
<span class="lineNum">    7745 </span><span class="lineNoCov">          0 :                   gen_reload (reloadreg, second_reloadreg,</span>
<span class="lineNum">    7746 </span>            :                               rl-&gt;opnum, rl-&gt;when_needed);
<span class="lineNum">    7747 </span><span class="lineNoCov">          0 :                   emit_insn ((GEN_FCN (tertiary_icode)</span>
<span class="lineNum">    7748 </span><span class="lineNoCov">          0 :                               (real_old, reloadreg, third_reloadreg)));</span>
<span class="lineNum">    7749 </span><span class="lineNoCov">          0 :                   special = 1;</span>
<span class="lineNum">    7750 </span>            :                 }
<span class="lineNum">    7751 </span>            : 
<span class="lineNum">    7752 </span>            :               else
<span class="lineNum">    7753 </span>            :                 {
<span class="lineNum">    7754 </span>            :                   /* Copy between the reload regs here and then to
<span class="lineNum">    7755 </span>            :                      OUT later.  */
<span class="lineNum">    7756 </span>            : 
<span class="lineNum">    7757 </span><span class="lineNoCov">          0 :                   gen_reload (reloadreg, second_reloadreg,</span>
<span class="lineNum">    7758 </span>            :                               rl-&gt;opnum, rl-&gt;when_needed);
<span class="lineNum">    7759 </span><span class="lineNoCov">          0 :                   if (tertiary_reload &gt;= 0)</span>
<span class="lineNum">    7760 </span>            :                     {
<span class="lineNum">    7761 </span><span class="lineNoCov">          0 :                       rtx third_reloadreg = rld[tertiary_reload].reg_rtx;</span>
<span class="lineNum">    7762 </span>            : 
<span class="lineNum">    7763 </span><span class="lineNoCov">          0 :                       gen_reload (third_reloadreg, reloadreg,</span>
<span class="lineNum">    7764 </span>            :                                   rl-&gt;opnum, rl-&gt;when_needed);
<span class="lineNum">    7765 </span><span class="lineNoCov">          0 :                       reloadreg = third_reloadreg;</span>
<span class="lineNum">    7766 </span>            :                     }
<span class="lineNum">    7767 </span>            :                 }
<span class="lineNum">    7768 </span>            :             }
<span class="lineNum">    7769 </span>            :         }
<span class="lineNum">    7770 </span>            :     }
<span class="lineNum">    7771 </span>            : 
<span class="lineNum">    7772 </span>            :   /* Output the last reload insn.  */
<span class="lineNum">    7773 </span><span class="lineNoCov">          0 :   if (! special)</span>
<span class="lineNum">    7774 </span>            :     {
<span class="lineNum">    7775 </span><span class="lineNoCov">          0 :       rtx set;</span>
<span class="lineNum">    7776 </span>            : 
<span class="lineNum">    7777 </span>            :       /* Don't output the last reload if OLD is not the dest of
<span class="lineNum">    7778 </span>            :          INSN and is in the src and is clobbered by INSN.  */
<span class="lineNum">    7779 </span><span class="lineNoCov">          0 :       if (! flag_expensive_optimizations</span>
<span class="lineNum">    7780 </span><span class="lineNoCov">          0 :           || !REG_P (old)</span>
<span class="lineNum">    7781 </span><span class="lineNoCov">          0 :           || !(set = single_set (insn))</span>
<span class="lineNum">    7782 </span><span class="lineNoCov">          0 :           || rtx_equal_p (old, SET_DEST (set))</span>
<span class="lineNum">    7783 </span><span class="lineNoCov">          0 :           || !reg_mentioned_p (old, SET_SRC (set))</span>
<span class="lineNum">    7784 </span><span class="lineNoCov">          0 :           || !((REGNO (old) &lt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    7785 </span><span class="lineNoCov">          0 :                &amp;&amp; regno_clobbered_p (REGNO (old), insn, rl-&gt;mode, 0)))</span>
<span class="lineNum">    7786 </span><span class="lineNoCov">          0 :         gen_reload (old, reloadreg, rl-&gt;opnum,</span>
<span class="lineNum">    7787 </span>            :                     rl-&gt;when_needed);
<span class="lineNum">    7788 </span>            :     }
<span class="lineNum">    7789 </span>            : 
<span class="lineNum">    7790 </span>            :   /* Look at all insns we emitted, just to be safe.  */
<span class="lineNum">    7791 </span><span class="lineNoCov">          0 :   for (p = get_insns (); p; p = NEXT_INSN (p))</span>
<span class="lineNum">    7792 </span><span class="lineNoCov">          0 :     if (INSN_P (p))</span>
<span class="lineNum">    7793 </span>            :       {
<span class="lineNum">    7794 </span><span class="lineNoCov">          0 :         rtx pat = PATTERN (p);</span>
<span class="lineNum">    7795 </span>            : 
<span class="lineNum">    7796 </span>            :         /* If this output reload doesn't come from a spill reg,
<span class="lineNum">    7797 </span>            :            clear any memory of reloaded copies of the pseudo reg.
<span class="lineNum">    7798 </span>            :            If this output reload comes from a spill reg,
<span class="lineNum">    7799 </span>            :            reg_has_output_reload will make this do nothing.  */
<span class="lineNum">    7800 </span><span class="lineNoCov">          0 :         note_stores (pat, forget_old_reloads_1, NULL);</span>
<span class="lineNum">    7801 </span>            : 
<span class="lineNum">    7802 </span><span class="lineNoCov">          0 :         if (reg_mentioned_p (rl_reg_rtx, pat))</span>
<span class="lineNum">    7803 </span>            :           {
<span class="lineNum">    7804 </span><span class="lineNoCov">          0 :             rtx set = single_set (insn);</span>
<span class="lineNum">    7805 </span><span class="lineNoCov">          0 :             if (reload_spill_index[j] &lt; 0</span>
<span class="lineNum">    7806 </span><span class="lineNoCov">          0 :                 &amp;&amp; set</span>
<span class="lineNum">    7807 </span><span class="lineNoCov">          0 :                 &amp;&amp; SET_SRC (set) == rl_reg_rtx)</span>
<span class="lineNum">    7808 </span>            :               {
<span class="lineNum">    7809 </span><span class="lineNoCov">          0 :                 int src = REGNO (SET_SRC (set));</span>
<span class="lineNum">    7810 </span>            : 
<span class="lineNum">    7811 </span><span class="lineNoCov">          0 :                 reload_spill_index[j] = src;</span>
<span class="lineNum">    7812 </span><span class="lineNoCov">          0 :                 SET_HARD_REG_BIT (reg_is_output_reload, src);</span>
<span class="lineNum">    7813 </span><span class="lineNoCov">          0 :                 if (find_regno_note (insn, REG_DEAD, src))</span>
<span class="lineNum">    7814 </span><span class="lineNoCov">          0 :                   SET_HARD_REG_BIT (reg_reloaded_died, src);</span>
<span class="lineNum">    7815 </span>            :               }
<span class="lineNum">    7816 </span><span class="lineNoCov">          0 :             if (HARD_REGISTER_P (rl_reg_rtx))</span>
<span class="lineNum">    7817 </span>            :               {
<span class="lineNum">    7818 </span><span class="lineNoCov">          0 :                 int s = rl-&gt;secondary_out_reload;</span>
<span class="lineNum">    7819 </span><span class="lineNoCov">          0 :                 set = single_set (p);</span>
<span class="lineNum">    7820 </span>            :                 /* If this reload copies only to the secondary reload
<span class="lineNum">    7821 </span>            :                    register, the secondary reload does the actual
<span class="lineNum">    7822 </span>            :                    store.  */
<span class="lineNum">    7823 </span><span class="lineNoCov">          0 :                 if (s &gt;= 0 &amp;&amp; set == NULL_RTX)</span>
<span class="lineNum">    7824 </span>            :                   /* We can't tell what function the secondary reload
<span class="lineNum">    7825 </span>            :                      has and where the actual store to the pseudo is
<span class="lineNum">    7826 </span>            :                      made; leave new_spill_reg_store alone.  */
<span class="lineNum">    7827 </span>            :                   ;
<span class="lineNum">    7828 </span><span class="lineNoCov">          0 :                 else if (s &gt;= 0</span>
<span class="lineNum">    7829 </span><span class="lineNoCov">          0 :                          &amp;&amp; SET_SRC (set) == rl_reg_rtx</span>
<span class="lineNum">    7830 </span><span class="lineNoCov">          0 :                          &amp;&amp; SET_DEST (set) == rld[s].reg_rtx)</span>
<span class="lineNum">    7831 </span>            :                   {
<span class="lineNum">    7832 </span>            :                     /* Usually the next instruction will be the
<span class="lineNum">    7833 </span>            :                        secondary reload insn;  if we can confirm
<span class="lineNum">    7834 </span>            :                        that it is, setting new_spill_reg_store to
<span class="lineNum">    7835 </span>            :                        that insn will allow an extra optimization.  */
<span class="lineNum">    7836 </span><span class="lineNoCov">          0 :                     rtx s_reg = rld[s].reg_rtx;</span>
<span class="lineNum">    7837 </span><span class="lineNoCov">          0 :                     rtx_insn *next = NEXT_INSN (p);</span>
<span class="lineNum">    7838 </span><span class="lineNoCov">          0 :                     rld[s].out = rl-&gt;out;</span>
<span class="lineNum">    7839 </span><span class="lineNoCov">          0 :                     rld[s].out_reg = rl-&gt;out_reg;</span>
<span class="lineNum">    7840 </span><span class="lineNoCov">          0 :                     set = single_set (next);</span>
<span class="lineNum">    7841 </span><span class="lineNoCov">          0 :                     if (set &amp;&amp; SET_SRC (set) == s_reg</span>
<span class="lineNum">    7842 </span><span class="lineNoCov">          0 :                         &amp;&amp; reload_reg_rtx_reaches_end_p (s_reg, s))</span>
<span class="lineNum">    7843 </span>            :                       {
<span class="lineNum">    7844 </span><span class="lineNoCov">          0 :                         SET_HARD_REG_BIT (reg_is_output_reload,</span>
<span class="lineNum">    7845 </span>            :                                           REGNO (s_reg));
<span class="lineNum">    7846 </span><span class="lineNoCov">          0 :                         new_spill_reg_store[REGNO (s_reg)] = next;</span>
<span class="lineNum">    7847 </span>            :                       }
<span class="lineNum">    7848 </span>            :                   }
<span class="lineNum">    7849 </span><span class="lineNoCov">          0 :                 else if (reload_reg_rtx_reaches_end_p (rl_reg_rtx, j))</span>
<span class="lineNum">    7850 </span><span class="lineNoCov">          0 :                   new_spill_reg_store[REGNO (rl_reg_rtx)] = p;</span>
<span class="lineNum">    7851 </span>            :               }
<span class="lineNum">    7852 </span>            :           }
<span class="lineNum">    7853 </span>            :       }
<span class="lineNum">    7854 </span>            : 
<span class="lineNum">    7855 </span><span class="lineNoCov">          0 :   if (rl-&gt;when_needed == RELOAD_OTHER)</span>
<span class="lineNum">    7856 </span>            :     {
<span class="lineNum">    7857 </span><span class="lineNoCov">          0 :       emit_insn (other_output_reload_insns[rl-&gt;opnum]);</span>
<span class="lineNum">    7858 </span><span class="lineNoCov">          0 :       other_output_reload_insns[rl-&gt;opnum] = get_insns ();</span>
<span class="lineNum">    7859 </span>            :     }
<span class="lineNum">    7860 </span>            :   else
<span class="lineNum">    7861 </span><span class="lineNoCov">          0 :     output_reload_insns[rl-&gt;opnum] = get_insns ();</span>
<span class="lineNum">    7862 </span>            : 
<span class="lineNum">    7863 </span><span class="lineNoCov">          0 :   if (cfun-&gt;can_throw_non_call_exceptions)</span>
<span class="lineNum">    7864 </span><span class="lineNoCov">          0 :     copy_reg_eh_region_note_forward (insn, get_insns (), NULL);</span>
<span class="lineNum">    7865 </span>            : 
<span class="lineNum">    7866 </span><span class="lineNoCov">          0 :   end_sequence ();</span>
<span class="lineNum">    7867 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    7868 </span>            : 
<span class="lineNum">    7869 </span>            : /* Do input reloading for reload RL, which is for the insn described by CHAIN
<a name="7870"><span class="lineNum">    7870 </span>            :    and has the number J.  */</a>
<span class="lineNum">    7871 </span>            : static void
<span class="lineNum">    7872 </span><span class="lineNoCov">          0 : do_input_reload (struct insn_chain *chain, struct reload *rl, int j)</span>
<span class="lineNum">    7873 </span>            : {
<span class="lineNum">    7874 </span><span class="lineNoCov">          0 :   rtx_insn *insn = chain-&gt;insn;</span>
<span class="lineNum">    7875 </span><span class="lineNoCov">          0 :   rtx old = (rl-&gt;in &amp;&amp; MEM_P (rl-&gt;in)</span>
<span class="lineNum">    7876 </span><span class="lineNoCov">          0 :              ? rl-&gt;in_reg : rl-&gt;in);</span>
<span class="lineNum">    7877 </span><span class="lineNoCov">          0 :   rtx reg_rtx = rl-&gt;reg_rtx;</span>
<span class="lineNum">    7878 </span>            : 
<span class="lineNum">    7879 </span><span class="lineNoCov">          0 :   if (old &amp;&amp; reg_rtx)</span>
<span class="lineNum">    7880 </span>            :     {
<span class="lineNum">    7881 </span><span class="lineNoCov">          0 :       machine_mode mode;</span>
<span class="lineNum">    7882 </span>            : 
<span class="lineNum">    7883 </span>            :       /* Determine the mode to reload in.
<span class="lineNum">    7884 </span>            :          This is very tricky because we have three to choose from.
<span class="lineNum">    7885 </span>            :          There is the mode the insn operand wants (rl-&gt;inmode).
<span class="lineNum">    7886 </span>            :          There is the mode of the reload register RELOADREG.
<span class="lineNum">    7887 </span>            :          There is the intrinsic mode of the operand, which we could find
<span class="lineNum">    7888 </span>            :          by stripping some SUBREGs.
<span class="lineNum">    7889 </span>            :          It turns out that RELOADREG's mode is irrelevant:
<span class="lineNum">    7890 </span>            :          we can change that arbitrarily.
<span class="lineNum">    7891 </span>            : 
<span class="lineNum">    7892 </span>            :          Consider (SUBREG:SI foo:QI) as an operand that must be SImode;
<span class="lineNum">    7893 </span>            :          then the reload reg may not support QImode moves, so use SImode.
<span class="lineNum">    7894 </span>            :          If foo is in memory due to spilling a pseudo reg, this is safe,
<span class="lineNum">    7895 </span>            :          because the QImode value is in the least significant part of a
<span class="lineNum">    7896 </span>            :          slot big enough for a SImode.  If foo is some other sort of
<span class="lineNum">    7897 </span>            :          memory reference, then it is impossible to reload this case,
<span class="lineNum">    7898 </span>            :          so previous passes had better make sure this never happens.
<span class="lineNum">    7899 </span>            : 
<span class="lineNum">    7900 </span>            :          Then consider a one-word union which has SImode and one of its
<span class="lineNum">    7901 </span>            :          members is a float, being fetched as (SUBREG:SF union:SI).
<span class="lineNum">    7902 </span>            :          We must fetch that as SFmode because we could be loading into
<span class="lineNum">    7903 </span>            :          a float-only register.  In this case OLD's mode is correct.
<span class="lineNum">    7904 </span>            : 
<span class="lineNum">    7905 </span>            :          Consider an immediate integer: it has VOIDmode.  Here we need
<span class="lineNum">    7906 </span>            :          to get a mode from something else.
<span class="lineNum">    7907 </span>            : 
<span class="lineNum">    7908 </span>            :          In some cases, there is a fourth mode, the operand's
<span class="lineNum">    7909 </span>            :          containing mode.  If the insn specifies a containing mode for
<span class="lineNum">    7910 </span>            :          this operand, it overrides all others.
<span class="lineNum">    7911 </span>            : 
<span class="lineNum">    7912 </span>            :          I am not sure whether the algorithm here is always right,
<span class="lineNum">    7913 </span>            :          but it does the right things in those cases.  */
<span class="lineNum">    7914 </span>            : 
<span class="lineNum">    7915 </span><span class="lineNoCov">          0 :       mode = GET_MODE (old);</span>
<span class="lineNum">    7916 </span><span class="lineNoCov">          0 :       if (mode == VOIDmode)</span>
<span class="lineNum">    7917 </span><span class="lineNoCov">          0 :         mode = rl-&gt;inmode;</span>
<span class="lineNum">    7918 </span>            : 
<span class="lineNum">    7919 </span>            :       /* We cannot use gen_lowpart_common since it can do the wrong thing
<span class="lineNum">    7920 </span>            :          when REG_RTX has a multi-word mode.  Note that REG_RTX must
<span class="lineNum">    7921 </span>            :          always be a REG here.  */
<span class="lineNum">    7922 </span><span class="lineNoCov">          0 :       if (GET_MODE (reg_rtx) != mode)</span>
<span class="lineNum">    7923 </span><span class="lineNoCov">          0 :         reg_rtx = reload_adjust_reg_for_mode (reg_rtx, mode);</span>
<span class="lineNum">    7924 </span>            :     }
<span class="lineNum">    7925 </span><span class="lineNoCov">          0 :   reload_reg_rtx_for_input[j] = reg_rtx;</span>
<span class="lineNum">    7926 </span>            : 
<span class="lineNum">    7927 </span><span class="lineNoCov">          0 :   if (old != 0</span>
<span class="lineNum">    7928 </span>            :       /* AUTO_INC reloads need to be handled even if inherited.  We got an
<span class="lineNum">    7929 </span>            :          AUTO_INC reload if reload_out is set but reload_out_reg isn't.  */
<span class="lineNum">    7930 </span><span class="lineNoCov">          0 :       &amp;&amp; (! reload_inherited[j] || (rl-&gt;out &amp;&amp; ! rl-&gt;out_reg))</span>
<span class="lineNum">    7931 </span><span class="lineNoCov">          0 :       &amp;&amp; ! rtx_equal_p (reg_rtx, old)</span>
<span class="lineNum">    7932 </span><span class="lineNoCov">          0 :       &amp;&amp; reg_rtx != 0)</span>
<span class="lineNum">    7933 </span><span class="lineNoCov">          0 :     emit_input_reload_insns (chain, rld + j, old, j);</span>
<span class="lineNum">    7934 </span>            : 
<span class="lineNum">    7935 </span>            :   /* When inheriting a wider reload, we have a MEM in rl-&gt;in,
<span class="lineNum">    7936 </span>            :      e.g. inheriting a SImode output reload for
<span class="lineNum">    7937 </span>            :      (mem:HI (plus:SI (reg:SI 14 fp) (const_int 10)))  */
<span class="lineNum">    7938 </span><span class="lineNoCov">          0 :   if (optimize &amp;&amp; reload_inherited[j] &amp;&amp; rl-&gt;in</span>
<span class="lineNum">    7939 </span><span class="lineNoCov">          0 :       &amp;&amp; MEM_P (rl-&gt;in)</span>
<span class="lineNum">    7940 </span><span class="lineNoCov">          0 :       &amp;&amp; MEM_P (rl-&gt;in_reg)</span>
<span class="lineNum">    7941 </span><span class="lineNoCov">          0 :       &amp;&amp; reload_spill_index[j] &gt;= 0</span>
<span class="lineNum">    7942 </span><span class="lineNoCov">          0 :       &amp;&amp; TEST_HARD_REG_BIT (reg_reloaded_valid, reload_spill_index[j]))</span>
<span class="lineNum">    7943 </span><span class="lineNoCov">          0 :     rl-&gt;in = regno_reg_rtx[reg_reloaded_contents[reload_spill_index[j]]];</span>
<span class="lineNum">    7944 </span>            : 
<span class="lineNum">    7945 </span>            :   /* If we are reloading a register that was recently stored in with an
<span class="lineNum">    7946 </span>            :      output-reload, see if we can prove there was
<span class="lineNum">    7947 </span>            :      actually no need to store the old value in it.  */
<span class="lineNum">    7948 </span>            : 
<span class="lineNum">    7949 </span><span class="lineNoCov">          0 :   if (optimize</span>
<span class="lineNum">    7950 </span><span class="lineNoCov">          0 :       &amp;&amp; (reload_inherited[j] || reload_override_in[j])</span>
<span class="lineNum">    7951 </span><span class="lineNoCov">          0 :       &amp;&amp; reg_rtx</span>
<span class="lineNum">    7952 </span><span class="lineNoCov">          0 :       &amp;&amp; REG_P (reg_rtx)</span>
<span class="lineNum">    7953 </span><span class="lineNoCov">          0 :       &amp;&amp; spill_reg_store[REGNO (reg_rtx)] != 0</span>
<span class="lineNum">    7954 </span>            : #if 0
<span class="lineNum">    7955 </span>            :       /* There doesn't seem to be any reason to restrict this to pseudos
<span class="lineNum">    7956 </span>            :          and doing so loses in the case where we are copying from a
<span class="lineNum">    7957 </span>            :          register of the wrong class.  */
<span class="lineNum">    7958 </span>            :       &amp;&amp; !HARD_REGISTER_P (spill_reg_stored_to[REGNO (reg_rtx)])
<span class="lineNum">    7959 </span>            : #endif
<span class="lineNum">    7960 </span>            :       /* The insn might have already some references to stackslots
<span class="lineNum">    7961 </span>            :          replaced by MEMs, while reload_out_reg still names the
<span class="lineNum">    7962 </span>            :          original pseudo.  */
<span class="lineNum">    7963 </span><span class="lineNoCov">          0 :       &amp;&amp; (dead_or_set_p (insn, spill_reg_stored_to[REGNO (reg_rtx)])</span>
<span class="lineNum">    7964 </span><span class="lineNoCov">          0 :           || rtx_equal_p (spill_reg_stored_to[REGNO (reg_rtx)], rl-&gt;out_reg)))</span>
<span class="lineNum">    7965 </span><span class="lineNoCov">          0 :     delete_output_reload (insn, j, REGNO (reg_rtx), reg_rtx);</span>
<span class="lineNum">    7966 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    7967 </span>            : 
<span class="lineNum">    7968 </span>            : /* Do output reloading for reload RL, which is for the insn described by
<span class="lineNum">    7969 </span>            :    CHAIN and has the number J.
<span class="lineNum">    7970 </span>            :    ??? At some point we need to support handling output reloads of
<a name="7971"><span class="lineNum">    7971 </span>            :    JUMP_INSNs or insns that set cc0.  */</a>
<span class="lineNum">    7972 </span>            : static void
<span class="lineNum">    7973 </span><span class="lineNoCov">          0 : do_output_reload (struct insn_chain *chain, struct reload *rl, int j)</span>
<span class="lineNum">    7974 </span>            : {
<span class="lineNum">    7975 </span><span class="lineNoCov">          0 :   rtx note, old;</span>
<span class="lineNum">    7976 </span><span class="lineNoCov">          0 :   rtx_insn *insn = chain-&gt;insn;</span>
<span class="lineNum">    7977 </span>            :   /* If this is an output reload that stores something that is
<span class="lineNum">    7978 </span>            :      not loaded in this same reload, see if we can eliminate a previous
<span class="lineNum">    7979 </span>            :      store.  */
<span class="lineNum">    7980 </span><span class="lineNoCov">          0 :   rtx pseudo = rl-&gt;out_reg;</span>
<span class="lineNum">    7981 </span><span class="lineNoCov">          0 :   rtx reg_rtx = rl-&gt;reg_rtx;</span>
<span class="lineNum">    7982 </span>            : 
<span class="lineNum">    7983 </span><span class="lineNoCov">          0 :   if (rl-&gt;out &amp;&amp; reg_rtx)</span>
<span class="lineNum">    7984 </span>            :     {
<span class="lineNum">    7985 </span><span class="lineNoCov">          0 :       machine_mode mode;</span>
<span class="lineNum">    7986 </span>            : 
<span class="lineNum">    7987 </span>            :       /* Determine the mode to reload in.
<span class="lineNum">    7988 </span>            :          See comments above (for input reloading).  */
<span class="lineNum">    7989 </span><span class="lineNoCov">          0 :       mode = GET_MODE (rl-&gt;out);</span>
<span class="lineNum">    7990 </span><span class="lineNoCov">          0 :       if (mode == VOIDmode)</span>
<span class="lineNum">    7991 </span>            :         {
<span class="lineNum">    7992 </span>            :           /* VOIDmode should never happen for an output.  */
<span class="lineNum">    7993 </span><span class="lineNoCov">          0 :           if (asm_noperands (PATTERN (insn)) &lt; 0)</span>
<span class="lineNum">    7994 </span>            :             /* It's the compiler's fault.  */
<span class="lineNum">    7995 </span><span class="lineNoCov">          0 :             fatal_insn (&quot;VOIDmode on an output&quot;, insn);</span>
<span class="lineNum">    7996 </span><span class="lineNoCov">          0 :           error_for_asm (insn, &quot;output operand is constant in %&lt;asm%&gt;&quot;);</span>
<span class="lineNum">    7997 </span>            :           /* Prevent crash--use something we know is valid.  */
<span class="lineNum">    7998 </span><span class="lineNoCov">          0 :           mode = word_mode;</span>
<span class="lineNum">    7999 </span><span class="lineNoCov">          0 :           rl-&gt;out = gen_rtx_REG (mode, REGNO (reg_rtx));</span>
<span class="lineNum">    8000 </span>            :         }
<span class="lineNum">    8001 </span><span class="lineNoCov">          0 :       if (GET_MODE (reg_rtx) != mode)</span>
<span class="lineNum">    8002 </span><span class="lineNoCov">          0 :         reg_rtx = reload_adjust_reg_for_mode (reg_rtx, mode);</span>
<span class="lineNum">    8003 </span>            :     }
<span class="lineNum">    8004 </span><span class="lineNoCov">          0 :   reload_reg_rtx_for_output[j] = reg_rtx;</span>
<span class="lineNum">    8005 </span>            : 
<span class="lineNum">    8006 </span><span class="lineNoCov">          0 :   if (pseudo</span>
<span class="lineNum">    8007 </span><span class="lineNoCov">          0 :       &amp;&amp; optimize</span>
<span class="lineNum">    8008 </span><span class="lineNoCov">          0 :       &amp;&amp; REG_P (pseudo)</span>
<span class="lineNum">    8009 </span><span class="lineNoCov">          0 :       &amp;&amp; ! rtx_equal_p (rl-&gt;in_reg, pseudo)</span>
<span class="lineNum">    8010 </span><span class="lineNoCov">          0 :       &amp;&amp; REGNO (pseudo) &gt;= FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    8011 </span><span class="lineNoCov">          0 :       &amp;&amp; reg_last_reload_reg[REGNO (pseudo)])</span>
<span class="lineNum">    8012 </span>            :     {
<span class="lineNum">    8013 </span><span class="lineNoCov">          0 :       int pseudo_no = REGNO (pseudo);</span>
<span class="lineNum">    8014 </span><span class="lineNoCov">          0 :       int last_regno = REGNO (reg_last_reload_reg[pseudo_no]);</span>
<span class="lineNum">    8015 </span>            : 
<span class="lineNum">    8016 </span>            :       /* We don't need to test full validity of last_regno for
<span class="lineNum">    8017 </span>            :          inherit here; we only want to know if the store actually
<span class="lineNum">    8018 </span>            :          matches the pseudo.  */
<span class="lineNum">    8019 </span><span class="lineNoCov">          0 :       if (TEST_HARD_REG_BIT (reg_reloaded_valid, last_regno)</span>
<span class="lineNum">    8020 </span><span class="lineNoCov">          0 :           &amp;&amp; reg_reloaded_contents[last_regno] == pseudo_no</span>
<span class="lineNum">    8021 </span><span class="lineNoCov">          0 :           &amp;&amp; spill_reg_store[last_regno]</span>
<span class="lineNum">    8022 </span><span class="lineNoCov">          0 :           &amp;&amp; rtx_equal_p (pseudo, spill_reg_stored_to[last_regno]))</span>
<span class="lineNum">    8023 </span><span class="lineNoCov">          0 :         delete_output_reload (insn, j, last_regno, reg_rtx);</span>
<span class="lineNum">    8024 </span>            :     }
<span class="lineNum">    8025 </span>            : 
<span class="lineNum">    8026 </span><span class="lineNoCov">          0 :   old = rl-&gt;out_reg;</span>
<span class="lineNum">    8027 </span><span class="lineNoCov">          0 :   if (old == 0</span>
<span class="lineNum">    8028 </span><span class="lineNoCov">          0 :       || reg_rtx == 0</span>
<span class="lineNum">    8029 </span><span class="lineNoCov">          0 :       || rtx_equal_p (old, reg_rtx))</span>
<span class="lineNum">    8030 </span><span class="lineNoCov">          0 :     return;</span>
<span class="lineNum">    8031 </span>            : 
<span class="lineNum">    8032 </span>            :   /* An output operand that dies right away does need a reload,
<span class="lineNum">    8033 </span>            :      but need not be copied from it.  Show the new location in the
<span class="lineNum">    8034 </span>            :      REG_UNUSED note.  */
<span class="lineNum">    8035 </span><span class="lineNoCov">          0 :   if ((REG_P (old) || GET_CODE (old) == SCRATCH)</span>
<span class="lineNum">    8036 </span><span class="lineNoCov">          0 :       &amp;&amp; (note = find_reg_note (insn, REG_UNUSED, old)) != 0)</span>
<span class="lineNum">    8037 </span>            :     {
<span class="lineNum">    8038 </span><span class="lineNoCov">          0 :       XEXP (note, 0) = reg_rtx;</span>
<span class="lineNum">    8039 </span><span class="lineNoCov">          0 :       return;</span>
<span class="lineNum">    8040 </span>            :     }
<span class="lineNum">    8041 </span>            :   /* Likewise for a SUBREG of an operand that dies.  */
<span class="lineNum">    8042 </span><span class="lineNoCov">          0 :   else if (GET_CODE (old) == SUBREG</span>
<span class="lineNum">    8043 </span><span class="lineNoCov">          0 :            &amp;&amp; REG_P (SUBREG_REG (old))</span>
<span class="lineNum">    8044 </span><span class="lineNoCov">          0 :            &amp;&amp; (note = find_reg_note (insn, REG_UNUSED,</span>
<span class="lineNum">    8045 </span>            :                                      SUBREG_REG (old))) != 0)
<span class="lineNum">    8046 </span>            :     {
<span class="lineNum">    8047 </span><span class="lineNoCov">          0 :       XEXP (note, 0) = gen_lowpart_common (GET_MODE (old), reg_rtx);</span>
<span class="lineNum">    8048 </span><span class="lineNoCov">          0 :       return;</span>
<span class="lineNum">    8049 </span>            :     }
<span class="lineNum">    8050 </span><span class="lineNoCov">          0 :   else if (GET_CODE (old) == SCRATCH)</span>
<span class="lineNum">    8051 </span>            :     /* If we aren't optimizing, there won't be a REG_UNUSED note,
<span class="lineNum">    8052 </span>            :        but we don't want to make an output reload.  */
<span class="lineNum">    8053 </span>            :     return;
<span class="lineNum">    8054 </span>            : 
<span class="lineNum">    8055 </span>            :   /* If is a JUMP_INSN, we can't support output reloads yet.  */
<span class="lineNum">    8056 </span><span class="lineNoCov">          0 :   gcc_assert (NONJUMP_INSN_P (insn));</span>
<span class="lineNum">    8057 </span>            : 
<span class="lineNum">    8058 </span><span class="lineNoCov">          0 :   emit_output_reload_insns (chain, rld + j, j);</span>
<span class="lineNum">    8059 </span>            : }
<span class="lineNum">    8060 </span>            : 
<span class="lineNum">    8061 </span>            : /* A reload copies values of MODE from register SRC to register DEST.
<span class="lineNum">    8062 </span>            :    Return true if it can be treated for inheritance purposes like a
<span class="lineNum">    8063 </span>            :    group of reloads, each one reloading a single hard register.  The
<span class="lineNum">    8064 </span>            :    caller has already checked that (reg:MODE SRC) and (reg:MODE DEST)
<span class="lineNum">    8065 </span>            :    occupy the same number of hard registers.  */
<a name="8066"><span class="lineNum">    8066 </span>            : </a>
<span class="lineNum">    8067 </span>            : static bool
<span class="lineNum">    8068 </span><span class="lineNoCov">          0 : inherit_piecemeal_p (int dest ATTRIBUTE_UNUSED,</span>
<span class="lineNum">    8069 </span>            :                      int src ATTRIBUTE_UNUSED,
<span class="lineNum">    8070 </span>            :                      machine_mode mode ATTRIBUTE_UNUSED)
<span class="lineNum">    8071 </span>            : {
<span class="lineNum">    8072 </span><span class="lineNoCov">          0 :   return (REG_CAN_CHANGE_MODE_P (dest, mode, reg_raw_mode[dest])</span>
<span class="lineNum">    8073 </span><span class="lineNoCov">          0 :           &amp;&amp; REG_CAN_CHANGE_MODE_P (src, mode, reg_raw_mode[src]));</span>
<span class="lineNum">    8074 </span>            : }
<span class="lineNum">    8075 </span>            : 
<span class="lineNum">    8076 </span>            : /* Output insns to reload values in and out of the chosen reload regs.  */
<a name="8077"><span class="lineNum">    8077 </span>            : </a>
<span class="lineNum">    8078 </span>            : static void
<span class="lineNum">    8079 </span><span class="lineNoCov">          0 : emit_reload_insns (struct insn_chain *chain)</span>
<span class="lineNum">    8080 </span>            : {
<span class="lineNum">    8081 </span><span class="lineNoCov">          0 :   rtx_insn *insn = chain-&gt;insn;</span>
<span class="lineNum">    8082 </span>            : 
<span class="lineNum">    8083 </span><span class="lineNoCov">          0 :   int j;</span>
<span class="lineNum">    8084 </span>            : 
<span class="lineNum">    8085 </span><span class="lineNoCov">          0 :   CLEAR_HARD_REG_SET (reg_reloaded_died);</span>
<span class="lineNum">    8086 </span>            : 
<span class="lineNum">    8087 </span><span class="lineNoCov">          0 :   for (j = 0; j &lt; reload_n_operands; j++)</span>
<span class="lineNum">    8088 </span><span class="lineNoCov">          0 :     input_reload_insns[j] = input_address_reload_insns[j]</span>
<span class="lineNum">    8089 </span><span class="lineNoCov">          0 :       = inpaddr_address_reload_insns[j]</span>
<span class="lineNum">    8090 </span><span class="lineNoCov">          0 :       = output_reload_insns[j] = output_address_reload_insns[j]</span>
<span class="lineNum">    8091 </span><span class="lineNoCov">          0 :       = outaddr_address_reload_insns[j]</span>
<span class="lineNum">    8092 </span><span class="lineNoCov">          0 :       = other_output_reload_insns[j] = 0;</span>
<span class="lineNum">    8093 </span><span class="lineNoCov">          0 :   other_input_address_reload_insns = 0;</span>
<span class="lineNum">    8094 </span><span class="lineNoCov">          0 :   other_input_reload_insns = 0;</span>
<span class="lineNum">    8095 </span><span class="lineNoCov">          0 :   operand_reload_insns = 0;</span>
<span class="lineNum">    8096 </span><span class="lineNoCov">          0 :   other_operand_reload_insns = 0;</span>
<span class="lineNum">    8097 </span>            : 
<span class="lineNum">    8098 </span>            :   /* Dump reloads into the dump file.  */
<span class="lineNum">    8099 </span><span class="lineNoCov">          0 :   if (dump_file)</span>
<span class="lineNum">    8100 </span>            :     {
<span class="lineNum">    8101 </span><span class="lineNoCov">          0 :       fprintf (dump_file, &quot;\nReloads for insn # %d\n&quot;, INSN_UID (insn));</span>
<span class="lineNum">    8102 </span><span class="lineNoCov">          0 :       debug_reload_to_stream (dump_file);</span>
<span class="lineNum">    8103 </span>            :     }
<span class="lineNum">    8104 </span>            : 
<span class="lineNum">    8105 </span><span class="lineNoCov">          0 :   for (j = 0; j &lt; n_reloads; j++)</span>
<span class="lineNum">    8106 </span><span class="lineNoCov">          0 :     if (rld[j].reg_rtx &amp;&amp; HARD_REGISTER_P (rld[j].reg_rtx))</span>
<span class="lineNum">    8107 </span>            :       {
<span class="lineNum">    8108 </span>            :         unsigned int i;
<span class="lineNum">    8109 </span>            : 
<span class="lineNum">    8110 </span><span class="lineNoCov">          0 :         for (i = REGNO (rld[j].reg_rtx); i &lt; END_REGNO (rld[j].reg_rtx); i++)</span>
<span class="lineNum">    8111 </span><span class="lineNoCov">          0 :           new_spill_reg_store[i] = 0;</span>
<span class="lineNum">    8112 </span>            :       }
<span class="lineNum">    8113 </span>            : 
<span class="lineNum">    8114 </span>            :   /* Now output the instructions to copy the data into and out of the
<span class="lineNum">    8115 </span>            :      reload registers.  Do these in the order that the reloads were reported,
<span class="lineNum">    8116 </span>            :      since reloads of base and index registers precede reloads of operands
<span class="lineNum">    8117 </span>            :      and the operands may need the base and index registers reloaded.  */
<span class="lineNum">    8118 </span>            : 
<span class="lineNum">    8119 </span><span class="lineNoCov">          0 :   for (j = 0; j &lt; n_reloads; j++)</span>
<span class="lineNum">    8120 </span>            :     {
<span class="lineNum">    8121 </span><span class="lineNoCov">          0 :       do_input_reload (chain, rld + j, j);</span>
<span class="lineNum">    8122 </span><span class="lineNoCov">          0 :       do_output_reload (chain, rld + j, j);</span>
<span class="lineNum">    8123 </span>            :     }
<span class="lineNum">    8124 </span>            : 
<span class="lineNum">    8125 </span>            :   /* Now write all the insns we made for reloads in the order expected by
<span class="lineNum">    8126 </span>            :      the allocation functions.  Prior to the insn being reloaded, we write
<span class="lineNum">    8127 </span>            :      the following reloads:
<span class="lineNum">    8128 </span>            : 
<span class="lineNum">    8129 </span>            :      RELOAD_FOR_OTHER_ADDRESS reloads for input addresses.
<span class="lineNum">    8130 </span>            : 
<span class="lineNum">    8131 </span>            :      RELOAD_OTHER reloads.
<span class="lineNum">    8132 </span>            : 
<span class="lineNum">    8133 </span>            :      For each operand, any RELOAD_FOR_INPADDR_ADDRESS reloads followed
<span class="lineNum">    8134 </span>            :      by any RELOAD_FOR_INPUT_ADDRESS reloads followed by the
<span class="lineNum">    8135 </span>            :      RELOAD_FOR_INPUT reload for the operand.
<span class="lineNum">    8136 </span>            : 
<span class="lineNum">    8137 </span>            :      RELOAD_FOR_OPADDR_ADDRS reloads.
<span class="lineNum">    8138 </span>            : 
<span class="lineNum">    8139 </span>            :      RELOAD_FOR_OPERAND_ADDRESS reloads.
<span class="lineNum">    8140 </span>            : 
<span class="lineNum">    8141 </span>            :      After the insn being reloaded, we write the following:
<span class="lineNum">    8142 </span>            : 
<span class="lineNum">    8143 </span>            :      For each operand, any RELOAD_FOR_OUTADDR_ADDRESS reloads followed
<span class="lineNum">    8144 </span>            :      by any RELOAD_FOR_OUTPUT_ADDRESS reload followed by the
<span class="lineNum">    8145 </span>            :      RELOAD_FOR_OUTPUT reload, followed by any RELOAD_OTHER output
<span class="lineNum">    8146 </span>            :      reloads for the operand.  The RELOAD_OTHER output reloads are
<span class="lineNum">    8147 </span>            :      output in descending order by reload number.  */
<span class="lineNum">    8148 </span>            : 
<span class="lineNum">    8149 </span><span class="lineNoCov">          0 :   emit_insn_before (other_input_address_reload_insns, insn);</span>
<span class="lineNum">    8150 </span><span class="lineNoCov">          0 :   emit_insn_before (other_input_reload_insns, insn);</span>
<span class="lineNum">    8151 </span>            : 
<span class="lineNum">    8152 </span><span class="lineNoCov">          0 :   for (j = 0; j &lt; reload_n_operands; j++)</span>
<span class="lineNum">    8153 </span>            :     {
<span class="lineNum">    8154 </span><span class="lineNoCov">          0 :       emit_insn_before (inpaddr_address_reload_insns[j], insn);</span>
<span class="lineNum">    8155 </span><span class="lineNoCov">          0 :       emit_insn_before (input_address_reload_insns[j], insn);</span>
<span class="lineNum">    8156 </span><span class="lineNoCov">          0 :       emit_insn_before (input_reload_insns[j], insn);</span>
<span class="lineNum">    8157 </span>            :     }
<span class="lineNum">    8158 </span>            : 
<span class="lineNum">    8159 </span><span class="lineNoCov">          0 :   emit_insn_before (other_operand_reload_insns, insn);</span>
<span class="lineNum">    8160 </span><span class="lineNoCov">          0 :   emit_insn_before (operand_reload_insns, insn);</span>
<span class="lineNum">    8161 </span>            : 
<span class="lineNum">    8162 </span><span class="lineNoCov">          0 :   for (j = 0; j &lt; reload_n_operands; j++)</span>
<span class="lineNum">    8163 </span>            :     {
<span class="lineNum">    8164 </span><span class="lineNoCov">          0 :       rtx_insn *x = emit_insn_after (outaddr_address_reload_insns[j], insn);</span>
<span class="lineNum">    8165 </span><span class="lineNoCov">          0 :       x = emit_insn_after (output_address_reload_insns[j], x);</span>
<span class="lineNum">    8166 </span><span class="lineNoCov">          0 :       x = emit_insn_after (output_reload_insns[j], x);</span>
<span class="lineNum">    8167 </span><span class="lineNoCov">          0 :       emit_insn_after (other_output_reload_insns[j], x);</span>
<span class="lineNum">    8168 </span>            :     }
<span class="lineNum">    8169 </span>            : 
<span class="lineNum">    8170 </span>            :   /* For all the spill regs newly reloaded in this instruction,
<span class="lineNum">    8171 </span>            :      record what they were reloaded from, so subsequent instructions
<span class="lineNum">    8172 </span>            :      can inherit the reloads.
<span class="lineNum">    8173 </span>            : 
<span class="lineNum">    8174 </span>            :      Update spill_reg_store for the reloads of this insn.
<span class="lineNum">    8175 </span>            :      Copy the elements that were updated in the loop above.  */
<span class="lineNum">    8176 </span>            : 
<span class="lineNum">    8177 </span><span class="lineNoCov">          0 :   for (j = 0; j &lt; n_reloads; j++)</span>
<span class="lineNum">    8178 </span>            :     {
<span class="lineNum">    8179 </span><span class="lineNoCov">          0 :       int r = reload_order[j];</span>
<span class="lineNum">    8180 </span><span class="lineNoCov">          0 :       int i = reload_spill_index[r];</span>
<span class="lineNum">    8181 </span>            : 
<span class="lineNum">    8182 </span>            :       /* If this is a non-inherited input reload from a pseudo, we must
<span class="lineNum">    8183 </span>            :          clear any memory of a previous store to the same pseudo.  Only do
<span class="lineNum">    8184 </span>            :          something if there will not be an output reload for the pseudo
<span class="lineNum">    8185 </span>            :          being reloaded.  */
<span class="lineNum">    8186 </span><span class="lineNoCov">          0 :       if (rld[r].in_reg != 0</span>
<span class="lineNum">    8187 </span><span class="lineNoCov">          0 :           &amp;&amp; ! (reload_inherited[r] || reload_override_in[r]))</span>
<span class="lineNum">    8188 </span>            :         {
<span class="lineNum">    8189 </span><span class="lineNoCov">          0 :           rtx reg = rld[r].in_reg;</span>
<span class="lineNum">    8190 </span>            : 
<span class="lineNum">    8191 </span><span class="lineNoCov">          0 :           if (GET_CODE (reg) == SUBREG)</span>
<span class="lineNum">    8192 </span><span class="lineNoCov">          0 :             reg = SUBREG_REG (reg);</span>
<span class="lineNum">    8193 </span>            : 
<span class="lineNum">    8194 </span><span class="lineNoCov">          0 :           if (REG_P (reg)</span>
<span class="lineNum">    8195 </span><span class="lineNoCov">          0 :               &amp;&amp; REGNO (reg) &gt;= FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    8196 </span><span class="lineNoCov">          0 :               &amp;&amp; !REGNO_REG_SET_P (&amp;reg_has_output_reload, REGNO (reg)))</span>
<span class="lineNum">    8197 </span>            :             {
<span class="lineNum">    8198 </span><span class="lineNoCov">          0 :               int nregno = REGNO (reg);</span>
<span class="lineNum">    8199 </span>            : 
<span class="lineNum">    8200 </span><span class="lineNoCov">          0 :               if (reg_last_reload_reg[nregno])</span>
<span class="lineNum">    8201 </span>            :                 {
<span class="lineNum">    8202 </span><span class="lineNoCov">          0 :                   int last_regno = REGNO (reg_last_reload_reg[nregno]);</span>
<span class="lineNum">    8203 </span>            : 
<span class="lineNum">    8204 </span><span class="lineNoCov">          0 :                   if (reg_reloaded_contents[last_regno] == nregno)</span>
<span class="lineNum">    8205 </span><span class="lineNoCov">          0 :                     spill_reg_store[last_regno] = 0;</span>
<span class="lineNum">    8206 </span>            :                 }
<span class="lineNum">    8207 </span>            :             }
<span class="lineNum">    8208 </span>            :         }
<span class="lineNum">    8209 </span>            : 
<span class="lineNum">    8210 </span>            :       /* I is nonneg if this reload used a register.
<span class="lineNum">    8211 </span>            :          If rld[r].reg_rtx is 0, this is an optional reload
<span class="lineNum">    8212 </span>            :          that we opted to ignore.  */
<span class="lineNum">    8213 </span>            : 
<span class="lineNum">    8214 </span><span class="lineNoCov">          0 :       if (i &gt;= 0 &amp;&amp; rld[r].reg_rtx != 0)</span>
<span class="lineNum">    8215 </span>            :         {
<span class="lineNum">    8216 </span><span class="lineNoCov">          0 :           int nr = hard_regno_nregs (i, GET_MODE (rld[r].reg_rtx));</span>
<span class="lineNum">    8217 </span><span class="lineNoCov">          0 :           int k;</span>
<span class="lineNum">    8218 </span>            : 
<span class="lineNum">    8219 </span>            :           /* For a multi register reload, we need to check if all or part
<span class="lineNum">    8220 </span>            :              of the value lives to the end.  */
<span class="lineNum">    8221 </span><span class="lineNoCov">          0 :           for (k = 0; k &lt; nr; k++)</span>
<span class="lineNum">    8222 </span><span class="lineNoCov">          0 :             if (reload_reg_reaches_end_p (i + k, r))</span>
<span class="lineNum">    8223 </span><span class="lineNoCov">          0 :               CLEAR_HARD_REG_BIT (reg_reloaded_valid, i + k);</span>
<span class="lineNum">    8224 </span>            : 
<span class="lineNum">    8225 </span>            :           /* Maybe the spill reg contains a copy of reload_out.  */
<span class="lineNum">    8226 </span><span class="lineNoCov">          0 :           if (rld[r].out != 0</span>
<span class="lineNum">    8227 </span><span class="lineNoCov">          0 :               &amp;&amp; (REG_P (rld[r].out)</span>
<span class="lineNum">    8228 </span><span class="lineNoCov">          0 :                   || (rld[r].out_reg</span>
<span class="lineNum">    8229 </span><span class="lineNoCov">          0 :                       ? REG_P (rld[r].out_reg)</span>
<span class="lineNum">    8230 </span>            :                       /* The reload value is an auto-modification of
<span class="lineNum">    8231 </span>            :                          some kind.  For PRE_INC, POST_INC, PRE_DEC
<span class="lineNum">    8232 </span>            :                          and POST_DEC, we record an equivalence
<span class="lineNum">    8233 </span>            :                          between the reload register and the operand
<span class="lineNum">    8234 </span>            :                          on the optimistic assumption that we can make
<span class="lineNum">    8235 </span>            :                          the equivalence hold.  reload_as_needed must
<span class="lineNum">    8236 </span>            :                          then either make it hold or invalidate the
<span class="lineNum">    8237 </span>            :                          equivalence.
<span class="lineNum">    8238 </span>            : 
<span class="lineNum">    8239 </span>            :                          PRE_MODIFY and POST_MODIFY addresses are reloaded
<span class="lineNum">    8240 </span>            :                          somewhat differently, and allowing them here leads
<span class="lineNum">    8241 </span>            :                          to problems.  */
<span class="lineNum">    8242 </span>            :                       : (GET_CODE (rld[r].out) != POST_MODIFY
<span class="lineNum">    8243 </span><span class="lineNoCov">          0 :                          &amp;&amp; GET_CODE (rld[r].out) != PRE_MODIFY))))</span>
<span class="lineNum">    8244 </span>            :             {
<span class="lineNum">    8245 </span><span class="lineNoCov">          0 :               rtx reg;</span>
<span class="lineNum">    8246 </span>            : 
<span class="lineNum">    8247 </span><span class="lineNoCov">          0 :               reg = reload_reg_rtx_for_output[r];</span>
<span class="lineNum">    8248 </span><span class="lineNoCov">          0 :               if (reload_reg_rtx_reaches_end_p (reg, r))</span>
<span class="lineNum">    8249 </span>            :                 {
<span class="lineNum">    8250 </span><span class="lineNoCov">          0 :                   machine_mode mode = GET_MODE (reg);</span>
<span class="lineNum">    8251 </span><span class="lineNoCov">          0 :                   int regno = REGNO (reg);</span>
<span class="lineNum">    8252 </span><span class="lineNoCov">          0 :                   int nregs = REG_NREGS (reg);</span>
<span class="lineNum">    8253 </span><span class="lineNoCov">          0 :                   rtx out = (REG_P (rld[r].out)</span>
<span class="lineNum">    8254 </span><span class="lineNoCov">          0 :                              ? rld[r].out</span>
<span class="lineNum">    8255 </span><span class="lineNoCov">          0 :                              : rld[r].out_reg</span>
<span class="lineNum">    8256 </span><span class="lineNoCov">          0 :                              ? rld[r].out_reg</span>
<span class="lineNum">    8257 </span><span class="lineNoCov">          0 : /* AUTO_INC */               : XEXP (rld[r].in_reg, 0));</span>
<span class="lineNum">    8258 </span><span class="lineNoCov">          0 :                   int out_regno = REGNO (out);</span>
<span class="lineNum">    8259 </span><span class="lineNoCov">          0 :                   int out_nregs = (!HARD_REGISTER_NUM_P (out_regno) ? 1</span>
<span class="lineNum">    8260 </span><span class="lineNoCov">          0 :                                    : hard_regno_nregs (out_regno, mode));</span>
<span class="lineNum">    8261 </span><span class="lineNoCov">          0 :                   bool piecemeal;</span>
<span class="lineNum">    8262 </span>            : 
<span class="lineNum">    8263 </span><span class="lineNoCov">          0 :                   spill_reg_store[regno] = new_spill_reg_store[regno];</span>
<span class="lineNum">    8264 </span><span class="lineNoCov">          0 :                   spill_reg_stored_to[regno] = out;</span>
<span class="lineNum">    8265 </span><span class="lineNoCov">          0 :                   reg_last_reload_reg[out_regno] = reg;</span>
<span class="lineNum">    8266 </span>            : 
<span class="lineNum">    8267 </span><span class="lineNoCov">          0 :                   piecemeal = (HARD_REGISTER_NUM_P (out_regno)</span>
<span class="lineNum">    8268 </span><span class="lineNoCov">          0 :                                &amp;&amp; nregs == out_nregs</span>
<span class="lineNum">    8269 </span><span class="lineNoCov">          0 :                                &amp;&amp; inherit_piecemeal_p (out_regno, regno, mode));</span>
<span class="lineNum">    8270 </span>            : 
<span class="lineNum">    8271 </span>            :                   /* If OUT_REGNO is a hard register, it may occupy more than
<span class="lineNum">    8272 </span>            :                      one register.  If it does, say what is in the
<span class="lineNum">    8273 </span>            :                      rest of the registers assuming that both registers
<span class="lineNum">    8274 </span>            :                      agree on how many words the object takes.  If not,
<span class="lineNum">    8275 </span>            :                      invalidate the subsequent registers.  */
<span class="lineNum">    8276 </span>            : 
<span class="lineNum">    8277 </span><span class="lineNoCov">          0 :                   if (HARD_REGISTER_NUM_P (out_regno))</span>
<span class="lineNum">    8278 </span><span class="lineNoCov">          0 :                     for (k = 1; k &lt; out_nregs; k++)</span>
<span class="lineNum">    8279 </span><span class="lineNoCov">          0 :                       reg_last_reload_reg[out_regno + k]</span>
<span class="lineNum">    8280 </span><span class="lineNoCov">          0 :                         = (piecemeal ? regno_reg_rtx[regno + k] : 0);</span>
<span class="lineNum">    8281 </span>            : 
<span class="lineNum">    8282 </span>            :                   /* Now do the inverse operation.  */
<span class="lineNum">    8283 </span><span class="lineNoCov">          0 :                   for (k = 0; k &lt; nregs; k++)</span>
<span class="lineNum">    8284 </span>            :                     {
<span class="lineNum">    8285 </span><span class="lineNoCov">          0 :                       CLEAR_HARD_REG_BIT (reg_reloaded_dead, regno + k);</span>
<span class="lineNum">    8286 </span><span class="lineNoCov">          0 :                       reg_reloaded_contents[regno + k]</span>
<span class="lineNum">    8287 </span><span class="lineNoCov">          0 :                         = (!HARD_REGISTER_NUM_P (out_regno) || !piecemeal</span>
<span class="lineNum">    8288 </span><span class="lineNoCov">          0 :                            ? out_regno</span>
<span class="lineNum">    8289 </span>            :                            : out_regno + k);
<span class="lineNum">    8290 </span><span class="lineNoCov">          0 :                       reg_reloaded_insn[regno + k] = insn;</span>
<span class="lineNum">    8291 </span><span class="lineNoCov">          0 :                       SET_HARD_REG_BIT (reg_reloaded_valid, regno + k);</span>
<span class="lineNum">    8292 </span><span class="lineNoCov">          0 :                       if (targetm.hard_regno_call_part_clobbered (regno + k,</span>
<span class="lineNum">    8293 </span>            :                                                                   mode))
<span class="lineNum">    8294 </span><span class="lineNoCov">          0 :                         SET_HARD_REG_BIT (reg_reloaded_call_part_clobbered,</span>
<span class="lineNum">    8295 </span>            :                                           regno + k);
<span class="lineNum">    8296 </span>            :                       else
<span class="lineNum">    8297 </span><span class="lineNoCov">          0 :                         CLEAR_HARD_REG_BIT (reg_reloaded_call_part_clobbered,</span>
<span class="lineNum">    8298 </span>            :                                             regno + k);
<span class="lineNum">    8299 </span>            :                     }
<span class="lineNum">    8300 </span>            :                 }
<span class="lineNum">    8301 </span>            :             }
<span class="lineNum">    8302 </span>            :           /* Maybe the spill reg contains a copy of reload_in.  Only do
<span class="lineNum">    8303 </span>            :              something if there will not be an output reload for
<span class="lineNum">    8304 </span>            :              the register being reloaded.  */
<span class="lineNum">    8305 </span><span class="lineNoCov">          0 :           else if (rld[r].out_reg == 0</span>
<span class="lineNum">    8306 </span><span class="lineNoCov">          0 :                    &amp;&amp; rld[r].in != 0</span>
<span class="lineNum">    8307 </span><span class="lineNoCov">          0 :                    &amp;&amp; ((REG_P (rld[r].in)</span>
<span class="lineNum">    8308 </span><span class="lineNoCov">          0 :                         &amp;&amp; !HARD_REGISTER_P (rld[r].in)</span>
<span class="lineNum">    8309 </span><span class="lineNoCov">          0 :                         &amp;&amp; !REGNO_REG_SET_P (&amp;reg_has_output_reload,</span>
<span class="lineNum">    8310 </span>            :                                              REGNO (rld[r].in)))
<span class="lineNum">    8311 </span><span class="lineNoCov">          0 :                        || (REG_P (rld[r].in_reg)</span>
<span class="lineNum">    8312 </span><span class="lineNoCov">          0 :                            &amp;&amp; !REGNO_REG_SET_P (&amp;reg_has_output_reload,</span>
<span class="lineNum">    8313 </span>            :                                                 REGNO (rld[r].in_reg))))
<span class="lineNum">    8314 </span><span class="lineNoCov">          0 :                    &amp;&amp; !reg_set_p (reload_reg_rtx_for_input[r], PATTERN (insn)))</span>
<span class="lineNum">    8315 </span>            :             {
<span class="lineNum">    8316 </span><span class="lineNoCov">          0 :               rtx reg;</span>
<span class="lineNum">    8317 </span>            : 
<span class="lineNum">    8318 </span><span class="lineNoCov">          0 :               reg = reload_reg_rtx_for_input[r];</span>
<span class="lineNum">    8319 </span><span class="lineNoCov">          0 :               if (reload_reg_rtx_reaches_end_p (reg, r))</span>
<span class="lineNum">    8320 </span>            :                 {
<span class="lineNum">    8321 </span><span class="lineNoCov">          0 :                   machine_mode mode;</span>
<span class="lineNum">    8322 </span><span class="lineNoCov">          0 :                   int regno;</span>
<span class="lineNum">    8323 </span><span class="lineNoCov">          0 :                   int nregs;</span>
<span class="lineNum">    8324 </span><span class="lineNoCov">          0 :                   int in_regno;</span>
<span class="lineNum">    8325 </span><span class="lineNoCov">          0 :                   int in_nregs;</span>
<span class="lineNum">    8326 </span><span class="lineNoCov">          0 :                   rtx in;</span>
<span class="lineNum">    8327 </span><span class="lineNoCov">          0 :                   bool piecemeal;</span>
<span class="lineNum">    8328 </span>            : 
<span class="lineNum">    8329 </span><span class="lineNoCov">          0 :                   mode = GET_MODE (reg);</span>
<span class="lineNum">    8330 </span><span class="lineNoCov">          0 :                   regno = REGNO (reg);</span>
<span class="lineNum">    8331 </span><span class="lineNoCov">          0 :                   nregs = REG_NREGS (reg);</span>
<span class="lineNum">    8332 </span><span class="lineNoCov">          0 :                   if (REG_P (rld[r].in)</span>
<span class="lineNum">    8333 </span><span class="lineNoCov">          0 :                       &amp;&amp; REGNO (rld[r].in) &gt;= FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    8334 </span>            :                     in = rld[r].in;
<span class="lineNum">    8335 </span><span class="lineNoCov">          0 :                   else if (REG_P (rld[r].in_reg))</span>
<span class="lineNum">    8336 </span>            :                     in = rld[r].in_reg;
<span class="lineNum">    8337 </span>            :                   else
<span class="lineNum">    8338 </span><span class="lineNoCov">          0 :                     in = XEXP (rld[r].in_reg, 0);</span>
<span class="lineNum">    8339 </span><span class="lineNoCov">          0 :                   in_regno = REGNO (in);</span>
<span class="lineNum">    8340 </span>            : 
<span class="lineNum">    8341 </span><span class="lineNoCov">          0 :                   in_nregs = (!HARD_REGISTER_NUM_P (in_regno) ? 1</span>
<span class="lineNum">    8342 </span><span class="lineNoCov">          0 :                               : hard_regno_nregs (in_regno, mode));</span>
<span class="lineNum">    8343 </span>            : 
<span class="lineNum">    8344 </span><span class="lineNoCov">          0 :                   reg_last_reload_reg[in_regno] = reg;</span>
<span class="lineNum">    8345 </span>            : 
<span class="lineNum">    8346 </span><span class="lineNoCov">          0 :                   piecemeal = (HARD_REGISTER_NUM_P (in_regno)</span>
<span class="lineNum">    8347 </span><span class="lineNoCov">          0 :                                &amp;&amp; nregs == in_nregs</span>
<span class="lineNum">    8348 </span><span class="lineNoCov">          0 :                                &amp;&amp; inherit_piecemeal_p (regno, in_regno, mode));</span>
<span class="lineNum">    8349 </span>            : 
<span class="lineNum">    8350 </span><span class="lineNoCov">          0 :                   if (HARD_REGISTER_NUM_P (in_regno))</span>
<span class="lineNum">    8351 </span><span class="lineNoCov">          0 :                     for (k = 1; k &lt; in_nregs; k++)</span>
<span class="lineNum">    8352 </span><span class="lineNoCov">          0 :                       reg_last_reload_reg[in_regno + k]</span>
<span class="lineNum">    8353 </span><span class="lineNoCov">          0 :                         = (piecemeal ? regno_reg_rtx[regno + k] : 0);</span>
<span class="lineNum">    8354 </span>            : 
<span class="lineNum">    8355 </span>            :                   /* Unless we inherited this reload, show we haven't
<span class="lineNum">    8356 </span>            :                      recently done a store.
<span class="lineNum">    8357 </span>            :                      Previous stores of inherited auto_inc expressions
<span class="lineNum">    8358 </span>            :                      also have to be discarded.  */
<span class="lineNum">    8359 </span><span class="lineNoCov">          0 :                   if (! reload_inherited[r]</span>
<span class="lineNum">    8360 </span><span class="lineNoCov">          0 :                       || (rld[r].out &amp;&amp; ! rld[r].out_reg))</span>
<span class="lineNum">    8361 </span><span class="lineNoCov">          0 :                     spill_reg_store[regno] = 0;</span>
<span class="lineNum">    8362 </span>            : 
<span class="lineNum">    8363 </span><span class="lineNoCov">          0 :                   for (k = 0; k &lt; nregs; k++)</span>
<span class="lineNum">    8364 </span>            :                     {
<span class="lineNum">    8365 </span><span class="lineNoCov">          0 :                       CLEAR_HARD_REG_BIT (reg_reloaded_dead, regno + k);</span>
<span class="lineNum">    8366 </span><span class="lineNoCov">          0 :                       reg_reloaded_contents[regno + k]</span>
<span class="lineNum">    8367 </span><span class="lineNoCov">          0 :                         = (!HARD_REGISTER_NUM_P (in_regno) || !piecemeal</span>
<span class="lineNum">    8368 </span><span class="lineNoCov">          0 :                            ? in_regno</span>
<span class="lineNum">    8369 </span>            :                            : in_regno + k);
<span class="lineNum">    8370 </span><span class="lineNoCov">          0 :                       reg_reloaded_insn[regno + k] = insn;</span>
<span class="lineNum">    8371 </span><span class="lineNoCov">          0 :                       SET_HARD_REG_BIT (reg_reloaded_valid, regno + k);</span>
<span class="lineNum">    8372 </span><span class="lineNoCov">          0 :                       if (targetm.hard_regno_call_part_clobbered (regno + k,</span>
<span class="lineNum">    8373 </span>            :                                                                   mode))
<span class="lineNum">    8374 </span><span class="lineNoCov">          0 :                         SET_HARD_REG_BIT (reg_reloaded_call_part_clobbered,</span>
<span class="lineNum">    8375 </span>            :                                           regno + k);
<span class="lineNum">    8376 </span>            :                       else
<span class="lineNum">    8377 </span><span class="lineNoCov">          0 :                         CLEAR_HARD_REG_BIT (reg_reloaded_call_part_clobbered,</span>
<span class="lineNum">    8378 </span>            :                                             regno + k);
<span class="lineNum">    8379 </span>            :                     }
<span class="lineNum">    8380 </span>            :                 }
<span class="lineNum">    8381 </span>            :             }
<span class="lineNum">    8382 </span>            :         }
<span class="lineNum">    8383 </span>            : 
<span class="lineNum">    8384 </span>            :       /* The following if-statement was #if 0'd in 1.34 (or before...).
<span class="lineNum">    8385 </span>            :          It's reenabled in 1.35 because supposedly nothing else
<span class="lineNum">    8386 </span>            :          deals with this problem.  */
<span class="lineNum">    8387 </span>            : 
<span class="lineNum">    8388 </span>            :       /* If a register gets output-reloaded from a non-spill register,
<span class="lineNum">    8389 </span>            :          that invalidates any previous reloaded copy of it.
<span class="lineNum">    8390 </span>            :          But forget_old_reloads_1 won't get to see it, because
<span class="lineNum">    8391 </span>            :          it thinks only about the original insn.  So invalidate it here.
<span class="lineNum">    8392 </span>            :          Also do the same thing for RELOAD_OTHER constraints where the
<span class="lineNum">    8393 </span>            :          output is discarded.  */
<span class="lineNum">    8394 </span><span class="lineNoCov">          0 :       if (i &lt; 0</span>
<span class="lineNum">    8395 </span><span class="lineNoCov">          0 :           &amp;&amp; ((rld[r].out != 0</span>
<span class="lineNum">    8396 </span><span class="lineNoCov">          0 :                &amp;&amp; (REG_P (rld[r].out)</span>
<span class="lineNum">    8397 </span><span class="lineNoCov">          0 :                    || (MEM_P (rld[r].out)</span>
<span class="lineNum">    8398 </span><span class="lineNoCov">          0 :                        &amp;&amp; REG_P (rld[r].out_reg))))</span>
<span class="lineNum">    8399 </span><span class="lineNoCov">          0 :               || (rld[r].out == 0 &amp;&amp; rld[r].out_reg</span>
<span class="lineNum">    8400 </span><span class="lineNoCov">          0 :                   &amp;&amp; REG_P (rld[r].out_reg))))</span>
<span class="lineNum">    8401 </span>            :         {
<span class="lineNum">    8402 </span><span class="lineNoCov">          0 :           rtx out = ((rld[r].out &amp;&amp; REG_P (rld[r].out))</span>
<span class="lineNum">    8403 </span><span class="lineNoCov">          0 :                      ? rld[r].out : rld[r].out_reg);</span>
<span class="lineNum">    8404 </span><span class="lineNoCov">          0 :           int out_regno = REGNO (out);</span>
<span class="lineNum">    8405 </span><span class="lineNoCov">          0 :           machine_mode mode = GET_MODE (out);</span>
<span class="lineNum">    8406 </span>            : 
<span class="lineNum">    8407 </span>            :           /* REG_RTX is now set or clobbered by the main instruction.
<span class="lineNum">    8408 </span>            :              As the comment above explains, forget_old_reloads_1 only
<span class="lineNum">    8409 </span>            :              sees the original instruction, and there is no guarantee
<span class="lineNum">    8410 </span>            :              that the original instruction also clobbered REG_RTX.
<span class="lineNum">    8411 </span>            :              For example, if find_reloads sees that the input side of
<span class="lineNum">    8412 </span>            :              a matched operand pair dies in this instruction, it may
<span class="lineNum">    8413 </span>            :              use the input register as the reload register.
<span class="lineNum">    8414 </span>            : 
<span class="lineNum">    8415 </span>            :              Calling forget_old_reloads_1 is a waste of effort if
<span class="lineNum">    8416 </span>            :              REG_RTX is also the output register.
<span class="lineNum">    8417 </span>            : 
<span class="lineNum">    8418 </span>            :              If we know that REG_RTX holds the value of a pseudo
<span class="lineNum">    8419 </span>            :              register, the code after the call will record that fact.  */
<span class="lineNum">    8420 </span><span class="lineNoCov">          0 :           if (rld[r].reg_rtx &amp;&amp; rld[r].reg_rtx != out)</span>
<span class="lineNum">    8421 </span><span class="lineNoCov">          0 :             forget_old_reloads_1 (rld[r].reg_rtx, NULL_RTX, NULL);</span>
<span class="lineNum">    8422 </span>            : 
<span class="lineNum">    8423 </span><span class="lineNoCov">          0 :           if (!HARD_REGISTER_NUM_P (out_regno))</span>
<span class="lineNum">    8424 </span>            :             {
<span class="lineNum">    8425 </span><span class="lineNoCov">          0 :               rtx src_reg;</span>
<span class="lineNum">    8426 </span><span class="lineNoCov">          0 :               rtx_insn *store_insn = NULL;</span>
<span class="lineNum">    8427 </span>            : 
<span class="lineNum">    8428 </span><span class="lineNoCov">          0 :               reg_last_reload_reg[out_regno] = 0;</span>
<span class="lineNum">    8429 </span>            : 
<span class="lineNum">    8430 </span>            :               /* If we can find a hard register that is stored, record
<span class="lineNum">    8431 </span>            :                  the storing insn so that we may delete this insn with
<span class="lineNum">    8432 </span>            :                  delete_output_reload.  */
<span class="lineNum">    8433 </span><span class="lineNoCov">          0 :               src_reg = reload_reg_rtx_for_output[r];</span>
<span class="lineNum">    8434 </span>            : 
<span class="lineNum">    8435 </span><span class="lineNoCov">          0 :               if (src_reg)</span>
<span class="lineNum">    8436 </span>            :                 {
<span class="lineNum">    8437 </span><span class="lineNoCov">          0 :                   if (reload_reg_rtx_reaches_end_p (src_reg, r))</span>
<span class="lineNum">    8438 </span><span class="lineNoCov">          0 :                     store_insn = new_spill_reg_store[REGNO (src_reg)];</span>
<span class="lineNum">    8439 </span>            :                   else
<span class="lineNum">    8440 </span>            :                     src_reg = NULL_RTX;
<span class="lineNum">    8441 </span>            :                 }
<span class="lineNum">    8442 </span>            :               else
<span class="lineNum">    8443 </span>            :                 {
<span class="lineNum">    8444 </span>            :                   /* If this is an optional reload, try to find the
<span class="lineNum">    8445 </span>            :                      source reg from an input reload.  */
<span class="lineNum">    8446 </span><span class="lineNoCov">          0 :                   rtx set = single_set (insn);</span>
<span class="lineNum">    8447 </span><span class="lineNoCov">          0 :                   if (set &amp;&amp; SET_DEST (set) == rld[r].out)</span>
<span class="lineNum">    8448 </span>            :                     {
<span class="lineNum">    8449 </span><span class="lineNoCov">          0 :                       int k;</span>
<span class="lineNum">    8450 </span>            : 
<span class="lineNum">    8451 </span><span class="lineNoCov">          0 :                       src_reg = SET_SRC (set);</span>
<span class="lineNum">    8452 </span><span class="lineNoCov">          0 :                       store_insn = insn;</span>
<span class="lineNum">    8453 </span><span class="lineNoCov">          0 :                       for (k = 0; k &lt; n_reloads; k++)</span>
<span class="lineNum">    8454 </span>            :                         {
<span class="lineNum">    8455 </span><span class="lineNoCov">          0 :                           if (rld[k].in == src_reg)</span>
<span class="lineNum">    8456 </span>            :                             {
<span class="lineNum">    8457 </span><span class="lineNoCov">          0 :                               src_reg = reload_reg_rtx_for_input[k];</span>
<span class="lineNum">    8458 </span><span class="lineNoCov">          0 :                               break;</span>
<span class="lineNum">    8459 </span>            :                             }
<span class="lineNum">    8460 </span>            :                         }
<span class="lineNum">    8461 </span>            :                     }
<span class="lineNum">    8462 </span>            :                 }
<span class="lineNum">    8463 </span><span class="lineNoCov">          0 :               if (src_reg &amp;&amp; REG_P (src_reg)</span>
<span class="lineNum">    8464 </span><span class="lineNoCov">          0 :                   &amp;&amp; REGNO (src_reg) &lt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    8465 </span>            :                 {
<span class="lineNum">    8466 </span><span class="lineNoCov">          0 :                   int src_regno, src_nregs, k;</span>
<span class="lineNum">    8467 </span><span class="lineNoCov">          0 :                   rtx note;</span>
<span class="lineNum">    8468 </span>            : 
<span class="lineNum">    8469 </span><span class="lineNoCov">          0 :                   gcc_assert (GET_MODE (src_reg) == mode);</span>
<span class="lineNum">    8470 </span><span class="lineNoCov">          0 :                   src_regno = REGNO (src_reg);</span>
<span class="lineNum">    8471 </span><span class="lineNoCov">          0 :                   src_nregs = hard_regno_nregs (src_regno, mode);</span>
<span class="lineNum">    8472 </span>            :                   /* The place where to find a death note varies with
<span class="lineNum">    8473 </span>            :                      PRESERVE_DEATH_INFO_REGNO_P .  The condition is not
<span class="lineNum">    8474 </span>            :                      necessarily checked exactly in the code that moves
<span class="lineNum">    8475 </span>            :                      notes, so just check both locations.  */
<span class="lineNum">    8476 </span><span class="lineNoCov">          0 :                   note = find_regno_note (insn, REG_DEAD, src_regno);</span>
<span class="lineNum">    8477 </span><span class="lineNoCov">          0 :                   if (! note &amp;&amp; store_insn)</span>
<span class="lineNum">    8478 </span><span class="lineNoCov">          0 :                     note = find_regno_note (store_insn, REG_DEAD, src_regno);</span>
<span class="lineNum">    8479 </span><span class="lineNoCov">          0 :                   for (k = 0; k &lt; src_nregs; k++)</span>
<span class="lineNum">    8480 </span>            :                     {
<span class="lineNum">    8481 </span><span class="lineNoCov">          0 :                       spill_reg_store[src_regno + k] = store_insn;</span>
<span class="lineNum">    8482 </span><span class="lineNoCov">          0 :                       spill_reg_stored_to[src_regno + k] = out;</span>
<span class="lineNum">    8483 </span><span class="lineNoCov">          0 :                       reg_reloaded_contents[src_regno + k] = out_regno;</span>
<span class="lineNum">    8484 </span><span class="lineNoCov">          0 :                       reg_reloaded_insn[src_regno + k] = store_insn;</span>
<span class="lineNum">    8485 </span><span class="lineNoCov">          0 :                       CLEAR_HARD_REG_BIT (reg_reloaded_dead, src_regno + k);</span>
<span class="lineNum">    8486 </span><span class="lineNoCov">          0 :                       SET_HARD_REG_BIT (reg_reloaded_valid, src_regno + k);</span>
<span class="lineNum">    8487 </span><span class="lineNoCov">          0 :                       if (targetm.hard_regno_call_part_clobbered</span>
<span class="lineNum">    8488 </span><span class="lineNoCov">          0 :                           (src_regno + k, mode))</span>
<span class="lineNum">    8489 </span><span class="lineNoCov">          0 :                         SET_HARD_REG_BIT (reg_reloaded_call_part_clobbered,</span>
<span class="lineNum">    8490 </span>            :                                           src_regno + k);
<span class="lineNum">    8491 </span>            :                       else
<span class="lineNum">    8492 </span><span class="lineNoCov">          0 :                         CLEAR_HARD_REG_BIT (reg_reloaded_call_part_clobbered,</span>
<span class="lineNum">    8493 </span>            :                                             src_regno + k);
<span class="lineNum">    8494 </span><span class="lineNoCov">          0 :                       SET_HARD_REG_BIT (reg_is_output_reload, src_regno + k);</span>
<span class="lineNum">    8495 </span><span class="lineNoCov">          0 :                       if (note)</span>
<span class="lineNum">    8496 </span><span class="lineNoCov">          0 :                         SET_HARD_REG_BIT (reg_reloaded_died, src_regno);</span>
<span class="lineNum">    8497 </span>            :                       else
<span class="lineNum">    8498 </span><span class="lineNoCov">          0 :                         CLEAR_HARD_REG_BIT (reg_reloaded_died, src_regno);</span>
<span class="lineNum">    8499 </span>            :                     }
<span class="lineNum">    8500 </span><span class="lineNoCov">          0 :                   reg_last_reload_reg[out_regno] = src_reg;</span>
<span class="lineNum">    8501 </span>            :                   /* We have to set reg_has_output_reload here, or else
<span class="lineNum">    8502 </span>            :                      forget_old_reloads_1 will clear reg_last_reload_reg
<span class="lineNum">    8503 </span>            :                      right away.  */
<span class="lineNum">    8504 </span><span class="lineNoCov">          0 :                   SET_REGNO_REG_SET (&amp;reg_has_output_reload,</span>
<span class="lineNum">    8505 </span>            :                                      out_regno);
<span class="lineNum">    8506 </span>            :                 }
<span class="lineNum">    8507 </span>            :             }
<span class="lineNum">    8508 </span>            :           else
<span class="lineNum">    8509 </span>            :             {
<span class="lineNum">    8510 </span><span class="lineNoCov">          0 :               int k, out_nregs = hard_regno_nregs (out_regno, mode);</span>
<span class="lineNum">    8511 </span>            : 
<span class="lineNum">    8512 </span><span class="lineNoCov">          0 :               for (k = 0; k &lt; out_nregs; k++)</span>
<span class="lineNum">    8513 </span><span class="lineNoCov">          0 :                 reg_last_reload_reg[out_regno + k] = 0;</span>
<span class="lineNum">    8514 </span>            :             }
<span class="lineNum">    8515 </span>            :         }
<span class="lineNum">    8516 </span>            :     }
<span class="lineNum">    8517 </span><span class="lineNoCov">          0 :   IOR_HARD_REG_SET (reg_reloaded_dead, reg_reloaded_died);</span>
<span class="lineNum">    8518 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    8519 </span>            : 
<span class="lineNum">    8520 </span>            : /* Go through the motions to emit INSN and test if it is strictly valid.
<span class="lineNum">    8521 </span>            :    Return the emitted insn if valid, else return NULL.  */
<a name="8522"><span class="lineNum">    8522 </span>            : </a>
<span class="lineNum">    8523 </span>            : static rtx_insn *
<span class="lineNum">    8524 </span><span class="lineNoCov">          0 : emit_insn_if_valid_for_reload (rtx pat)</span>
<span class="lineNum">    8525 </span>            : {
<span class="lineNum">    8526 </span><span class="lineNoCov">          0 :   rtx_insn *last = get_last_insn ();</span>
<span class="lineNum">    8527 </span><span class="lineNoCov">          0 :   int code;</span>
<span class="lineNum">    8528 </span>            : 
<span class="lineNum">    8529 </span><span class="lineNoCov">          0 :   rtx_insn *insn = emit_insn (pat);</span>
<span class="lineNum">    8530 </span><span class="lineNoCov">          0 :   code = recog_memoized (insn);</span>
<span class="lineNum">    8531 </span>            : 
<span class="lineNum">    8532 </span><span class="lineNoCov">          0 :   if (code &gt;= 0)</span>
<span class="lineNum">    8533 </span>            :     {
<span class="lineNum">    8534 </span><span class="lineNoCov">          0 :       extract_insn (insn);</span>
<span class="lineNum">    8535 </span>            :       /* We want constrain operands to treat this insn strictly in its
<span class="lineNum">    8536 </span>            :          validity determination, i.e., the way it would after reload has
<span class="lineNum">    8537 </span>            :          completed.  */
<span class="lineNum">    8538 </span><span class="lineNoCov">          0 :       if (constrain_operands (1, get_enabled_alternatives (insn)))</span>
<span class="lineNum">    8539 </span>            :         return insn;
<span class="lineNum">    8540 </span>            :     }
<span class="lineNum">    8541 </span>            : 
<span class="lineNum">    8542 </span><span class="lineNoCov">          0 :   delete_insns_since (last);</span>
<span class="lineNum">    8543 </span><span class="lineNoCov">          0 :   return NULL;</span>
<span class="lineNum">    8544 </span>            : }
<span class="lineNum">    8545 </span>            : 
<span class="lineNum">    8546 </span>            : /* Emit code to perform a reload from IN (which may be a reload register) to
<span class="lineNum">    8547 </span>            :    OUT (which may also be a reload register).  IN or OUT is from operand
<span class="lineNum">    8548 </span>            :    OPNUM with reload type TYPE.
<span class="lineNum">    8549 </span>            : 
<span class="lineNum">    8550 </span>            :    Returns first insn emitted.  */
<a name="8551"><span class="lineNum">    8551 </span>            : </a>
<span class="lineNum">    8552 </span>            : static rtx_insn *
<span class="lineNum">    8553 </span><span class="lineNoCov">          0 : gen_reload (rtx out, rtx in, int opnum, enum reload_type type)</span>
<span class="lineNum">    8554 </span>            : {
<span class="lineNum">    8555 </span><span class="lineNoCov">          0 :   rtx_insn *last = get_last_insn ();</span>
<span class="lineNum">    8556 </span><span class="lineNoCov">          0 :   rtx_insn *tem;</span>
<span class="lineNum">    8557 </span><span class="lineNoCov">          0 :   rtx tem1, tem2;</span>
<span class="lineNum">    8558 </span>            : 
<span class="lineNum">    8559 </span>            :   /* If IN is a paradoxical SUBREG, remove it and try to put the
<span class="lineNum">    8560 </span>            :      opposite SUBREG on OUT.  Likewise for a paradoxical SUBREG on OUT.  */
<span class="lineNum">    8561 </span><span class="lineNoCov">          0 :   if (!strip_paradoxical_subreg (&amp;in, &amp;out))</span>
<span class="lineNum">    8562 </span><span class="lineNoCov">          0 :     strip_paradoxical_subreg (&amp;out, &amp;in);</span>
<span class="lineNum">    8563 </span>            : 
<span class="lineNum">    8564 </span>            :   /* How to do this reload can get quite tricky.  Normally, we are being
<span class="lineNum">    8565 </span>            :      asked to reload a simple operand, such as a MEM, a constant, or a pseudo
<span class="lineNum">    8566 </span>            :      register that didn't get a hard register.  In that case we can just
<span class="lineNum">    8567 </span>            :      call emit_move_insn.
<span class="lineNum">    8568 </span>            : 
<span class="lineNum">    8569 </span>            :      We can also be asked to reload a PLUS that adds a register or a MEM to
<span class="lineNum">    8570 </span>            :      another register, constant or MEM.  This can occur during frame pointer
<span class="lineNum">    8571 </span>            :      elimination and while reloading addresses.  This case is handled by
<span class="lineNum">    8572 </span>            :      trying to emit a single insn to perform the add.  If it is not valid,
<span class="lineNum">    8573 </span>            :      we use a two insn sequence.
<span class="lineNum">    8574 </span>            : 
<span class="lineNum">    8575 </span>            :      Or we can be asked to reload an unary operand that was a fragment of
<span class="lineNum">    8576 </span>            :      an addressing mode, into a register.  If it isn't recognized as-is,
<span class="lineNum">    8577 </span>            :      we try making the unop operand and the reload-register the same:
<span class="lineNum">    8578 </span>            :      (set reg:X (unop:X expr:Y))
<span class="lineNum">    8579 </span>            :      -&gt; (set reg:Y expr:Y) (set reg:X (unop:X reg:Y)).
<span class="lineNum">    8580 </span>            : 
<span class="lineNum">    8581 </span>            :      Finally, we could be called to handle an 'o' constraint by putting
<span class="lineNum">    8582 </span>            :      an address into a register.  In that case, we first try to do this
<span class="lineNum">    8583 </span>            :      with a named pattern of &quot;reload_load_address&quot;.  If no such pattern
<span class="lineNum">    8584 </span>            :      exists, we just emit a SET insn and hope for the best (it will normally
<span class="lineNum">    8585 </span>            :      be valid on machines that use 'o').
<span class="lineNum">    8586 </span>            : 
<span class="lineNum">    8587 </span>            :      This entire process is made complex because reload will never
<span class="lineNum">    8588 </span>            :      process the insns we generate here and so we must ensure that
<span class="lineNum">    8589 </span>            :      they will fit their constraints and also by the fact that parts of
<span class="lineNum">    8590 </span>            :      IN might be being reloaded separately and replaced with spill registers.
<span class="lineNum">    8591 </span>            :      Because of this, we are, in some sense, just guessing the right approach
<span class="lineNum">    8592 </span>            :      here.  The one listed above seems to work.
<span class="lineNum">    8593 </span>            : 
<span class="lineNum">    8594 </span>            :      ??? At some point, this whole thing needs to be rethought.  */
<span class="lineNum">    8595 </span>            : 
<span class="lineNum">    8596 </span><span class="lineNoCov">          0 :   if (GET_CODE (in) == PLUS</span>
<span class="lineNum">    8597 </span><span class="lineNoCov">          0 :       &amp;&amp; (REG_P (XEXP (in, 0))</span>
<span class="lineNum">    8598 </span><span class="lineNoCov">          0 :           || GET_CODE (XEXP (in, 0)) == SUBREG</span>
<span class="lineNum">    8599 </span><span class="lineNoCov">          0 :           || MEM_P (XEXP (in, 0)))</span>
<span class="lineNum">    8600 </span><span class="lineNoCov">          0 :       &amp;&amp; (REG_P (XEXP (in, 1))</span>
<span class="lineNum">    8601 </span><span class="lineNoCov">          0 :           || GET_CODE (XEXP (in, 1)) == SUBREG</span>
<span class="lineNum">    8602 </span><span class="lineNoCov">          0 :           || CONSTANT_P (XEXP (in, 1))</span>
<span class="lineNum">    8603 </span><span class="lineNoCov">          0 :           || MEM_P (XEXP (in, 1))))</span>
<span class="lineNum">    8604 </span>            :     {
<span class="lineNum">    8605 </span>            :       /* We need to compute the sum of a register or a MEM and another
<span class="lineNum">    8606 </span>            :          register, constant, or MEM, and put it into the reload
<span class="lineNum">    8607 </span>            :          register.  The best possible way of doing this is if the machine
<span class="lineNum">    8608 </span>            :          has a three-operand ADD insn that accepts the required operands.
<span class="lineNum">    8609 </span>            : 
<span class="lineNum">    8610 </span>            :          The simplest approach is to try to generate such an insn and see if it
<span class="lineNum">    8611 </span>            :          is recognized and matches its constraints.  If so, it can be used.
<span class="lineNum">    8612 </span>            : 
<span class="lineNum">    8613 </span>            :          It might be better not to actually emit the insn unless it is valid,
<span class="lineNum">    8614 </span>            :          but we need to pass the insn as an operand to `recog' and
<span class="lineNum">    8615 </span>            :          `extract_insn' and it is simpler to emit and then delete the insn if
<span class="lineNum">    8616 </span>            :          not valid than to dummy things up.  */
<span class="lineNum">    8617 </span>            : 
<span class="lineNum">    8618 </span><span class="lineNoCov">          0 :       rtx op0, op1, tem;</span>
<span class="lineNum">    8619 </span><span class="lineNoCov">          0 :       rtx_insn *insn;</span>
<span class="lineNum">    8620 </span><span class="lineNoCov">          0 :       enum insn_code code;</span>
<span class="lineNum">    8621 </span>            : 
<span class="lineNum">    8622 </span><span class="lineNoCov">          0 :       op0 = find_replacement (&amp;XEXP (in, 0));</span>
<span class="lineNum">    8623 </span><span class="lineNoCov">          0 :       op1 = find_replacement (&amp;XEXP (in, 1));</span>
<span class="lineNum">    8624 </span>            : 
<span class="lineNum">    8625 </span>            :       /* Since constraint checking is strict, commutativity won't be
<span class="lineNum">    8626 </span>            :          checked, so we need to do that here to avoid spurious failure
<span class="lineNum">    8627 </span>            :          if the add instruction is two-address and the second operand
<span class="lineNum">    8628 </span>            :          of the add is the same as the reload reg, which is frequently
<span class="lineNum">    8629 </span>            :          the case.  If the insn would be A = B + A, rearrange it so
<span class="lineNum">    8630 </span>            :          it will be A = A + B as constrain_operands expects.  */
<span class="lineNum">    8631 </span>            : 
<span class="lineNum">    8632 </span><span class="lineNoCov">          0 :       if (REG_P (XEXP (in, 1))</span>
<span class="lineNum">    8633 </span><span class="lineNoCov">          0 :           &amp;&amp; REGNO (out) == REGNO (XEXP (in, 1)))</span>
<span class="lineNum">    8634 </span>            :         tem = op0, op0 = op1, op1 = tem;
<span class="lineNum">    8635 </span>            : 
<span class="lineNum">    8636 </span><span class="lineNoCov">          0 :       if (op0 != XEXP (in, 0) || op1 != XEXP (in, 1))</span>
<span class="lineNum">    8637 </span><span class="lineNoCov">          0 :         in = gen_rtx_PLUS (GET_MODE (in), op0, op1);</span>
<span class="lineNum">    8638 </span>            : 
<span class="lineNum">    8639 </span><span class="lineNoCov">          0 :       insn = emit_insn_if_valid_for_reload (gen_rtx_SET (out, in));</span>
<span class="lineNum">    8640 </span><span class="lineNoCov">          0 :       if (insn)</span>
<span class="lineNum">    8641 </span>            :         return insn;
<span class="lineNum">    8642 </span>            : 
<span class="lineNum">    8643 </span>            :       /* If that failed, we must use a conservative two-insn sequence.
<span class="lineNum">    8644 </span>            : 
<span class="lineNum">    8645 </span>            :          Use a move to copy one operand into the reload register.  Prefer
<span class="lineNum">    8646 </span>            :          to reload a constant, MEM or pseudo since the move patterns can
<span class="lineNum">    8647 </span>            :          handle an arbitrary operand.  If OP1 is not a constant, MEM or
<span class="lineNum">    8648 </span>            :          pseudo and OP1 is not a valid operand for an add instruction, then
<span class="lineNum">    8649 </span>            :          reload OP1.
<span class="lineNum">    8650 </span>            : 
<span class="lineNum">    8651 </span>            :          After reloading one of the operands into the reload register, add
<span class="lineNum">    8652 </span>            :          the reload register to the output register.
<span class="lineNum">    8653 </span>            : 
<span class="lineNum">    8654 </span>            :          If there is another way to do this for a specific machine, a
<span class="lineNum">    8655 </span>            :          DEFINE_PEEPHOLE should be specified that recognizes the sequence
<span class="lineNum">    8656 </span>            :          we emit below.  */
<span class="lineNum">    8657 </span>            : 
<span class="lineNum">    8658 </span><span class="lineNoCov">          0 :       code = optab_handler (add_optab, GET_MODE (out));</span>
<span class="lineNum">    8659 </span>            : 
<span class="lineNum">    8660 </span><span class="lineNoCov">          0 :       if (CONSTANT_P (op1) || MEM_P (op1) || GET_CODE (op1) == SUBREG</span>
<span class="lineNum">    8661 </span><span class="lineNoCov">          0 :           || (REG_P (op1)</span>
<span class="lineNum">    8662 </span><span class="lineNoCov">          0 :               &amp;&amp; REGNO (op1) &gt;= FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    8663 </span><span class="lineNoCov">          0 :           || (code != CODE_FOR_nothing</span>
<span class="lineNum">    8664 </span><span class="lineNoCov">          0 :               &amp;&amp; !insn_operand_matches (code, 2, op1)))</span>
<span class="lineNum">    8665 </span>            :         tem = op0, op0 = op1, op1 = tem;
<span class="lineNum">    8666 </span>            : 
<span class="lineNum">    8667 </span><span class="lineNoCov">          0 :       gen_reload (out, op0, opnum, type);</span>
<span class="lineNum">    8668 </span>            : 
<span class="lineNum">    8669 </span>            :       /* If OP0 and OP1 are the same, we can use OUT for OP1.
<span class="lineNum">    8670 </span>            :          This fixes a problem on the 32K where the stack pointer cannot
<span class="lineNum">    8671 </span>            :          be used as an operand of an add insn.  */
<span class="lineNum">    8672 </span>            : 
<span class="lineNum">    8673 </span><span class="lineNoCov">          0 :       if (rtx_equal_p (op0, op1))</span>
<span class="lineNum">    8674 </span><span class="lineNoCov">          0 :         op1 = out;</span>
<span class="lineNum">    8675 </span>            : 
<span class="lineNum">    8676 </span><span class="lineNoCov">          0 :       insn = emit_insn_if_valid_for_reload (gen_add2_insn (out, op1));</span>
<span class="lineNum">    8677 </span><span class="lineNoCov">          0 :       if (insn)</span>
<span class="lineNum">    8678 </span>            :         {
<span class="lineNum">    8679 </span>            :           /* Add a REG_EQUIV note so that find_equiv_reg can find it.  */
<span class="lineNum">    8680 </span><span class="lineNoCov">          0 :           set_dst_reg_note (insn, REG_EQUIV, in, out);</span>
<span class="lineNum">    8681 </span><span class="lineNoCov">          0 :           return insn;</span>
<span class="lineNum">    8682 </span>            :         }
<span class="lineNum">    8683 </span>            : 
<span class="lineNum">    8684 </span>            :       /* If that failed, copy the address register to the reload register.
<span class="lineNum">    8685 </span>            :          Then add the constant to the reload register.  */
<span class="lineNum">    8686 </span>            : 
<span class="lineNum">    8687 </span><span class="lineNoCov">          0 :       gcc_assert (!reg_overlap_mentioned_p (out, op0));</span>
<span class="lineNum">    8688 </span><span class="lineNoCov">          0 :       gen_reload (out, op1, opnum, type);</span>
<span class="lineNum">    8689 </span><span class="lineNoCov">          0 :       insn = emit_insn (gen_add2_insn (out, op0));</span>
<span class="lineNum">    8690 </span><span class="lineNoCov">          0 :       set_dst_reg_note (insn, REG_EQUIV, in, out);</span>
<span class="lineNum">    8691 </span>            :     }
<span class="lineNum">    8692 </span>            : 
<span class="lineNum">    8693 </span>            :   /* If we need a memory location to do the move, do it that way.  */
<span class="lineNum">    8694 </span><span class="lineNoCov">          0 :   else if ((tem1 = replaced_subreg (in), tem2 = replaced_subreg (out),</span>
<span class="lineNum">    8695 </span><span class="lineNoCov">          0 :             (REG_P (tem1) &amp;&amp; REG_P (tem2)))</span>
<span class="lineNum">    8696 </span><span class="lineNoCov">          0 :            &amp;&amp; REGNO (tem1) &lt; FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    8697 </span><span class="lineNoCov">          0 :            &amp;&amp; REGNO (tem2) &lt; FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    8698 </span><span class="lineNoCov">          0 :            &amp;&amp; targetm.secondary_memory_needed (GET_MODE (out),</span>
<span class="lineNum">    8699 </span><span class="lineNoCov">          0 :                                                REGNO_REG_CLASS (REGNO (tem1)),</span>
<span class="lineNum">    8700 </span><span class="lineNoCov">          0 :                                                REGNO_REG_CLASS (REGNO (tem2))))</span>
<span class="lineNum">    8701 </span>            :     {
<span class="lineNum">    8702 </span>            :       /* Get the memory to use and rewrite both registers to its mode.  */
<span class="lineNum">    8703 </span><span class="lineNoCov">          0 :       rtx loc = get_secondary_mem (in, GET_MODE (out), opnum, type);</span>
<span class="lineNum">    8704 </span>            : 
<span class="lineNum">    8705 </span><span class="lineNoCov">          0 :       if (GET_MODE (loc) != GET_MODE (out))</span>
<span class="lineNum">    8706 </span><span class="lineNoCov">          0 :         out = gen_rtx_REG (GET_MODE (loc), reg_or_subregno (out));</span>
<span class="lineNum">    8707 </span>            : 
<span class="lineNum">    8708 </span><span class="lineNoCov">          0 :       if (GET_MODE (loc) != GET_MODE (in))</span>
<span class="lineNum">    8709 </span><span class="lineNoCov">          0 :         in = gen_rtx_REG (GET_MODE (loc), reg_or_subregno (in));</span>
<span class="lineNum">    8710 </span>            : 
<span class="lineNum">    8711 </span><span class="lineNoCov">          0 :       gen_reload (loc, in, opnum, type);</span>
<span class="lineNum">    8712 </span><span class="lineNoCov">          0 :       gen_reload (out, loc, opnum, type);</span>
<span class="lineNum">    8713 </span>            :     }
<span class="lineNum">    8714 </span><span class="lineNoCov">          0 :   else if (REG_P (out) &amp;&amp; UNARY_P (in))</span>
<span class="lineNum">    8715 </span>            :     {
<span class="lineNum">    8716 </span><span class="lineNoCov">          0 :       rtx op1;</span>
<span class="lineNum">    8717 </span><span class="lineNoCov">          0 :       rtx out_moded;</span>
<span class="lineNum">    8718 </span><span class="lineNoCov">          0 :       rtx_insn *set;</span>
<span class="lineNum">    8719 </span>            : 
<span class="lineNum">    8720 </span><span class="lineNoCov">          0 :       op1 = find_replacement (&amp;XEXP (in, 0));</span>
<span class="lineNum">    8721 </span><span class="lineNoCov">          0 :       if (op1 != XEXP (in, 0))</span>
<span class="lineNum">    8722 </span><span class="lineNoCov">          0 :         in = gen_rtx_fmt_e (GET_CODE (in), GET_MODE (in), op1);</span>
<span class="lineNum">    8723 </span>            : 
<span class="lineNum">    8724 </span>            :       /* First, try a plain SET.  */
<span class="lineNum">    8725 </span><span class="lineNoCov">          0 :       set = emit_insn_if_valid_for_reload (gen_rtx_SET (out, in));</span>
<span class="lineNum">    8726 </span><span class="lineNoCov">          0 :       if (set)</span>
<span class="lineNum">    8727 </span>            :         return set;
<span class="lineNum">    8728 </span>            : 
<span class="lineNum">    8729 </span>            :       /* If that failed, move the inner operand to the reload
<span class="lineNum">    8730 </span>            :          register, and try the same unop with the inner expression
<span class="lineNum">    8731 </span>            :          replaced with the reload register.  */
<span class="lineNum">    8732 </span>            : 
<span class="lineNum">    8733 </span><span class="lineNoCov">          0 :       if (GET_MODE (op1) != GET_MODE (out))</span>
<span class="lineNum">    8734 </span><span class="lineNoCov">          0 :         out_moded = gen_rtx_REG (GET_MODE (op1), REGNO (out));</span>
<span class="lineNum">    8735 </span>            :       else
<span class="lineNum">    8736 </span>            :         out_moded = out;
<span class="lineNum">    8737 </span>            : 
<span class="lineNum">    8738 </span><span class="lineNoCov">          0 :       gen_reload (out_moded, op1, opnum, type);</span>
<span class="lineNum">    8739 </span>            : 
<span class="lineNum">    8740 </span><span class="lineNoCov">          0 :       rtx temp = gen_rtx_SET (out, gen_rtx_fmt_e (GET_CODE (in), GET_MODE (in),</span>
<span class="lineNum">    8741 </span>            :                                                   out_moded));
<span class="lineNum">    8742 </span><span class="lineNoCov">          0 :       rtx_insn *insn = emit_insn_if_valid_for_reload (temp);</span>
<span class="lineNum">    8743 </span><span class="lineNoCov">          0 :       if (insn)</span>
<span class="lineNum">    8744 </span>            :         {
<span class="lineNum">    8745 </span><span class="lineNoCov">          0 :           set_unique_reg_note (insn, REG_EQUIV, in);</span>
<span class="lineNum">    8746 </span><span class="lineNoCov">          0 :           return insn;</span>
<span class="lineNum">    8747 </span>            :         }
<span class="lineNum">    8748 </span>            : 
<span class="lineNum">    8749 </span><span class="lineNoCov">          0 :       fatal_insn (&quot;failure trying to reload:&quot;, set);</span>
<span class="lineNum">    8750 </span>            :     }
<span class="lineNum">    8751 </span>            :   /* If IN is a simple operand, use gen_move_insn.  */
<span class="lineNum">    8752 </span><span class="lineNoCov">          0 :   else if (OBJECT_P (in) || GET_CODE (in) == SUBREG)</span>
<span class="lineNum">    8753 </span>            :     {
<span class="lineNum">    8754 </span><span class="lineNoCov">          0 :       tem = emit_insn (gen_move_insn (out, in));</span>
<span class="lineNum">    8755 </span>            :       /* IN may contain a LABEL_REF, if so add a REG_LABEL_OPERAND note.  */
<span class="lineNum">    8756 </span><span class="lineNoCov">          0 :       mark_jump_label (in, tem, 0);</span>
<span class="lineNum">    8757 </span>            :     }
<span class="lineNum">    8758 </span>            : 
<span class="lineNum">    8759 </span><span class="lineNoCov">          0 :   else if (targetm.have_reload_load_address ())</span>
<span class="lineNum">    8760 </span><span class="lineNoCov">          0 :     emit_insn (targetm.gen_reload_load_address (out, in));</span>
<span class="lineNum">    8761 </span>            : 
<span class="lineNum">    8762 </span>            :   /* Otherwise, just write (set OUT IN) and hope for the best.  */
<span class="lineNum">    8763 </span>            :   else
<span class="lineNum">    8764 </span><span class="lineNoCov">          0 :     emit_insn (gen_rtx_SET (out, in));</span>
<span class="lineNum">    8765 </span>            : 
<span class="lineNum">    8766 </span>            :   /* Return the first insn emitted.
<span class="lineNum">    8767 </span>            :      We can not just return get_last_insn, because there may have
<span class="lineNum">    8768 </span>            :      been multiple instructions emitted.  Also note that gen_move_insn may
<span class="lineNum">    8769 </span>            :      emit more than one insn itself, so we can not assume that there is one
<span class="lineNum">    8770 </span>            :      insn emitted per emit_insn_before call.  */
<span class="lineNum">    8771 </span>            : 
<span class="lineNum">    8772 </span><span class="lineNoCov">          0 :   return last ? NEXT_INSN (last) : get_insns ();</span>
<span class="lineNum">    8773 </span>            : }
<span class="lineNum">    8774 </span>            : 
<span class="lineNum">    8775 </span>            : /* Delete a previously made output-reload whose result we now believe
<span class="lineNum">    8776 </span>            :    is not needed.  First we double-check.
<span class="lineNum">    8777 </span>            : 
<span class="lineNum">    8778 </span>            :    INSN is the insn now being processed.
<span class="lineNum">    8779 </span>            :    LAST_RELOAD_REG is the hard register number for which we want to delete
<span class="lineNum">    8780 </span>            :    the last output reload.
<span class="lineNum">    8781 </span>            :    J is the reload-number that originally used REG.  The caller has made
<span class="lineNum">    8782 </span>            :    certain that reload J doesn't use REG any longer for input.
<span class="lineNum">    8783 </span>            :    NEW_RELOAD_REG is reload register that reload J is using for REG.  */
<a name="8784"><span class="lineNum">    8784 </span>            : </a>
<span class="lineNum">    8785 </span>            : static void
<span class="lineNum">    8786 </span><span class="lineNoCov">          0 : delete_output_reload (rtx_insn *insn, int j, int last_reload_reg,</span>
<span class="lineNum">    8787 </span>            :                       rtx new_reload_reg)
<span class="lineNum">    8788 </span>            : {
<span class="lineNum">    8789 </span><span class="lineNoCov">          0 :   rtx_insn *output_reload_insn = spill_reg_store[last_reload_reg];</span>
<span class="lineNum">    8790 </span><span class="lineNoCov">          0 :   rtx reg = spill_reg_stored_to[last_reload_reg];</span>
<span class="lineNum">    8791 </span><span class="lineNoCov">          0 :   int k;</span>
<span class="lineNum">    8792 </span><span class="lineNoCov">          0 :   int n_occurrences;</span>
<span class="lineNum">    8793 </span><span class="lineNoCov">          0 :   int n_inherited = 0;</span>
<span class="lineNum">    8794 </span><span class="lineNoCov">          0 :   rtx substed;</span>
<span class="lineNum">    8795 </span><span class="lineNoCov">          0 :   unsigned regno;</span>
<span class="lineNum">    8796 </span><span class="lineNoCov">          0 :   int nregs;</span>
<span class="lineNum">    8797 </span>            : 
<span class="lineNum">    8798 </span>            :   /* It is possible that this reload has been only used to set another reload
<span class="lineNum">    8799 </span>            :      we eliminated earlier and thus deleted this instruction too.  */
<span class="lineNum">    8800 </span><span class="lineNoCov">          0 :   if (output_reload_insn-&gt;deleted ())</span>
<span class="lineNum">    8801 </span>            :     return;
<span class="lineNum">    8802 </span>            : 
<span class="lineNum">    8803 </span>            :   /* Get the raw pseudo-register referred to.  */
<span class="lineNum">    8804 </span>            : 
<span class="lineNum">    8805 </span><span class="lineNoCov">          0 :   while (GET_CODE (reg) == SUBREG)</span>
<span class="lineNum">    8806 </span><span class="lineNoCov">          0 :     reg = SUBREG_REG (reg);</span>
<span class="lineNum">    8807 </span><span class="lineNoCov">          0 :   substed = reg_equiv_memory_loc (REGNO (reg));</span>
<span class="lineNum">    8808 </span>            : 
<span class="lineNum">    8809 </span>            :   /* This is unsafe if the operand occurs more often in the current
<span class="lineNum">    8810 </span>            :      insn than it is inherited.  */
<span class="lineNum">    8811 </span><span class="lineNoCov">          0 :   for (k = n_reloads - 1; k &gt;= 0; k--)</span>
<span class="lineNum">    8812 </span>            :     {
<span class="lineNum">    8813 </span><span class="lineNoCov">          0 :       rtx reg2 = rld[k].in;</span>
<span class="lineNum">    8814 </span><span class="lineNoCov">          0 :       if (! reg2)</span>
<span class="lineNum">    8815 </span>            :         continue;
<span class="lineNum">    8816 </span><span class="lineNoCov">          0 :       if (MEM_P (reg2) || reload_override_in[k])</span>
<span class="lineNum">    8817 </span><span class="lineNoCov">          0 :         reg2 = rld[k].in_reg;</span>
<span class="lineNum">    8818 </span>            : 
<span class="lineNum">    8819 </span>            :       if (AUTO_INC_DEC &amp;&amp; rld[k].out &amp;&amp; ! rld[k].out_reg)
<span class="lineNum">    8820 </span>            :         reg2 = XEXP (rld[k].in_reg, 0);
<span class="lineNum">    8821 </span>            : 
<span class="lineNum">    8822 </span><span class="lineNoCov">          0 :       while (GET_CODE (reg2) == SUBREG)</span>
<span class="lineNum">    8823 </span><span class="lineNoCov">          0 :         reg2 = SUBREG_REG (reg2);</span>
<span class="lineNum">    8824 </span><span class="lineNoCov">          0 :       if (rtx_equal_p (reg2, reg))</span>
<span class="lineNum">    8825 </span>            :         {
<span class="lineNum">    8826 </span><span class="lineNoCov">          0 :           if (reload_inherited[k] || reload_override_in[k] || k == j)</span>
<span class="lineNum">    8827 </span><span class="lineNoCov">          0 :             n_inherited++;</span>
<span class="lineNum">    8828 </span>            :           else
<span class="lineNum">    8829 </span>            :             return;
<span class="lineNum">    8830 </span>            :         }
<span class="lineNum">    8831 </span>            :     }
<span class="lineNum">    8832 </span><span class="lineNoCov">          0 :   n_occurrences = count_occurrences (PATTERN (insn), reg, 0);</span>
<span class="lineNum">    8833 </span><span class="lineNoCov">          0 :   if (CALL_P (insn) &amp;&amp; CALL_INSN_FUNCTION_USAGE (insn))</span>
<span class="lineNum">    8834 </span><span class="lineNoCov">          0 :     n_occurrences += count_occurrences (CALL_INSN_FUNCTION_USAGE (insn),</span>
<span class="lineNum">    8835 </span>            :                                         reg, 0);
<span class="lineNum">    8836 </span><span class="lineNoCov">          0 :   if (substed)</span>
<span class="lineNum">    8837 </span><span class="lineNoCov">          0 :     n_occurrences += count_occurrences (PATTERN (insn),</span>
<span class="lineNum">    8838 </span><span class="lineNoCov">          0 :                                         eliminate_regs (substed, VOIDmode,</span>
<span class="lineNum">    8839 </span>            :                                                         NULL_RTX), 0);
<span class="lineNum">    8840 </span><span class="lineNoCov">          0 :   for (rtx i1 = reg_equiv_alt_mem_list (REGNO (reg)); i1; i1 = XEXP (i1, 1))</span>
<span class="lineNum">    8841 </span>            :     {
<span class="lineNum">    8842 </span><span class="lineNoCov">          0 :       gcc_assert (!rtx_equal_p (XEXP (i1, 0), substed));</span>
<span class="lineNum">    8843 </span><span class="lineNoCov">          0 :       n_occurrences += count_occurrences (PATTERN (insn), XEXP (i1, 0), 0);</span>
<span class="lineNum">    8844 </span>            :     }
<span class="lineNum">    8845 </span><span class="lineNoCov">          0 :   if (n_occurrences &gt; n_inherited)</span>
<span class="lineNum">    8846 </span>            :     return;
<span class="lineNum">    8847 </span>            : 
<span class="lineNum">    8848 </span><span class="lineNoCov">          0 :   regno = REGNO (reg);</span>
<span class="lineNum">    8849 </span><span class="lineNoCov">          0 :   nregs = REG_NREGS (reg);</span>
<span class="lineNum">    8850 </span>            : 
<span class="lineNum">    8851 </span>            :   /* If the pseudo-reg we are reloading is no longer referenced
<span class="lineNum">    8852 </span>            :      anywhere between the store into it and here,
<span class="lineNum">    8853 </span>            :      and we're within the same basic block, then the value can only
<span class="lineNum">    8854 </span>            :      pass through the reload reg and end up here.
<span class="lineNum">    8855 </span>            :      Otherwise, give up--return.  */
<span class="lineNum">    8856 </span><span class="lineNoCov">          0 :   for (rtx_insn *i1 = NEXT_INSN (output_reload_insn);</span>
<span class="lineNum">    8857 </span><span class="lineNoCov">          0 :        i1 != insn; i1 = NEXT_INSN (i1))</span>
<span class="lineNum">    8858 </span>            :     {
<span class="lineNum">    8859 </span><span class="lineNoCov">          0 :       if (NOTE_INSN_BASIC_BLOCK_P (i1))</span>
<span class="lineNum">    8860 </span>            :         return;
<span class="lineNum">    8861 </span><span class="lineNoCov">          0 :       if ((NONJUMP_INSN_P (i1) || CALL_P (i1))</span>
<span class="lineNum">    8862 </span><span class="lineNoCov">          0 :           &amp;&amp; refers_to_regno_p (regno, regno + nregs, PATTERN (i1), NULL))</span>
<span class="lineNum">    8863 </span>            :         {
<span class="lineNum">    8864 </span>            :           /* If this is USE in front of INSN, we only have to check that
<span class="lineNum">    8865 </span>            :              there are no more references than accounted for by inheritance.  */
<span class="lineNum">    8866 </span><span class="lineNoCov">          0 :           while (NONJUMP_INSN_P (i1) &amp;&amp; GET_CODE (PATTERN (i1)) == USE)</span>
<span class="lineNum">    8867 </span>            :             {
<span class="lineNum">    8868 </span><span class="lineNoCov">          0 :               n_occurrences += rtx_equal_p (reg, XEXP (PATTERN (i1), 0)) != 0;</span>
<span class="lineNum">    8869 </span><span class="lineNoCov">          0 :               i1 = NEXT_INSN (i1);</span>
<span class="lineNum">    8870 </span>            :             }
<span class="lineNum">    8871 </span><span class="lineNoCov">          0 :           if (n_occurrences &lt;= n_inherited &amp;&amp; i1 == insn)</span>
<span class="lineNum">    8872 </span>            :             break;
<span class="lineNum">    8873 </span>            :           return;
<span class="lineNum">    8874 </span>            :         }
<span class="lineNum">    8875 </span>            :     }
<span class="lineNum">    8876 </span>            : 
<span class="lineNum">    8877 </span>            :   /* We will be deleting the insn.  Remove the spill reg information.  */
<span class="lineNum">    8878 </span><span class="lineNoCov">          0 :   for (k = hard_regno_nregs (last_reload_reg, GET_MODE (reg)); k-- &gt; 0; )</span>
<span class="lineNum">    8879 </span>            :     {
<span class="lineNum">    8880 </span><span class="lineNoCov">          0 :       spill_reg_store[last_reload_reg + k] = 0;</span>
<span class="lineNum">    8881 </span><span class="lineNoCov">          0 :       spill_reg_stored_to[last_reload_reg + k] = 0;</span>
<span class="lineNum">    8882 </span>            :     }
<span class="lineNum">    8883 </span>            : 
<span class="lineNum">    8884 </span>            :   /* The caller has already checked that REG dies or is set in INSN.
<span class="lineNum">    8885 </span>            :      It has also checked that we are optimizing, and thus some
<span class="lineNum">    8886 </span>            :      inaccuracies in the debugging information are acceptable.
<span class="lineNum">    8887 </span>            :      So we could just delete output_reload_insn.  But in some cases
<span class="lineNum">    8888 </span>            :      we can improve the debugging information without sacrificing
<span class="lineNum">    8889 </span>            :      optimization - maybe even improving the code: See if the pseudo
<span class="lineNum">    8890 </span>            :      reg has been completely replaced with reload regs.  If so, delete
<span class="lineNum">    8891 </span>            :      the store insn and forget we had a stack slot for the pseudo.  */
<span class="lineNum">    8892 </span><span class="lineNoCov">          0 :   if (rld[j].out != rld[j].in</span>
<span class="lineNum">    8893 </span><span class="lineNoCov">          0 :       &amp;&amp; REG_N_DEATHS (REGNO (reg)) == 1</span>
<span class="lineNum">    8894 </span><span class="lineNoCov">          0 :       &amp;&amp; REG_N_SETS (REGNO (reg)) == 1</span>
<span class="lineNum">    8895 </span><span class="lineNoCov">          0 :       &amp;&amp; REG_BASIC_BLOCK (REGNO (reg)) &gt;= NUM_FIXED_BLOCKS</span>
<span class="lineNum">    8896 </span><span class="lineNoCov">          0 :       &amp;&amp; find_regno_note (insn, REG_DEAD, REGNO (reg)))</span>
<span class="lineNum">    8897 </span>            :     {
<span class="lineNum">    8898 </span><span class="lineNoCov">          0 :       rtx_insn *i2;</span>
<span class="lineNum">    8899 </span>            : 
<span class="lineNum">    8900 </span>            :       /* We know that it was used only between here and the beginning of
<span class="lineNum">    8901 </span>            :          the current basic block.  (We also know that the last use before
<span class="lineNum">    8902 </span>            :          INSN was the output reload we are thinking of deleting, but never
<span class="lineNum">    8903 </span>            :          mind that.)  Search that range; see if any ref remains.  */
<span class="lineNum">    8904 </span><span class="lineNoCov">          0 :       for (i2 = PREV_INSN (insn); i2; i2 = PREV_INSN (i2))</span>
<span class="lineNum">    8905 </span>            :         {
<span class="lineNum">    8906 </span><span class="lineNoCov">          0 :           rtx set = single_set (i2);</span>
<span class="lineNum">    8907 </span>            : 
<span class="lineNum">    8908 </span>            :           /* Uses which just store in the pseudo don't count,
<span class="lineNum">    8909 </span>            :              since if they are the only uses, they are dead.  */
<span class="lineNum">    8910 </span><span class="lineNoCov">          0 :           if (set != 0 &amp;&amp; SET_DEST (set) == reg)</span>
<span class="lineNum">    8911 </span>            :             continue;
<span class="lineNum">    8912 </span><span class="lineNoCov">          0 :           if (LABEL_P (i2) || JUMP_P (i2))</span>
<span class="lineNum">    8913 </span>            :             break;
<span class="lineNum">    8914 </span><span class="lineNoCov">          0 :           if ((NONJUMP_INSN_P (i2) || CALL_P (i2))</span>
<span class="lineNum">    8915 </span><span class="lineNoCov">          0 :               &amp;&amp; reg_mentioned_p (reg, PATTERN (i2)))</span>
<span class="lineNum">    8916 </span>            :             {
<span class="lineNum">    8917 </span>            :               /* Some other ref remains; just delete the output reload we
<span class="lineNum">    8918 </span>            :                  know to be dead.  */
<span class="lineNum">    8919 </span><span class="lineNoCov">          0 :               delete_address_reloads (output_reload_insn, insn);</span>
<span class="lineNum">    8920 </span><span class="lineNoCov">          0 :               delete_insn (output_reload_insn);</span>
<span class="lineNum">    8921 </span><span class="lineNoCov">          0 :               return;</span>
<span class="lineNum">    8922 </span>            :             }
<span class="lineNum">    8923 </span>            :         }
<span class="lineNum">    8924 </span>            : 
<span class="lineNum">    8925 </span>            :       /* Delete the now-dead stores into this pseudo.  Note that this
<span class="lineNum">    8926 </span>            :          loop also takes care of deleting output_reload_insn.  */
<span class="lineNum">    8927 </span><span class="lineNoCov">          0 :       for (i2 = PREV_INSN (insn); i2; i2 = PREV_INSN (i2))</span>
<span class="lineNum">    8928 </span>            :         {
<span class="lineNum">    8929 </span><span class="lineNoCov">          0 :           rtx set = single_set (i2);</span>
<span class="lineNum">    8930 </span>            : 
<span class="lineNum">    8931 </span><span class="lineNoCov">          0 :           if (set != 0 &amp;&amp; SET_DEST (set) == reg)</span>
<span class="lineNum">    8932 </span>            :             {
<span class="lineNum">    8933 </span><span class="lineNoCov">          0 :               delete_address_reloads (i2, insn);</span>
<span class="lineNum">    8934 </span><span class="lineNoCov">          0 :               delete_insn (i2);</span>
<span class="lineNum">    8935 </span>            :             }
<span class="lineNum">    8936 </span><span class="lineNoCov">          0 :           if (LABEL_P (i2) || JUMP_P (i2))</span>
<span class="lineNum">    8937 </span>            :             break;
<span class="lineNum">    8938 </span>            :         }
<span class="lineNum">    8939 </span>            : 
<span class="lineNum">    8940 </span>            :       /* For the debugging info, say the pseudo lives in this reload reg.  */
<span class="lineNum">    8941 </span><span class="lineNoCov">          0 :       reg_renumber[REGNO (reg)] = REGNO (new_reload_reg);</span>
<span class="lineNum">    8942 </span><span class="lineNoCov">          0 :       if (ira_conflicts_p)</span>
<span class="lineNum">    8943 </span>            :         /* Inform IRA about the change.  */
<span class="lineNum">    8944 </span><span class="lineNoCov">          0 :         ira_mark_allocation_change (REGNO (reg));</span>
<span class="lineNum">    8945 </span><span class="lineNoCov">          0 :       alter_reg (REGNO (reg), -1, false);</span>
<span class="lineNum">    8946 </span>            :     }
<span class="lineNum">    8947 </span>            :   else
<span class="lineNum">    8948 </span>            :     {
<span class="lineNum">    8949 </span><span class="lineNoCov">          0 :       delete_address_reloads (output_reload_insn, insn);</span>
<span class="lineNum">    8950 </span><span class="lineNoCov">          0 :       delete_insn (output_reload_insn);</span>
<span class="lineNum">    8951 </span>            :     }
<span class="lineNum">    8952 </span>            : }
<span class="lineNum">    8953 </span>            : 
<span class="lineNum">    8954 </span>            : /* We are going to delete DEAD_INSN.  Recursively delete loads of
<span class="lineNum">    8955 </span>            :    reload registers used in DEAD_INSN that are not used till CURRENT_INSN.
<a name="8956"><span class="lineNum">    8956 </span>            :    CURRENT_INSN is being reloaded, so we have to check its reloads too.  */</a>
<span class="lineNum">    8957 </span>            : static void
<span class="lineNum">    8958 </span><span class="lineNoCov">          0 : delete_address_reloads (rtx_insn *dead_insn, rtx_insn *current_insn)</span>
<span class="lineNum">    8959 </span>            : {
<span class="lineNum">    8960 </span><span class="lineNoCov">          0 :   rtx set = single_set (dead_insn);</span>
<span class="lineNum">    8961 </span><span class="lineNoCov">          0 :   rtx set2, dst;</span>
<span class="lineNum">    8962 </span><span class="lineNoCov">          0 :   rtx_insn *prev, *next;</span>
<span class="lineNum">    8963 </span><span class="lineNoCov">          0 :   if (set)</span>
<span class="lineNum">    8964 </span>            :     {
<span class="lineNum">    8965 </span><span class="lineNoCov">          0 :       rtx dst = SET_DEST (set);</span>
<span class="lineNum">    8966 </span><span class="lineNoCov">          0 :       if (MEM_P (dst))</span>
<span class="lineNum">    8967 </span><span class="lineNoCov">          0 :         delete_address_reloads_1 (dead_insn, XEXP (dst, 0), current_insn);</span>
<span class="lineNum">    8968 </span>            :     }
<span class="lineNum">    8969 </span>            :   /* If we deleted the store from a reloaded post_{in,de}c expression,
<span class="lineNum">    8970 </span>            :      we can delete the matching adds.  */
<span class="lineNum">    8971 </span><span class="lineNoCov">          0 :   prev = PREV_INSN (dead_insn);</span>
<span class="lineNum">    8972 </span><span class="lineNoCov">          0 :   next = NEXT_INSN (dead_insn);</span>
<span class="lineNum">    8973 </span><span class="lineNoCov">          0 :   if (! prev || ! next)</span>
<span class="lineNum">    8974 </span>            :     return;
<span class="lineNum">    8975 </span><span class="lineNoCov">          0 :   set = single_set (next);</span>
<span class="lineNum">    8976 </span><span class="lineNoCov">          0 :   set2 = single_set (prev);</span>
<span class="lineNum">    8977 </span><span class="lineNoCov">          0 :   if (! set || ! set2</span>
<span class="lineNum">    8978 </span><span class="lineNoCov">          0 :       || GET_CODE (SET_SRC (set)) != PLUS || GET_CODE (SET_SRC (set2)) != PLUS</span>
<span class="lineNum">    8979 </span><span class="lineNoCov">          0 :       || !CONST_INT_P (XEXP (SET_SRC (set), 1))</span>
<span class="lineNum">    8980 </span><span class="lineNoCov">          0 :       || !CONST_INT_P (XEXP (SET_SRC (set2), 1)))</span>
<span class="lineNum">    8981 </span>            :     return;
<span class="lineNum">    8982 </span><span class="lineNoCov">          0 :   dst = SET_DEST (set);</span>
<span class="lineNum">    8983 </span><span class="lineNoCov">          0 :   if (! rtx_equal_p (dst, SET_DEST (set2))</span>
<span class="lineNum">    8984 </span><span class="lineNoCov">          0 :       || ! rtx_equal_p (dst, XEXP (SET_SRC (set), 0))</span>
<span class="lineNum">    8985 </span><span class="lineNoCov">          0 :       || ! rtx_equal_p (dst, XEXP (SET_SRC (set2), 0))</span>
<span class="lineNum">    8986 </span><span class="lineNoCov">          0 :       || (INTVAL (XEXP (SET_SRC (set), 1))</span>
<span class="lineNum">    8987 </span><span class="lineNoCov">          0 :           != -INTVAL (XEXP (SET_SRC (set2), 1))))</span>
<span class="lineNum">    8988 </span><span class="lineNoCov">          0 :     return;</span>
<span class="lineNum">    8989 </span><span class="lineNoCov">          0 :   delete_related_insns (prev);</span>
<span class="lineNum">    8990 </span><span class="lineNoCov">          0 :   delete_related_insns (next);</span>
<span class="lineNum">    8991 </span>            : }
<span class="lineNum">    8992 </span>            : 
<a name="8993"><span class="lineNum">    8993 </span>            : /* Subfunction of delete_address_reloads: process registers found in X.  */</a>
<span class="lineNum">    8994 </span>            : static void
<span class="lineNum">    8995 </span><span class="lineNoCov">          0 : delete_address_reloads_1 (rtx_insn *dead_insn, rtx x, rtx_insn *current_insn)</span>
<span class="lineNum">    8996 </span>            : {
<span class="lineNum">    8997 </span><span class="lineNoCov">          0 :   rtx_insn *prev, *i2;</span>
<span class="lineNum">    8998 </span><span class="lineNoCov">          0 :   rtx set, dst;</span>
<span class="lineNum">    8999 </span><span class="lineNoCov">          0 :   int i, j;</span>
<span class="lineNum">    9000 </span><span class="lineNoCov">          0 :   enum rtx_code code = GET_CODE (x);</span>
<span class="lineNum">    9001 </span>            : 
<span class="lineNum">    9002 </span><span class="lineNoCov">          0 :   if (code != REG)</span>
<span class="lineNum">    9003 </span>            :     {
<span class="lineNum">    9004 </span><span class="lineNoCov">          0 :       const char *fmt = GET_RTX_FORMAT (code);</span>
<span class="lineNum">    9005 </span><span class="lineNoCov">          0 :       for (i = GET_RTX_LENGTH (code) - 1; i &gt;= 0; i--)</span>
<span class="lineNum">    9006 </span>            :         {
<span class="lineNum">    9007 </span><span class="lineNoCov">          0 :           if (fmt[i] == 'e')</span>
<span class="lineNum">    9008 </span><span class="lineNoCov">          0 :             delete_address_reloads_1 (dead_insn, XEXP (x, i), current_insn);</span>
<span class="lineNum">    9009 </span><span class="lineNoCov">          0 :           else if (fmt[i] == 'E')</span>
<span class="lineNum">    9010 </span>            :             {
<span class="lineNum">    9011 </span><span class="lineNoCov">          0 :               for (j = XVECLEN (x, i) - 1; j &gt;= 0; j--)</span>
<span class="lineNum">    9012 </span><span class="lineNoCov">          0 :                 delete_address_reloads_1 (dead_insn, XVECEXP (x, i, j),</span>
<span class="lineNum">    9013 </span>            :                                           current_insn);
<span class="lineNum">    9014 </span>            :             }
<span class="lineNum">    9015 </span>            :         }
<span class="lineNum">    9016 </span>            :       return;
<span class="lineNum">    9017 </span>            :     }
<span class="lineNum">    9018 </span>            : 
<span class="lineNum">    9019 </span><span class="lineNoCov">          0 :   if (spill_reg_order[REGNO (x)] &lt; 0)</span>
<span class="lineNum">    9020 </span>            :     return;
<span class="lineNum">    9021 </span>            : 
<span class="lineNum">    9022 </span>            :   /* Scan backwards for the insn that sets x.  This might be a way back due
<span class="lineNum">    9023 </span>            :      to inheritance.  */
<span class="lineNum">    9024 </span><span class="lineNoCov">          0 :   for (prev = PREV_INSN (dead_insn); prev; prev = PREV_INSN (prev))</span>
<span class="lineNum">    9025 </span>            :     {
<span class="lineNum">    9026 </span><span class="lineNoCov">          0 :       code = GET_CODE (prev);</span>
<span class="lineNum">    9027 </span><span class="lineNoCov">          0 :       if (code == CODE_LABEL || code == JUMP_INSN)</span>
<span class="lineNum">    9028 </span>            :         return;
<span class="lineNum">    9029 </span><span class="lineNoCov">          0 :       if (!INSN_P (prev))</span>
<span class="lineNum">    9030 </span>            :         continue;
<span class="lineNum">    9031 </span><span class="lineNoCov">          0 :       if (reg_set_p (x, PATTERN (prev)))</span>
<span class="lineNum">    9032 </span>            :         break;
<span class="lineNum">    9033 </span><span class="lineNoCov">          0 :       if (reg_referenced_p (x, PATTERN (prev)))</span>
<span class="lineNum">    9034 </span>            :         return;
<span class="lineNum">    9035 </span>            :     }
<span class="lineNum">    9036 </span><span class="lineNoCov">          0 :   if (! prev || INSN_UID (prev) &lt; reload_first_uid)</span>
<span class="lineNum">    9037 </span>            :     return;
<span class="lineNum">    9038 </span>            :   /* Check that PREV only sets the reload register.  */
<span class="lineNum">    9039 </span><span class="lineNoCov">          0 :   set = single_set (prev);</span>
<span class="lineNum">    9040 </span><span class="lineNoCov">          0 :   if (! set)</span>
<span class="lineNum">    9041 </span>            :     return;
<span class="lineNum">    9042 </span><span class="lineNoCov">          0 :   dst = SET_DEST (set);</span>
<span class="lineNum">    9043 </span><span class="lineNoCov">          0 :   if (!REG_P (dst)</span>
<span class="lineNum">    9044 </span><span class="lineNoCov">          0 :       || ! rtx_equal_p (dst, x))</span>
<span class="lineNum">    9045 </span><span class="lineNoCov">          0 :     return;</span>
<span class="lineNum">    9046 </span><span class="lineNoCov">          0 :   if (! reg_set_p (dst, PATTERN (dead_insn)))</span>
<span class="lineNum">    9047 </span>            :     {
<span class="lineNum">    9048 </span>            :       /* Check if DST was used in a later insn -
<span class="lineNum">    9049 </span>            :          it might have been inherited.  */
<span class="lineNum">    9050 </span><span class="lineNoCov">          0 :       for (i2 = NEXT_INSN (dead_insn); i2; i2 = NEXT_INSN (i2))</span>
<span class="lineNum">    9051 </span>            :         {
<span class="lineNum">    9052 </span><span class="lineNoCov">          0 :           if (LABEL_P (i2))</span>
<span class="lineNum">    9053 </span>            :             break;
<span class="lineNum">    9054 </span><span class="lineNoCov">          0 :           if (! INSN_P (i2))</span>
<span class="lineNum">    9055 </span>            :             continue;
<span class="lineNum">    9056 </span><span class="lineNoCov">          0 :           if (reg_referenced_p (dst, PATTERN (i2)))</span>
<span class="lineNum">    9057 </span>            :             {
<span class="lineNum">    9058 </span>            :               /* If there is a reference to the register in the current insn,
<span class="lineNum">    9059 </span>            :                  it might be loaded in a non-inherited reload.  If no other
<span class="lineNum">    9060 </span>            :                  reload uses it, that means the register is set before
<span class="lineNum">    9061 </span>            :                  referenced.  */
<span class="lineNum">    9062 </span><span class="lineNoCov">          0 :               if (i2 == current_insn)</span>
<span class="lineNum">    9063 </span>            :                 {
<span class="lineNum">    9064 </span><span class="lineNoCov">          0 :                   for (j = n_reloads - 1; j &gt;= 0; j--)</span>
<span class="lineNum">    9065 </span><span class="lineNoCov">          0 :                     if ((rld[j].reg_rtx == dst &amp;&amp; reload_inherited[j])</span>
<span class="lineNum">    9066 </span><span class="lineNoCov">          0 :                         || reload_override_in[j] == dst)</span>
<span class="lineNum">    9067 </span>            :                       return;
<span class="lineNum">    9068 </span><span class="lineNoCov">          0 :                   for (j = n_reloads - 1; j &gt;= 0; j--)</span>
<span class="lineNum">    9069 </span><span class="lineNoCov">          0 :                     if (rld[j].in &amp;&amp; rld[j].reg_rtx == dst)</span>
<span class="lineNum">    9070 </span>            :                       break;
<span class="lineNum">    9071 </span><span class="lineNoCov">          0 :                   if (j &gt;= 0)</span>
<span class="lineNum">    9072 </span>            :                     break;
<span class="lineNum">    9073 </span>            :                 }
<span class="lineNum">    9074 </span>            :               return;
<span class="lineNum">    9075 </span>            :             }
<span class="lineNum">    9076 </span><span class="lineNoCov">          0 :           if (JUMP_P (i2))</span>
<span class="lineNum">    9077 </span>            :             break;
<span class="lineNum">    9078 </span>            :           /* If DST is still live at CURRENT_INSN, check if it is used for
<span class="lineNum">    9079 </span>            :              any reload.  Note that even if CURRENT_INSN sets DST, we still
<span class="lineNum">    9080 </span>            :              have to check the reloads.  */
<span class="lineNum">    9081 </span><span class="lineNoCov">          0 :           if (i2 == current_insn)</span>
<span class="lineNum">    9082 </span>            :             {
<span class="lineNum">    9083 </span><span class="lineNoCov">          0 :               for (j = n_reloads - 1; j &gt;= 0; j--)</span>
<span class="lineNum">    9084 </span><span class="lineNoCov">          0 :                 if ((rld[j].reg_rtx == dst &amp;&amp; reload_inherited[j])</span>
<span class="lineNum">    9085 </span><span class="lineNoCov">          0 :                     || reload_override_in[j] == dst)</span>
<span class="lineNum">    9086 </span>            :                   return;
<span class="lineNum">    9087 </span>            :               /* ??? We can't finish the loop here, because dst might be
<span class="lineNum">    9088 </span>            :                  allocated to a pseudo in this block if no reload in this
<span class="lineNum">    9089 </span>            :                  block needs any of the classes containing DST - see
<span class="lineNum">    9090 </span>            :                  spill_hard_reg.  There is no easy way to tell this, so we
<span class="lineNum">    9091 </span>            :                  have to scan till the end of the basic block.  */
<span class="lineNum">    9092 </span>            :             }
<span class="lineNum">    9093 </span><span class="lineNoCov">          0 :           if (reg_set_p (dst, PATTERN (i2)))</span>
<span class="lineNum">    9094 </span>            :             break;
<span class="lineNum">    9095 </span>            :         }
<span class="lineNum">    9096 </span>            :     }
<span class="lineNum">    9097 </span><span class="lineNoCov">          0 :   delete_address_reloads_1 (prev, SET_SRC (set), current_insn);</span>
<span class="lineNum">    9098 </span><span class="lineNoCov">          0 :   reg_reloaded_contents[REGNO (dst)] = -1;</span>
<span class="lineNum">    9099 </span><span class="lineNoCov">          0 :   delete_insn (prev);</span>
<span class="lineNum">    9100 </span>            : }
<span class="lineNum">    9101 </span>            : 
<span class="lineNum">    9102 </span>            : /* Output reload-insns to reload VALUE into RELOADREG.
<span class="lineNum">    9103 </span>            :    VALUE is an autoincrement or autodecrement RTX whose operand
<span class="lineNum">    9104 </span>            :    is a register or memory location;
<span class="lineNum">    9105 </span>            :    so reloading involves incrementing that location.
<span class="lineNum">    9106 </span>            :    IN is either identical to VALUE, or some cheaper place to reload from.
<span class="lineNum">    9107 </span>            : 
<span class="lineNum">    9108 </span>            :    INC_AMOUNT is the number to increment or decrement by (always positive).
<span class="lineNum">    9109 </span>            :    This cannot be deduced from VALUE.  */
<a name="9110"><span class="lineNum">    9110 </span>            : </a>
<span class="lineNum">    9111 </span>            : static void
<span class="lineNum">    9112 </span><span class="lineNoCov">          0 : inc_for_reload (rtx reloadreg, rtx in, rtx value, poly_int64 inc_amount)</span>
<span class="lineNum">    9113 </span>            : {
<span class="lineNum">    9114 </span>            :   /* REG or MEM to be copied and incremented.  */
<span class="lineNum">    9115 </span><span class="lineNoCov">          0 :   rtx incloc = find_replacement (&amp;XEXP (value, 0));</span>
<span class="lineNum">    9116 </span>            :   /* Nonzero if increment after copying.  */
<span class="lineNum">    9117 </span><span class="lineNoCov">          0 :   int post = (GET_CODE (value) == POST_DEC || GET_CODE (value) == POST_INC</span>
<span class="lineNum">    9118 </span><span class="lineNoCov">          0 :               || GET_CODE (value) == POST_MODIFY);</span>
<span class="lineNum">    9119 </span><span class="lineNoCov">          0 :   rtx_insn *last;</span>
<span class="lineNum">    9120 </span><span class="lineNoCov">          0 :   rtx inc;</span>
<span class="lineNum">    9121 </span><span class="lineNoCov">          0 :   rtx_insn *add_insn;</span>
<span class="lineNum">    9122 </span><span class="lineNoCov">          0 :   int code;</span>
<span class="lineNum">    9123 </span><span class="lineNoCov">          0 :   rtx real_in = in == value ? incloc : in;</span>
<span class="lineNum">    9124 </span>            : 
<span class="lineNum">    9125 </span>            :   /* No hard register is equivalent to this register after
<span class="lineNum">    9126 </span>            :      inc/dec operation.  If REG_LAST_RELOAD_REG were nonzero,
<span class="lineNum">    9127 </span>            :      we could inc/dec that register as well (maybe even using it for
<span class="lineNum">    9128 </span>            :      the source), but I'm not sure it's worth worrying about.  */
<span class="lineNum">    9129 </span><span class="lineNoCov">          0 :   if (REG_P (incloc))</span>
<span class="lineNum">    9130 </span><span class="lineNoCov">          0 :     reg_last_reload_reg[REGNO (incloc)] = 0;</span>
<span class="lineNum">    9131 </span>            : 
<span class="lineNum">    9132 </span><span class="lineNoCov">          0 :   if (GET_CODE (value) == PRE_MODIFY || GET_CODE (value) == POST_MODIFY)</span>
<span class="lineNum">    9133 </span>            :     {
<span class="lineNum">    9134 </span><span class="lineNoCov">          0 :       gcc_assert (GET_CODE (XEXP (value, 1)) == PLUS);</span>
<span class="lineNum">    9135 </span><span class="lineNoCov">          0 :       inc = find_replacement (&amp;XEXP (XEXP (value, 1), 1));</span>
<span class="lineNum">    9136 </span>            :     }
<span class="lineNum">    9137 </span>            :   else
<span class="lineNum">    9138 </span>            :     {
<span class="lineNum">    9139 </span><span class="lineNoCov">          0 :       if (GET_CODE (value) == PRE_DEC || GET_CODE (value) == POST_DEC)</span>
<span class="lineNum">    9140 </span><span class="lineNoCov">          0 :         inc_amount = -inc_amount;</span>
<span class="lineNum">    9141 </span>            : 
<span class="lineNum">    9142 </span><span class="lineNoCov">          0 :       inc = gen_int_mode (inc_amount, Pmode);</span>
<span class="lineNum">    9143 </span>            :     }
<span class="lineNum">    9144 </span>            : 
<span class="lineNum">    9145 </span>            :   /* If this is post-increment, first copy the location to the reload reg.  */
<span class="lineNum">    9146 </span><span class="lineNoCov">          0 :   if (post &amp;&amp; real_in != reloadreg)</span>
<span class="lineNum">    9147 </span><span class="lineNoCov">          0 :     emit_insn (gen_move_insn (reloadreg, real_in));</span>
<span class="lineNum">    9148 </span>            : 
<span class="lineNum">    9149 </span><span class="lineNoCov">          0 :   if (in == value)</span>
<span class="lineNum">    9150 </span>            :     {
<span class="lineNum">    9151 </span>            :       /* See if we can directly increment INCLOC.  Use a method similar to
<span class="lineNum">    9152 </span>            :          that in gen_reload.  */
<span class="lineNum">    9153 </span>            : 
<span class="lineNum">    9154 </span><span class="lineNoCov">          0 :       last = get_last_insn ();</span>
<span class="lineNum">    9155 </span><span class="lineNoCov">          0 :       add_insn = emit_insn (gen_rtx_SET (incloc,</span>
<span class="lineNum">    9156 </span>            :                                          gen_rtx_PLUS (GET_MODE (incloc),
<span class="lineNum">    9157 </span>            :                                                        incloc, inc)));
<span class="lineNum">    9158 </span>            : 
<span class="lineNum">    9159 </span><span class="lineNoCov">          0 :       code = recog_memoized (add_insn);</span>
<span class="lineNum">    9160 </span><span class="lineNoCov">          0 :       if (code &gt;= 0)</span>
<span class="lineNum">    9161 </span>            :         {
<span class="lineNum">    9162 </span><span class="lineNoCov">          0 :           extract_insn (add_insn);</span>
<span class="lineNum">    9163 </span><span class="lineNoCov">          0 :           if (constrain_operands (1, get_enabled_alternatives (add_insn)))</span>
<span class="lineNum">    9164 </span>            :             {
<span class="lineNum">    9165 </span>            :               /* If this is a pre-increment and we have incremented the value
<span class="lineNum">    9166 </span>            :                  where it lives, copy the incremented value to RELOADREG to
<span class="lineNum">    9167 </span>            :                  be used as an address.  */
<span class="lineNum">    9168 </span>            : 
<span class="lineNum">    9169 </span><span class="lineNoCov">          0 :               if (! post)</span>
<span class="lineNum">    9170 </span><span class="lineNoCov">          0 :                 emit_insn (gen_move_insn (reloadreg, incloc));</span>
<span class="lineNum">    9171 </span><span class="lineNoCov">          0 :               return;</span>
<span class="lineNum">    9172 </span>            :             }
<span class="lineNum">    9173 </span>            :         }
<span class="lineNum">    9174 </span><span class="lineNoCov">          0 :       delete_insns_since (last);</span>
<span class="lineNum">    9175 </span>            :     }
<span class="lineNum">    9176 </span>            : 
<span class="lineNum">    9177 </span>            :   /* If couldn't do the increment directly, must increment in RELOADREG.
<span class="lineNum">    9178 </span>            :      The way we do this depends on whether this is pre- or post-increment.
<span class="lineNum">    9179 </span>            :      For pre-increment, copy INCLOC to the reload register, increment it
<span class="lineNum">    9180 </span>            :      there, then save back.  */
<span class="lineNum">    9181 </span>            : 
<span class="lineNum">    9182 </span><span class="lineNoCov">          0 :   if (! post)</span>
<span class="lineNum">    9183 </span>            :     {
<span class="lineNum">    9184 </span><span class="lineNoCov">          0 :       if (in != reloadreg)</span>
<span class="lineNum">    9185 </span><span class="lineNoCov">          0 :         emit_insn (gen_move_insn (reloadreg, real_in));</span>
<span class="lineNum">    9186 </span><span class="lineNoCov">          0 :       emit_insn (gen_add2_insn (reloadreg, inc));</span>
<span class="lineNum">    9187 </span><span class="lineNoCov">          0 :       emit_insn (gen_move_insn (incloc, reloadreg));</span>
<span class="lineNum">    9188 </span>            :     }
<span class="lineNum">    9189 </span>            :   else
<span class="lineNum">    9190 </span>            :     {
<span class="lineNum">    9191 </span>            :       /* Postincrement.
<span class="lineNum">    9192 </span>            :          Because this might be a jump insn or a compare, and because RELOADREG
<span class="lineNum">    9193 </span>            :          may not be available after the insn in an input reload, we must do
<span class="lineNum">    9194 </span>            :          the incrementation before the insn being reloaded for.
<span class="lineNum">    9195 </span>            : 
<span class="lineNum">    9196 </span>            :          We have already copied IN to RELOADREG.  Increment the copy in
<span class="lineNum">    9197 </span>            :          RELOADREG, save that back, then decrement RELOADREG so it has
<span class="lineNum">    9198 </span>            :          the original value.  */
<span class="lineNum">    9199 </span>            : 
<span class="lineNum">    9200 </span><span class="lineNoCov">          0 :       emit_insn (gen_add2_insn (reloadreg, inc));</span>
<span class="lineNum">    9201 </span><span class="lineNoCov">          0 :       emit_insn (gen_move_insn (incloc, reloadreg));</span>
<span class="lineNum">    9202 </span><span class="lineNoCov">          0 :       if (CONST_INT_P (inc))</span>
<span class="lineNum">    9203 </span><span class="lineNoCov">          0 :         emit_insn (gen_add2_insn (reloadreg,</span>
<span class="lineNum">    9204 </span><span class="lineNoCov">          0 :                                   gen_int_mode (-INTVAL (inc),</span>
<span class="lineNum">    9205 </span><span class="lineNoCov">          0 :                                                 GET_MODE (reloadreg))));</span>
<span class="lineNum">    9206 </span>            :       else
<span class="lineNum">    9207 </span><span class="lineNoCov">          0 :         emit_insn (gen_sub2_insn (reloadreg, inc));</span>
<span class="lineNum">    9208 </span>            :     }
<span class="lineNum">    9209 </span>            : }
<a name="9210"><span class="lineNum">    9210 </span>            : </a>
<span class="lineNum">    9211 </span>            : static void
<span class="lineNum">    9212 </span><span class="lineNoCov">          0 : add_auto_inc_notes (rtx_insn *insn, rtx x)</span>
<span class="lineNum">    9213 </span>            : {
<span class="lineNum">    9214 </span><span class="lineNoCov">          0 :   enum rtx_code code = GET_CODE (x);</span>
<span class="lineNum">    9215 </span><span class="lineNoCov">          0 :   const char *fmt;</span>
<span class="lineNum">    9216 </span><span class="lineNoCov">          0 :   int i, j;</span>
<span class="lineNum">    9217 </span>            : 
<span class="lineNum">    9218 </span><span class="lineNoCov">          0 :   if (code == MEM &amp;&amp; auto_inc_p (XEXP (x, 0)))</span>
<span class="lineNum">    9219 </span>            :     {
<span class="lineNum">    9220 </span><span class="lineNoCov">          0 :       add_reg_note (insn, REG_INC, XEXP (XEXP (x, 0), 0));</span>
<span class="lineNum">    9221 </span><span class="lineNoCov">          0 :       return;</span>
<span class="lineNum">    9222 </span>            :     }
<span class="lineNum">    9223 </span>            : 
<span class="lineNum">    9224 </span>            :   /* Scan all the operand sub-expressions.  */
<span class="lineNum">    9225 </span><span class="lineNoCov">          0 :   fmt = GET_RTX_FORMAT (code);</span>
<span class="lineNum">    9226 </span><span class="lineNoCov">          0 :   for (i = GET_RTX_LENGTH (code) - 1; i &gt;= 0; i--)</span>
<span class="lineNum">    9227 </span>            :     {
<span class="lineNum">    9228 </span><span class="lineNoCov">          0 :       if (fmt[i] == 'e')</span>
<span class="lineNum">    9229 </span><span class="lineNoCov">          0 :         add_auto_inc_notes (insn, XEXP (x, i));</span>
<span class="lineNum">    9230 </span><span class="lineNoCov">          0 :       else if (fmt[i] == 'E')</span>
<span class="lineNum">    9231 </span><span class="lineNoCov">          0 :         for (j = XVECLEN (x, i) - 1; j &gt;= 0; j--)</span>
<span class="lineNum">    9232 </span><span class="lineNoCov">          0 :           add_auto_inc_notes (insn, XVECEXP (x, i, j));</span>
<span class="lineNum">    9233 </span>            :     }
<span class="lineNum">    9234 </span>            : }
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.0</a></td></tr>
  </table>
  <br>
<h3>LCOV profile is generated on x86_64 machine using following configure options: configure --disable-bootstrap --enable-coverage=opt --enable-languages=c,c++,fortran,go,jit,lto --enable-host-shared. GCC test suite is run with the built compiler.</h3></body></html>
