# Generated by the VisualDSP++ IDDE (Wed Jan 11 10:46:29 2012)
# Project File: C:\Users\IDLAB\Desktop\BEAMCAPTURE\LoopBack\FPGA2DSP2FPGA\dsp_loop_Dual\loopback\coreB.dpj

"C:\Program Files (x86)\Analog Devices\VisualDSP 5.0\ccblkfn.exe" -c ..\src\dma0_conf.c -file-attr ProjectName=coreB -O -Ov100 -g -structs-do-not-overlap -no-multiline -double-size-32 -decls-strong -multicore -warn-protos -si-revision 0.5 -proc ADSP-BF561 -o .\Debug\dma0_conf.doj -MM
"C:\Program Files (x86)\Analog Devices\VisualDSP 5.0\ccblkfn.exe" -c ..\src\Interrupt_InitB.c -file-attr ProjectName=coreB -O -Ov100 -g -structs-do-not-overlap -no-multiline -double-size-32 -decls-strong -multicore -warn-protos -si-revision 0.5 -proc ADSP-BF561 -o .\Debug\Interrupt_InitB.doj -MM
"C:\Program Files (x86)\Analog Devices\VisualDSP 5.0\ccblkfn.exe" -c ..\src\Interrupt_ServiceB.c -file-attr ProjectName=coreB -O -Ov100 -g -structs-do-not-overlap -no-multiline -double-size-32 -decls-strong -multicore -warn-protos -si-revision 0.5 -proc ADSP-BF561 -o .\Debug\Interrupt_ServiceB.doj -MM
"C:\Program Files (x86)\Analog Devices\VisualDSP 5.0\ccblkfn.exe" -c ..\src\mainB.c -file-attr ProjectName=coreB -O -Ov100 -g -structs-do-not-overlap -no-multiline -double-size-32 -decls-strong -multicore -warn-protos -si-revision 0.5 -proc ADSP-BF561 -o .\Debug\mainB.doj -MM
"C:\Program Files (x86)\Analog Devices\VisualDSP 5.0\ccblkfn.exe" -proc ADSP-BF561 -build-lib -o .\Debug\coreB.dlb .\Debug\dma0_conf.doj .\Debug\Interrupt_InitB.doj .\Debug\Interrupt_ServiceB.doj .\Debug\mainB.doj -MM
