Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/common/qsys/bf_time_pcm.qsys --synthesis=VERILOG --output-directory=/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading qsys/bf_time_pcm.qsys
Progress: Reading input file
Warning: Invalid device family name in input file: Stratix III
Warning: Invalid device name in input file: EP3SL150F1152C2
Progress: Adding clk [clock_source 13.0]
Warning: clk: Used clock_source 16.0 (instead of 13.0)
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_qsys 13.0]
Warning: cpu: Used altera_nios2_qsys 16.0 (instead of 13.0)
Progress: Parameterizing module cpu
Progress: Adding timer [altera_avalon_timer 13.0.1.99.2]
Warning: timer: Used altera_avalon_timer 16.0 (instead of 13.0.1.99.2)
Progress: Parameterizing module timer
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Warning: jtag_uart: Used altera_avalon_jtag_uart 16.0 (instead of 13.0.1.99.2)
Progress: Parameterizing module jtag_uart
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Warning: sysid: Used altera_avalon_sysid_qsys 16.0 (instead of 13.0)
Progress: Parameterizing module sysid
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 13.0.1.99.2]
Warning: onchip_memory: Used altera_avalon_onchip_memory2 16.0 (instead of 13.0.1.99.2)
Progress: Parameterizing module onchip_memory
Progress: Adding mic_if [mic_if 1.0]
Progress: Parameterizing module mic_if
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: bf_time_pcm.cpu: Nios II Classic cores are no longer recommended for new projects
Info: bf_time_pcm.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: bf_time_pcm.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: bf_time_pcm.sysid: Time stamp will be automatically updated when this component is generated.
Info: bf_time_pcm: Generating bf_time_pcm "bf_time_pcm" for QUARTUS_SYNTH
Info: cpu: Starting RTL generation for module 'bf_time_pcm_cpu'
Info: cpu:   Generation command is [exec /opt/altera_lite/16.0/quartus/linux64/eperlcmd -I /opt/altera_lite/16.0/quartus/linux64/perl/lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin -I /opt/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /opt/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /opt/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I /opt/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- /opt/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=bf_time_pcm_cpu --dir=/tmp/alt7845_2643918973597489295.dir/0001_cpu_gen/ --quartus_bindir=/opt/altera_lite/16.0/quartus/linux64 --verilog --config=/tmp/alt7845_2643918973597489295.dir/0001_cpu_gen//bf_time_pcm_cpu_processor_configuration.pl  --do_build_sim=0  ]
