
*** Running vivado
    with args -log top_level_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_level_wrapper.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_level_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top top_level_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_gmii_to_rgmii_0_0/top_level_gmii_to_rgmii_0_0.dcp' for cell 'top_level_i/gmii_to_rgmii_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_proc_sys_reset_0_0/top_level_proc_sys_reset_0_0.dcp' for cell 'top_level_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_processing_system7_0_0/top_level_processing_system7_0_0.dcp' for cell 'top_level_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_util_reduced_logic_0_0/top_level_util_reduced_logic_0_0.dcp' for cell 'top_level_i/util_reduced_logic_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2371.996 ; gain = 0.055 ; free physical = 12180 ; free virtual = 17850
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_processing_system7_0_0/top_level_processing_system7_0_0.xdc] for cell 'top_level_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_processing_system7_0_0/top_level_processing_system7_0_0.xdc] for cell 'top_level_i/processing_system7_0/inst'
Parsing XDC File [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_proc_sys_reset_0_0/top_level_proc_sys_reset_0_0_board.xdc] for cell 'top_level_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_proc_sys_reset_0_0/top_level_proc_sys_reset_0_0_board.xdc] for cell 'top_level_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_proc_sys_reset_0_0/top_level_proc_sys_reset_0_0.xdc] for cell 'top_level_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_proc_sys_reset_0_0/top_level_proc_sys_reset_0_0.xdc] for cell 'top_level_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_gmii_to_rgmii_0_0/synth/top_level_gmii_to_rgmii_0_0.xdc] for cell 'top_level_i/gmii_to_rgmii_0/U0'
Finished Parsing XDC File [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_gmii_to_rgmii_0_0/synth/top_level_gmii_to_rgmii_0_0.xdc] for cell 'top_level_i/gmii_to_rgmii_0/U0'
Parsing XDC File [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.srcs/constrs_1/new/styx_lwip_test.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Illegal DRIVE value '24' for standard 'LVCMOS33'.  4, 8, 12, 16 [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.srcs/constrs_1/new/styx_lwip_test.xdc:38]
CRITICAL WARNING: [Common 17-69] Command failed: Illegal DRIVE value '24' for standard 'LVCMOS33'.  4, 8, 12, 16 [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.srcs/constrs_1/new/styx_lwip_test.xdc:39]
CRITICAL WARNING: [Common 17-69] Command failed: Illegal DRIVE value '24' for standard 'LVCMOS33'.  4, 8, 12, 16 [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.srcs/constrs_1/new/styx_lwip_test.xdc:40]
CRITICAL WARNING: [Common 17-69] Command failed: Illegal DRIVE value '24' for standard 'LVCMOS33'.  4, 8, 12, 16 [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.srcs/constrs_1/new/styx_lwip_test.xdc:41]
CRITICAL WARNING: [Common 17-69] Command failed: Illegal DRIVE value '24' for standard 'LVCMOS33'.  4, 8, 12, 16 [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.srcs/constrs_1/new/styx_lwip_test.xdc:42]
Finished Parsing XDC File [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.srcs/constrs_1/new/styx_lwip_test.xdc]
Parsing XDC File [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_gmii_to_rgmii_0_0/synth/top_level_gmii_to_rgmii_0_0_clocks.xdc] for cell 'top_level_i/gmii_to_rgmii_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_gmii_to_rgmii_0_0/synth/top_level_gmii_to_rgmii_0_0_clocks.xdc:4]
INFO: [Timing 38-2] Deriving generated clocks [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_gmii_to_rgmii_0_0/synth/top_level_gmii_to_rgmii_0_0_clocks.xdc:4]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -include_generated_clocks -of [get_ports RGMII_0_rxc]'. [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_gmii_to_rgmii_0_0/synth/top_level_gmii_to_rgmii_0_0_clocks.xdc:4]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_gmii_to_rgmii_0_0/synth/top_level_gmii_to_rgmii_0_0_clocks.xdc:4]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3099.348 ; gain = 575.844 ; free physical = 11702 ; free virtual = 17391
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'top_level_gmii_to_rgmii_0_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_gmii_to_rgmii_0_0/synth/top_level_gmii_to_rgmii_0_0_clocks.xdc:7]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks [get_clocks -include_generated_clocks -of [get_ports RGMII_0_rxc]]'. [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_gmii_to_rgmii_0_0/synth/top_level_gmii_to_rgmii_0_0_clocks.xdc:20]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_gmii_to_rgmii_0_0/synth/top_level_gmii_to_rgmii_0_0_clocks.xdc:20]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -include_generated_clocks -of [get_ports RGMII_0_rxc]'. [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_gmii_to_rgmii_0_0/synth/top_level_gmii_to_rgmii_0_0_clocks.xdc:44]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_gmii_to_rgmii_0_0/synth/top_level_gmii_to_rgmii_0_0_clocks.xdc:44]
Finished Parsing XDC File [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_gmii_to_rgmii_0_0/synth/top_level_gmii_to_rgmii_0_0_clocks.xdc] for cell 'top_level_i/gmii_to_rgmii_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 6 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3099.348 ; gain = 0.000 ; free physical = 11738 ; free virtual = 17423
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

21 Infos, 3 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3099.348 ; gain = 1144.238 ; free physical = 11745 ; free virtual = 17430
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3099.348 ; gain = 0.000 ; free physical = 11717 ; free virtual = 17403

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'top_level_gmii_to_rgmii_0_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_gmii_to_rgmii_0_0/synth/top_level_gmii_to_rgmii_0_0_clocks.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 270342ffd

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3099.348 ; gain = 0.000 ; free physical = 11717 ; free virtual = 17403

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 253e561e3

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3281.176 ; gain = 1.086 ; free physical = 11456 ; free virtual = 17143
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 28 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 253e561e3

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3281.207 ; gain = 1.117 ; free physical = 11456 ; free virtual = 17143
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a1c976f1

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3281.379 ; gain = 1.289 ; free physical = 11456 ; free virtual = 17143
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 18 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 245645ccc

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3281.578 ; gain = 1.488 ; free physical = 11456 ; free virtual = 17143
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 245645ccc

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3281.578 ; gain = 1.488 ; free physical = 11456 ; free virtual = 17143
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 205062041

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3281.578 ; gain = 1.488 ; free physical = 11456 ; free virtual = 17143
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              28  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              18  |                                              1  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3281.578 ; gain = 0.000 ; free physical = 11456 ; free virtual = 17143
Ending Logic Optimization Task | Checksum: 1cb3331d8

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3281.578 ; gain = 1.488 ; free physical = 11456 ; free virtual = 17143

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1cb3331d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3281.617 ; gain = 0.039 ; free physical = 11456 ; free virtual = 17143

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cb3331d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3281.617 ; gain = 0.000 ; free physical = 11456 ; free virtual = 17143

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3281.621 ; gain = 0.000 ; free physical = 11456 ; free virtual = 17143
Ending Netlist Obfuscation Task | Checksum: 1cb3331d8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3281.621 ; gain = 0.000 ; free physical = 11456 ; free virtual = 17143
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 3 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'top_level_gmii_to_rgmii_0_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_gmii_to_rgmii_0_0/synth/top_level_gmii_to_rgmii_0_0_clocks.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3343.895 ; gain = 50.469 ; free physical = 11433 ; free virtual = 17121
INFO: [Common 17-1381] The checkpoint '/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.runs/impl_1/top_level_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_level_wrapper_drc_opted.rpt -pb top_level_wrapper_drc_opted.pb -rpx top_level_wrapper_drc_opted.rpx
Command: report_drc -file top_level_wrapper_drc_opted.rpt -pb top_level_wrapper_drc_opted.pb -rpx top_level_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.runs/impl_1/top_level_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11352 ; free virtual = 17041
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 102a3fe85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11352 ; free virtual = 17041
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11352 ; free virtual = 17041

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a7655079

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11350 ; free virtual = 17042

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ec24ef16

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11351 ; free virtual = 17044

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ec24ef16

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11351 ; free virtual = 17044
Phase 1 Placer Initialization | Checksum: 1ec24ef16

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11351 ; free virtual = 17045

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20edeefe9

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11659 ; free virtual = 17354

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c98a48c4

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11658 ; free virtual = 17352

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c98a48c4

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11658 ; free virtual = 17352

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 12ea9c950

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11622 ; free virtual = 17317

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 0 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11616 ; free virtual = 17315

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 23fa2419a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11616 ; free virtual = 17314
Phase 2.4 Global Placement Core | Checksum: 2cdacc2e4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11615 ; free virtual = 17313
Phase 2 Global Placement | Checksum: 2cdacc2e4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11615 ; free virtual = 17313

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21b04570d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11614 ; free virtual = 17313

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 239d51ed9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11613 ; free virtual = 17312

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e43b1092

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11615 ; free virtual = 17313

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2110d150b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11615 ; free virtual = 17313

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2cd46a4c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11613 ; free virtual = 17312

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2dc4e1694

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11613 ; free virtual = 17312

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2cd200b0d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11613 ; free virtual = 17312
Phase 3 Detail Placement | Checksum: 2cd200b0d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11613 ; free virtual = 17312

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'top_level_gmii_to_rgmii_0_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_gmii_to_rgmii_0_0/synth/top_level_gmii_to_rgmii_0_0_clocks.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fc55c9ba

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.710 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cda0555f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11606 ; free virtual = 17305
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1f2770ef5

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11606 ; free virtual = 17305
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fc55c9ba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11606 ; free virtual = 17305

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.710. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 15ec08225

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11606 ; free virtual = 17305

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11606 ; free virtual = 17305
Phase 4.1 Post Commit Optimization | Checksum: 15ec08225

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11606 ; free virtual = 17305

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15ec08225

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11606 ; free virtual = 17305

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 15ec08225

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11606 ; free virtual = 17305
Phase 4.3 Placer Reporting | Checksum: 15ec08225

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11606 ; free virtual = 17305

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11606 ; free virtual = 17305

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11606 ; free virtual = 17305
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e3933267

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11606 ; free virtual = 17305
Ending Placer Task | Checksum: 1aeba8be4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11606 ; free virtual = 17305
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 3 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11617 ; free virtual = 17316
INFO: [Common 17-1381] The checkpoint '/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.runs/impl_1/top_level_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_level_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11560 ; free virtual = 17259
INFO: [runtcl-4] Executing : report_utilization -file top_level_wrapper_utilization_placed.rpt -pb top_level_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_level_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11545 ; free virtual = 17244
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11530 ; free virtual = 17228
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 3 Warnings, 5 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3450.199 ; gain = 0.000 ; free physical = 11524 ; free virtual = 17223
INFO: [Common 17-1381] The checkpoint '/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.runs/impl_1/top_level_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f744a7ae ConstDB: 0 ShapeSum: b775e436 RouteDB: 0
Post Restoration Checksum: NetGraph: a560b51d NumContArr: 222c02a4 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: c78cb7c1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3509.691 ; gain = 46.914 ; free physical = 11347 ; free virtual = 17047

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: c78cb7c1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3541.973 ; gain = 79.195 ; free physical = 11332 ; free virtual = 17032

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c78cb7c1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3541.996 ; gain = 79.219 ; free physical = 11332 ; free virtual = 17032
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d183db60

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3560.562 ; gain = 97.785 ; free physical = 11319 ; free virtual = 17019
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.520  | TNS=0.000  | WHS=-0.144 | THS=-6.737 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 558
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 558
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 196217c08

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3565.516 ; gain = 102.738 ; free physical = 11303 ; free virtual = 17004

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 196217c08

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3565.551 ; gain = 102.773 ; free physical = 11303 ; free virtual = 17004
Phase 3 Initial Routing | Checksum: 1c90ff0e9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3566.141 ; gain = 103.363 ; free physical = 11302 ; free virtual = 17003

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.520  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f3ce6671

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3566.535 ; gain = 103.758 ; free physical = 11302 ; free virtual = 17003
Phase 4 Rip-up And Reroute | Checksum: 1f3ce6671

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3566.535 ; gain = 103.758 ; free physical = 11302 ; free virtual = 17003

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e1f61628

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3566.551 ; gain = 103.773 ; free physical = 11302 ; free virtual = 17003
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.674  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1e1f61628

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3566.551 ; gain = 103.773 ; free physical = 11302 ; free virtual = 17003

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e1f61628

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3566.559 ; gain = 103.781 ; free physical = 11302 ; free virtual = 17003
Phase 5 Delay and Skew Optimization | Checksum: 1e1f61628

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3566.562 ; gain = 103.785 ; free physical = 11302 ; free virtual = 17003

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 219a3622a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3566.578 ; gain = 103.801 ; free physical = 11302 ; free virtual = 17003
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.674  | TNS=0.000  | WHS=0.106  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 28e2945e2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3566.586 ; gain = 103.809 ; free physical = 11302 ; free virtual = 17003
Phase 6 Post Hold Fix | Checksum: 28e2945e2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3566.586 ; gain = 103.809 ; free physical = 11302 ; free virtual = 17003

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.215647 %
  Global Horizontal Routing Utilization  = 0.121028 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ac48f90a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3566.633 ; gain = 103.855 ; free physical = 11302 ; free virtual = 17003

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ac48f90a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3566.652 ; gain = 103.875 ; free physical = 11302 ; free virtual = 17003

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1129b4e0d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3583.152 ; gain = 120.375 ; free physical = 11302 ; free virtual = 17003

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.674  | TNS=0.000  | WHS=0.106  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1129b4e0d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3583.152 ; gain = 120.375 ; free physical = 11302 ; free virtual = 17003
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3583.152 ; gain = 120.375 ; free physical = 11321 ; free virtual = 17022

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 3 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 3583.152 ; gain = 132.953 ; free physical = 11321 ; free virtual = 17023
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3587.484 ; gain = 4.332 ; free physical = 11319 ; free virtual = 17021
INFO: [Common 17-1381] The checkpoint '/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.runs/impl_1/top_level_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_level_wrapper_drc_routed.rpt -pb top_level_wrapper_drc_routed.pb -rpx top_level_wrapper_drc_routed.rpx
Command: report_drc -file top_level_wrapper_drc_routed.rpt -pb top_level_wrapper_drc_routed.pb -rpx top_level_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.runs/impl_1/top_level_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_level_wrapper_methodology_drc_routed.rpt -pb top_level_wrapper_methodology_drc_routed.pb -rpx top_level_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_level_wrapper_methodology_drc_routed.rpt -pb top_level_wrapper_methodology_drc_routed.pb -rpx top_level_wrapper_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'top_level_gmii_to_rgmii_0_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_gmii_to_rgmii_0_0/synth/top_level_gmii_to_rgmii_0_0_clocks.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.runs/impl_1/top_level_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_level_wrapper_power_routed.rpt -pb top_level_wrapper_power_summary_routed.pb -rpx top_level_wrapper_power_routed.rpx
Command: report_power -file top_level_wrapper_power_routed.rpt -pb top_level_wrapper_power_summary_routed.pb -rpx top_level_wrapper_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'top_level_gmii_to_rgmii_0_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/user/Desktop/Styx_airbornesonar/Styx_airbornesonar.gen/sources_1/bd/top_level/ip/top_level_gmii_to_rgmii_0_0/synth/top_level_gmii_to_rgmii_0_0_clocks.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 3 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_level_wrapper_route_status.rpt -pb top_level_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_wrapper_timing_summary_routed.rpt -pb top_level_wrapper_timing_summary_routed.pb -rpx top_level_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_level_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_level_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_level_wrapper_bus_skew_routed.rpt -pb top_level_wrapper_bus_skew_routed.pb -rpx top_level_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force top_level_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1577] Clock output buffering: MMCME2_ADV connectivity violation. The signal top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clk_10 on the top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2 pin of top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_level_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 4046.105 ; gain = 293.496 ; free physical = 11109 ; free virtual = 16817
INFO: [Common 17-206] Exiting Vivado at Tue May 20 17:25:07 2025...
