================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Fri Feb 24 13:01:51 -0800 2023
    * Version:         2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:         InnerProduct
    * Solution:        solution4 (Vivado IP Flow Target)
    * Product family:  kintex7
    * Target device:   xc7k160t-fbg676-2


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  4 ns
    * C-Synthesis target clock:    4 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              93
FF:               114
DSP:              2
BRAM:             0
URAM:             0
SRL:              3


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 4.000       |
| Post-Route | 1.693       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------------------------+-----+-----+-----+------+------+-----+--------+-------+---------+-------------+---------------------------------------------------------------------------------+
| Name                                | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl  | Latency | Variable    | Source                                                                          |
+-------------------------------------+-----+-----+-----+------+------+-----+--------+-------+---------+-------------+---------------------------------------------------------------------------------+
| inst                                | 93  | 114 | 2   |      |      |     |        |       |         |             |                                                                                 |
|   (inst)                            | 39  | 113 |     |      |      |     |        |       |         |             |                                                                                 |
|   flow_control_loop_pipe_U          | 6   | 1   |     |      |      |     |        |       |         |             |                                                                                 |
|   mac_muladd_16s_16s_16ns_16_4_1_U6 |     |     | 1   |      |      |     |        |       |         |             |                                                                                 |
|     bind_op mul                     |     |     |     |      |      |     |        | dsp48 | 3       | mul_ln859   | C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859 |
|     bind_op add                     |     |     |     |      |      |     |        | dsp48 | 3       | add_ln859   | C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859 |
|   mul_mul_16s_16s_16_4_1_U5         |     |     | 1   |      |      |     |        |       |         |             |                                                                                 |
|     bind_op mul                     |     |     |     |      |      |     |        | dsp48 | 3       | mul_ln859_1 | C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859 |
|   mux_21_16_1_1_U1                  | 8   |     |     |      |      |     |        |       |         |             |                                                                                 |
|   mux_21_16_1_1_U2                  | 8   |     |     |      |      |     |        |       |         |             |                                                                                 |
|   mux_21_16_1_1_U3                  | 16  |     |     |      |      |     |        |       |         |             |                                                                                 |
|   mux_21_16_1_1_U4                  | 16  |     |     |      |      |     |        |       |         |             |                                                                                 |
+-------------------------------------+-----+-----+-----+------+------+-----+--------+-------+---------+-------------+---------------------------------------------------------------------------------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.09%  | OK     |
| FD                                                        | 50%       | 0.06%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.01%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.33%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.33%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 1901      | 4      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.500ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.350ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+-------------------------------+--------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                | ENDPOINT PIN             | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                               |                          |              |            |                |          DELAY |        DELAY |
+-------+-------+-------------------------------+--------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.307 | ap_enable_reg_pp0_iter8_reg/C | acc_V2_reg_200_reg[0]/R  |            1 |         19 |          1.329 |          0.356 |        0.973 |
| Path2 | 2.307 | ap_enable_reg_pp0_iter8_reg/C | acc_V2_reg_200_reg[10]/R |            1 |         19 |          1.329 |          0.356 |        0.973 |
| Path3 | 2.307 | ap_enable_reg_pp0_iter8_reg/C | acc_V2_reg_200_reg[11]/R |            1 |         19 |          1.329 |          0.356 |        0.973 |
| Path4 | 2.307 | ap_enable_reg_pp0_iter8_reg/C | acc_V2_reg_200_reg[12]/R |            1 |         19 |          1.329 |          0.356 |        0.973 |
| Path5 | 2.307 | ap_enable_reg_pp0_iter8_reg/C | acc_V2_reg_200_reg[13]/R |            1 |         19 |          1.329 |          0.356 |        0.973 |
+-------+-------+-------------------------------+--------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------+----------------------+
    | Path1 Cells                 | Primitive Type       |
    +-----------------------------+----------------------+
    | ap_enable_reg_pp0_iter8_reg | FLOP_LATCH.flop.FDRE |
    | acc_V2_reg_200[0]_i_1       | LUT.others.LUT2      |
    | acc_V2_reg_200_reg[0]       | FLOP_LATCH.flop.FDRE |
    +-----------------------------+----------------------+

    +-----------------------------+----------------------+
    | Path2 Cells                 | Primitive Type       |
    +-----------------------------+----------------------+
    | ap_enable_reg_pp0_iter8_reg | FLOP_LATCH.flop.FDRE |
    | acc_V2_reg_200[0]_i_1       | LUT.others.LUT2      |
    | acc_V2_reg_200_reg[10]      | FLOP_LATCH.flop.FDRE |
    +-----------------------------+----------------------+

    +-----------------------------+----------------------+
    | Path3 Cells                 | Primitive Type       |
    +-----------------------------+----------------------+
    | ap_enable_reg_pp0_iter8_reg | FLOP_LATCH.flop.FDRE |
    | acc_V2_reg_200[0]_i_1       | LUT.others.LUT2      |
    | acc_V2_reg_200_reg[11]      | FLOP_LATCH.flop.FDRE |
    +-----------------------------+----------------------+

    +-----------------------------+----------------------+
    | Path4 Cells                 | Primitive Type       |
    +-----------------------------+----------------------+
    | ap_enable_reg_pp0_iter8_reg | FLOP_LATCH.flop.FDRE |
    | acc_V2_reg_200[0]_i_1       | LUT.others.LUT2      |
    | acc_V2_reg_200_reg[12]      | FLOP_LATCH.flop.FDRE |
    +-----------------------------+----------------------+

    +-----------------------------+----------------------+
    | Path5 Cells                 | Primitive Type       |
    +-----------------------------+----------------------+
    | ap_enable_reg_pp0_iter8_reg | FLOP_LATCH.flop.FDRE |
    | acc_V2_reg_200[0]_i_1       | LUT.others.LUT2      |
    | acc_V2_reg_200_reg[13]      | FLOP_LATCH.flop.FDRE |
    +-----------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------------+
| Report Type              | Report Location                                                      |
+--------------------------+----------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/inner_product_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/inner_product_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/inner_product_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/inner_product_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/inner_product_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/inner_product_utilization_hierarchical_synth.rpt |
+--------------------------+----------------------------------------------------------------------+


