Analysis & Synthesis report for BeamForming
Thu Jun 12 08:24:34 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 12. State Machine - |BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 13. State Machine - |BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 14. State Machine - |BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 15. State Machine - |BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 16. State Machine - |BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst
 24. Source assignments for LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core
 25. Source assignments for LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated
 26. Source assignments for LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst
 27. Source assignments for LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core
 28. Source assignments for LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated
 29. Source assignments for LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst
 30. Source assignments for LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core
 31. Source assignments for LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated
 32. Source assignments for LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst
 33. Source assignments for LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core
 34. Source assignments for LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated
 35. Source assignments for LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst
 36. Source assignments for LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core
 37. Source assignments for LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated
 38. Source assignments for LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst
 39. Source assignments for LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core
 40. Source assignments for LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated
 41. Source assignments for cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0
 42. Parameter Settings for User Entity Instance: Top-level Entity: |BeamForming
 43. Parameter Settings for User Entity Instance: pll_3M2Hz:pll_inst|altpll:altpll_component
 44. Parameter Settings for User Entity Instance: CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0
 45. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst
 46. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 47. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 48. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
 49. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
 50. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14
 51. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
 52. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
 53. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
 54. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
 55. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
 56. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
 57. Parameter Settings for User Entity Instance: CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0
 58. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst
 59. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 60. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 61. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
 62. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
 63. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14
 64. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
 65. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
 66. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
 67. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
 68. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
 69. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
 70. Parameter Settings for User Entity Instance: CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0
 71. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst
 72. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 73. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 74. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
 75. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
 76. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14
 77. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
 78. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
 79. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
 80. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
 81. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
 82. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
 83. Parameter Settings for User Entity Instance: CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0
 84. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst
 85. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 86. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 87. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
 88. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
 89. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14
 90. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
 91. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
 92. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
 93. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
 94. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
 95. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
 96. Parameter Settings for User Entity Instance: CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0
 97. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst
 98. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 99. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
100. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
101. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
102. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14
103. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
104. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
105. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
106. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
107. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
108. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
109. Parameter Settings for User Entity Instance: CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0
110. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst
111. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
112. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
113. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
114. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
115. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14
116. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
117. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
118. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
119. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
120. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
121. Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
122. Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist16_xIn_a_1
123. Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:sinNegCond_uid222_sincosTest_delay
124. Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist1_sinNegCond_uid222_sincosTest_q_3
125. Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1
126. Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist4_xMSB_uid188_sincosTest_b_1
127. Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist5_xMSB_uid169_sincosTest_b_1
128. Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist6_xMSB_uid150_sincosTest_b_1
129. Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist7_xMSB_uid131_sincosTest_b_1
130. Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist8_xMSB_uid115_sincosTest_b_1
131. Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist12_xMSB_uid83_sincosTest_b_1
132. Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist13_xMSB_uid67_sincosTest_b_1
133. Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist14_xMSB_uid51_sincosTest_b_1
134. Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_5_uid112_sincosTest_b_1
135. Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_5_uid113_sincosTest_b_1
136. Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist2_ySumPreRnd_uid211_sincosTest_b_1
137. Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:invCosNegCond_uid227_sincosTest_delay
138. Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist0_invCosNegCond_uid227_sincosTest_q_3
139. Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist3_xSumPreRnd_uid207_sincosTest_b_1
140. Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist15_firstQuadrant_uid15_sincosTest_b_3
141. Parameter Settings for Inferred Entity Instance: DOA_Display:display_inst|lpm_divide:Div0
142. Parameter Settings for Inferred Entity Instance: DOA_Display:display_inst|lpm_divide:Mod0
143. Parameter Settings for Inferred Entity Instance: DOA_Display:display_inst|lpm_divide:Div1
144. Parameter Settings for Inferred Entity Instance: DOA_Display:display_inst|lpm_divide:Mod1
145. Parameter Settings for Inferred Entity Instance: DOA_Display:display_inst|lpm_mult:Mult0
146. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4
147. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3
148. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
149. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2
150. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
151. altpll Parameter Settings by Entity Instance
152. altsyncram Parameter Settings by Entity Instance
153. lpm_mult Parameter Settings by Entity Instance
154. Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist15_firstQuadrant_uid15_sincosTest_b_3"
155. Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist3_xSumPreRnd_uid207_sincosTest_b_1"
156. Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist0_invCosNegCond_uid227_sincosTest_q_3"
157. Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:invCosNegCond_uid227_sincosTest_delay"
158. Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist2_ySumPreRnd_uid211_sincosTest_b_1"
159. Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_5_uid113_sincosTest_b_1"
160. Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_5_uid112_sincosTest_b_1"
161. Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist14_xMSB_uid51_sincosTest_b_1"
162. Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist13_xMSB_uid67_sincosTest_b_1"
163. Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist12_xMSB_uid83_sincosTest_b_1"
164. Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist8_xMSB_uid115_sincosTest_b_1"
165. Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist7_xMSB_uid131_sincosTest_b_1"
166. Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist6_xMSB_uid150_sincosTest_b_1"
167. Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist5_xMSB_uid169_sincosTest_b_1"
168. Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist4_xMSB_uid188_sincosTest_b_1"
169. Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1"
170. Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist1_sinNegCond_uid222_sincosTest_q_3"
171. Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:sinNegCond_uid222_sincosTest_delay"
172. Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist16_xIn_a_1"
173. Port Connectivity Checks: "cordic_cos:cordic_inst"
174. Port Connectivity Checks: "LOW_PASS_FIR:proc_chain[5].fir_inst"
175. Port Connectivity Checks: "CIC:proc_chain[5].cic_inst"
176. Port Connectivity Checks: "LOW_PASS_FIR:proc_chain[4].fir_inst"
177. Port Connectivity Checks: "CIC:proc_chain[4].cic_inst"
178. Port Connectivity Checks: "LOW_PASS_FIR:proc_chain[3].fir_inst"
179. Port Connectivity Checks: "CIC:proc_chain[3].cic_inst"
180. Port Connectivity Checks: "LOW_PASS_FIR:proc_chain[2].fir_inst"
181. Port Connectivity Checks: "CIC:proc_chain[2].cic_inst"
182. Port Connectivity Checks: "LOW_PASS_FIR:proc_chain[1].fir_inst"
183. Port Connectivity Checks: "CIC:proc_chain[1].cic_inst"
184. Port Connectivity Checks: "LOW_PASS_FIR:proc_chain[0].fir_inst"
185. Port Connectivity Checks: "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core"
186. Port Connectivity Checks: "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0"
187. Port Connectivity Checks: "CIC:proc_chain[0].cic_inst"
188. Port Connectivity Checks: "pll_3M2Hz:pll_inst"
189. Post-Synthesis Netlist Statistics for Top Partition
190. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
191. Elapsed Time Per Partition
192. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                            ;
+------------------------------------+----------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 12 08:24:33 2025              ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Standard Edition ;
; Revision Name                      ; BeamForming                                        ;
; Top-level Entity Name              ; BeamForming                                        ;
; Family                             ; Cyclone IV E                                       ;
; Total logic elements               ; 5,072                                              ;
;     Total combinational functions  ; 4,073                                              ;
;     Dedicated logic registers      ; 3,314                                              ;
; Total registers                    ; 3314                                               ;
; Total pins                         ; 66                                                 ;
; Total virtual pins                 ; 0                                                  ;
; Total memory bits                  ; 5,232                                              ;
; Embedded Multiplier 9-bit elements ; 22                                                 ;
; Total PLLs                         ; 1                                                  ;
+------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; BeamForming        ; BeamForming        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation              ; 2                  ;                    ;
; Restructure Multiplexers                                         ; On                 ; Auto               ;
; State Machine Processing                                         ; Minimal Bits       ; Auto               ;
; Remove Redundant Logic Cells                                     ; On                 ; Off                ;
; Optimization Technique                                           ; Area               ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                            ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                        ; Library      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; serial_com/synthesis/submodules/serial_com_rs232_0.v               ; yes             ; User Verilog HDL File                        ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/serial_com/synthesis/submodules/serial_com_rs232_0.v               ; serial_com   ;
; BeamForming.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v                                                      ;              ;
; cordic_cos/synthesis/cordic_cos.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/cordic_cos.v                                  ; cordic_cos   ;
; cordic_cos/synthesis/submodules/dspba_library_package.vhd          ; yes             ; User VHDL File                               ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/dspba_library_package.vhd          ; cordic_cos   ;
; cordic_cos/synthesis/submodules/dspba_library.vhd                  ; yes             ; User VHDL File                               ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/dspba_library.vhd                  ; cordic_cos   ;
; cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd            ; yes             ; User VHDL File                               ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd            ; cordic_cos   ;
; CIC/synthesis/CIC.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/CIC.v                                                ; CIC          ;
; CIC/synthesis/submodules/auk_dspip_math_pkg.vhd                    ; yes             ; User VHDL File                               ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_math_pkg.vhd                    ; CIC          ;
; CIC/synthesis/submodules/auk_dspip_lib_pkg.vhd                     ; yes             ; User VHDL File                               ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_lib_pkg.vhd                     ; CIC          ;
; CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd ; yes             ; Encrypted User VHDL File                     ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd ; CIC          ;
; CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd ; yes             ; Encrypted User VHDL File                     ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd ; CIC          ;
; CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd       ; yes             ; Encrypted User VHDL File                     ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd       ; CIC          ;
; CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd     ; yes             ; Encrypted User VHDL File                     ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd     ; CIC          ;
; CIC/synthesis/submodules/auk_dspip_delay.vhd                       ; yes             ; User VHDL File                               ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_delay.vhd                       ; CIC          ;
; CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv                 ; yes             ; Encrypted User SystemVerilog HDL File        ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv                 ; CIC          ;
; CIC/synthesis/submodules/auk_dspip_differentiator.vhd              ; yes             ; Encrypted User VHDL File                     ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_differentiator.vhd              ; CIC          ;
; CIC/synthesis/submodules/auk_dspip_downsample.sv                   ; yes             ; Encrypted User SystemVerilog HDL File        ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv                   ; CIC          ;
; CIC/synthesis/submodules/auk_dspip_integrator.vhd                  ; yes             ; Encrypted User VHDL File                     ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_integrator.vhd                  ; CIC          ;
; CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd              ; yes             ; Encrypted User VHDL File                     ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd              ; CIC          ;
; CIC/synthesis/submodules/counter_module.sv                         ; yes             ; Encrypted User SystemVerilog HDL File        ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/counter_module.sv                         ; CIC          ;
; CIC/synthesis/submodules/alt_cic_dec_siso.sv                       ; yes             ; Encrypted User SystemVerilog HDL File        ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv                       ; CIC          ;
; CIC/synthesis/submodules/alt_cic_core.sv                           ; yes             ; Encrypted User SystemVerilog HDL File        ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv                           ; CIC          ;
; CIC/synthesis/submodules/CIC_cic_ii_0.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/CIC_cic_ii_0.sv                           ; CIC          ;
; pll_3M2Hz.v                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/pll_3M2Hz.v                                                        ;              ;
; LOW_PASS_FIR.v                                                     ; yes             ; User Wizard-Generated File                   ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR.v                                                     ; LOW_PASS_FIR ;
; LOW_PASS_FIR/dspba_library_package.vhd                             ; yes             ; User VHDL File                               ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/dspba_library_package.vhd                             ; LOW_PASS_FIR ;
; LOW_PASS_FIR/dspba_library.vhd                                     ; yes             ; User VHDL File                               ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/dspba_library.vhd                                     ; LOW_PASS_FIR ;
; LOW_PASS_FIR/auk_dspip_math_pkg_hpfir.vhd                          ; yes             ; User VHDL File                               ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_math_pkg_hpfir.vhd                          ; LOW_PASS_FIR ;
; LOW_PASS_FIR/auk_dspip_lib_pkg_hpfir.vhd                           ; yes             ; User VHDL File                               ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_lib_pkg_hpfir.vhd                           ; LOW_PASS_FIR ;
; LOW_PASS_FIR/auk_dspip_avalon_streaming_controller_hpfir.vhd       ; yes             ; User VHDL File                               ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_avalon_streaming_controller_hpfir.vhd       ; LOW_PASS_FIR ;
; LOW_PASS_FIR/auk_dspip_avalon_streaming_sink_hpfir.vhd             ; yes             ; User VHDL File                               ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_avalon_streaming_sink_hpfir.vhd             ; LOW_PASS_FIR ;
; LOW_PASS_FIR/auk_dspip_avalon_streaming_source_hpfir.vhd           ; yes             ; User VHDL File                               ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_avalon_streaming_source_hpfir.vhd           ; LOW_PASS_FIR ;
; LOW_PASS_FIR/auk_dspip_roundsat_hpfir.vhd                          ; yes             ; User VHDL File                               ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_roundsat_hpfir.vhd                          ; LOW_PASS_FIR ;
; LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd                        ; yes             ; User VHDL File                               ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd                        ; LOW_PASS_FIR ;
; LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd                             ; yes             ; User VHDL File                               ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd                             ; LOW_PASS_FIR ;
; LOW_PASS_FIR/LOW_PASS_FIR_0002.vhd                                 ; yes             ; User VHDL File                               ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002.vhd                                 ; LOW_PASS_FIR ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altpll.tdf                                                                     ;              ;
; aglobal231.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                                                 ;              ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/stratix_pll.inc                                                                ;              ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/stratixii_pll.inc                                                              ;              ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                                                              ;              ;
; db/pll_3m2hz_altpll.v                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/pll_3m2hz_altpll.v                                              ;              ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf                                                                     ;              ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/a_regfifo.inc                                                                  ;              ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/a_dpfifo.inc                                                                   ;              ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/a_i2fifo.inc                                                                   ;              ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/a_fffifo.inc                                                                   ;              ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/a_f2fifo.inc                                                                   ;              ;
; db/scfifo_rd71.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_rd71.tdf                                                 ;              ;
; db/a_dpfifo_cjv.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf                                                ;              ;
; db/altsyncram_b4h1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf                                             ;              ;
; db/cmpr_gs8.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cmpr_gs8.tdf                                                    ;              ;
; db/cntr_r9b.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cntr_r9b.tdf                                                    ;              ;
; db/cntr_8a7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cntr_8a7.tdf                                                    ;              ;
; db/cntr_s9b.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cntr_s9b.tdf                                                    ;              ;
; db/scfifo_tg71.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_tg71.tdf                                                 ;              ;
; db/a_dpfifo_qov.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_qov.tdf                                                ;              ;
; db/altsyncram_j7h1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_j7h1.tdf                                             ;              ;
; db/cmpr_is8.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cmpr_is8.tdf                                                    ;              ;
; db/cntr_t9b.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cntr_t9b.tdf                                                    ;              ;
; db/cntr_aa7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cntr_aa7.tdf                                                    ;              ;
; db/cntr_u9b.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cntr_u9b.tdf                                                    ;              ;
; db/scfifo_gm51.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_gm51.tdf                                                 ;              ;
; db/a_dpfifo_rju.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_rju.tdf                                                ;              ;
; db/altsyncram_17h1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_17h1.tdf                                             ;              ;
; db/cmpr_fs8.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cmpr_fs8.tdf                                                    ;              ;
; db/cntr_q9b.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cntr_q9b.tdf                                                    ;              ;
; db/cntr_7a7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cntr_7a7.tdf                                                    ;              ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                 ;              ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                          ;              ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                    ;              ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                 ;              ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                  ;              ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altrom.inc                                                                     ;              ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altram.inc                                                                     ;              ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altdpram.inc                                                                   ;              ;
; db/altsyncram_2jn3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_2jn3.tdf                                             ;              ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf                                                                   ;              ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                ;              ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/multcore.inc                                                                   ;              ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/bypassff.inc                                                                   ;              ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altshift.inc                                                                   ;              ;
; db/mult_fcu.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/mult_fcu.tdf                                                    ;              ;
; pzdyqx.vhd                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/pzdyqx.vhd                                                                     ;              ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                                    ; altera_sld   ;
; db/ip/sld9d3feb56/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/ip/sld9d3feb56/alt_sld_fab.v                                    ; alt_sld_fab  ;
; db/ip/sld9d3feb56/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/ip/sld9d3feb56/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab  ;
; db/ip/sld9d3feb56/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/ip/sld9d3feb56/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab  ;
; db/ip/sld9d3feb56/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/ip/sld9d3feb56/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab  ;
; db/ip/sld9d3feb56/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/ip/sld9d3feb56/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab  ;
; db/ip/sld9d3feb56/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/ip/sld9d3feb56/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab  ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                               ;              ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                 ;              ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                                                 ;              ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/abs_divider.inc                                                                ;              ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                                                            ;              ;
; db/lpm_divide_nhm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/lpm_divide_nhm.tdf                                              ;              ;
; db/sign_div_unsign_fkh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/sign_div_unsign_fkh.tdf                                         ;              ;
; db/alt_u_div_i4f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/alt_u_div_i4f.tdf                                               ;              ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/add_sub_7pc.tdf                                                 ;              ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/add_sub_8pc.tdf                                                 ;              ;
; db/lpm_divide_q9m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/lpm_divide_q9m.tdf                                              ;              ;
; db/lpm_divide_ihm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/lpm_divide_ihm.tdf                                              ;              ;
; db/sign_div_unsign_akh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/sign_div_unsign_akh.tdf                                         ;              ;
; db/alt_u_div_84f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/alt_u_div_84f.tdf                                               ;              ;
; db/lpm_divide_n9m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/lpm_divide_n9m.tdf                                              ;              ;
; db/sign_div_unsign_ckh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/sign_div_unsign_ckh.tdf                                         ;              ;
; db/alt_u_div_c4f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/alt_u_div_c4f.tdf                                               ;              ;
; multcore.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/multcore.tdf                                                                   ;              ;
; csa_add.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/csa_add.inc                                                                    ;              ;
; mpar_add.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/mpar_add.inc                                                                   ;              ;
; muleabz.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/muleabz.inc                                                                    ;              ;
; mul_lfrg.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/mul_lfrg.inc                                                                   ;              ;
; mul_boothc.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/mul_boothc.inc                                                                 ;              ;
; alt_ded_mult.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/alt_ded_mult.inc                                                               ;              ;
; alt_ded_mult_y.inc                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                             ;              ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/dffpipe.inc                                                                    ;              ;
; mpar_add.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/mpar_add.tdf                                                                   ;              ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                ;              ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/addcore.inc                                                                    ;              ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/look_add.inc                                                                   ;              ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                        ;              ;
; db/add_sub_mgh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/add_sub_mgh.tdf                                                 ;              ;
; db/add_sub_qgh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/add_sub_qgh.tdf                                                 ;              ;
; altshift.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altshift.tdf                                                                   ;              ;
; db/mult_36t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/mult_36t.tdf                                                    ;              ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,072                                                                                       ;
;                                             ;                                                                                             ;
; Total combinational functions               ; 4073                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                             ;
;     -- 4 input functions                    ; 940                                                                                         ;
;     -- 3 input functions                    ; 2063                                                                                        ;
;     -- <=2 input functions                  ; 1070                                                                                        ;
;                                             ;                                                                                             ;
; Logic elements by mode                      ;                                                                                             ;
;     -- normal mode                          ; 2181                                                                                        ;
;     -- arithmetic mode                      ; 1892                                                                                        ;
;                                             ;                                                                                             ;
; Total registers                             ; 3314                                                                                        ;
;     -- Dedicated logic registers            ; 3314                                                                                        ;
;     -- I/O registers                        ; 0                                                                                           ;
;                                             ;                                                                                             ;
; I/O pins                                    ; 66                                                                                          ;
; Total memory bits                           ; 5232                                                                                        ;
;                                             ;                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 22                                                                                          ;
;                                             ;                                                                                             ;
; Total PLLs                                  ; 1                                                                                           ;
;     -- PLLs                                 ; 1                                                                                           ;
;                                             ;                                                                                             ;
; Maximum fan-out node                        ; pll_3M2Hz:pll_inst|altpll:altpll_component|pll_3M2Hz_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3378                                                                                        ;
; Total fan-out                               ; 27303                                                                                       ;
; Average fan-out                             ; 3.50                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                             ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; |BeamForming                                                                                                                            ; 4073 (503)          ; 3314 (330)                ; 5232        ; 22           ; 0       ; 11        ; 66   ; 0            ; |BeamForming                                                                                                                                                                                                                                                                                                                                            ; BeamForming                             ; work         ;
;    |CIC:proc_chain[0].cic_inst|                                                                                                         ; 350 (0)             ; 338 (0)                   ; 360         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst                                                                                                                                                                                                                                                                                                                 ; CIC                                     ; CIC          ;
;       |CIC_cic_ii_0:cic_ii_0|                                                                                                           ; 350 (8)             ; 338 (0)                   ; 360         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0                                                                                                                                                                                                                                                                                           ; CIC_cic_ii_0                            ; CIC          ;
;          |alt_cic_core:core|                                                                                                            ; 342 (0)             ; 338 (0)                   ; 360         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                                                                                                                                         ; alt_cic_core                            ; CIC          ;
;             |alt_cic_dec_siso:dec_one|                                                                                                  ; 240 (6)             ; 281 (5)                   ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one                                                                                                                                                                                                                                                ; alt_cic_dec_siso                        ; CIC          ;
;                |auk_dspip_channel_buffer:fifo_regulator|                                                                                ; 27 (0)              ; 12 (0)                    ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator                                                                                                                                                                                                        ; auk_dspip_channel_buffer                ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 27 (0)              ; 12 (0)                    ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                     ; scfifo                                  ; work         ;
;                      |scfifo_gm51:auto_generated|                                                                                       ; 27 (0)              ; 12 (0)                    ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated                                                                                                                                                          ; scfifo_gm51                             ; work         ;
;                         |a_dpfifo_rju:dpfifo|                                                                                           ; 27 (19)             ; 12 (7)                    ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo                                                                                                                                      ; a_dpfifo_rju                            ; work         ;
;                            |altsyncram_17h1:FIFOram|                                                                                    ; 0 (0)               ; 0 (0)                     ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|altsyncram_17h1:FIFOram                                                                                                              ; altsyncram_17h1                         ; work         ;
;                            |cntr_7a7:usedw_counter|                                                                                     ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_7a7:usedw_counter                                                                                                               ; cntr_7a7                                ; work         ;
;                            |cntr_q9b:rd_ptr_msb|                                                                                        ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_q9b:rd_ptr_msb                                                                                                                  ; cntr_q9b                                ; work         ;
;                            |cntr_r9b:wr_ptr|                                                                                            ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_r9b:wr_ptr                                                                                                                      ; cntr_r9b                                ; work         ;
;                |auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|                                                          ; 25 (25)             ; 45 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff                                                                                                                                                                                  ; auk_dspip_differentiator                ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|                                                          ; 26 (26)             ; 45 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff                                                                                                                                                                                  ; auk_dspip_differentiator                ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|                                                          ; 25 (25)             ; 45 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff                                                                                                                                                                                  ; auk_dspip_differentiator                ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|                                                          ; 25 (25)             ; 31 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff                                                                                                                                                                                  ; auk_dspip_differentiator                ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_downsample:vrc_en_0.first_dsample|                                                                            ; 10 (0)              ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample                                                                                                                                                                                                    ; auk_dspip_downsample                    ; CIC          ;
;                   |counter_module:counter_fs_inst|                                                                                      ; 10 (10)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                                                                                                     ; counter_module                          ; CIC          ;
;                |auk_dspip_integrator:integrator[0].integration|                                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[1].integration|                                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[2].integration|                                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[3].integration|                                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |counter_module:latency_cnt_inst|                                                                                        ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst                                                                                                                                                                                                                ; counter_module                          ; CIC          ;
;             |auk_dspip_avalon_streaming_controller:avalon_controller|                                                                   ; 29 (2)              ; 16 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                                                                                                                                                 ; auk_dspip_avalon_streaming_controller   ; cic          ;
;                |auk_dspip_avalon_streaming_small_fifo:ready_FIFO|                                                                       ; 27 (27)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO                                                                                                                                                                ; auk_dspip_avalon_streaming_small_fifo   ; cic          ;
;             |auk_dspip_avalon_streaming_sink:input_sink|                                                                                ; 33 (0)              ; 17 (0)                    ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                                                                                                                                              ; auk_dspip_avalon_streaming_sink         ; cic          ;
;                |scfifo:sink_FIFO|                                                                                                       ; 33 (0)              ; 17 (0)                    ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO                                                                                                                                                                                                             ; scfifo                                  ; work         ;
;                   |scfifo_rd71:auto_generated|                                                                                          ; 33 (1)              ; 17 (1)                    ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated                                                                                                                                                                                  ; scfifo_rd71                             ; work         ;
;                      |a_dpfifo_cjv:dpfifo|                                                                                              ; 32 (21)             ; 16 (8)                    ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo                                                                                                                                                              ; a_dpfifo_cjv                            ; work         ;
;                         |altsyncram_b4h1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram                                                                                                                                      ; altsyncram_b4h1                         ; work         ;
;                         |cntr_8a7:usedw_counter|                                                                                        ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_8a7:usedw_counter                                                                                                                                       ; cntr_8a7                                ; work         ;
;                         |cntr_r9b:rd_ptr_msb|                                                                                           ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_r9b:rd_ptr_msb                                                                                                                                          ; cntr_r9b                                ; work         ;
;                         |cntr_s9b:wr_ptr|                                                                                               ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_s9b:wr_ptr                                                                                                                                              ; cntr_s9b                                ; work         ;
;             |auk_dspip_avalon_streaming_source:output_source_0|                                                                         ; 40 (0)              ; 24 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0                                                                                                                                                                                                                       ; auk_dspip_avalon_streaming_source       ; cic          ;
;                |scfifo:source_FIFO|                                                                                                     ; 40 (0)              ; 24 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO                                                                                                                                                                                                    ; scfifo                                  ; work         ;
;                   |scfifo_tg71:auto_generated|                                                                                          ; 40 (0)              ; 24 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated                                                                                                                                                                         ; scfifo_tg71                             ; work         ;
;                      |a_dpfifo_qov:dpfifo|                                                                                              ; 40 (23)             ; 24 (10)                   ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo                                                                                                                                                     ; a_dpfifo_qov                            ; work         ;
;                         |altsyncram_j7h1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram                                                                                                                             ; altsyncram_j7h1                         ; work         ;
;                         |cntr_aa7:usedw_counter|                                                                                        ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_aa7:usedw_counter                                                                                                                              ; cntr_aa7                                ; work         ;
;                         |cntr_t9b:rd_ptr_msb|                                                                                           ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                                 ; cntr_t9b                                ; work         ;
;                         |cntr_u9b:wr_ptr|                                                                                               ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_u9b:wr_ptr                                                                                                                                     ; cntr_u9b                                ; work         ;
;    |CIC:proc_chain[1].cic_inst|                                                                                                         ; 350 (0)             ; 338 (0)                   ; 360         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst                                                                                                                                                                                                                                                                                                                 ; CIC                                     ; CIC          ;
;       |CIC_cic_ii_0:cic_ii_0|                                                                                                           ; 350 (8)             ; 338 (0)                   ; 360         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0                                                                                                                                                                                                                                                                                           ; CIC_cic_ii_0                            ; CIC          ;
;          |alt_cic_core:core|                                                                                                            ; 342 (0)             ; 338 (0)                   ; 360         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                                                                                                                                         ; alt_cic_core                            ; CIC          ;
;             |alt_cic_dec_siso:dec_one|                                                                                                  ; 240 (6)             ; 281 (5)                   ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one                                                                                                                                                                                                                                                ; alt_cic_dec_siso                        ; CIC          ;
;                |auk_dspip_channel_buffer:fifo_regulator|                                                                                ; 27 (0)              ; 12 (0)                    ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator                                                                                                                                                                                                        ; auk_dspip_channel_buffer                ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 27 (0)              ; 12 (0)                    ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                     ; scfifo                                  ; work         ;
;                      |scfifo_gm51:auto_generated|                                                                                       ; 27 (0)              ; 12 (0)                    ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated                                                                                                                                                          ; scfifo_gm51                             ; work         ;
;                         |a_dpfifo_rju:dpfifo|                                                                                           ; 27 (19)             ; 12 (7)                    ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo                                                                                                                                      ; a_dpfifo_rju                            ; work         ;
;                            |altsyncram_17h1:FIFOram|                                                                                    ; 0 (0)               ; 0 (0)                     ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|altsyncram_17h1:FIFOram                                                                                                              ; altsyncram_17h1                         ; work         ;
;                            |cntr_7a7:usedw_counter|                                                                                     ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_7a7:usedw_counter                                                                                                               ; cntr_7a7                                ; work         ;
;                            |cntr_q9b:rd_ptr_msb|                                                                                        ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_q9b:rd_ptr_msb                                                                                                                  ; cntr_q9b                                ; work         ;
;                            |cntr_r9b:wr_ptr|                                                                                            ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_r9b:wr_ptr                                                                                                                      ; cntr_r9b                                ; work         ;
;                |auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|                                                          ; 26 (26)             ; 45 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff                                                                                                                                                                                  ; auk_dspip_differentiator                ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|                                                          ; 25 (25)             ; 45 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff                                                                                                                                                                                  ; auk_dspip_differentiator                ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|                                                          ; 25 (25)             ; 45 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff                                                                                                                                                                                  ; auk_dspip_differentiator                ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|                                                          ; 25 (25)             ; 31 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff                                                                                                                                                                                  ; auk_dspip_differentiator                ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_downsample:vrc_en_0.first_dsample|                                                                            ; 10 (0)              ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample                                                                                                                                                                                                    ; auk_dspip_downsample                    ; CIC          ;
;                   |counter_module:counter_fs_inst|                                                                                      ; 10 (10)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                                                                                                     ; counter_module                          ; CIC          ;
;                |auk_dspip_integrator:integrator[0].integration|                                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[1].integration|                                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[2].integration|                                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[3].integration|                                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |counter_module:latency_cnt_inst|                                                                                        ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst                                                                                                                                                                                                                ; counter_module                          ; CIC          ;
;             |auk_dspip_avalon_streaming_controller:avalon_controller|                                                                   ; 29 (2)              ; 16 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                                                                                                                                                 ; auk_dspip_avalon_streaming_controller   ; cic          ;
;                |auk_dspip_avalon_streaming_small_fifo:ready_FIFO|                                                                       ; 27 (27)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO                                                                                                                                                                ; auk_dspip_avalon_streaming_small_fifo   ; cic          ;
;             |auk_dspip_avalon_streaming_sink:input_sink|                                                                                ; 33 (0)              ; 17 (0)                    ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                                                                                                                                              ; auk_dspip_avalon_streaming_sink         ; cic          ;
;                |scfifo:sink_FIFO|                                                                                                       ; 33 (0)              ; 17 (0)                    ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO                                                                                                                                                                                                             ; scfifo                                  ; work         ;
;                   |scfifo_rd71:auto_generated|                                                                                          ; 33 (1)              ; 17 (1)                    ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated                                                                                                                                                                                  ; scfifo_rd71                             ; work         ;
;                      |a_dpfifo_cjv:dpfifo|                                                                                              ; 32 (21)             ; 16 (8)                    ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo                                                                                                                                                              ; a_dpfifo_cjv                            ; work         ;
;                         |altsyncram_b4h1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram                                                                                                                                      ; altsyncram_b4h1                         ; work         ;
;                         |cntr_8a7:usedw_counter|                                                                                        ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_8a7:usedw_counter                                                                                                                                       ; cntr_8a7                                ; work         ;
;                         |cntr_r9b:rd_ptr_msb|                                                                                           ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_r9b:rd_ptr_msb                                                                                                                                          ; cntr_r9b                                ; work         ;
;                         |cntr_s9b:wr_ptr|                                                                                               ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_s9b:wr_ptr                                                                                                                                              ; cntr_s9b                                ; work         ;
;             |auk_dspip_avalon_streaming_source:output_source_0|                                                                         ; 40 (0)              ; 24 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0                                                                                                                                                                                                                       ; auk_dspip_avalon_streaming_source       ; cic          ;
;                |scfifo:source_FIFO|                                                                                                     ; 40 (0)              ; 24 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO                                                                                                                                                                                                    ; scfifo                                  ; work         ;
;                   |scfifo_tg71:auto_generated|                                                                                          ; 40 (0)              ; 24 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated                                                                                                                                                                         ; scfifo_tg71                             ; work         ;
;                      |a_dpfifo_qov:dpfifo|                                                                                              ; 40 (23)             ; 24 (10)                   ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo                                                                                                                                                     ; a_dpfifo_qov                            ; work         ;
;                         |altsyncram_j7h1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram                                                                                                                             ; altsyncram_j7h1                         ; work         ;
;                         |cntr_aa7:usedw_counter|                                                                                        ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_aa7:usedw_counter                                                                                                                              ; cntr_aa7                                ; work         ;
;                         |cntr_t9b:rd_ptr_msb|                                                                                           ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                                 ; cntr_t9b                                ; work         ;
;                         |cntr_u9b:wr_ptr|                                                                                               ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_u9b:wr_ptr                                                                                                                                     ; cntr_u9b                                ; work         ;
;    |CIC:proc_chain[2].cic_inst|                                                                                                         ; 350 (0)             ; 338 (0)                   ; 360         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst                                                                                                                                                                                                                                                                                                                 ; CIC                                     ; CIC          ;
;       |CIC_cic_ii_0:cic_ii_0|                                                                                                           ; 350 (8)             ; 338 (0)                   ; 360         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0                                                                                                                                                                                                                                                                                           ; CIC_cic_ii_0                            ; CIC          ;
;          |alt_cic_core:core|                                                                                                            ; 342 (0)             ; 338 (0)                   ; 360         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                                                                                                                                         ; alt_cic_core                            ; CIC          ;
;             |alt_cic_dec_siso:dec_one|                                                                                                  ; 240 (6)             ; 281 (5)                   ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one                                                                                                                                                                                                                                                ; alt_cic_dec_siso                        ; CIC          ;
;                |auk_dspip_channel_buffer:fifo_regulator|                                                                                ; 27 (0)              ; 12 (0)                    ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator                                                                                                                                                                                                        ; auk_dspip_channel_buffer                ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 27 (0)              ; 12 (0)                    ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                     ; scfifo                                  ; work         ;
;                      |scfifo_gm51:auto_generated|                                                                                       ; 27 (0)              ; 12 (0)                    ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated                                                                                                                                                          ; scfifo_gm51                             ; work         ;
;                         |a_dpfifo_rju:dpfifo|                                                                                           ; 27 (19)             ; 12 (7)                    ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo                                                                                                                                      ; a_dpfifo_rju                            ; work         ;
;                            |altsyncram_17h1:FIFOram|                                                                                    ; 0 (0)               ; 0 (0)                     ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|altsyncram_17h1:FIFOram                                                                                                              ; altsyncram_17h1                         ; work         ;
;                            |cntr_7a7:usedw_counter|                                                                                     ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_7a7:usedw_counter                                                                                                               ; cntr_7a7                                ; work         ;
;                            |cntr_q9b:rd_ptr_msb|                                                                                        ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_q9b:rd_ptr_msb                                                                                                                  ; cntr_q9b                                ; work         ;
;                            |cntr_r9b:wr_ptr|                                                                                            ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_r9b:wr_ptr                                                                                                                      ; cntr_r9b                                ; work         ;
;                |auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|                                                          ; 25 (25)             ; 45 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff                                                                                                                                                                                  ; auk_dspip_differentiator                ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|                                                          ; 25 (25)             ; 45 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff                                                                                                                                                                                  ; auk_dspip_differentiator                ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|                                                          ; 25 (25)             ; 45 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff                                                                                                                                                                                  ; auk_dspip_differentiator                ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|                                                          ; 26 (26)             ; 31 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff                                                                                                                                                                                  ; auk_dspip_differentiator                ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_downsample:vrc_en_0.first_dsample|                                                                            ; 10 (0)              ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample                                                                                                                                                                                                    ; auk_dspip_downsample                    ; CIC          ;
;                   |counter_module:counter_fs_inst|                                                                                      ; 10 (10)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                                                                                                     ; counter_module                          ; CIC          ;
;                |auk_dspip_integrator:integrator[0].integration|                                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[1].integration|                                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[2].integration|                                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[3].integration|                                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |counter_module:latency_cnt_inst|                                                                                        ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst                                                                                                                                                                                                                ; counter_module                          ; CIC          ;
;             |auk_dspip_avalon_streaming_controller:avalon_controller|                                                                   ; 29 (2)              ; 16 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                                                                                                                                                 ; auk_dspip_avalon_streaming_controller   ; cic          ;
;                |auk_dspip_avalon_streaming_small_fifo:ready_FIFO|                                                                       ; 27 (27)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO                                                                                                                                                                ; auk_dspip_avalon_streaming_small_fifo   ; cic          ;
;             |auk_dspip_avalon_streaming_sink:input_sink|                                                                                ; 33 (0)              ; 17 (0)                    ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                                                                                                                                              ; auk_dspip_avalon_streaming_sink         ; cic          ;
;                |scfifo:sink_FIFO|                                                                                                       ; 33 (0)              ; 17 (0)                    ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO                                                                                                                                                                                                             ; scfifo                                  ; work         ;
;                   |scfifo_rd71:auto_generated|                                                                                          ; 33 (1)              ; 17 (1)                    ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated                                                                                                                                                                                  ; scfifo_rd71                             ; work         ;
;                      |a_dpfifo_cjv:dpfifo|                                                                                              ; 32 (21)             ; 16 (8)                    ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo                                                                                                                                                              ; a_dpfifo_cjv                            ; work         ;
;                         |altsyncram_b4h1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram                                                                                                                                      ; altsyncram_b4h1                         ; work         ;
;                         |cntr_8a7:usedw_counter|                                                                                        ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_8a7:usedw_counter                                                                                                                                       ; cntr_8a7                                ; work         ;
;                         |cntr_r9b:rd_ptr_msb|                                                                                           ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_r9b:rd_ptr_msb                                                                                                                                          ; cntr_r9b                                ; work         ;
;                         |cntr_s9b:wr_ptr|                                                                                               ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_s9b:wr_ptr                                                                                                                                              ; cntr_s9b                                ; work         ;
;             |auk_dspip_avalon_streaming_source:output_source_0|                                                                         ; 40 (0)              ; 24 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0                                                                                                                                                                                                                       ; auk_dspip_avalon_streaming_source       ; cic          ;
;                |scfifo:source_FIFO|                                                                                                     ; 40 (0)              ; 24 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO                                                                                                                                                                                                    ; scfifo                                  ; work         ;
;                   |scfifo_tg71:auto_generated|                                                                                          ; 40 (0)              ; 24 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated                                                                                                                                                                         ; scfifo_tg71                             ; work         ;
;                      |a_dpfifo_qov:dpfifo|                                                                                              ; 40 (23)             ; 24 (10)                   ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo                                                                                                                                                     ; a_dpfifo_qov                            ; work         ;
;                         |altsyncram_j7h1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram                                                                                                                             ; altsyncram_j7h1                         ; work         ;
;                         |cntr_aa7:usedw_counter|                                                                                        ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_aa7:usedw_counter                                                                                                                              ; cntr_aa7                                ; work         ;
;                         |cntr_t9b:rd_ptr_msb|                                                                                           ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                                 ; cntr_t9b                                ; work         ;
;                         |cntr_u9b:wr_ptr|                                                                                               ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_u9b:wr_ptr                                                                                                                                     ; cntr_u9b                                ; work         ;
;    |CIC:proc_chain[3].cic_inst|                                                                                                         ; 350 (0)             ; 338 (0)                   ; 360         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst                                                                                                                                                                                                                                                                                                                 ; CIC                                     ; CIC          ;
;       |CIC_cic_ii_0:cic_ii_0|                                                                                                           ; 350 (8)             ; 338 (0)                   ; 360         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0                                                                                                                                                                                                                                                                                           ; CIC_cic_ii_0                            ; CIC          ;
;          |alt_cic_core:core|                                                                                                            ; 342 (0)             ; 338 (0)                   ; 360         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                                                                                                                                         ; alt_cic_core                            ; CIC          ;
;             |alt_cic_dec_siso:dec_one|                                                                                                  ; 240 (6)             ; 281 (5)                   ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one                                                                                                                                                                                                                                                ; alt_cic_dec_siso                        ; CIC          ;
;                |auk_dspip_channel_buffer:fifo_regulator|                                                                                ; 27 (0)              ; 12 (0)                    ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator                                                                                                                                                                                                        ; auk_dspip_channel_buffer                ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 27 (0)              ; 12 (0)                    ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                     ; scfifo                                  ; work         ;
;                      |scfifo_gm51:auto_generated|                                                                                       ; 27 (0)              ; 12 (0)                    ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated                                                                                                                                                          ; scfifo_gm51                             ; work         ;
;                         |a_dpfifo_rju:dpfifo|                                                                                           ; 27 (19)             ; 12 (7)                    ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo                                                                                                                                      ; a_dpfifo_rju                            ; work         ;
;                            |altsyncram_17h1:FIFOram|                                                                                    ; 0 (0)               ; 0 (0)                     ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|altsyncram_17h1:FIFOram                                                                                                              ; altsyncram_17h1                         ; work         ;
;                            |cntr_7a7:usedw_counter|                                                                                     ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_7a7:usedw_counter                                                                                                               ; cntr_7a7                                ; work         ;
;                            |cntr_q9b:rd_ptr_msb|                                                                                        ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_q9b:rd_ptr_msb                                                                                                                  ; cntr_q9b                                ; work         ;
;                            |cntr_r9b:wr_ptr|                                                                                            ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_r9b:wr_ptr                                                                                                                      ; cntr_r9b                                ; work         ;
;                |auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|                                                          ; 25 (25)             ; 45 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff                                                                                                                                                                                  ; auk_dspip_differentiator                ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|                                                          ; 25 (25)             ; 45 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff                                                                                                                                                                                  ; auk_dspip_differentiator                ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|                                                          ; 26 (26)             ; 45 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff                                                                                                                                                                                  ; auk_dspip_differentiator                ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|                                                          ; 25 (25)             ; 31 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff                                                                                                                                                                                  ; auk_dspip_differentiator                ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_downsample:vrc_en_0.first_dsample|                                                                            ; 10 (0)              ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample                                                                                                                                                                                                    ; auk_dspip_downsample                    ; CIC          ;
;                   |counter_module:counter_fs_inst|                                                                                      ; 10 (10)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                                                                                                     ; counter_module                          ; CIC          ;
;                |auk_dspip_integrator:integrator[0].integration|                                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[1].integration|                                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[2].integration|                                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[3].integration|                                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |counter_module:latency_cnt_inst|                                                                                        ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst                                                                                                                                                                                                                ; counter_module                          ; CIC          ;
;             |auk_dspip_avalon_streaming_controller:avalon_controller|                                                                   ; 29 (2)              ; 16 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                                                                                                                                                 ; auk_dspip_avalon_streaming_controller   ; cic          ;
;                |auk_dspip_avalon_streaming_small_fifo:ready_FIFO|                                                                       ; 27 (27)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO                                                                                                                                                                ; auk_dspip_avalon_streaming_small_fifo   ; cic          ;
;             |auk_dspip_avalon_streaming_sink:input_sink|                                                                                ; 33 (0)              ; 17 (0)                    ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                                                                                                                                              ; auk_dspip_avalon_streaming_sink         ; cic          ;
;                |scfifo:sink_FIFO|                                                                                                       ; 33 (0)              ; 17 (0)                    ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO                                                                                                                                                                                                             ; scfifo                                  ; work         ;
;                   |scfifo_rd71:auto_generated|                                                                                          ; 33 (1)              ; 17 (1)                    ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated                                                                                                                                                                                  ; scfifo_rd71                             ; work         ;
;                      |a_dpfifo_cjv:dpfifo|                                                                                              ; 32 (21)             ; 16 (8)                    ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo                                                                                                                                                              ; a_dpfifo_cjv                            ; work         ;
;                         |altsyncram_b4h1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram                                                                                                                                      ; altsyncram_b4h1                         ; work         ;
;                         |cntr_8a7:usedw_counter|                                                                                        ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_8a7:usedw_counter                                                                                                                                       ; cntr_8a7                                ; work         ;
;                         |cntr_r9b:rd_ptr_msb|                                                                                           ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_r9b:rd_ptr_msb                                                                                                                                          ; cntr_r9b                                ; work         ;
;                         |cntr_s9b:wr_ptr|                                                                                               ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_s9b:wr_ptr                                                                                                                                              ; cntr_s9b                                ; work         ;
;             |auk_dspip_avalon_streaming_source:output_source_0|                                                                         ; 40 (0)              ; 24 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0                                                                                                                                                                                                                       ; auk_dspip_avalon_streaming_source       ; cic          ;
;                |scfifo:source_FIFO|                                                                                                     ; 40 (0)              ; 24 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO                                                                                                                                                                                                    ; scfifo                                  ; work         ;
;                   |scfifo_tg71:auto_generated|                                                                                          ; 40 (0)              ; 24 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated                                                                                                                                                                         ; scfifo_tg71                             ; work         ;
;                      |a_dpfifo_qov:dpfifo|                                                                                              ; 40 (23)             ; 24 (10)                   ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo                                                                                                                                                     ; a_dpfifo_qov                            ; work         ;
;                         |altsyncram_j7h1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram                                                                                                                             ; altsyncram_j7h1                         ; work         ;
;                         |cntr_aa7:usedw_counter|                                                                                        ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_aa7:usedw_counter                                                                                                                              ; cntr_aa7                                ; work         ;
;                         |cntr_t9b:rd_ptr_msb|                                                                                           ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                                 ; cntr_t9b                                ; work         ;
;                         |cntr_u9b:wr_ptr|                                                                                               ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_u9b:wr_ptr                                                                                                                                     ; cntr_u9b                                ; work         ;
;    |CIC:proc_chain[4].cic_inst|                                                                                                         ; 350 (0)             ; 338 (0)                   ; 360         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst                                                                                                                                                                                                                                                                                                                 ; CIC                                     ; CIC          ;
;       |CIC_cic_ii_0:cic_ii_0|                                                                                                           ; 350 (8)             ; 338 (0)                   ; 360         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0                                                                                                                                                                                                                                                                                           ; CIC_cic_ii_0                            ; CIC          ;
;          |alt_cic_core:core|                                                                                                            ; 342 (0)             ; 338 (0)                   ; 360         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                                                                                                                                         ; alt_cic_core                            ; CIC          ;
;             |alt_cic_dec_siso:dec_one|                                                                                                  ; 240 (6)             ; 281 (5)                   ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one                                                                                                                                                                                                                                                ; alt_cic_dec_siso                        ; CIC          ;
;                |auk_dspip_channel_buffer:fifo_regulator|                                                                                ; 27 (0)              ; 12 (0)                    ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator                                                                                                                                                                                                        ; auk_dspip_channel_buffer                ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 27 (0)              ; 12 (0)                    ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                     ; scfifo                                  ; work         ;
;                      |scfifo_gm51:auto_generated|                                                                                       ; 27 (0)              ; 12 (0)                    ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated                                                                                                                                                          ; scfifo_gm51                             ; work         ;
;                         |a_dpfifo_rju:dpfifo|                                                                                           ; 27 (19)             ; 12 (7)                    ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo                                                                                                                                      ; a_dpfifo_rju                            ; work         ;
;                            |altsyncram_17h1:FIFOram|                                                                                    ; 0 (0)               ; 0 (0)                     ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|altsyncram_17h1:FIFOram                                                                                                              ; altsyncram_17h1                         ; work         ;
;                            |cntr_7a7:usedw_counter|                                                                                     ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_7a7:usedw_counter                                                                                                               ; cntr_7a7                                ; work         ;
;                            |cntr_q9b:rd_ptr_msb|                                                                                        ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_q9b:rd_ptr_msb                                                                                                                  ; cntr_q9b                                ; work         ;
;                            |cntr_r9b:wr_ptr|                                                                                            ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_r9b:wr_ptr                                                                                                                      ; cntr_r9b                                ; work         ;
;                |auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|                                                          ; 25 (25)             ; 45 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff                                                                                                                                                                                  ; auk_dspip_differentiator                ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|                                                          ; 26 (26)             ; 45 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff                                                                                                                                                                                  ; auk_dspip_differentiator                ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|                                                          ; 25 (25)             ; 45 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff                                                                                                                                                                                  ; auk_dspip_differentiator                ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|                                                          ; 25 (25)             ; 31 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff                                                                                                                                                                                  ; auk_dspip_differentiator                ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_downsample:vrc_en_0.first_dsample|                                                                            ; 10 (0)              ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample                                                                                                                                                                                                    ; auk_dspip_downsample                    ; CIC          ;
;                   |counter_module:counter_fs_inst|                                                                                      ; 10 (10)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                                                                                                     ; counter_module                          ; CIC          ;
;                |auk_dspip_integrator:integrator[0].integration|                                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[1].integration|                                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[2].integration|                                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[3].integration|                                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |counter_module:latency_cnt_inst|                                                                                        ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst                                                                                                                                                                                                                ; counter_module                          ; CIC          ;
;             |auk_dspip_avalon_streaming_controller:avalon_controller|                                                                   ; 29 (2)              ; 16 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                                                                                                                                                 ; auk_dspip_avalon_streaming_controller   ; cic          ;
;                |auk_dspip_avalon_streaming_small_fifo:ready_FIFO|                                                                       ; 27 (27)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO                                                                                                                                                                ; auk_dspip_avalon_streaming_small_fifo   ; cic          ;
;             |auk_dspip_avalon_streaming_sink:input_sink|                                                                                ; 33 (0)              ; 17 (0)                    ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                                                                                                                                              ; auk_dspip_avalon_streaming_sink         ; cic          ;
;                |scfifo:sink_FIFO|                                                                                                       ; 33 (0)              ; 17 (0)                    ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO                                                                                                                                                                                                             ; scfifo                                  ; work         ;
;                   |scfifo_rd71:auto_generated|                                                                                          ; 33 (1)              ; 17 (1)                    ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated                                                                                                                                                                                  ; scfifo_rd71                             ; work         ;
;                      |a_dpfifo_cjv:dpfifo|                                                                                              ; 32 (21)             ; 16 (8)                    ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo                                                                                                                                                              ; a_dpfifo_cjv                            ; work         ;
;                         |altsyncram_b4h1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram                                                                                                                                      ; altsyncram_b4h1                         ; work         ;
;                         |cntr_8a7:usedw_counter|                                                                                        ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_8a7:usedw_counter                                                                                                                                       ; cntr_8a7                                ; work         ;
;                         |cntr_r9b:rd_ptr_msb|                                                                                           ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_r9b:rd_ptr_msb                                                                                                                                          ; cntr_r9b                                ; work         ;
;                         |cntr_s9b:wr_ptr|                                                                                               ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_s9b:wr_ptr                                                                                                                                              ; cntr_s9b                                ; work         ;
;             |auk_dspip_avalon_streaming_source:output_source_0|                                                                         ; 40 (0)              ; 24 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0                                                                                                                                                                                                                       ; auk_dspip_avalon_streaming_source       ; cic          ;
;                |scfifo:source_FIFO|                                                                                                     ; 40 (0)              ; 24 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO                                                                                                                                                                                                    ; scfifo                                  ; work         ;
;                   |scfifo_tg71:auto_generated|                                                                                          ; 40 (0)              ; 24 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated                                                                                                                                                                         ; scfifo_tg71                             ; work         ;
;                      |a_dpfifo_qov:dpfifo|                                                                                              ; 40 (23)             ; 24 (10)                   ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo                                                                                                                                                     ; a_dpfifo_qov                            ; work         ;
;                         |altsyncram_j7h1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram                                                                                                                             ; altsyncram_j7h1                         ; work         ;
;                         |cntr_aa7:usedw_counter|                                                                                        ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_aa7:usedw_counter                                                                                                                              ; cntr_aa7                                ; work         ;
;                         |cntr_t9b:rd_ptr_msb|                                                                                           ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                                 ; cntr_t9b                                ; work         ;
;                         |cntr_u9b:wr_ptr|                                                                                               ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_u9b:wr_ptr                                                                                                                                     ; cntr_u9b                                ; work         ;
;    |CIC:proc_chain[5].cic_inst|                                                                                                         ; 350 (0)             ; 338 (0)                   ; 360         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst                                                                                                                                                                                                                                                                                                                 ; CIC                                     ; CIC          ;
;       |CIC_cic_ii_0:cic_ii_0|                                                                                                           ; 350 (8)             ; 338 (0)                   ; 360         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0                                                                                                                                                                                                                                                                                           ; CIC_cic_ii_0                            ; CIC          ;
;          |alt_cic_core:core|                                                                                                            ; 342 (0)             ; 338 (0)                   ; 360         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                                                                                                                                         ; alt_cic_core                            ; CIC          ;
;             |alt_cic_dec_siso:dec_one|                                                                                                  ; 240 (6)             ; 281 (5)                   ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one                                                                                                                                                                                                                                                ; alt_cic_dec_siso                        ; CIC          ;
;                |auk_dspip_channel_buffer:fifo_regulator|                                                                                ; 27 (0)              ; 12 (0)                    ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator                                                                                                                                                                                                        ; auk_dspip_channel_buffer                ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 27 (0)              ; 12 (0)                    ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                     ; scfifo                                  ; work         ;
;                      |scfifo_gm51:auto_generated|                                                                                       ; 27 (0)              ; 12 (0)                    ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated                                                                                                                                                          ; scfifo_gm51                             ; work         ;
;                         |a_dpfifo_rju:dpfifo|                                                                                           ; 27 (19)             ; 12 (7)                    ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo                                                                                                                                      ; a_dpfifo_rju                            ; work         ;
;                            |altsyncram_17h1:FIFOram|                                                                                    ; 0 (0)               ; 0 (0)                     ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|altsyncram_17h1:FIFOram                                                                                                              ; altsyncram_17h1                         ; work         ;
;                            |cntr_7a7:usedw_counter|                                                                                     ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_7a7:usedw_counter                                                                                                               ; cntr_7a7                                ; work         ;
;                            |cntr_q9b:rd_ptr_msb|                                                                                        ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_q9b:rd_ptr_msb                                                                                                                  ; cntr_q9b                                ; work         ;
;                            |cntr_r9b:wr_ptr|                                                                                            ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_r9b:wr_ptr                                                                                                                      ; cntr_r9b                                ; work         ;
;                |auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|                                                          ; 25 (25)             ; 45 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff                                                                                                                                                                                  ; auk_dspip_differentiator                ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|                                                          ; 26 (26)             ; 45 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff                                                                                                                                                                                  ; auk_dspip_differentiator                ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|                                                          ; 25 (25)             ; 45 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff                                                                                                                                                                                  ; auk_dspip_differentiator                ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|                                                          ; 25 (25)             ; 31 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff                                                                                                                                                                                  ; auk_dspip_differentiator                ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_downsample:vrc_en_0.first_dsample|                                                                            ; 10 (0)              ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample                                                                                                                                                                                                    ; auk_dspip_downsample                    ; CIC          ;
;                   |counter_module:counter_fs_inst|                                                                                      ; 10 (10)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                                                                                                     ; counter_module                          ; CIC          ;
;                |auk_dspip_integrator:integrator[0].integration|                                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[1].integration|                                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[2].integration|                                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[3].integration|                                                                         ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |counter_module:latency_cnt_inst|                                                                                        ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst                                                                                                                                                                                                                ; counter_module                          ; CIC          ;
;             |auk_dspip_avalon_streaming_controller:avalon_controller|                                                                   ; 29 (2)              ; 16 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                                                                                                                                                 ; auk_dspip_avalon_streaming_controller   ; cic          ;
;                |auk_dspip_avalon_streaming_small_fifo:ready_FIFO|                                                                       ; 27 (27)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO                                                                                                                                                                ; auk_dspip_avalon_streaming_small_fifo   ; cic          ;
;             |auk_dspip_avalon_streaming_sink:input_sink|                                                                                ; 33 (0)              ; 17 (0)                    ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                                                                                                                                              ; auk_dspip_avalon_streaming_sink         ; cic          ;
;                |scfifo:sink_FIFO|                                                                                                       ; 33 (0)              ; 17 (0)                    ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO                                                                                                                                                                                                             ; scfifo                                  ; work         ;
;                   |scfifo_rd71:auto_generated|                                                                                          ; 33 (1)              ; 17 (1)                    ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated                                                                                                                                                                                  ; scfifo_rd71                             ; work         ;
;                      |a_dpfifo_cjv:dpfifo|                                                                                              ; 32 (21)             ; 16 (8)                    ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo                                                                                                                                                              ; a_dpfifo_cjv                            ; work         ;
;                         |altsyncram_b4h1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram                                                                                                                                      ; altsyncram_b4h1                         ; work         ;
;                         |cntr_8a7:usedw_counter|                                                                                        ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_8a7:usedw_counter                                                                                                                                       ; cntr_8a7                                ; work         ;
;                         |cntr_r9b:rd_ptr_msb|                                                                                           ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_r9b:rd_ptr_msb                                                                                                                                          ; cntr_r9b                                ; work         ;
;                         |cntr_s9b:wr_ptr|                                                                                               ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_s9b:wr_ptr                                                                                                                                              ; cntr_s9b                                ; work         ;
;             |auk_dspip_avalon_streaming_source:output_source_0|                                                                         ; 40 (0)              ; 24 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0                                                                                                                                                                                                                       ; auk_dspip_avalon_streaming_source       ; cic          ;
;                |scfifo:source_FIFO|                                                                                                     ; 40 (0)              ; 24 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO                                                                                                                                                                                                    ; scfifo                                  ; work         ;
;                   |scfifo_tg71:auto_generated|                                                                                          ; 40 (0)              ; 24 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated                                                                                                                                                                         ; scfifo_tg71                             ; work         ;
;                      |a_dpfifo_qov:dpfifo|                                                                                              ; 40 (23)             ; 24 (10)                   ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo                                                                                                                                                     ; a_dpfifo_qov                            ; work         ;
;                         |altsyncram_j7h1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram                                                                                                                             ; altsyncram_j7h1                         ; work         ;
;                         |cntr_aa7:usedw_counter|                                                                                        ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_aa7:usedw_counter                                                                                                                              ; cntr_aa7                                ; work         ;
;                         |cntr_t9b:rd_ptr_msb|                                                                                           ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                                 ; cntr_t9b                                ; work         ;
;                         |cntr_u9b:wr_ptr|                                                                                               ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_u9b:wr_ptr                                                                                                                                     ; cntr_u9b                                ; work         ;
;    |DOA_Display:display_inst|                                                                                                           ; 323 (75)            ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|DOA_Display:display_inst                                                                                                                                                                                                                                                                                                                   ; DOA_Display                             ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 50 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|DOA_Display:display_inst|lpm_divide:Div0                                                                                                                                                                                                                                                                                                   ; lpm_divide                              ; work         ;
;          |lpm_divide_nhm:auto_generated|                                                                                                ; 50 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|DOA_Display:display_inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated                                                                                                                                                                                                                                                                     ; lpm_divide_nhm                          ; work         ;
;             |sign_div_unsign_fkh:divider|                                                                                               ; 50 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|DOA_Display:display_inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider                                                                                                                                                                                                                                         ; sign_div_unsign_fkh                     ; work         ;
;                |alt_u_div_i4f:divider|                                                                                                  ; 50 (50)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|DOA_Display:display_inst|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                                                                                                                                                                                                                   ; alt_u_div_i4f                           ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|DOA_Display:display_inst|lpm_divide:Div1                                                                                                                                                                                                                                                                                                   ; lpm_divide                              ; work         ;
;          |lpm_divide_ihm:auto_generated|                                                                                                ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|DOA_Display:display_inst|lpm_divide:Div1|lpm_divide_ihm:auto_generated                                                                                                                                                                                                                                                                     ; lpm_divide_ihm                          ; work         ;
;             |sign_div_unsign_akh:divider|                                                                                               ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|DOA_Display:display_inst|lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                                                                         ; sign_div_unsign_akh                     ; work         ;
;                |alt_u_div_84f:divider|                                                                                                  ; 47 (47)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|DOA_Display:display_inst|lpm_divide:Div1|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                                                                                                                                                                                                                   ; alt_u_div_84f                           ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 51 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|DOA_Display:display_inst|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                   ; lpm_divide                              ; work         ;
;          |lpm_divide_q9m:auto_generated|                                                                                                ; 51 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|DOA_Display:display_inst|lpm_divide:Mod0|lpm_divide_q9m:auto_generated                                                                                                                                                                                                                                                                     ; lpm_divide_q9m                          ; work         ;
;             |sign_div_unsign_fkh:divider|                                                                                               ; 51 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|DOA_Display:display_inst|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                                                                                                                                                                                                                                         ; sign_div_unsign_fkh                     ; work         ;
;                |alt_u_div_i4f:divider|                                                                                                  ; 51 (51)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|DOA_Display:display_inst|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                                                                                                                                                                                                                   ; alt_u_div_i4f                           ; work         ;
;       |lpm_divide:Mod1|                                                                                                                 ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|DOA_Display:display_inst|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                   ; lpm_divide                              ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|DOA_Display:display_inst|lpm_divide:Mod1|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                     ; lpm_divide_n9m                          ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|DOA_Display:display_inst|lpm_divide:Mod1|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                         ; sign_div_unsign_ckh                     ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 72 (72)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|DOA_Display:display_inst|lpm_divide:Mod1|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                   ; alt_u_div_c4f                           ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 28 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|DOA_Display:display_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                    ; lpm_mult                                ; work         ;
;          |multcore:mult_core|                                                                                                           ; 28 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|DOA_Display:display_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                 ; multcore                                ; work         ;
;             |mpar_add:padder|                                                                                                           ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|DOA_Display:display_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                 ; mpar_add                                ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|DOA_Display:display_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                            ; lpm_add_sub                             ; work         ;
;                   |add_sub_mgh:auto_generated|                                                                                          ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|DOA_Display:display_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated                                                                                                                                                                                                                 ; add_sub_mgh                             ; work         ;
;    |LOW_PASS_FIR:proc_chain[0].fir_inst|                                                                                                ; 205 (0)             ; 161 (0)                   ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst                                                                                                                                                                                                                                                                                                        ; LOW_PASS_FIR                            ; LOW_PASS_FIR ;
;       |LOW_PASS_FIR_0002:low_pass_fir_inst|                                                                                             ; 205 (0)             ; 161 (0)                   ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst                                                                                                                                                                                                                                                                    ; LOW_PASS_FIR_0002                       ; low_pass_fir ;
;          |LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|                                                                             ; 205 (0)             ; 161 (0)                   ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst                                                                                                                                                                                                                   ; LOW_PASS_FIR_0002_ast                   ; low_pass_fir ;
;             |LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|                                                               ; 205 (205)           ; 144 (111)                 ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                       ; LOW_PASS_FIR_0002_rtl_core              ; low_pass_fir ;
;                |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                                                                                 ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                                                                                                ; altsyncram                              ; work         ;
;                   |altsyncram_2jn3:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated                                                                                 ; altsyncram_2jn3                         ; work         ;
;                |dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|                                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13                                                                                                          ; dspba_delay                             ; low_pass_fir ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_14|                                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14                                                                                                                  ; dspba_delay                             ; low_pass_fir ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_15|                                                                                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15                                                                                                                  ; dspba_delay                             ; low_pass_fir ;
;                |dspba_delay:d_xIn_0_13|                                                                                                 ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                                                                                                ; dspba_delay                             ; low_pass_fir ;
;                |dspba_delay:u0_m0_wo0_compute|                                                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute                                                                                                                         ; dspba_delay                             ; low_pass_fir ;
;                |dspba_delay:u0_m0_wo0_memread|                                                                                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread                                                                                                                         ; dspba_delay                             ; low_pass_fir ;
;                |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                                                                                                            ; lpm_mult                                ; work         ;
;                   |mult_fcu:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_fcu:auto_generated                                                                                    ; mult_fcu                                ; work         ;
;             |auk_dspip_avalon_streaming_source_hpfir:source|                                                                            ; 0 (0)               ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                    ; auk_dspip_avalon_streaming_source_hpfir ; low_pass_fir ;
;    |LOW_PASS_FIR:proc_chain[1].fir_inst|                                                                                                ; 141 (0)             ; 121 (0)                   ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst                                                                                                                                                                                                                                                                                                        ; LOW_PASS_FIR                            ; LOW_PASS_FIR ;
;       |LOW_PASS_FIR_0002:low_pass_fir_inst|                                                                                             ; 141 (0)             ; 121 (0)                   ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst                                                                                                                                                                                                                                                                    ; LOW_PASS_FIR_0002                       ; low_pass_fir ;
;          |LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|                                                                             ; 141 (0)             ; 121 (0)                   ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst                                                                                                                                                                                                                   ; LOW_PASS_FIR_0002_ast                   ; low_pass_fir ;
;             |LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|                                                               ; 141 (141)           ; 105 (81)                  ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                       ; LOW_PASS_FIR_0002_rtl_core              ; low_pass_fir ;
;                |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                                                                                 ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                                                                                                ; altsyncram                              ; work         ;
;                   |altsyncram_2jn3:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated                                                                                 ; altsyncram_2jn3                         ; work         ;
;                |dspba_delay:d_xIn_0_13|                                                                                                 ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                                                                                                ; dspba_delay                             ; low_pass_fir ;
;                |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                                                                                                            ; lpm_mult                                ; work         ;
;                   |mult_fcu:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_fcu:auto_generated                                                                                    ; mult_fcu                                ; work         ;
;             |auk_dspip_avalon_streaming_source_hpfir:source|                                                                            ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                    ; auk_dspip_avalon_streaming_source_hpfir ; low_pass_fir ;
;    |LOW_PASS_FIR:proc_chain[2].fir_inst|                                                                                                ; 141 (0)             ; 121 (0)                   ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst                                                                                                                                                                                                                                                                                                        ; LOW_PASS_FIR                            ; LOW_PASS_FIR ;
;       |LOW_PASS_FIR_0002:low_pass_fir_inst|                                                                                             ; 141 (0)             ; 121 (0)                   ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst                                                                                                                                                                                                                                                                    ; LOW_PASS_FIR_0002                       ; low_pass_fir ;
;          |LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|                                                                             ; 141 (0)             ; 121 (0)                   ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst                                                                                                                                                                                                                   ; LOW_PASS_FIR_0002_ast                   ; low_pass_fir ;
;             |LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|                                                               ; 141 (141)           ; 105 (81)                  ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                       ; LOW_PASS_FIR_0002_rtl_core              ; low_pass_fir ;
;                |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                                                                                 ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                                                                                                ; altsyncram                              ; work         ;
;                   |altsyncram_2jn3:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated                                                                                 ; altsyncram_2jn3                         ; work         ;
;                |dspba_delay:d_xIn_0_13|                                                                                                 ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                                                                                                ; dspba_delay                             ; low_pass_fir ;
;                |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                                                                                                            ; lpm_mult                                ; work         ;
;                   |mult_fcu:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_fcu:auto_generated                                                                                    ; mult_fcu                                ; work         ;
;             |auk_dspip_avalon_streaming_source_hpfir:source|                                                                            ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                    ; auk_dspip_avalon_streaming_source_hpfir ; low_pass_fir ;
;    |LOW_PASS_FIR:proc_chain[3].fir_inst|                                                                                                ; 140 (0)             ; 121 (0)                   ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst                                                                                                                                                                                                                                                                                                        ; LOW_PASS_FIR                            ; LOW_PASS_FIR ;
;       |LOW_PASS_FIR_0002:low_pass_fir_inst|                                                                                             ; 140 (0)             ; 121 (0)                   ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst                                                                                                                                                                                                                                                                    ; LOW_PASS_FIR_0002                       ; low_pass_fir ;
;          |LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|                                                                             ; 140 (0)             ; 121 (0)                   ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst                                                                                                                                                                                                                   ; LOW_PASS_FIR_0002_ast                   ; low_pass_fir ;
;             |LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|                                                               ; 140 (140)           ; 105 (81)                  ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                       ; LOW_PASS_FIR_0002_rtl_core              ; low_pass_fir ;
;                |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                                                                                 ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                                                                                                ; altsyncram                              ; work         ;
;                   |altsyncram_2jn3:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated                                                                                 ; altsyncram_2jn3                         ; work         ;
;                |dspba_delay:d_xIn_0_13|                                                                                                 ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                                                                                                ; dspba_delay                             ; low_pass_fir ;
;                |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                                                                                                            ; lpm_mult                                ; work         ;
;                   |mult_fcu:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_fcu:auto_generated                                                                                    ; mult_fcu                                ; work         ;
;             |auk_dspip_avalon_streaming_source_hpfir:source|                                                                            ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                    ; auk_dspip_avalon_streaming_source_hpfir ; low_pass_fir ;
;    |LOW_PASS_FIR:proc_chain[4].fir_inst|                                                                                                ; 141 (0)             ; 121 (0)                   ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst                                                                                                                                                                                                                                                                                                        ; LOW_PASS_FIR                            ; LOW_PASS_FIR ;
;       |LOW_PASS_FIR_0002:low_pass_fir_inst|                                                                                             ; 141 (0)             ; 121 (0)                   ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst                                                                                                                                                                                                                                                                    ; LOW_PASS_FIR_0002                       ; low_pass_fir ;
;          |LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|                                                                             ; 141 (0)             ; 121 (0)                   ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst                                                                                                                                                                                                                   ; LOW_PASS_FIR_0002_ast                   ; low_pass_fir ;
;             |LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|                                                               ; 141 (141)           ; 105 (81)                  ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                       ; LOW_PASS_FIR_0002_rtl_core              ; low_pass_fir ;
;                |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                                                                                 ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                                                                                                ; altsyncram                              ; work         ;
;                   |altsyncram_2jn3:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated                                                                                 ; altsyncram_2jn3                         ; work         ;
;                |dspba_delay:d_xIn_0_13|                                                                                                 ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                                                                                                ; dspba_delay                             ; low_pass_fir ;
;                |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                                                                                                            ; lpm_mult                                ; work         ;
;                   |mult_fcu:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_fcu:auto_generated                                                                                    ; mult_fcu                                ; work         ;
;             |auk_dspip_avalon_streaming_source_hpfir:source|                                                                            ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                    ; auk_dspip_avalon_streaming_source_hpfir ; low_pass_fir ;
;    |LOW_PASS_FIR:proc_chain[5].fir_inst|                                                                                                ; 141 (0)             ; 121 (0)                   ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst                                                                                                                                                                                                                                                                                                        ; LOW_PASS_FIR                            ; LOW_PASS_FIR ;
;       |LOW_PASS_FIR_0002:low_pass_fir_inst|                                                                                             ; 141 (0)             ; 121 (0)                   ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst                                                                                                                                                                                                                                                                    ; LOW_PASS_FIR_0002                       ; low_pass_fir ;
;          |LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|                                                                             ; 141 (0)             ; 121 (0)                   ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst                                                                                                                                                                                                                   ; LOW_PASS_FIR_0002_ast                   ; low_pass_fir ;
;             |LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|                                                               ; 141 (141)           ; 105 (81)                  ; 512         ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                       ; LOW_PASS_FIR_0002_rtl_core              ; low_pass_fir ;
;                |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                                                                                 ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                                                                                                ; altsyncram                              ; work         ;
;                   |altsyncram_2jn3:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated                                                                                 ; altsyncram_2jn3                         ; work         ;
;                |dspba_delay:d_xIn_0_13|                                                                                                 ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                                                                                                ; dspba_delay                             ; low_pass_fir ;
;                |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                                                                                                            ; lpm_mult                                ; work         ;
;                   |mult_fcu:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_fcu:auto_generated                                                                                    ; mult_fcu                                ; work         ;
;             |auk_dspip_avalon_streaming_source_hpfir:source|                                                                            ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                    ; auk_dspip_avalon_streaming_source_hpfir ; low_pass_fir ;
;    |lpm_mult:Mult0|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;       |mult_36t:auto_generated|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|lpm_mult:Mult0|mult_36t:auto_generated                                                                                                                                                                                                                                                                                                     ; mult_36t                                ; work         ;
;    |lpm_mult:Mult1|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;       |mult_36t:auto_generated|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|lpm_mult:Mult1|mult_36t:auto_generated                                                                                                                                                                                                                                                                                                     ; mult_36t                                ; work         ;
;    |lpm_mult:Mult2|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;       |mult_36t:auto_generated|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|lpm_mult:Mult2|mult_36t:auto_generated                                                                                                                                                                                                                                                                                                     ; mult_36t                                ; work         ;
;    |lpm_mult:Mult3|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|lpm_mult:Mult3                                                                                                                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;       |mult_36t:auto_generated|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|lpm_mult:Mult3|mult_36t:auto_generated                                                                                                                                                                                                                                                                                                     ; mult_36t                                ; work         ;
;    |lpm_mult:Mult4|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|lpm_mult:Mult4                                                                                                                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;       |mult_36t:auto_generated|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BeamForming|lpm_mult:Mult4|mult_36t:auto_generated                                                                                                                                                                                                                                                                                                     ; mult_36t                                ; work         ;
;    |pll_3M2Hz:pll_inst|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|pll_3M2Hz:pll_inst                                                                                                                                                                                                                                                                                                                         ; pll_3M2Hz                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|pll_3M2Hz:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                 ; altpll                                  ; work         ;
;          |pll_3M2Hz_altpll:auto_generated|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|pll_3M2Hz:pll_inst|altpll:altpll_component|pll_3M2Hz_altpll:auto_generated                                                                                                                                                                                                                                                                 ; pll_3M2Hz_altpll                        ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 122 (0)             ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; pzdyqx                                  ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 122 (12)            ; 72 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                             ; work         ;
;          |FLAU0828:TXTL3573|                                                                                                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FLAU0828:TXTL3573                                                                                                                                                                                                                                                                               ; FLAU0828                                ; work         ;
;          |YMSB9588:MMMV8756|                                                                                                            ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756                                                                                                                                                                                                                                                                               ; YMSB9588                                ; work         ;
;          |YPHP7743:\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1|                                                                ; 54 (23)             ; 28 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1                                                                                                                                                                                                                                   ; YPHP7743                                ; work         ;
;             |ZNZS8187:LSFF6823|                                                                                                         ; 31 (31)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1|ZNZS8187:LSFF6823                                                                                                                                                                                                                 ; ZNZS8187                                ; work         ;
;          |ZNZS8187:WGSH7730|                                                                                                            ; 22 (22)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|ZNZS8187:WGSH7730                                                                                                                                                                                                                                                                               ; ZNZS8187                                ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 116 (1)             ; 76 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                 ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 115 (0)             ; 76 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input             ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 115 (0)             ; 76 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                             ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 115 (1)             ; 76 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                 ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 114 (0)             ; 71 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric       ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 114 (77)            ; 71 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                            ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                              ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BeamForming|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                          ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|altsyncram_17h1:FIFOram|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 4            ; 22           ; 4            ; 22           ; 88   ; None ;
; CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 8            ; 4            ; 8            ; 4            ; 32   ; None ;
; CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 32           ; 9            ; 32           ; 9            ; 288  ; None ;
; CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|altsyncram_17h1:FIFOram|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 4            ; 22           ; 4            ; 22           ; 88   ; None ;
; CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 8            ; 4            ; 8            ; 4            ; 32   ; None ;
; CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 32           ; 9            ; 32           ; 9            ; 288  ; None ;
; CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|altsyncram_17h1:FIFOram|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 4            ; 22           ; 4            ; 22           ; 88   ; None ;
; CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 8            ; 4            ; 8            ; 4            ; 32   ; None ;
; CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 32           ; 9            ; 32           ; 9            ; 288  ; None ;
; CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|altsyncram_17h1:FIFOram|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 4            ; 22           ; 4            ; 22           ; 88   ; None ;
; CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 8            ; 4            ; 8            ; 4            ; 32   ; None ;
; CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 32           ; 9            ; 32           ; 9            ; 288  ; None ;
; CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|altsyncram_17h1:FIFOram|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 4            ; 22           ; 4            ; 22           ; 88   ; None ;
; CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 8            ; 4            ; 8            ; 4            ; 32   ; None ;
; CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 32           ; 9            ; 32           ; 9            ; 288  ; None ;
; CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|altsyncram_17h1:FIFOram|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 4            ; 22           ; 4            ; 22           ; 88   ; None ;
; CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 8            ; 4            ; 8            ; 4            ; 32   ; None ;
; CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 32           ; 9            ; 32           ; 9            ; 288  ; None ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 11          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 22          ;
; Signed Embedded Multipliers           ; 11          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name           ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File ;
+--------+------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap             ; N/A     ; N/A          ; Licensed      ; |BeamForming|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap             ; N/A     ; N/A          ; Licensed      ; |BeamForming|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap             ; N/A     ; N/A          ; Licensed      ; |BeamForming|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap             ; N/A     ; N/A          ; Licensed      ; |BeamForming|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap             ; N/A     ; N/A          ; Licensed      ; |BeamForming|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; altera_CORDIC          ; 23.1    ; N/A          ; N/A           ; |BeamForming|cordic_cos:cordic_inst                                                                                                                                                                                                                                              ; cordic_cos.qsys ;
; Altera ; ALTPLL                 ; 23.1    ; N/A          ; N/A           ; |BeamForming|pll_3M2Hz:pll_inst                                                                                                                                                                                                                                                  ; pll_3M2Hz.v     ;
; N/A    ; altera_cic_ii          ; 23.1    ; N/A          ; N/A           ; |BeamForming|CIC:proc_chain[0].cic_inst                                                                                                                                                                                                                                          ; CIC.qsys        ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                                                                  ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO                                                                                         ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one                                                                                                                                                                         ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst                                                                                                                                     ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff                                                                                                           ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff                                                                                                           ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff                                                                                                           ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff                                                                                                           ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator                                                                                                                                 ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst                                                                                                                                         ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst                                                                                                                                            ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample                                                                                                                             ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                              ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                              ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                                                                       ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0                                                                                                                                                ;                 ;
; Altera ; altera_fir_compiler_ii ; 23.1    ; N/A          ; N/A           ; |BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst                                                                                                                                                                                                                                 ; LOW_PASS_FIR.v  ;
; N/A    ; altera_cic_ii          ; 23.1    ; N/A          ; N/A           ; |BeamForming|CIC:proc_chain[1].cic_inst                                                                                                                                                                                                                                          ; CIC.qsys        ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                                                                  ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO                                                                                         ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one                                                                                                                                                                         ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst                                                                                                                                     ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff                                                                                                           ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff                                                                                                           ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff                                                                                                           ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff                                                                                                           ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator                                                                                                                                 ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst                                                                                                                                         ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst                                                                                                                                            ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample                                                                                                                             ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                              ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                              ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                                                                       ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0                                                                                                                                                ;                 ;
; Altera ; altera_fir_compiler_ii ; 23.1    ; N/A          ; N/A           ; |BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst                                                                                                                                                                                                                                 ; LOW_PASS_FIR.v  ;
; N/A    ; altera_cic_ii          ; 23.1    ; N/A          ; N/A           ; |BeamForming|CIC:proc_chain[2].cic_inst                                                                                                                                                                                                                                          ; CIC.qsys        ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                                                                  ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO                                                                                         ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one                                                                                                                                                                         ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst                                                                                                                                     ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff                                                                                                           ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff                                                                                                           ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff                                                                                                           ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff                                                                                                           ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator                                                                                                                                 ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst                                                                                                                                         ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst                                                                                                                                            ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample                                                                                                                             ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                              ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                              ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                                                                       ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0                                                                                                                                                ;                 ;
; Altera ; altera_fir_compiler_ii ; 23.1    ; N/A          ; N/A           ; |BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst                                                                                                                                                                                                                                 ; LOW_PASS_FIR.v  ;
; N/A    ; altera_cic_ii          ; 23.1    ; N/A          ; N/A           ; |BeamForming|CIC:proc_chain[3].cic_inst                                                                                                                                                                                                                                          ; CIC.qsys        ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                                                                  ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO                                                                                         ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one                                                                                                                                                                         ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst                                                                                                                                     ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff                                                                                                           ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff                                                                                                           ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff                                                                                                           ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff                                                                                                           ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator                                                                                                                                 ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst                                                                                                                                         ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst                                                                                                                                            ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample                                                                                                                             ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                              ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                              ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                                                                       ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0                                                                                                                                                ;                 ;
; Altera ; altera_fir_compiler_ii ; 23.1    ; N/A          ; N/A           ; |BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst                                                                                                                                                                                                                                 ; LOW_PASS_FIR.v  ;
; N/A    ; altera_cic_ii          ; 23.1    ; N/A          ; N/A           ; |BeamForming|CIC:proc_chain[4].cic_inst                                                                                                                                                                                                                                          ; CIC.qsys        ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                                                                  ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO                                                                                         ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one                                                                                                                                                                         ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst                                                                                                                                     ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff                                                                                                           ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff                                                                                                           ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff                                                                                                           ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff                                                                                                           ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator                                                                                                                                 ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst                                                                                                                                         ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst                                                                                                                                            ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample                                                                                                                             ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                              ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                              ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                                                                       ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0                                                                                                                                                ;                 ;
; Altera ; altera_fir_compiler_ii ; 23.1    ; N/A          ; N/A           ; |BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst                                                                                                                                                                                                                                 ; LOW_PASS_FIR.v  ;
; N/A    ; altera_cic_ii          ; 23.1    ; N/A          ; N/A           ; |BeamForming|CIC:proc_chain[5].cic_inst                                                                                                                                                                                                                                          ; CIC.qsys        ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                                                                  ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO                                                                                         ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one                                                                                                                                                                         ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst                                                                                                                                     ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff                                                                                                           ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff                                                                                                           ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff                                                                                                           ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff                                                                                                           ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator                                                                                                                                 ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration                                                                                                                          ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst                                                                                                                                         ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst                                                                                                                                            ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample                                                                                                                             ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                              ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                              ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                                                                       ;                 ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0                                                                                                                                                ;                 ;
; Altera ; altera_fir_compiler_ii ; 23.1    ; N/A          ; N/A           ; |BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst                                                                                                                                                                                                                                 ; LOW_PASS_FIR.v  ;
+--------+------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  Minimal Bits
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; sink_state.state_bit_2 ; sink_state.state_bit_1 ; sink_state.state_bit_0                                                                                                                ;
+-------------------+------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; sink_state.start  ; 0                      ; 0                      ; 0                                                                                                                                     ;
; sink_state.stall  ; 0                      ; 1                      ; 0                                                                                                                                     ;
; sink_state.run1   ; 0                      ; 0                      ; 1                                                                                                                                     ;
; sink_state.st_err ; 0                      ; 1                      ; 1                                                                                                                                     ;
; sink_state.end1   ; 1                      ; 0                      ; 0                                                                                                                                     ;
+-------------------+------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  Minimal Bits
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; sink_state.state_bit_2 ; sink_state.state_bit_1 ; sink_state.state_bit_0                                                                                                                ;
+-------------------+------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; sink_state.start  ; 0                      ; 0                      ; 0                                                                                                                                     ;
; sink_state.stall  ; 0                      ; 1                      ; 0                                                                                                                                     ;
; sink_state.run1   ; 0                      ; 0                      ; 1                                                                                                                                     ;
; sink_state.st_err ; 0                      ; 1                      ; 1                                                                                                                                     ;
; sink_state.end1   ; 1                      ; 0                      ; 0                                                                                                                                     ;
+-------------------+------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  Minimal Bits
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; sink_state.state_bit_2 ; sink_state.state_bit_1 ; sink_state.state_bit_0                                                                                                                ;
+-------------------+------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; sink_state.start  ; 0                      ; 0                      ; 0                                                                                                                                     ;
; sink_state.stall  ; 0                      ; 1                      ; 0                                                                                                                                     ;
; sink_state.run1   ; 0                      ; 0                      ; 1                                                                                                                                     ;
; sink_state.st_err ; 0                      ; 1                      ; 1                                                                                                                                     ;
; sink_state.end1   ; 1                      ; 0                      ; 0                                                                                                                                     ;
+-------------------+------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  Minimal Bits
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; sink_state.state_bit_2 ; sink_state.state_bit_1 ; sink_state.state_bit_0                                                                                                                ;
+-------------------+------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; sink_state.start  ; 0                      ; 0                      ; 0                                                                                                                                     ;
; sink_state.stall  ; 0                      ; 1                      ; 0                                                                                                                                     ;
; sink_state.run1   ; 0                      ; 0                      ; 1                                                                                                                                     ;
; sink_state.st_err ; 0                      ; 1                      ; 1                                                                                                                                     ;
; sink_state.end1   ; 1                      ; 0                      ; 0                                                                                                                                     ;
+-------------------+------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  Minimal Bits
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; sink_state.state_bit_2 ; sink_state.state_bit_1 ; sink_state.state_bit_0                                                                                                                ;
+-------------------+------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; sink_state.start  ; 0                      ; 0                      ; 0                                                                                                                                     ;
; sink_state.stall  ; 0                      ; 1                      ; 0                                                                                                                                     ;
; sink_state.run1   ; 0                      ; 0                      ; 1                                                                                                                                     ;
; sink_state.st_err ; 0                      ; 1                      ; 1                                                                                                                                     ;
; sink_state.end1   ; 1                      ; 0                      ; 0                                                                                                                                     ;
+-------------------+------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  Minimal Bits
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; sink_state.state_bit_2 ; sink_state.state_bit_1 ; sink_state.state_bit_0                                                                                                                ;
+-------------------+------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; sink_state.start  ; 0                      ; 0                      ; 0                                                                                                                                     ;
; sink_state.stall  ; 0                      ; 1                      ; 0                                                                                                                                     ;
; sink_state.run1   ; 0                      ; 0                      ; 1                                                                                                                                     ;
; sink_state.st_err ; 0                      ; 1                      ; 1                                                                                                                                     ;
; sink_state.end1   ; 1                      ; 0                      ; 0                                                                                                                                     ;
+-------------------+------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[2]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[4]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[5]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[4]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[5]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_eq                       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[1]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[3]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[4]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[5]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[3]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[4]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[5]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_eq         ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[2]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[4]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[5]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[4]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[5]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[2]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[4]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[5]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[4]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[5]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[2]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[4]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[5]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[4]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[5]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[2]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[4]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[5]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[4]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[5]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[2]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[4]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[5]                     ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[4]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[5]              ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_eq                       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[1]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[3]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[4]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[5]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_eq                       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[1]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[3]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[4]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[5]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_eq                       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[1]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[3]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[4]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[5]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_eq                       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[1]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[3]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[4]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[5]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_eq                       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[1]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[3]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[4]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[5]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[3]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[4]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[5]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[3]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[4]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[5]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[3]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[4]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[5]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[3]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[4]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[5]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[3]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[4]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[5]       ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_eq         ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_eq         ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_eq         ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_eq         ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0] ; yes                                                              ; yes                                        ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_eq         ; yes                                                              ; yes                                        ;
; Total number of protected registers is 198                                                                                                                                                                                  ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|source_valid_s                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                       ;
; CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|source_valid_s                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                       ;
; CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|source_valid_s                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                       ;
; CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|source_valid_s                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                       ;
; CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|source_valid_s                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                       ;
; CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|source_valid_s                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                       ;
; beamformed_pcm[14,15]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                                              ; Merged with LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7]                      ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                                              ; Merged with LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7]                      ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                                              ; Merged with LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7]                      ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                                              ; Merged with LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7]                      ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                                              ; Merged with LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7]                      ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                                              ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7]                      ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_q[0]                                              ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7]                      ;
; est_angle[4,6,8]                                                                                                                                                                                                                                      ; Merged with est_angle[2]                                                                                                                                                                                                                                          ;
; est_angle[5,7,9]                                                                                                                                                                                                                                      ; Merged with est_angle[3]                                                                                                                                                                                                                                          ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7]                      ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7]                      ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7]                      ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7]                      ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7]                      ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]         ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]         ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]         ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]         ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]         ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]         ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]         ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]         ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]         ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]         ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                      ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                      ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                      ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                      ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                      ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                      ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                      ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                      ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                      ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                      ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                      ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                      ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                      ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                      ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                      ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                      ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                      ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                      ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                      ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                      ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                      ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                      ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                      ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                      ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                      ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                      ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                      ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                      ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                      ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                      ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6]                      ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6]                      ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6]                      ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6]                      ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6]                      ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6]                      ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14|delay_signals[0][0]         ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14|delay_signals[0][0]         ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14|delay_signals[0][0]         ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14|delay_signals[0][0]         ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14|delay_signals[0][0]         ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14|delay_signals[0][0]         ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14|delay_signals[0][0]         ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14|delay_signals[0][0]         ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14|delay_signals[0][0]         ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14|delay_signals[0][0]         ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14|delay_signals[1][0]         ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14|delay_signals[1][0]         ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14|delay_signals[1][0]         ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14|delay_signals[1][0]         ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14|delay_signals[1][0]         ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14|delay_signals[1][0]         ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14|delay_signals[1][0]         ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14|delay_signals[1][0]         ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14|delay_signals[1][0]         ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14|delay_signals[1][0]         ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0] ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0] ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0] ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0] ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0] ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0] ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0] ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0] ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0] ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[0][0] ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0] ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0] ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0] ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0] ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0] ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0] ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0] ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0] ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0] ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[1][0] ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0] ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0] ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0] ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0] ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0] ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0] ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0] ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0] ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0] ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0] ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                               ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                               ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                               ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                               ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                               ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                               ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                               ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                               ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                               ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                               ;
; CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[1..9,11..31]                                                                                                                                        ; Merged with CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[10]                                                                                                                                                 ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                           ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                           ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                           ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                           ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                           ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                           ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                           ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                           ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                           ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                           ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                         ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                         ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                         ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                         ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                         ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                         ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                         ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                         ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                         ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                         ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                           ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                           ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                           ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                           ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                           ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                           ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                           ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                           ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                           ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                           ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6]                 ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6]                 ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6]                 ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6]                 ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6]                 ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5]                 ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5]                 ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5]                 ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5]                 ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5]                 ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                 ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                 ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                 ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                 ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                 ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                 ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                 ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                 ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                 ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                 ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                 ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                 ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                 ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                 ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                 ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                 ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                 ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                 ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                 ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                 ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                 ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                 ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                 ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                 ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                 ; Merged with LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                 ;
; CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[1..9,11..31]                                                                                                                                 ; Merged with CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[10]                                                                                                                                          ;
; CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[1..9,11..31]                                                                                                                                        ; Merged with CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[10]                                                                                                                                                 ;
; CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[1..9,11..31]                                                                                                                                 ; Merged with CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[10]                                                                                                                                          ;
; CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[1..9,11..31]                                                                                                                                        ; Merged with CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[10]                                                                                                                                                 ;
; CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[1..9,11..31]                                                                                                                                 ; Merged with CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[10]                                                                                                                                          ;
; CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[1..9,11..31]                                                                                                                                        ; Merged with CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[10]                                                                                                                                                 ;
; CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[1..9,11..31]                                                                                                                                 ; Merged with CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[10]                                                                                                                                          ;
; CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[1..9,11..31]                                                                                                                                        ; Merged with CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[10]                                                                                                                                                 ;
; CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[1..9,11..31]                                                                                                                                 ; Merged with CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[10]                                                                                                                                          ;
; CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[1..9,11..31]                                                                                                                                        ; Merged with CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[10]                                                                                                                                                 ;
; CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[1..9,11..31]                                                                                                                                 ; Merged with CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[10]                                                                                                                                          ;
; CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[10]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[10]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst|count[0]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|dffe_af                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[10]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[10]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst|count[0]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|dffe_af                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[10]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[10]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst|count[0]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|dffe_af                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[10]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[10]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst|count[0]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|dffe_af                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[10]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[10]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst|count[0]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|dffe_af                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[10]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[10]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst|count[0]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|dffe_af                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_1                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_2                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_0                                                            ; Lost fanout                                                                                                                                                                                                                                                       ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_1                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_2                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_0                                                            ; Lost fanout                                                                                                                                                                                                                                                       ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_1                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_2                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_0                                                            ; Lost fanout                                                                                                                                                                                                                                                       ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_1                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_2                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_0                                                            ; Lost fanout                                                                                                                                                                                                                                                       ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_1                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_2                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_0                                                            ; Lost fanout                                                                                                                                                                                                                                                       ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_1                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_2                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_0                                                            ; Lost fanout                                                                                                                                                                                                                                                       ;
; CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[1]                                                                                                                     ; Merged with CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[1]                                                                       ;
; CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[0]                                                                                                                     ; Merged with CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[0]                                                                       ;
; CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[2]                                                                                                                     ; Merged with CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[2]                                                                       ;
; CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[3]                                                                                                                     ; Merged with CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[3]                                                                       ;
; CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[4]                                                                                                                     ; Merged with CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[4]                                                                       ;
; CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[5]                                                                                                                     ; Merged with CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[5]                                                                       ;
; CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[1]                                                                                                                     ; Merged with CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[1]                                                                       ;
; CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[0]                                                                                                                     ; Merged with CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[0]                                                                       ;
; CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[2]                                                                                                                     ; Merged with CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[2]                                                                       ;
; CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[3]                                                                                                                     ; Merged with CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[3]                                                                       ;
; CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[4]                                                                                                                     ; Merged with CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[4]                                                                       ;
; CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[5]                                                                                                                     ; Merged with CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[5]                                                                       ;
; CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[1]                                                                                                                     ; Merged with CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[1]                                                                       ;
; CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[0]                                                                                                                     ; Merged with CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[0]                                                                       ;
; CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[2]                                                                                                                     ; Merged with CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[2]                                                                       ;
; CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[3]                                                                                                                     ; Merged with CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[3]                                                                       ;
; CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[4]                                                                                                                     ; Merged with CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[4]                                                                       ;
; CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[5]                                                                                                                     ; Merged with CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[5]                                                                       ;
; CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[1]                                                                                                                     ; Merged with CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[1]                                                                       ;
; CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[0]                                                                                                                     ; Merged with CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[0]                                                                       ;
; CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[2]                                                                                                                     ; Merged with CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[2]                                                                       ;
; CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[3]                                                                                                                     ; Merged with CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[3]                                                                       ;
; CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[4]                                                                                                                     ; Merged with CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[4]                                                                       ;
; CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[5]                                                                                                                     ; Merged with CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[5]                                                                       ;
; CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[1]                                                                                                                     ; Merged with CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[1]                                                                       ;
; CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[0]                                                                                                                     ; Merged with CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[0]                                                                       ;
; CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[2]                                                                                                                     ; Merged with CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[2]                                                                       ;
; CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[3]                                                                                                                     ; Merged with CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[3]                                                                       ;
; CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[4]                                                                                                                     ; Merged with CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[4]                                                                       ;
; CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[5]                                                                                                                     ; Merged with CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[5]                                                                       ;
; CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[1]                                                                                                                     ; Merged with CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[1]                                                                       ;
; CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[0]                                                                                                                     ; Merged with CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[0]                                                                       ;
; CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[2]                                                                                                                     ; Merged with CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[2]                                                                       ;
; CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[3]                                                                                                                     ; Merged with CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[3]                                                                       ;
; CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[4]                                                                                                                     ; Merged with CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[4]                                                                       ;
; CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[5]                                                                                                                     ; Merged with CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[5]                                                                       ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[24,25]                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[24,25]                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[24,25]                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[24,25]                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[24,25]                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_accum_o[24,25]                                         ; Lost fanout                                                                                                                                                                                                                                                       ;
; DOA_Display:display_inst|display_value[15]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                            ;
; Total Number of Removed Registers = 623                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                              ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_1 ; Stuck at GND              ; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_0 ;
;                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                            ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_1 ; Stuck at GND              ; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_0 ;
;                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                            ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_1 ; Stuck at GND              ; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_0 ;
;                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                            ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_1 ; Stuck at GND              ; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_0 ;
;                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                            ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_1 ; Stuck at GND              ; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_0 ;
;                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                            ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_1 ; Stuck at GND              ; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.state_bit_0 ;
;                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3314  ;
; Number of registers using Synchronous Clear  ; 665   ;
; Number of registers using Synchronous Load   ; 362   ;
; Number of registers using Asynchronous Clear ; 1860  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2591  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                                                                                                ; 3       ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                                                                                                ; 3       ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                  ; 2       ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                  ; 2       ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                  ; 2       ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                  ; 2       ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                  ; 2       ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                  ; 2       ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                                                                                     ; 2       ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                                                                                     ; 2       ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                                                                                     ; 2       ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                                                                                     ; 2       ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                                                                                     ; 2       ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                                                                                     ; 2       ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[4]                                                                                                                         ; 1       ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[7]                                                                                                                         ; 1       ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                  ; 3       ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0]                                                                                                    ; 1       ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2]                                                                                                    ; 1       ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5]                                                                                                    ; 1       ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[4]                                                                                                                         ; 1       ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[7]                                                                                                                         ; 1       ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[4]                                                                                                                         ; 1       ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[7]                                                                                                                         ; 1       ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[4]                                                                                                                         ; 1       ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[7]                                                                                                                         ; 1       ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[4]                                                                                                                         ; 1       ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[7]                                                                                                                         ; 1       ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[4]                                                                                                                         ; 1       ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[7]                                                                                                                         ; 1       ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                           ; 9       ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                  ; 3       ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                  ; 3       ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                  ; 3       ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                  ; 3       ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                  ; 3       ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                     ; 1       ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                     ; 2       ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0]                                                                                                    ; 1       ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2]                                                                                                    ; 1       ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5]                                                                                                    ; 1       ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0]                                                                                                    ; 1       ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2]                                                                                                    ; 1       ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5]                                                                                                    ; 1       ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0]                                                                                                    ; 1       ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2]                                                                                                    ; 1       ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5]                                                                                                    ; 1       ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0]                                                                                                    ; 1       ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2]                                                                                                    ; 1       ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5]                                                                                                    ; 1       ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0]                                                                                                    ; 1       ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2]                                                                                                    ; 1       ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5]                                                                                                    ; 1       ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                           ; 9       ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                           ; 10      ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                           ; 9       ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                           ; 10      ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                           ; 10      ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                     ; 1       ;
; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                     ; 2       ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                     ; 1       ;
; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                     ; 2       ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                     ; 1       ;
; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                     ; 2       ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                     ; 1       ;
; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                     ; 2       ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                     ; 1       ;
; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                     ; 2       ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5]                                                                                           ; 2       ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                                                                                           ; 1       ;
; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                                                                                           ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 73                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |BeamForming|DOA_Display:display_inst|display_value[15]                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|fifo_rdreq                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|fifo_rdreq                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|fifo_rdreq                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|fifo_rdreq                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|ena_diff_s[1]                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|ena_diff_s[1]                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |BeamForming|DOA_Display:display_inst|digit_sel[1]                                                                                                                                                      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |BeamForming|DOA_Display:display_inst|refresh_counter[4]                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[17]                         ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[12]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[5]                          ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[14]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[15]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[14]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[21]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[20]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[16]                         ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[18]                         ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[3]                          ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[3]                          ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[18]                         ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[16]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[3]                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[10]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[11]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[12]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[11]                         ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[11]                         ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[11]                         ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[11]                         ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[12]                         ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[17]                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout_valid                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout_valid                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout_valid                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout_valid                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout_valid                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout_valid                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[1]            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[0] ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[0]                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[2]            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[2]            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[1]            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[4]            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[1]            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[4]                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[4]                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[0]                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[0]                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[3]                                                          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |BeamForming|max_corr[5]                                                                                                                                                                                ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |BeamForming|est_angle[1]                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |BeamForming|DOA_Display:display_inst|Mux0                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |BeamForming|DOA_Display:display_inst|Mux2                                                                                                                                                              ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |BeamForming|Mux11                                                                                                                                                                                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |BeamForming|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[2]                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                 ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[5]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[4]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[5]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[4]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[5]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[4]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[5]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[4]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[3]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[2]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[1]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[0]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_eq                                                                                                                                  ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                 ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[5]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[4]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[5]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[4]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[5]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[4]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[5]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[4]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[3]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[2]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[1]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[0]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_eq                                                                                                                                  ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                 ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[5]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[4]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[5]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[4]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[5]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[4]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[5]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[4]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[3]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[2]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[1]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[0]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_eq                                                                                                                                  ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                 ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[5]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[4]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[5]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[4]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[5]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[4]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[5]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[4]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[3]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[2]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[1]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[0]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_eq                                                                                                                                  ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                 ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[5]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[4]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[5]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[4]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[5]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[4]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[5]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[4]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[3]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[2]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[1]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[0]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_eq                                                                                                                                  ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                                              ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                 ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                 ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[5]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[4]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[5]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[4]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[5]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[4]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[5]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[4]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[3]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[2]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[1]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[0]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_eq                                                                                                                                  ;
+-----------------------------------------+--------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0 ;
+-----------------------------------------+--------+------+------------------+
; Assignment                              ; Value  ; From ; To               ;
+-----------------------------------------+--------+------+------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                ;
+-----------------------------------------+--------+------+------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |BeamForming ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; MICS           ; 6     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_3M2Hz:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------------+
; Parameter Name                ; Value                       ; Type                      ;
+-------------------------------+-----------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                   ;
; PLL_TYPE                      ; AUTO                        ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_3M2Hz ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                   ;
; LOCK_HIGH                     ; 1                           ; Untyped                   ;
; LOCK_LOW                      ; 1                           ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                   ;
; SKIP_VCO                      ; OFF                         ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                   ;
; BANDWIDTH                     ; 0                           ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                   ;
; DOWN_SPREAD                   ; 0                           ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 8                           ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 125                         ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                   ;
; DPA_DIVIDER                   ; 0                           ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                   ;
; VCO_MIN                       ; 0                           ; Untyped                   ;
; VCO_MAX                       ; 0                           ; Untyped                   ;
; VCO_CENTER                    ; 0                           ; Untyped                   ;
; PFD_MIN                       ; 0                           ; Untyped                   ;
; PFD_MAX                       ; 0                           ; Untyped                   ;
; M_INITIAL                     ; 0                           ; Untyped                   ;
; M                             ; 0                           ; Untyped                   ;
; N                             ; 1                           ; Untyped                   ;
; M2                            ; 1                           ; Untyped                   ;
; N2                            ; 1                           ; Untyped                   ;
; SS                            ; 1                           ; Untyped                   ;
; C0_HIGH                       ; 0                           ; Untyped                   ;
; C1_HIGH                       ; 0                           ; Untyped                   ;
; C2_HIGH                       ; 0                           ; Untyped                   ;
; C3_HIGH                       ; 0                           ; Untyped                   ;
; C4_HIGH                       ; 0                           ; Untyped                   ;
; C5_HIGH                       ; 0                           ; Untyped                   ;
; C6_HIGH                       ; 0                           ; Untyped                   ;
; C7_HIGH                       ; 0                           ; Untyped                   ;
; C8_HIGH                       ; 0                           ; Untyped                   ;
; C9_HIGH                       ; 0                           ; Untyped                   ;
; C0_LOW                        ; 0                           ; Untyped                   ;
; C1_LOW                        ; 0                           ; Untyped                   ;
; C2_LOW                        ; 0                           ; Untyped                   ;
; C3_LOW                        ; 0                           ; Untyped                   ;
; C4_LOW                        ; 0                           ; Untyped                   ;
; C5_LOW                        ; 0                           ; Untyped                   ;
; C6_LOW                        ; 0                           ; Untyped                   ;
; C7_LOW                        ; 0                           ; Untyped                   ;
; C8_LOW                        ; 0                           ; Untyped                   ;
; C9_LOW                        ; 0                           ; Untyped                   ;
; C0_INITIAL                    ; 0                           ; Untyped                   ;
; C1_INITIAL                    ; 0                           ; Untyped                   ;
; C2_INITIAL                    ; 0                           ; Untyped                   ;
; C3_INITIAL                    ; 0                           ; Untyped                   ;
; C4_INITIAL                    ; 0                           ; Untyped                   ;
; C5_INITIAL                    ; 0                           ; Untyped                   ;
; C6_INITIAL                    ; 0                           ; Untyped                   ;
; C7_INITIAL                    ; 0                           ; Untyped                   ;
; C8_INITIAL                    ; 0                           ; Untyped                   ;
; C9_INITIAL                    ; 0                           ; Untyped                   ;
; C0_MODE                       ; BYPASS                      ; Untyped                   ;
; C1_MODE                       ; BYPASS                      ; Untyped                   ;
; C2_MODE                       ; BYPASS                      ; Untyped                   ;
; C3_MODE                       ; BYPASS                      ; Untyped                   ;
; C4_MODE                       ; BYPASS                      ; Untyped                   ;
; C5_MODE                       ; BYPASS                      ; Untyped                   ;
; C6_MODE                       ; BYPASS                      ; Untyped                   ;
; C7_MODE                       ; BYPASS                      ; Untyped                   ;
; C8_MODE                       ; BYPASS                      ; Untyped                   ;
; C9_MODE                       ; BYPASS                      ; Untyped                   ;
; C0_PH                         ; 0                           ; Untyped                   ;
; C1_PH                         ; 0                           ; Untyped                   ;
; C2_PH                         ; 0                           ; Untyped                   ;
; C3_PH                         ; 0                           ; Untyped                   ;
; C4_PH                         ; 0                           ; Untyped                   ;
; C5_PH                         ; 0                           ; Untyped                   ;
; C6_PH                         ; 0                           ; Untyped                   ;
; C7_PH                         ; 0                           ; Untyped                   ;
; C8_PH                         ; 0                           ; Untyped                   ;
; C9_PH                         ; 0                           ; Untyped                   ;
; L0_HIGH                       ; 1                           ; Untyped                   ;
; L1_HIGH                       ; 1                           ; Untyped                   ;
; G0_HIGH                       ; 1                           ; Untyped                   ;
; G1_HIGH                       ; 1                           ; Untyped                   ;
; G2_HIGH                       ; 1                           ; Untyped                   ;
; G3_HIGH                       ; 1                           ; Untyped                   ;
; E0_HIGH                       ; 1                           ; Untyped                   ;
; E1_HIGH                       ; 1                           ; Untyped                   ;
; E2_HIGH                       ; 1                           ; Untyped                   ;
; E3_HIGH                       ; 1                           ; Untyped                   ;
; L0_LOW                        ; 1                           ; Untyped                   ;
; L1_LOW                        ; 1                           ; Untyped                   ;
; G0_LOW                        ; 1                           ; Untyped                   ;
; G1_LOW                        ; 1                           ; Untyped                   ;
; G2_LOW                        ; 1                           ; Untyped                   ;
; G3_LOW                        ; 1                           ; Untyped                   ;
; E0_LOW                        ; 1                           ; Untyped                   ;
; E1_LOW                        ; 1                           ; Untyped                   ;
; E2_LOW                        ; 1                           ; Untyped                   ;
; E3_LOW                        ; 1                           ; Untyped                   ;
; L0_INITIAL                    ; 1                           ; Untyped                   ;
; L1_INITIAL                    ; 1                           ; Untyped                   ;
; G0_INITIAL                    ; 1                           ; Untyped                   ;
; G1_INITIAL                    ; 1                           ; Untyped                   ;
; G2_INITIAL                    ; 1                           ; Untyped                   ;
; G3_INITIAL                    ; 1                           ; Untyped                   ;
; E0_INITIAL                    ; 1                           ; Untyped                   ;
; E1_INITIAL                    ; 1                           ; Untyped                   ;
; E2_INITIAL                    ; 1                           ; Untyped                   ;
; E3_INITIAL                    ; 1                           ; Untyped                   ;
; L0_MODE                       ; BYPASS                      ; Untyped                   ;
; L1_MODE                       ; BYPASS                      ; Untyped                   ;
; G0_MODE                       ; BYPASS                      ; Untyped                   ;
; G1_MODE                       ; BYPASS                      ; Untyped                   ;
; G2_MODE                       ; BYPASS                      ; Untyped                   ;
; G3_MODE                       ; BYPASS                      ; Untyped                   ;
; E0_MODE                       ; BYPASS                      ; Untyped                   ;
; E1_MODE                       ; BYPASS                      ; Untyped                   ;
; E2_MODE                       ; BYPASS                      ; Untyped                   ;
; E3_MODE                       ; BYPASS                      ; Untyped                   ;
; L0_PH                         ; 0                           ; Untyped                   ;
; L1_PH                         ; 0                           ; Untyped                   ;
; G0_PH                         ; 0                           ; Untyped                   ;
; G1_PH                         ; 0                           ; Untyped                   ;
; G2_PH                         ; 0                           ; Untyped                   ;
; G3_PH                         ; 0                           ; Untyped                   ;
; E0_PH                         ; 0                           ; Untyped                   ;
; E1_PH                         ; 0                           ; Untyped                   ;
; E2_PH                         ; 0                           ; Untyped                   ;
; E3_PH                         ; 0                           ; Untyped                   ;
; M_PH                          ; 0                           ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; CLK0_COUNTER                  ; G0                          ; Untyped                   ;
; CLK1_COUNTER                  ; G0                          ; Untyped                   ;
; CLK2_COUNTER                  ; G0                          ; Untyped                   ;
; CLK3_COUNTER                  ; G0                          ; Untyped                   ;
; CLK4_COUNTER                  ; G0                          ; Untyped                   ;
; CLK5_COUNTER                  ; G0                          ; Untyped                   ;
; CLK6_COUNTER                  ; E0                          ; Untyped                   ;
; CLK7_COUNTER                  ; E1                          ; Untyped                   ;
; CLK8_COUNTER                  ; E2                          ; Untyped                   ;
; CLK9_COUNTER                  ; E3                          ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                   ;
; M_TIME_DELAY                  ; 0                           ; Untyped                   ;
; N_TIME_DELAY                  ; 0                           ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                   ;
; VCO_POST_SCALE                ; 0                           ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                   ;
; CBXI_PARAMETER                ; pll_3M2Hz_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0 ;
+-------------------+--------------+------------------------------------------------------------+
; Parameter Name    ; Value        ; Type                                                       ;
+-------------------+--------------+------------------------------------------------------------+
; DEVICE_FAMILY     ; Cyclone IV E ; String                                                     ;
; FILTER_TYPE       ; decimator    ; String                                                     ;
; STAGES            ; 4            ; Signed Integer                                             ;
; D_DELAY           ; 1            ; Signed Integer                                             ;
; VRC_EN            ; 0            ; Signed Integer                                             ;
; RCF_MAX           ; 32           ; Signed Integer                                             ;
; RCF_MIN           ; 32           ; Signed Integer                                             ;
; INTERFACES        ; 1            ; Signed Integer                                             ;
; CH_PER_INT        ; 1            ; Signed Integer                                             ;
; INT_USE_MEM       ; false        ; String                                                     ;
; INT_MEM           ; auto         ; String                                                     ;
; DIF_USE_MEM       ; false        ; String                                                     ;
; DIF_MEM           ; auto         ; String                                                     ;
; IN_WIDTH          ; 2            ; Signed Integer                                             ;
; OUT_WIDTH         ; 8            ; Signed Integer                                             ;
; ROUND_TYPE        ; TRUNCATE     ; String                                                     ;
; PIPELINING        ; 0            ; Signed Integer                                             ;
; C_STAGE_0_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_1_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_2_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_3_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_4_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_5_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_6_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_7_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_8_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_9_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_10_WIDTH  ; 22           ; Signed Integer                                             ;
; C_STAGE_11_WIDTH  ; 22           ; Signed Integer                                             ;
; MAX_C_STAGE_WIDTH ; 22           ; Signed Integer                                             ;
; I_STAGE_0_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_1_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_2_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_3_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_4_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_5_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_6_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_7_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_8_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_9_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_10_WIDTH  ; 22           ; Signed Integer                                             ;
; I_STAGE_11_WIDTH  ; 22           ; Signed Integer                                             ;
; MAX_I_STAGE_WIDTH ; 22           ; Signed Integer                                             ;
+-------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst ;
+---------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value        ; Type                                                                                                                             ;
+---------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; INWIDTH             ; 8            ; Signed Integer                                                                                                                   ;
; OUT_WIDTH_UNTRIMMED ; 26           ; Signed Integer                                                                                                                   ;
; BANKINWIDTH         ; 0            ; Signed Integer                                                                                                                   ;
; REM_LSB_BIT_g       ; 0            ; Signed Integer                                                                                                                   ;
; REM_LSB_TYPE_g      ; trunc        ; String                                                                                                                           ;
; REM_MSB_BIT_g       ; 0            ; Signed Integer                                                                                                                   ;
; REM_MSB_TYPE_g      ; trunc        ; String                                                                                                                           ;
; PHYSCHANIN          ; 1            ; Signed Integer                                                                                                                   ;
; PHYSCHANOUT         ; 1            ; Signed Integer                                                                                                                   ;
; CHANSPERPHYIN       ; 1            ; Signed Integer                                                                                                                   ;
; CHANSPERPHYOUT      ; 1            ; Signed Integer                                                                                                                   ;
; OUTPUTFIFODEPTH     ; 4            ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 0            ; Signed Integer                                                                                                                   ;
; MODE_WIDTH          ; 0            ; Signed Integer                                                                                                                   ;
; ENABLE_BACKPRESSURE ; false        ; Enumerated                                                                                                                       ;
; LOG2_CHANSPERPHYOUT ; 1            ; Signed Integer                                                                                                                   ;
; NUMCHANS            ; 1            ; Signed Integer                                                                                                                   ;
; DEVICE_FAMILY       ; Cyclone IV E ; String                                                                                                                           ;
; COMPLEX_CONST       ; 1            ; Signed Integer                                                                                                                   ;
+---------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 8     ; Signed Integer                                                                                                                                                                         ;
; data_width      ; 8     ; Signed Integer                                                                                                                                                                         ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                                                         ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                 ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 26    ; Signed Integer                                                                                                                                                                       ;
; data_width            ; 26    ; Signed Integer                                                                                                                                                                       ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                                                       ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                                                       ;
; fifo_depth_g          ; 4     ; Signed Integer                                                                                                                                                                       ;
; have_counter_g        ; false ; Enumerated                                                                                                                                                                           ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                                                       ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                                                       ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                                                           ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                  ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                        ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                               ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                                                                                               ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_2jn3      ; Untyped                                                                                                                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                               ;
; LPM_WIDTHA                                     ; 12           ; Signed Integer                                                                                                                                                                                               ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                                                                                                               ;
; LPM_WIDTHP                                     ; 20           ; Signed Integer                                                                                                                                                                                               ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                                                                                      ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_fcu     ; Untyped                                                                                                                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 26    ; Signed Integer                                                                                                                                                                                                  ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                                                          ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0 ;
+-------------------+--------------+------------------------------------------------------------+
; Parameter Name    ; Value        ; Type                                                       ;
+-------------------+--------------+------------------------------------------------------------+
; DEVICE_FAMILY     ; Cyclone IV E ; String                                                     ;
; FILTER_TYPE       ; decimator    ; String                                                     ;
; STAGES            ; 4            ; Signed Integer                                             ;
; D_DELAY           ; 1            ; Signed Integer                                             ;
; VRC_EN            ; 0            ; Signed Integer                                             ;
; RCF_MAX           ; 32           ; Signed Integer                                             ;
; RCF_MIN           ; 32           ; Signed Integer                                             ;
; INTERFACES        ; 1            ; Signed Integer                                             ;
; CH_PER_INT        ; 1            ; Signed Integer                                             ;
; INT_USE_MEM       ; false        ; String                                                     ;
; INT_MEM           ; auto         ; String                                                     ;
; DIF_USE_MEM       ; false        ; String                                                     ;
; DIF_MEM           ; auto         ; String                                                     ;
; IN_WIDTH          ; 2            ; Signed Integer                                             ;
; OUT_WIDTH         ; 8            ; Signed Integer                                             ;
; ROUND_TYPE        ; TRUNCATE     ; String                                                     ;
; PIPELINING        ; 0            ; Signed Integer                                             ;
; C_STAGE_0_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_1_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_2_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_3_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_4_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_5_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_6_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_7_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_8_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_9_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_10_WIDTH  ; 22           ; Signed Integer                                             ;
; C_STAGE_11_WIDTH  ; 22           ; Signed Integer                                             ;
; MAX_C_STAGE_WIDTH ; 22           ; Signed Integer                                             ;
; I_STAGE_0_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_1_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_2_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_3_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_4_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_5_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_6_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_7_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_8_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_9_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_10_WIDTH  ; 22           ; Signed Integer                                             ;
; I_STAGE_11_WIDTH  ; 22           ; Signed Integer                                             ;
; MAX_I_STAGE_WIDTH ; 22           ; Signed Integer                                             ;
+-------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst ;
+---------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value        ; Type                                                                                                                             ;
+---------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; INWIDTH             ; 8            ; Signed Integer                                                                                                                   ;
; OUT_WIDTH_UNTRIMMED ; 26           ; Signed Integer                                                                                                                   ;
; BANKINWIDTH         ; 0            ; Signed Integer                                                                                                                   ;
; REM_LSB_BIT_g       ; 0            ; Signed Integer                                                                                                                   ;
; REM_LSB_TYPE_g      ; trunc        ; String                                                                                                                           ;
; REM_MSB_BIT_g       ; 0            ; Signed Integer                                                                                                                   ;
; REM_MSB_TYPE_g      ; trunc        ; String                                                                                                                           ;
; PHYSCHANIN          ; 1            ; Signed Integer                                                                                                                   ;
; PHYSCHANOUT         ; 1            ; Signed Integer                                                                                                                   ;
; CHANSPERPHYIN       ; 1            ; Signed Integer                                                                                                                   ;
; CHANSPERPHYOUT      ; 1            ; Signed Integer                                                                                                                   ;
; OUTPUTFIFODEPTH     ; 4            ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 0            ; Signed Integer                                                                                                                   ;
; MODE_WIDTH          ; 0            ; Signed Integer                                                                                                                   ;
; ENABLE_BACKPRESSURE ; false        ; Enumerated                                                                                                                       ;
; LOG2_CHANSPERPHYOUT ; 1            ; Signed Integer                                                                                                                   ;
; NUMCHANS            ; 1            ; Signed Integer                                                                                                                   ;
; DEVICE_FAMILY       ; Cyclone IV E ; String                                                                                                                           ;
; COMPLEX_CONST       ; 1            ; Signed Integer                                                                                                                   ;
+---------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 8     ; Signed Integer                                                                                                                                                                         ;
; data_width      ; 8     ; Signed Integer                                                                                                                                                                         ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                                                         ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                 ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 26    ; Signed Integer                                                                                                                                                                       ;
; data_width            ; 26    ; Signed Integer                                                                                                                                                                       ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                                                       ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                                                       ;
; fifo_depth_g          ; 4     ; Signed Integer                                                                                                                                                                       ;
; have_counter_g        ; false ; Enumerated                                                                                                                                                                           ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                                                       ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                                                       ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                                                           ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                  ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                        ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                               ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                                                                                               ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_2jn3      ; Untyped                                                                                                                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                               ;
; LPM_WIDTHA                                     ; 12           ; Signed Integer                                                                                                                                                                                               ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                                                                                                               ;
; LPM_WIDTHP                                     ; 20           ; Signed Integer                                                                                                                                                                                               ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                                                                                      ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_fcu     ; Untyped                                                                                                                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 26    ; Signed Integer                                                                                                                                                                                                  ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                                                          ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0 ;
+-------------------+--------------+------------------------------------------------------------+
; Parameter Name    ; Value        ; Type                                                       ;
+-------------------+--------------+------------------------------------------------------------+
; DEVICE_FAMILY     ; Cyclone IV E ; String                                                     ;
; FILTER_TYPE       ; decimator    ; String                                                     ;
; STAGES            ; 4            ; Signed Integer                                             ;
; D_DELAY           ; 1            ; Signed Integer                                             ;
; VRC_EN            ; 0            ; Signed Integer                                             ;
; RCF_MAX           ; 32           ; Signed Integer                                             ;
; RCF_MIN           ; 32           ; Signed Integer                                             ;
; INTERFACES        ; 1            ; Signed Integer                                             ;
; CH_PER_INT        ; 1            ; Signed Integer                                             ;
; INT_USE_MEM       ; false        ; String                                                     ;
; INT_MEM           ; auto         ; String                                                     ;
; DIF_USE_MEM       ; false        ; String                                                     ;
; DIF_MEM           ; auto         ; String                                                     ;
; IN_WIDTH          ; 2            ; Signed Integer                                             ;
; OUT_WIDTH         ; 8            ; Signed Integer                                             ;
; ROUND_TYPE        ; TRUNCATE     ; String                                                     ;
; PIPELINING        ; 0            ; Signed Integer                                             ;
; C_STAGE_0_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_1_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_2_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_3_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_4_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_5_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_6_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_7_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_8_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_9_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_10_WIDTH  ; 22           ; Signed Integer                                             ;
; C_STAGE_11_WIDTH  ; 22           ; Signed Integer                                             ;
; MAX_C_STAGE_WIDTH ; 22           ; Signed Integer                                             ;
; I_STAGE_0_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_1_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_2_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_3_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_4_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_5_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_6_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_7_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_8_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_9_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_10_WIDTH  ; 22           ; Signed Integer                                             ;
; I_STAGE_11_WIDTH  ; 22           ; Signed Integer                                             ;
; MAX_I_STAGE_WIDTH ; 22           ; Signed Integer                                             ;
+-------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst ;
+---------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value        ; Type                                                                                                                             ;
+---------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; INWIDTH             ; 8            ; Signed Integer                                                                                                                   ;
; OUT_WIDTH_UNTRIMMED ; 26           ; Signed Integer                                                                                                                   ;
; BANKINWIDTH         ; 0            ; Signed Integer                                                                                                                   ;
; REM_LSB_BIT_g       ; 0            ; Signed Integer                                                                                                                   ;
; REM_LSB_TYPE_g      ; trunc        ; String                                                                                                                           ;
; REM_MSB_BIT_g       ; 0            ; Signed Integer                                                                                                                   ;
; REM_MSB_TYPE_g      ; trunc        ; String                                                                                                                           ;
; PHYSCHANIN          ; 1            ; Signed Integer                                                                                                                   ;
; PHYSCHANOUT         ; 1            ; Signed Integer                                                                                                                   ;
; CHANSPERPHYIN       ; 1            ; Signed Integer                                                                                                                   ;
; CHANSPERPHYOUT      ; 1            ; Signed Integer                                                                                                                   ;
; OUTPUTFIFODEPTH     ; 4            ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 0            ; Signed Integer                                                                                                                   ;
; MODE_WIDTH          ; 0            ; Signed Integer                                                                                                                   ;
; ENABLE_BACKPRESSURE ; false        ; Enumerated                                                                                                                       ;
; LOG2_CHANSPERPHYOUT ; 1            ; Signed Integer                                                                                                                   ;
; NUMCHANS            ; 1            ; Signed Integer                                                                                                                   ;
; DEVICE_FAMILY       ; Cyclone IV E ; String                                                                                                                           ;
; COMPLEX_CONST       ; 1            ; Signed Integer                                                                                                                   ;
+---------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 8     ; Signed Integer                                                                                                                                                                         ;
; data_width      ; 8     ; Signed Integer                                                                                                                                                                         ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                                                         ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                 ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 26    ; Signed Integer                                                                                                                                                                       ;
; data_width            ; 26    ; Signed Integer                                                                                                                                                                       ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                                                       ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                                                       ;
; fifo_depth_g          ; 4     ; Signed Integer                                                                                                                                                                       ;
; have_counter_g        ; false ; Enumerated                                                                                                                                                                           ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                                                       ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                                                       ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                                                           ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                  ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                        ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                               ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                                                                                               ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_2jn3      ; Untyped                                                                                                                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                               ;
; LPM_WIDTHA                                     ; 12           ; Signed Integer                                                                                                                                                                                               ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                                                                                                               ;
; LPM_WIDTHP                                     ; 20           ; Signed Integer                                                                                                                                                                                               ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                                                                                      ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_fcu     ; Untyped                                                                                                                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 26    ; Signed Integer                                                                                                                                                                                                  ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                                                          ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0 ;
+-------------------+--------------+------------------------------------------------------------+
; Parameter Name    ; Value        ; Type                                                       ;
+-------------------+--------------+------------------------------------------------------------+
; DEVICE_FAMILY     ; Cyclone IV E ; String                                                     ;
; FILTER_TYPE       ; decimator    ; String                                                     ;
; STAGES            ; 4            ; Signed Integer                                             ;
; D_DELAY           ; 1            ; Signed Integer                                             ;
; VRC_EN            ; 0            ; Signed Integer                                             ;
; RCF_MAX           ; 32           ; Signed Integer                                             ;
; RCF_MIN           ; 32           ; Signed Integer                                             ;
; INTERFACES        ; 1            ; Signed Integer                                             ;
; CH_PER_INT        ; 1            ; Signed Integer                                             ;
; INT_USE_MEM       ; false        ; String                                                     ;
; INT_MEM           ; auto         ; String                                                     ;
; DIF_USE_MEM       ; false        ; String                                                     ;
; DIF_MEM           ; auto         ; String                                                     ;
; IN_WIDTH          ; 2            ; Signed Integer                                             ;
; OUT_WIDTH         ; 8            ; Signed Integer                                             ;
; ROUND_TYPE        ; TRUNCATE     ; String                                                     ;
; PIPELINING        ; 0            ; Signed Integer                                             ;
; C_STAGE_0_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_1_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_2_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_3_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_4_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_5_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_6_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_7_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_8_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_9_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_10_WIDTH  ; 22           ; Signed Integer                                             ;
; C_STAGE_11_WIDTH  ; 22           ; Signed Integer                                             ;
; MAX_C_STAGE_WIDTH ; 22           ; Signed Integer                                             ;
; I_STAGE_0_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_1_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_2_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_3_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_4_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_5_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_6_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_7_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_8_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_9_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_10_WIDTH  ; 22           ; Signed Integer                                             ;
; I_STAGE_11_WIDTH  ; 22           ; Signed Integer                                             ;
; MAX_I_STAGE_WIDTH ; 22           ; Signed Integer                                             ;
+-------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst ;
+---------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value        ; Type                                                                                                                             ;
+---------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; INWIDTH             ; 8            ; Signed Integer                                                                                                                   ;
; OUT_WIDTH_UNTRIMMED ; 26           ; Signed Integer                                                                                                                   ;
; BANKINWIDTH         ; 0            ; Signed Integer                                                                                                                   ;
; REM_LSB_BIT_g       ; 0            ; Signed Integer                                                                                                                   ;
; REM_LSB_TYPE_g      ; trunc        ; String                                                                                                                           ;
; REM_MSB_BIT_g       ; 0            ; Signed Integer                                                                                                                   ;
; REM_MSB_TYPE_g      ; trunc        ; String                                                                                                                           ;
; PHYSCHANIN          ; 1            ; Signed Integer                                                                                                                   ;
; PHYSCHANOUT         ; 1            ; Signed Integer                                                                                                                   ;
; CHANSPERPHYIN       ; 1            ; Signed Integer                                                                                                                   ;
; CHANSPERPHYOUT      ; 1            ; Signed Integer                                                                                                                   ;
; OUTPUTFIFODEPTH     ; 4            ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 0            ; Signed Integer                                                                                                                   ;
; MODE_WIDTH          ; 0            ; Signed Integer                                                                                                                   ;
; ENABLE_BACKPRESSURE ; false        ; Enumerated                                                                                                                       ;
; LOG2_CHANSPERPHYOUT ; 1            ; Signed Integer                                                                                                                   ;
; NUMCHANS            ; 1            ; Signed Integer                                                                                                                   ;
; DEVICE_FAMILY       ; Cyclone IV E ; String                                                                                                                           ;
; COMPLEX_CONST       ; 1            ; Signed Integer                                                                                                                   ;
+---------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 8     ; Signed Integer                                                                                                                                                                         ;
; data_width      ; 8     ; Signed Integer                                                                                                                                                                         ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                                                         ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                 ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 26    ; Signed Integer                                                                                                                                                                       ;
; data_width            ; 26    ; Signed Integer                                                                                                                                                                       ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                                                       ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                                                       ;
; fifo_depth_g          ; 4     ; Signed Integer                                                                                                                                                                       ;
; have_counter_g        ; false ; Enumerated                                                                                                                                                                           ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                                                       ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                                                       ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                                                           ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                  ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                        ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                               ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                                                                                               ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_2jn3      ; Untyped                                                                                                                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                               ;
; LPM_WIDTHA                                     ; 12           ; Signed Integer                                                                                                                                                                                               ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                                                                                                               ;
; LPM_WIDTHP                                     ; 20           ; Signed Integer                                                                                                                                                                                               ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                                                                                      ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_fcu     ; Untyped                                                                                                                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 26    ; Signed Integer                                                                                                                                                                                                  ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                                                          ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0 ;
+-------------------+--------------+------------------------------------------------------------+
; Parameter Name    ; Value        ; Type                                                       ;
+-------------------+--------------+------------------------------------------------------------+
; DEVICE_FAMILY     ; Cyclone IV E ; String                                                     ;
; FILTER_TYPE       ; decimator    ; String                                                     ;
; STAGES            ; 4            ; Signed Integer                                             ;
; D_DELAY           ; 1            ; Signed Integer                                             ;
; VRC_EN            ; 0            ; Signed Integer                                             ;
; RCF_MAX           ; 32           ; Signed Integer                                             ;
; RCF_MIN           ; 32           ; Signed Integer                                             ;
; INTERFACES        ; 1            ; Signed Integer                                             ;
; CH_PER_INT        ; 1            ; Signed Integer                                             ;
; INT_USE_MEM       ; false        ; String                                                     ;
; INT_MEM           ; auto         ; String                                                     ;
; DIF_USE_MEM       ; false        ; String                                                     ;
; DIF_MEM           ; auto         ; String                                                     ;
; IN_WIDTH          ; 2            ; Signed Integer                                             ;
; OUT_WIDTH         ; 8            ; Signed Integer                                             ;
; ROUND_TYPE        ; TRUNCATE     ; String                                                     ;
; PIPELINING        ; 0            ; Signed Integer                                             ;
; C_STAGE_0_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_1_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_2_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_3_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_4_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_5_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_6_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_7_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_8_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_9_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_10_WIDTH  ; 22           ; Signed Integer                                             ;
; C_STAGE_11_WIDTH  ; 22           ; Signed Integer                                             ;
; MAX_C_STAGE_WIDTH ; 22           ; Signed Integer                                             ;
; I_STAGE_0_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_1_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_2_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_3_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_4_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_5_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_6_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_7_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_8_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_9_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_10_WIDTH  ; 22           ; Signed Integer                                             ;
; I_STAGE_11_WIDTH  ; 22           ; Signed Integer                                             ;
; MAX_I_STAGE_WIDTH ; 22           ; Signed Integer                                             ;
+-------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst ;
+---------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value        ; Type                                                                                                                             ;
+---------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; INWIDTH             ; 8            ; Signed Integer                                                                                                                   ;
; OUT_WIDTH_UNTRIMMED ; 26           ; Signed Integer                                                                                                                   ;
; BANKINWIDTH         ; 0            ; Signed Integer                                                                                                                   ;
; REM_LSB_BIT_g       ; 0            ; Signed Integer                                                                                                                   ;
; REM_LSB_TYPE_g      ; trunc        ; String                                                                                                                           ;
; REM_MSB_BIT_g       ; 0            ; Signed Integer                                                                                                                   ;
; REM_MSB_TYPE_g      ; trunc        ; String                                                                                                                           ;
; PHYSCHANIN          ; 1            ; Signed Integer                                                                                                                   ;
; PHYSCHANOUT         ; 1            ; Signed Integer                                                                                                                   ;
; CHANSPERPHYIN       ; 1            ; Signed Integer                                                                                                                   ;
; CHANSPERPHYOUT      ; 1            ; Signed Integer                                                                                                                   ;
; OUTPUTFIFODEPTH     ; 4            ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 0            ; Signed Integer                                                                                                                   ;
; MODE_WIDTH          ; 0            ; Signed Integer                                                                                                                   ;
; ENABLE_BACKPRESSURE ; false        ; Enumerated                                                                                                                       ;
; LOG2_CHANSPERPHYOUT ; 1            ; Signed Integer                                                                                                                   ;
; NUMCHANS            ; 1            ; Signed Integer                                                                                                                   ;
; DEVICE_FAMILY       ; Cyclone IV E ; String                                                                                                                           ;
; COMPLEX_CONST       ; 1            ; Signed Integer                                                                                                                   ;
+---------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 8     ; Signed Integer                                                                                                                                                                         ;
; data_width      ; 8     ; Signed Integer                                                                                                                                                                         ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                                                         ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                 ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 26    ; Signed Integer                                                                                                                                                                       ;
; data_width            ; 26    ; Signed Integer                                                                                                                                                                       ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                                                       ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                                                       ;
; fifo_depth_g          ; 4     ; Signed Integer                                                                                                                                                                       ;
; have_counter_g        ; false ; Enumerated                                                                                                                                                                           ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                                                       ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                                                       ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                                                           ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                  ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                        ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                               ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                                                                                               ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_2jn3      ; Untyped                                                                                                                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                               ;
; LPM_WIDTHA                                     ; 12           ; Signed Integer                                                                                                                                                                                               ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                                                                                                               ;
; LPM_WIDTHP                                     ; 20           ; Signed Integer                                                                                                                                                                                               ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                                                                                      ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_fcu     ; Untyped                                                                                                                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 26    ; Signed Integer                                                                                                                                                                                                  ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                                                          ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0 ;
+-------------------+--------------+------------------------------------------------------------+
; Parameter Name    ; Value        ; Type                                                       ;
+-------------------+--------------+------------------------------------------------------------+
; DEVICE_FAMILY     ; Cyclone IV E ; String                                                     ;
; FILTER_TYPE       ; decimator    ; String                                                     ;
; STAGES            ; 4            ; Signed Integer                                             ;
; D_DELAY           ; 1            ; Signed Integer                                             ;
; VRC_EN            ; 0            ; Signed Integer                                             ;
; RCF_MAX           ; 32           ; Signed Integer                                             ;
; RCF_MIN           ; 32           ; Signed Integer                                             ;
; INTERFACES        ; 1            ; Signed Integer                                             ;
; CH_PER_INT        ; 1            ; Signed Integer                                             ;
; INT_USE_MEM       ; false        ; String                                                     ;
; INT_MEM           ; auto         ; String                                                     ;
; DIF_USE_MEM       ; false        ; String                                                     ;
; DIF_MEM           ; auto         ; String                                                     ;
; IN_WIDTH          ; 2            ; Signed Integer                                             ;
; OUT_WIDTH         ; 8            ; Signed Integer                                             ;
; ROUND_TYPE        ; TRUNCATE     ; String                                                     ;
; PIPELINING        ; 0            ; Signed Integer                                             ;
; C_STAGE_0_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_1_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_2_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_3_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_4_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_5_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_6_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_7_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_8_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_9_WIDTH   ; 22           ; Signed Integer                                             ;
; C_STAGE_10_WIDTH  ; 22           ; Signed Integer                                             ;
; C_STAGE_11_WIDTH  ; 22           ; Signed Integer                                             ;
; MAX_C_STAGE_WIDTH ; 22           ; Signed Integer                                             ;
; I_STAGE_0_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_1_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_2_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_3_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_4_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_5_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_6_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_7_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_8_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_9_WIDTH   ; 22           ; Signed Integer                                             ;
; I_STAGE_10_WIDTH  ; 22           ; Signed Integer                                             ;
; I_STAGE_11_WIDTH  ; 22           ; Signed Integer                                             ;
; MAX_I_STAGE_WIDTH ; 22           ; Signed Integer                                             ;
+-------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst ;
+---------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value        ; Type                                                                                                                             ;
+---------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; INWIDTH             ; 8            ; Signed Integer                                                                                                                   ;
; OUT_WIDTH_UNTRIMMED ; 26           ; Signed Integer                                                                                                                   ;
; BANKINWIDTH         ; 0            ; Signed Integer                                                                                                                   ;
; REM_LSB_BIT_g       ; 0            ; Signed Integer                                                                                                                   ;
; REM_LSB_TYPE_g      ; trunc        ; String                                                                                                                           ;
; REM_MSB_BIT_g       ; 0            ; Signed Integer                                                                                                                   ;
; REM_MSB_TYPE_g      ; trunc        ; String                                                                                                                           ;
; PHYSCHANIN          ; 1            ; Signed Integer                                                                                                                   ;
; PHYSCHANOUT         ; 1            ; Signed Integer                                                                                                                   ;
; CHANSPERPHYIN       ; 1            ; Signed Integer                                                                                                                   ;
; CHANSPERPHYOUT      ; 1            ; Signed Integer                                                                                                                   ;
; OUTPUTFIFODEPTH     ; 4            ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 0            ; Signed Integer                                                                                                                   ;
; MODE_WIDTH          ; 0            ; Signed Integer                                                                                                                   ;
; ENABLE_BACKPRESSURE ; false        ; Enumerated                                                                                                                       ;
; LOG2_CHANSPERPHYOUT ; 1            ; Signed Integer                                                                                                                   ;
; NUMCHANS            ; 1            ; Signed Integer                                                                                                                   ;
; DEVICE_FAMILY       ; Cyclone IV E ; String                                                                                                                           ;
; COMPLEX_CONST       ; 1            ; Signed Integer                                                                                                                   ;
+---------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 8     ; Signed Integer                                                                                                                                                                         ;
; data_width      ; 8     ; Signed Integer                                                                                                                                                                         ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                                                         ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                 ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 26    ; Signed Integer                                                                                                                                                                       ;
; data_width            ; 26    ; Signed Integer                                                                                                                                                                       ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                                                       ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                                                       ;
; fifo_depth_g          ; 4     ; Signed Integer                                                                                                                                                                       ;
; have_counter_g        ; false ; Enumerated                                                                                                                                                                           ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                                                       ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                                                       ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                                                           ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                  ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                        ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                                               ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                                                                                               ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_2jn3      ; Untyped                                                                                                                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                               ;
; LPM_WIDTHA                                     ; 12           ; Signed Integer                                                                                                                                                                                               ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                                                                                                               ;
; LPM_WIDTHP                                     ; 20           ; Signed Integer                                                                                                                                                                                               ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                                                                                      ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                                                                      ;
; CBXI_PARAMETER                                 ; mult_fcu     ; Untyped                                                                                                                                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 26    ; Signed Integer                                                                                                                                                                                                  ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                                                          ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist16_xIn_a_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:sinNegCond_uid222_sincosTest_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist1_sinNegCond_uid222_sincosTest_q_3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                               ;
; depth          ; 2     ; Signed Integer                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; width          ; 17    ; Signed Integer                                                                                                          ;
; depth          ; 1     ; Signed Integer                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                              ;
; reset_kind     ; ASYNC ; String                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist4_xMSB_uid188_sincosTest_b_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist5_xMSB_uid169_sincosTest_b_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist6_xMSB_uid150_sincosTest_b_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist7_xMSB_uid131_sincosTest_b_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist8_xMSB_uid115_sincosTest_b_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist12_xMSB_uid83_sincosTest_b_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist13_xMSB_uid67_sincosTest_b_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist14_xMSB_uid51_sincosTest_b_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_5_uid112_sincosTest_b_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                            ;
; depth          ; 1     ; Signed Integer                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_5_uid113_sincosTest_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist2_ySumPreRnd_uid211_sincosTest_b_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:invCosNegCond_uid227_sincosTest_delay ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                            ;
; depth          ; 1     ; Signed Integer                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist0_invCosNegCond_uid227_sincosTest_q_3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                  ;
; depth          ; 2     ; Signed Integer                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist3_xSumPreRnd_uid207_sincosTest_b_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist15_firstQuadrant_uid15_sincosTest_b_3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                  ;
; depth          ; 3     ; Signed Integer                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DOA_Display:display_inst|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                         ;
; LPM_WIDTHD             ; 7              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_nhm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DOA_Display:display_inst|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                         ;
; LPM_WIDTHD             ; 7              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DOA_Display:display_inst|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DOA_Display:display_inst|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DOA_Display:display_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------+
; Parameter Name                                 ; Value        ; Type                     ;
+------------------------------------------------+--------------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 11           ; Untyped                  ;
; LPM_WIDTHB                                     ; 9            ; Untyped                  ;
; LPM_WIDTHP                                     ; 20           ; Untyped                  ;
; LPM_WIDTHR                                     ; 20           ; Untyped                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                  ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                  ;
; LATENCY                                        ; 0            ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                  ;
; USE_EAB                                        ; OFF          ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                  ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                  ;
+------------------------------------------------+--------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; pll_3M2Hz:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                                                                                                           ;
; Entity Instance                           ; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                   ;
; Entity Instance                           ; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                   ;
; Entity Instance                           ; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                   ;
; Entity Instance                           ; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                   ;
; Entity Instance                           ; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                   ;
; Entity Instance                           ; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                                                                                          ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                                                                           ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 12                                                                                                                                                                                                                              ;
; Entity Instance                       ; LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 20                                                                                                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                              ;
; Entity Instance                       ; LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 20                                                                                                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                              ;
; Entity Instance                       ; LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 20                                                                                                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                              ;
; Entity Instance                       ; LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 20                                                                                                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                              ;
; Entity Instance                       ; LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 20                                                                                                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                              ;
; Entity Instance                       ; LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 20                                                                                                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                              ;
; Entity Instance                       ; DOA_Display:display_inst|lpm_mult:Mult0                                                                                                                                                                                         ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 20                                                                                                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                                                                                                                             ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                              ;
; Entity Instance                       ; lpm_mult:Mult4                                                                                                                                                                                                                  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                                                                                              ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                              ;
; Entity Instance                       ; lpm_mult:Mult3                                                                                                                                                                                                                  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                                                                                              ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                              ;
; Entity Instance                       ; lpm_mult:Mult1                                                                                                                                                                                                                  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                                                                                              ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                              ;
; Entity Instance                       ; lpm_mult:Mult2                                                                                                                                                                                                                  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                                                                                              ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                              ;
; Entity Instance                       ; lpm_mult:Mult0                                                                                                                                                                                                                  ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                                                                                              ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                              ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist15_firstQuadrant_uid15_sincosTest_b_3" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist3_xSumPreRnd_uid207_sincosTest_b_1" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist0_invCosNegCond_uid227_sincosTest_q_3" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:invCosNegCond_uid227_sincosTest_delay" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                 ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                            ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist2_ySumPreRnd_uid211_sincosTest_b_1" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_5_uid113_sincosTest_b_1" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                           ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_5_uid112_sincosTest_b_1" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                 ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                            ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist14_xMSB_uid51_sincosTest_b_1" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist13_xMSB_uid67_sincosTest_b_1" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist12_xMSB_uid83_sincosTest_b_1" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist8_xMSB_uid115_sincosTest_b_1" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist7_xMSB_uid131_sincosTest_b_1" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist6_xMSB_uid150_sincosTest_b_1" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist5_xMSB_uid169_sincosTest_b_1" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist4_xMSB_uid188_sincosTest_b_1" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                          ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist1_sinNegCond_uid222_sincosTest_q_3" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:sinNegCond_uid222_sincosTest_delay" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist16_xIn_a_1" ;
+------+-------+----------+------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic_cos:cordic_inst"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s    ; Output ; Info     ; Explicitly unconnected                                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LOW_PASS_FIR:proc_chain[5].fir_inst"                                                                   ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; ast_sink_valid          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ast_sink_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; ast_source_data[25..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_data[7..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_valid        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_error        ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "CIC:proc_chain[5].cic_inst"  ;
+------------+--------+----------+------------------------+
; Port       ; Type   ; Severity ; Details                ;
+------------+--------+----------+------------------------+
; in_error   ; Input  ; Info     ; Stuck at GND           ;
; in_valid   ; Input  ; Info     ; Stuck at VCC           ;
; in_ready   ; Output ; Info     ; Explicitly unconnected ;
; in_data[1] ; Input  ; Info     ; Stuck at GND           ;
; out_error  ; Output ; Info     ; Explicitly unconnected ;
; out_valid  ; Output ; Info     ; Explicitly unconnected ;
; out_ready  ; Input  ; Info     ; Stuck at VCC           ;
+------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LOW_PASS_FIR:proc_chain[4].fir_inst"                                                                   ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; ast_sink_valid          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ast_sink_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; ast_source_data[25..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_data[7..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_valid        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_error        ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "CIC:proc_chain[4].cic_inst"  ;
+------------+--------+----------+------------------------+
; Port       ; Type   ; Severity ; Details                ;
+------------+--------+----------+------------------------+
; in_error   ; Input  ; Info     ; Stuck at GND           ;
; in_valid   ; Input  ; Info     ; Stuck at VCC           ;
; in_ready   ; Output ; Info     ; Explicitly unconnected ;
; in_data[1] ; Input  ; Info     ; Stuck at GND           ;
; out_error  ; Output ; Info     ; Explicitly unconnected ;
; out_valid  ; Output ; Info     ; Explicitly unconnected ;
; out_ready  ; Input  ; Info     ; Stuck at VCC           ;
+------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LOW_PASS_FIR:proc_chain[3].fir_inst"                                                                   ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; ast_sink_valid          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ast_sink_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; ast_source_data[25..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_data[7..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_valid        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_error        ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "CIC:proc_chain[3].cic_inst"  ;
+------------+--------+----------+------------------------+
; Port       ; Type   ; Severity ; Details                ;
+------------+--------+----------+------------------------+
; in_error   ; Input  ; Info     ; Stuck at GND           ;
; in_valid   ; Input  ; Info     ; Stuck at VCC           ;
; in_ready   ; Output ; Info     ; Explicitly unconnected ;
; in_data[1] ; Input  ; Info     ; Stuck at GND           ;
; out_error  ; Output ; Info     ; Explicitly unconnected ;
; out_valid  ; Output ; Info     ; Explicitly unconnected ;
; out_ready  ; Input  ; Info     ; Stuck at VCC           ;
+------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LOW_PASS_FIR:proc_chain[2].fir_inst"                                                                   ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; ast_sink_valid          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ast_sink_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; ast_source_data[25..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_data[7..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_valid        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_error        ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "CIC:proc_chain[2].cic_inst"  ;
+------------+--------+----------+------------------------+
; Port       ; Type   ; Severity ; Details                ;
+------------+--------+----------+------------------------+
; in_error   ; Input  ; Info     ; Stuck at GND           ;
; in_valid   ; Input  ; Info     ; Stuck at VCC           ;
; in_ready   ; Output ; Info     ; Explicitly unconnected ;
; in_data[1] ; Input  ; Info     ; Stuck at GND           ;
; out_error  ; Output ; Info     ; Explicitly unconnected ;
; out_valid  ; Output ; Info     ; Explicitly unconnected ;
; out_ready  ; Input  ; Info     ; Stuck at VCC           ;
+------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LOW_PASS_FIR:proc_chain[1].fir_inst"                                                                   ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; ast_sink_valid          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ast_sink_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; ast_source_data[25..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_data[7..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_valid        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_error        ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "CIC:proc_chain[1].cic_inst"  ;
+------------+--------+----------+------------------------+
; Port       ; Type   ; Severity ; Details                ;
+------------+--------+----------+------------------------+
; in_error   ; Input  ; Info     ; Stuck at GND           ;
; in_valid   ; Input  ; Info     ; Stuck at VCC           ;
; in_ready   ; Output ; Info     ; Explicitly unconnected ;
; in_data[1] ; Input  ; Info     ; Stuck at GND           ;
; out_error  ; Output ; Info     ; Explicitly unconnected ;
; out_valid  ; Output ; Info     ; Explicitly unconnected ;
; out_ready  ; Input  ; Info     ; Stuck at VCC           ;
+------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LOW_PASS_FIR:proc_chain[0].fir_inst"                                                                   ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; ast_sink_valid          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ast_sink_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; ast_source_data[25..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_data[7..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_error        ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core"                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; rate              ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0" ;
+-------+-------+----------+---------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                           ;
+-------+-------+----------+---------------------------------------------------+
; clken ; Input ; Info     ; Stuck at VCC                                      ;
+-------+-------+----------+---------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "CIC:proc_chain[0].cic_inst"  ;
+------------+--------+----------+------------------------+
; Port       ; Type   ; Severity ; Details                ;
+------------+--------+----------+------------------------+
; in_error   ; Input  ; Info     ; Stuck at GND           ;
; in_valid   ; Input  ; Info     ; Stuck at VCC           ;
; in_ready   ; Output ; Info     ; Explicitly unconnected ;
; in_data[1] ; Input  ; Info     ; Stuck at GND           ;
; out_error  ; Output ; Info     ; Explicitly unconnected ;
; out_valid  ; Output ; Info     ; Explicitly unconnected ;
; out_ready  ; Input  ; Info     ; Stuck at VCC           ;
+------------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_3M2Hz:pll_inst"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 67                          ;
; cycloneiii_ff         ; 3166                        ;
;     CLR               ; 387                         ;
;     ENA               ; 383                         ;
;     ENA CLR           ; 1249                        ;
;     ENA CLR SLD       ; 186                         ;
;     ENA SCLR          ; 537                         ;
;     ENA SLD           ; 163                         ;
;     SCLR              ; 98                          ;
;     plain             ; 163                         ;
; cycloneiii_lcell_comb ; 3838                        ;
;     arith             ; 1880                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 301                         ;
;         3 data inputs ; 1578                        ;
;     normal            ; 1958                        ;
;         0 data inputs ; 19                          ;
;         1 data inputs ; 170                         ;
;         2 data inputs ; 497                         ;
;         3 data inputs ; 434                         ;
;         4 data inputs ; 838                         ;
; cycloneiii_mac_mult   ; 11                          ;
; cycloneiii_mac_out    ; 11                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 240                         ;
;                       ;                             ;
; Max LUT depth         ; 17.20                       ;
; Average LUT depth     ; 2.81                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 9                                     ;
;     ENA CLR SLD       ; 4                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 122                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 118                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 18                                    ;
;         3 data inputs ; 26                                    ;
;         4 data inputs ; 50                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 2.96                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition
    Info: Processing started: Thu Jun 12 08:23:45 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BeamForming -c BeamForming
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 1 design units, including 1 entities, in source file serial_com/synthesis/serial_com.v
    Info (12023): Found entity 1: serial_com File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/serial_com/synthesis/serial_com.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file serial_com/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/serial_com/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file serial_com/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/serial_com/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file serial_com/synthesis/submodules/altera_up_rs232_counters.v
    Info (12023): Found entity 1: altera_up_rs232_counters File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/serial_com/synthesis/submodules/altera_up_rs232_counters.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file serial_com/synthesis/submodules/altera_up_rs232_in_deserializer.v
    Info (12023): Found entity 1: altera_up_rs232_in_deserializer File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/serial_com/synthesis/submodules/altera_up_rs232_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file serial_com/synthesis/submodules/altera_up_rs232_out_serializer.v
    Info (12023): Found entity 1: altera_up_rs232_out_serializer File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/serial_com/synthesis/submodules/altera_up_rs232_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file serial_com/synthesis/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/serial_com/synthesis/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file serial_com/synthesis/submodules/serial_com_rs232_0.v
    Info (12023): Found entity 1: serial_com_rs232_0 File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/serial_com/synthesis/submodules/serial_com_rs232_0.v Line: 29
Info (12021): Found 3 design units, including 3 entities, in source file beamforming.v
    Info (12023): Found entity 1: BeamForming File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 1
    Info (12023): Found entity 2: fifo_delay File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 159
    Info (12023): Found entity 3: DOA_Display File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 199
Info (12021): Found 1 design units, including 1 entities, in source file cordic_cos/synthesis/cordic_cos.v
    Info (12023): Found entity 1: cordic_cos File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/cordic_cos.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file cordic_cos/synthesis/submodules/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (cordic_cos) File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file cordic_cos/synthesis/submodules/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file cordic_cos/synthesis/submodules/cordic_cos_cordic_0.vhd
    Info (12022): Found design unit 1: cordic_cos_CORDIC_0-normal File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd Line: 44
    Info (12023): Found entity 1: cordic_cos_CORDIC_0 File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/cic.v
    Info (12023): Found entity 1: CIC File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/CIC.v Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (cic) File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 2 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (cic) File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (cic) File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd Line: 50
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_small_fifo File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller-struct File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 53
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink-rtl File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source-rtl File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_delay.vhd
    Info (12022): Found design unit 1: auk_dspip_delay-rtl File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_delay.vhd Line: 79
    Info (12023): Found entity 1: auk_dspip_delay File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_delay.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_fastaddsub.vhd
    Info (12022): Found design unit 1: auk_dspip_fastaddsub-beh File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_fastaddsub.vhd Line: 87
    Info (12023): Found entity 1: auk_dspip_fastaddsub File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_fastaddsub.vhd Line: 69
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_fastadd.vhd
    Info (12022): Found design unit 1: auk_dspip_fastadd-beh File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_fastadd.vhd Line: 36
    Info (12023): Found entity 1: auk_dspip_fastadd File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_fastadd.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd
    Info (12022): Found design unit 1: auk_dspip_pipelined_adder-rtl File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_pipelined_adder.vhd Line: 80
    Info (12023): Found entity 1: auk_dspip_pipelined_adder File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_pipelined_adder.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv
    Info (12022): Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (CIC) File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv Line: 14
Info (12021): Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_cic_lib_pkg (cic) File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_differentiator.vhd
    Info (12022): Found design unit 1: auk_dspip_differentiator-SYN File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_differentiator.vhd Line: 82
    Info (12023): Found entity 1: auk_dspip_differentiator File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_differentiator.vhd Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_downsample.sv
    Info (12023): Found entity 1: auk_dspip_downsample File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_integrator.vhd
    Info (12022): Found design unit 1: auk_dspip_integrator-SYN File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_integrator.vhd Line: 74
    Info (12023): Found entity 1: auk_dspip_integrator File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_integrator.vhd Line: 53
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_upsample.vhd
    Info (12022): Found design unit 1: auk_dspip_upsample-SYN File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_upsample.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_upsample File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_upsample.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_channel_buffer.vhd
    Info (12022): Found design unit 1: auk_dspip_channel_buffer-SYN File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_channel_buffer File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_variable_downsample.sv
    Info (12023): Found entity 1: auk_dspip_variable_downsample File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_variable_downsample.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/hyper_pipeline_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/counter_module.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_int_siso.sv
    Info (12023): Found entity 1: alt_cic_int_siso File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_int_siso.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_dec_siso.sv
    Info (12023): Found entity 1: alt_cic_dec_siso File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_int_simo.sv
    Info (12023): Found entity 1: alt_cic_int_simo File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_int_simo.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_dec_miso.sv
    Info (12023): Found entity 1: alt_cic_dec_miso File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_miso.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_core.sv
    Info (12023): Found entity 1: alt_cic_core File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/cic_cic_ii_0.sv
    Info (12023): Found entity 1: CIC_cic_ii_0 File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/CIC_cic_ii_0.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file pll_3m2hz.v
    Info (12023): Found entity 1: pll_3M2Hz File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/pll_3M2Hz.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file low_pass_fir.v
    Info (12023): Found entity 1: LOW_PASS_FIR File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file low_pass_fir/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (low_pass_fir) File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file low_pass_fir/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 0 entities, in source file low_pass_fir/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (low_pass_fir) File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_math_pkg_hpfir.vhd Line: 54
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_math_pkg_hpfir.vhd Line: 131
Info (12021): Found 1 design units, including 0 entities, in source file low_pass_fir/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (low_pass_fir) File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_lib_pkg_hpfir.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file low_pass_fir/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file low_pass_fir/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file low_pass_fir/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 109
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file low_pass_fir/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_roundsat_hpfir.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_roundsat_hpfir.vhd Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file low_pass_fir/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file low_pass_fir/low_pass_fir_0002_rtl_core.vhd
    Info (12022): Found design unit 1: LOW_PASS_FIR_0002_rtl_core-normal File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd Line: 47
    Info (12023): Found entity 1: LOW_PASS_FIR_0002_rtl_core File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file low_pass_fir/low_pass_fir_0002_ast.vhd
    Info (12022): Found design unit 1: LOW_PASS_FIR_0002_ast-struct File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd Line: 55
    Info (12023): Found entity 1: LOW_PASS_FIR_0002_ast File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file low_pass_fir/low_pass_fir_0002.vhd
    Info (12022): Found design unit 1: LOW_PASS_FIR_0002-syn File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002.vhd Line: 33
    Info (12023): Found entity 1: LOW_PASS_FIR_0002 File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002.vhd Line: 19
Info (12127): Elaborating entity "BeamForming" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at BeamForming.v(123): object "delay_samples" assigned a value but never read File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 123
Warning (10230): Verilog HDL assignment warning at BeamForming.v(95): truncated value with size 32 to match size of target (3) File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 95
Warning (10230): Verilog HDL assignment warning at BeamForming.v(104): truncated value with size 32 to match size of target (11) File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 104
Warning (10230): Verilog HDL assignment warning at BeamForming.v(126): truncated value with size 32 to match size of target (6) File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 126
Warning (10230): Verilog HDL assignment warning at BeamForming.v(144): truncated value with size 32 to match size of target (16) File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 144
Warning (10034): Output port "led_status" at BeamForming.v(23) has no driver File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 23
Info (12128): Elaborating entity "pll_3M2Hz" for hierarchy "pll_3M2Hz:pll_inst" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 36
Info (12128): Elaborating entity "altpll" for hierarchy "pll_3M2Hz:pll_inst|altpll:altpll_component" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/pll_3M2Hz.v Line: 104
Info (12130): Elaborated megafunction instantiation "pll_3M2Hz:pll_inst|altpll:altpll_component" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/pll_3M2Hz.v Line: 104
Info (12133): Instantiated megafunction "pll_3M2Hz:pll_inst|altpll:altpll_component" with the following parameter: File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/pll_3M2Hz.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "8"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_3M2Hz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_3m2hz_altpll.v
    Info (12023): Found entity 1: pll_3M2Hz_altpll File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/pll_3m2hz_altpll.v Line: 31
Info (12128): Elaborating entity "pll_3M2Hz_altpll" for hierarchy "pll_3M2Hz:pll_inst|altpll:altpll_component|pll_3M2Hz_altpll:auto_generated" File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "DOA_Display" for hierarchy "DOA_Display:display_inst" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 51
Warning (10230): Verilog HDL assignment warning at BeamForming.v(212): truncated value with size 32 to match size of target (9) File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 212
Warning (10230): Verilog HDL assignment warning at BeamForming.v(221): truncated value with size 32 to match size of target (4) File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 221
Warning (10230): Verilog HDL assignment warning at BeamForming.v(222): truncated value with size 32 to match size of target (4) File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 222
Warning (10230): Verilog HDL assignment warning at BeamForming.v(223): truncated value with size 32 to match size of target (4) File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 223
Warning (10230): Verilog HDL assignment warning at BeamForming.v(224): truncated value with size 32 to match size of target (4) File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 224
Warning (10230): Verilog HDL assignment warning at BeamForming.v(237): truncated value with size 32 to match size of target (20) File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 237
Warning (10230): Verilog HDL assignment warning at BeamForming.v(240): truncated value with size 32 to match size of target (2) File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 240
Info (12128): Elaborating entity "CIC" for hierarchy "CIC:proc_chain[0].cic_inst" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 68
Info (12128): Elaborating entity "CIC_cic_ii_0" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/CIC.v Line: 31
Info (12128): Elaborating entity "alt_cic_core" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/CIC_cic_ii_0.sv Line: 213
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv Line: 326
Info (12128): Elaborating entity "scfifo" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 123
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_rd71.tdf
    Info (12023): Found entity 1: scfifo_rd71 File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_rd71.tdf Line: 25
Info (12128): Elaborating entity "scfifo_rd71" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated" File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_cjv.tdf
    Info (12023): Found entity 1: a_dpfifo_cjv File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_cjv" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_rd71.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b4h1.tdf
    Info (12023): Found entity 1: altsyncram_b4h1 File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_b4h1" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf
    Info (12023): Found entity 1: cmpr_gs8 File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cmpr_gs8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cmpr_gs8:almost_full_comparer" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf Line: 53
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cmpr_gs8:two_comparison" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r9b.tdf
    Info (12023): Found entity 1: cntr_r9b File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cntr_r9b.tdf Line: 26
Info (12128): Elaborating entity "cntr_r9b" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_r9b:rd_ptr_msb" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8a7.tdf
    Info (12023): Found entity 1: cntr_8a7 File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cntr_8a7.tdf Line: 26
Info (12128): Elaborating entity "cntr_8a7" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_8a7:usedw_counter" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s9b.tdf
    Info (12023): Found entity 1: cntr_s9b File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cntr_s9b.tdf Line: 26
Info (12128): Elaborating entity "cntr_s9b" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_s9b:wr_ptr" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf Line: 57
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv Line: 358
Info (12128): Elaborating entity "scfifo" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 116
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_tg71.tdf
    Info (12023): Found entity 1: scfifo_tg71 File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_tg71.tdf Line: 25
Info (12128): Elaborating entity "scfifo_tg71" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated" File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_qov.tdf
    Info (12023): Found entity 1: a_dpfifo_qov File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_qov.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_qov" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_tg71.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j7h1.tdf
    Info (12023): Found entity 1: altsyncram_j7h1 File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_j7h1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_j7h1" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_qov.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf
    Info (12023): Found entity 1: cmpr_is8 File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cmpr_is8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_is8" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cmpr_is8:almost_full_comparer" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_qov.tdf Line: 53
Info (12128): Elaborating entity "cmpr_is8" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cmpr_is8:two_comparison" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_qov.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t9b.tdf
    Info (12023): Found entity 1: cntr_t9b File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cntr_t9b.tdf Line: 26
Info (12128): Elaborating entity "cntr_t9b" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_t9b:rd_ptr_msb" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_qov.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_aa7.tdf
    Info (12023): Found entity 1: cntr_aa7 File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cntr_aa7.tdf Line: 26
Info (12128): Elaborating entity "cntr_aa7" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_aa7:usedw_counter" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_qov.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u9b.tdf
    Info (12023): Found entity 1: cntr_u9b File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cntr_u9b.tdf Line: 26
Info (12128): Elaborating entity "cntr_u9b" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_u9b:wr_ptr" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_qov.tdf Line: 57
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv Line: 408
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_small_fifo" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 196
Info (12128): Elaborating entity "alt_cic_dec_siso" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv Line: 475
Info (12128): Elaborating entity "auk_dspip_integrator" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 275
Info (12128): Elaborating entity "auk_dspip_delay" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_integrator.vhd Line: 97
Info (12128): Elaborating entity "auk_dspip_downsample" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 330
Info (12128): Elaborating entity "counter_module" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Info (12128): Elaborating entity "counter_module" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Info (12128): Elaborating entity "auk_dspip_channel_buffer" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 367
Info (12128): Elaborating entity "scfifo" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_gm51.tdf
    Info (12023): Found entity 1: scfifo_gm51 File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_gm51.tdf Line: 25
Info (12128): Elaborating entity "scfifo_gm51" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated" File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_rju.tdf
    Info (12023): Found entity 1: a_dpfifo_rju File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_rju.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_rju" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_gm51.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_17h1.tdf
    Info (12023): Found entity 1: altsyncram_17h1 File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_17h1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_17h1" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|altsyncram_17h1:FIFOram" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_rju.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_fs8.tdf
    Info (12023): Found entity 1: cmpr_fs8 File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cmpr_fs8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_fs8" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cmpr_fs8:almost_full_comparer" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_rju.tdf Line: 51
Info (12128): Elaborating entity "cmpr_fs8" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cmpr_fs8:two_comparison" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_rju.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q9b.tdf
    Info (12023): Found entity 1: cntr_q9b File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cntr_q9b.tdf Line: 26
Info (12128): Elaborating entity "cntr_q9b" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_q9b:rd_ptr_msb" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_rju.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7a7.tdf
    Info (12023): Found entity 1: cntr_7a7 File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cntr_7a7.tdf Line: 26
Info (12128): Elaborating entity "cntr_7a7" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_7a7:usedw_counter" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_rju.tdf Line: 54
Info (12128): Elaborating entity "counter_module" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 419
Info (12128): Elaborating entity "counter_module" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 432
Info (12128): Elaborating entity "auk_dspip_differentiator" for hierarchy "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 658
Info (12128): Elaborating entity "LOW_PASS_FIR" for hierarchy "LOW_PASS_FIR:proc_chain[0].fir_inst" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 79
Info (12128): Elaborating entity "LOW_PASS_FIR_0002" for hierarchy "LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR.v Line: 28
Warning (10036): Verilog HDL or VHDL warning at LOW_PASS_FIR_0002.vhd(54): object "coeff_in_read_sig" assigned a value but never read File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002.vhd Line: 54
Info (12128): Elaborating entity "LOW_PASS_FIR_0002_ast" for hierarchy "LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002.vhd Line: 62
Warning (10541): VHDL Signal Declaration warning at LOW_PASS_FIR_0002_ast.vhd(208): used implicit default value for signal "core_channel_out_core" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd Line: 208
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_hpfir" for hierarchy "LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd Line: 89
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_hpfir" for hierarchy "LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd Line: 109
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_hpfir" for hierarchy "LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd Line: 137
Info (12128): Elaborating entity "LOW_PASS_FIR_0002_rtl_core" for hierarchy "LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd Line: 218
Info (12128): Elaborating entity "dspba_delay" for hierarchy "LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd Line: 165
Info (12128): Elaborating entity "dspba_delay" for hierarchy "LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd Line: 170
Info (12128): Elaborating entity "dspba_delay" for hierarchy "LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd Line: 346
Info (12128): Elaborating entity "dspba_delay" for hierarchy "LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd Line: 351
Info (12128): Elaborating entity "altsyncram" for hierarchy "LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd Line: 373
Info (12130): Elaborated megafunction instantiation "LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd Line: 373
Info (12133): Instantiated megafunction "LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem" with the following parameter: File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd Line: 373
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2jn3.tdf
    Info (12023): Found entity 1: altsyncram_2jn3 File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_2jn3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2jn3" for hierarchy "LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated" File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd Line: 489
Info (12130): Elaborated megafunction instantiation "LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd Line: 489
Info (12133): Instantiated megafunction "LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component" with the following parameter: File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd Line: 489
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_fcu.tdf
    Info (12023): Found entity 1: mult_fcu File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/mult_fcu.tdf Line: 29
Info (12128): Elaborating entity "mult_fcu" for hierarchy "LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component|mult_fcu:auto_generated" File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "auk_dspip_roundsat_hpfir" for hierarchy "LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd Line: 244
Info (12128): Elaborating entity "cordic_cos" for hierarchy "cordic_cos:cordic_inst" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 121
Info (12128): Elaborating entity "cordic_cos_CORDIC_0" for hierarchy "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/cordic_cos.v Line: 20
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist16_xIn_a_1" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd Line: 410
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:sinNegCond_uid222_sincosTest_delay" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd Line: 467
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist1_sinNegCond_uid222_sincosTest_q_3" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd Line: 472
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd Line: 616
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_5_uid112_sincosTest_b_1" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd Line: 1006
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist15_firstQuadrant_uid15_sincosTest_b_3" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd Line: 1336
Warning (12020): Port "counter_max" on the entity instantiation of "rate_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 486
Warning (12020): Port "counter_max" on the entity instantiation of "channel_out_int_inst" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 432
Warning (12020): Port "counter_max" on the entity instantiation of "latency_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 419
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "rate_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 486
Warning (12020): Port "counter_max" on the entity instantiation of "channel_out_int_inst" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 432
Warning (12020): Port "counter_max" on the entity instantiation of "latency_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 419
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "rate_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 486
Warning (12020): Port "counter_max" on the entity instantiation of "channel_out_int_inst" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 432
Warning (12020): Port "counter_max" on the entity instantiation of "latency_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 419
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "rate_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 486
Warning (12020): Port "counter_max" on the entity instantiation of "channel_out_int_inst" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 432
Warning (12020): Port "counter_max" on the entity instantiation of "latency_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 419
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "rate_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 486
Warning (12020): Port "counter_max" on the entity instantiation of "channel_out_int_inst" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 432
Warning (12020): Port "counter_max" on the entity instantiation of "latency_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 419
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "rate_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 486
Warning (12020): Port "counter_max" on the entity instantiation of "channel_out_int_inst" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 432
Warning (12020): Port "counter_max" on the entity instantiation of "latency_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 419
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.06.12.08:24:09 Progress: Loading sld9d3feb56/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9d3feb56/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/ip/sld9d3feb56/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9d3feb56/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/ip/sld9d3feb56/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9d3feb56/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/ip/sld9d3feb56/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9d3feb56/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/ip/sld9d3feb56/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld9d3feb56/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/ip/sld9d3feb56/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/ip/sld9d3feb56/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9d3feb56/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/ip/sld9d3feb56/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram|q_b[8]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_j7h1.tdf Line: 296
        Warning (14320): Synthesized away node "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|q_b[2]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|q_b[3]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram|q_b[8]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_j7h1.tdf Line: 296
        Warning (14320): Synthesized away node "CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|q_b[2]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|q_b[3]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram|q_b[8]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_j7h1.tdf Line: 296
        Warning (14320): Synthesized away node "CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|q_b[2]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|q_b[3]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram|q_b[8]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_j7h1.tdf Line: 296
        Warning (14320): Synthesized away node "CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|q_b[2]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|q_b[3]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram|q_b[8]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_j7h1.tdf Line: 296
        Warning (14320): Synthesized away node "CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|q_b[2]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|q_b[3]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram|q_b[8]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_j7h1.tdf Line: 296
        Warning (14320): Synthesized away node "CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|q_b[2]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|q_b[3]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf Line: 136
Info (278001): Inferred 10 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DOA_Display:display_inst|Div0" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 221
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DOA_Display:display_inst|Mod0" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 222
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DOA_Display:display_inst|Div1" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 222
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DOA_Display:display_inst|Mod1" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 223
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DOA_Display:display_inst|Mult0" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 212
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult4" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 100
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult3" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 100
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 100
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult2" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 100
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 100
Info (12130): Elaborated megafunction instantiation "DOA_Display:display_inst|lpm_divide:Div0" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 221
Info (12133): Instantiated megafunction "DOA_Display:display_inst|lpm_divide:Div0" with the following parameter: File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 221
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf
    Info (12023): Found entity 1: lpm_divide_nhm File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/lpm_divide_nhm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/sign_div_unsign_fkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf
    Info (12023): Found entity 1: alt_u_div_i4f File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/alt_u_div_i4f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "DOA_Display:display_inst|lpm_divide:Mod0" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 222
Info (12133): Instantiated megafunction "DOA_Display:display_inst|lpm_divide:Mod0" with the following parameter: File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 222
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf
    Info (12023): Found entity 1: lpm_divide_q9m File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/lpm_divide_q9m.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "DOA_Display:display_inst|lpm_divide:Div1" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 222
Info (12133): Instantiated megafunction "DOA_Display:display_inst|lpm_divide:Div1" with the following parameter: File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 222
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf
    Info (12023): Found entity 1: lpm_divide_ihm File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/lpm_divide_ihm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/sign_div_unsign_akh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf
    Info (12023): Found entity 1: alt_u_div_84f File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/alt_u_div_84f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "DOA_Display:display_inst|lpm_divide:Mod1" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 223
Info (12133): Instantiated megafunction "DOA_Display:display_inst|lpm_divide:Mod1" with the following parameter: File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 223
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_n9m.tdf
    Info (12023): Found entity 1: lpm_divide_n9m File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/lpm_divide_n9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ckh File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/sign_div_unsign_ckh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf
    Info (12023): Found entity 1: alt_u_div_c4f File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/alt_u_div_c4f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "DOA_Display:display_inst|lpm_mult:Mult0" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 212
Info (12133): Instantiated megafunction "DOA_Display:display_inst|lpm_mult:Mult0" with the following parameter: File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 212
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "DOA_Display:display_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "DOA_Display:display_inst|lpm_mult:Mult0" File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "DOA_Display:display_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "DOA_Display:display_inst|lpm_mult:Mult0" File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "DOA_Display:display_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "DOA_Display:display_inst|lpm_mult:Mult0" File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf
    Info (12023): Found entity 1: add_sub_mgh File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/add_sub_mgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "DOA_Display:display_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "DOA_Display:display_inst|lpm_mult:Mult0" File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "DOA_Display:display_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "DOA_Display:display_inst|lpm_mult:Mult0" File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf
    Info (12023): Found entity 1: add_sub_qgh File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/add_sub_qgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "DOA_Display:display_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "DOA_Display:display_inst|lpm_mult:Mult0" File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult4" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 100
Info (12133): Instantiated megafunction "lpm_mult:Mult4" with the following parameter: File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 100
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_36t.tdf
    Info (12023): Found entity 1: mult_36t File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/mult_36t.tdf Line: 29
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "CIC Compiler" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature altera_cic_ii
        Warning (265074): The output signals fsin_o and fcos_o are forced low when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "area" technology mapper which leaves 162 WYSIWYG logic cells and I/Os untouched
Info (13000): Registers with preset signals will power-up high File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd Line: 438
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led_status[0]" is stuck at GND File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 23
    Warning (13410): Pin "led_status[1]" is stuck at GND File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 23
    Warning (13410): Pin "led_status[2]" is stuck at GND File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 23
    Warning (13410): Pin "led_status[3]" is stuck at GND File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 23
    Warning (13410): Pin "led_status[4]" is stuck at GND File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 23
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 24 registers lost all their fanouts during netlist optimizations.
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "area" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "serial_com" -- entity does not exist in design
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "beam_angle[0]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 11
    Warning (15610): No output dependent on input pin "beam_angle[1]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 11
    Warning (15610): No output dependent on input pin "beam_angle[2]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 11
    Warning (15610): No output dependent on input pin "beam_angle[3]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 11
    Warning (15610): No output dependent on input pin "beam_angle[4]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 11
    Warning (15610): No output dependent on input pin "beam_angle[5]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 11
    Warning (15610): No output dependent on input pin "beam_angle[6]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 11
    Warning (15610): No output dependent on input pin "beam_angle[7]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 11
    Warning (15610): No output dependent on input pin "beam_angle[8]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 11
    Warning (15610): No output dependent on input pin "beam_angle[9]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 11
    Warning (15610): No output dependent on input pin "beam_angle[10]" File: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v Line: 11
Info (21057): Implemented 5462 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 47 output pins
    Info (21061): Implemented 5128 logic cells
    Info (21064): Implemented 240 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 22 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings
    Info: Peak virtual memory: 4933 megabytes
    Info: Processing ended: Thu Jun 12 08:24:34 2025
    Info: Elapsed time: 00:00:49
    Info: Total CPU time (on all processors): 00:01:16


