// Seed: 2896218029
module module_0 (
    input  logic id_0
    , id_3,
    input  logic sample,
    output logic id_2
);
  assign id_3 = id_3;
  logic id_4;
  logic id_5;
  assign id_4 = id_4;
  assign id_2 = id_3[1];
  type_11(
      1, 1'd0
  );
endmodule
