<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="SixteenBitAdder.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="sixteenBitAdder.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sixteenBitAdder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sixteenBitAdder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sixteenBitAdder.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sixteenBitAdder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="sixteenBitAdder.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sixteenBitAdder.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="sixteenBitAdder.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="sixteenBitAdder.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="sixteenBitAdder.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sixteenBitAdder.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="sixteenBitAdder.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sixteenBitAdder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sixteenBitAdder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="sixteenBitAdder.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="sixteenBitAdder.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="sixteenBitAdder.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="sixteenBitAdder.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sixteenBitAdder.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sixteenBitAdder_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="sixteenBitAdder_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sixteenBitAdder_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sixteenBitAdder_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sixteenBitAdder_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="sixteenBitAdder_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sixteenBitAdder_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sixteenBitAdder_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="sixteenBitAdder_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="sixteenBitAdder_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sixteenBitAdder_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sixteenBitAdder_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="sixteenBitAdder_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="sixteenBitAdder_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sixteenBitAdder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test1_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test1_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1712184038" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1712184038">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1712185085" xil_pn:in_ck="-2909359966972366500" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1712185085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="sixteenBitAdder.v"/>
      <outfile xil_pn:name="test.v"/>
      <outfile xil_pn:name="test1.v"/>
    </transform>
    <transform xil_pn:end_ts="1712184594" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3200935682419546408" xil_pn:start_ts="1712184594">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712184594" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3042623783266164922" xil_pn:start_ts="1712184594">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712184044" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5275350304584064868" xil_pn:start_ts="1712184044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712185085" xil_pn:in_ck="-2909359966972366500" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1712185085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="sixteenBitAdder.v"/>
      <outfile xil_pn:name="test.v"/>
      <outfile xil_pn:name="test1.v"/>
    </transform>
    <transform xil_pn:end_ts="1712185085" xil_pn:in_ck="-2909359966972366500" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6621234572862548127" xil_pn:start_ts="1712185085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test1_beh.prj"/>
      <outfile xil_pn:name="test1_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1712185085" xil_pn:in_ck="-325273873371433553" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7477198307792946082" xil_pn:start_ts="1712185085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test1_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1712183878" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1712183878">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1712183878" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3435908925500575852" xil_pn:start_ts="1712183878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712183878" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5275350304584064868" xil_pn:start_ts="1712183878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712183878" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1712183878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712183878" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2474380893253043062" xil_pn:start_ts="1712183878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712183878" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1712183878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712183878" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3115606777858329626" xil_pn:start_ts="1712183878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712184451" xil_pn:in_ck="8624340254948294147" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="720430188428393305" xil_pn:start_ts="1712184446">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="sixteenBitAdder.lso"/>
      <outfile xil_pn:name="sixteenBitAdder.ngc"/>
      <outfile xil_pn:name="sixteenBitAdder.ngr"/>
      <outfile xil_pn:name="sixteenBitAdder.prj"/>
      <outfile xil_pn:name="sixteenBitAdder.stx"/>
      <outfile xil_pn:name="sixteenBitAdder.syr"/>
      <outfile xil_pn:name="sixteenBitAdder.xst"/>
      <outfile xil_pn:name="sixteenBitAdder_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1712183897" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="507714304717870881" xil_pn:start_ts="1712183897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712183900" xil_pn:in_ck="2513804120530548325" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5617431638918851155" xil_pn:start_ts="1712183897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="sixteenBitAdder.bld"/>
      <outfile xil_pn:name="sixteenBitAdder.ngd"/>
      <outfile xil_pn:name="sixteenBitAdder_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1712183914" xil_pn:in_ck="2513804120530548326" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1712183900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="sixteenBitAdder.pcf"/>
      <outfile xil_pn:name="sixteenBitAdder_map.map"/>
      <outfile xil_pn:name="sixteenBitAdder_map.mrp"/>
      <outfile xil_pn:name="sixteenBitAdder_map.ncd"/>
      <outfile xil_pn:name="sixteenBitAdder_map.ngm"/>
      <outfile xil_pn:name="sixteenBitAdder_map.xrpt"/>
      <outfile xil_pn:name="sixteenBitAdder_summary.xml"/>
      <outfile xil_pn:name="sixteenBitAdder_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1712183934" xil_pn:in_ck="-5213326405441910657" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1712183914">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="sixteenBitAdder.ncd"/>
      <outfile xil_pn:name="sixteenBitAdder.pad"/>
      <outfile xil_pn:name="sixteenBitAdder.par"/>
      <outfile xil_pn:name="sixteenBitAdder.ptwx"/>
      <outfile xil_pn:name="sixteenBitAdder.unroutes"/>
      <outfile xil_pn:name="sixteenBitAdder.xpi"/>
      <outfile xil_pn:name="sixteenBitAdder_pad.csv"/>
      <outfile xil_pn:name="sixteenBitAdder_pad.txt"/>
      <outfile xil_pn:name="sixteenBitAdder_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1712183934" xil_pn:in_ck="2513804120530548194" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1712183926">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="sixteenBitAdder.twr"/>
      <outfile xil_pn:name="sixteenBitAdder.twx"/>
    </transform>
  </transforms>

</generated_project>
