#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56284524c300 .scope module, "BUF" "BUF" 2 2;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7fe844c0b018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5628452f36a0 .functor BUFZ 1, o0x7fe844c0b018, C4<0>, C4<0>, C4<0>;
v0x5628452bbe00_0 .net "A", 0 0, o0x7fe844c0b018;  0 drivers
v0x5628452bc890_0 .net "Y", 0 0, L_0x5628452f36a0;  1 drivers
S_0x56284524c480 .scope module, "DFFSR" "DFFSR" 2 33;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "R"
o0x7fe844c0b0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5628452bd300_0 .net "C", 0 0, o0x7fe844c0b0d8;  0 drivers
o0x7fe844c0b108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5628452bdd90_0 .net "D", 0 0, o0x7fe844c0b108;  0 drivers
v0x5628452bdf80_0 .var "Q", 0 0;
o0x7fe844c0b168 .functor BUFZ 1, C4<z>; HiZ drive
v0x5628452b8450_0 .net "R", 0 0, o0x7fe844c0b168;  0 drivers
o0x7fe844c0b198 .functor BUFZ 1, C4<z>; HiZ drive
v0x5628452b8050_0 .net "S", 0 0, o0x7fe844c0b198;  0 drivers
E_0x56284528a920 .event posedge, v0x5628452b8450_0, v0x5628452b8050_0, v0x5628452bd300_0;
S_0x56284529d400 .scope module, "testbench" "testbench" 3 10;
 .timescale -9 -10;
v0x5628452f2970_0 .net "clk", 0 0, v0x5628452f20d0_0;  1 drivers
v0x5628452f2a30_0 .net "d0_full", 0 0, v0x5628452f2200_0;  1 drivers
v0x5628452f2b40_0 .net "d0_full_estr", 0 0, v0x5628452f22c0_0;  1 drivers
v0x5628452f2be0_0 .net "d1_full", 0 0, v0x5628452f2360_0;  1 drivers
v0x5628452f2cd0_0 .net "d1_full_estr", 0 0, v0x5628452f2400_0;  1 drivers
v0x5628452f2dc0_0 .net "reset_L", 0 0, v0x5628452f2540_0;  1 drivers
v0x5628452f2ef0_0 .net "vc0_delay", 0 0, v0x5628452dd5d0_0;  1 drivers
v0x5628452f2f90_0 .net "vc0_delay_estr", 0 0, v0x5628452f0740_0;  1 drivers
v0x5628452f3030_0 .net "vc0_empty", 0 0, v0x5628452f25e0_0;  1 drivers
v0x5628452f3160_0 .net "vc0_empty_estr", 0 0, v0x5628452f2680_0;  1 drivers
v0x5628452f3290_0 .net "vc0_read", 0 0, v0x5628452dd810_0;  1 drivers
v0x5628452f3330_0 .net "vc0_read_estr", 0 0, v0x5628452f0c40_0;  1 drivers
v0x5628452f33d0_0 .net "vc1_empty", 0 0, v0x5628452f2720_0;  1 drivers
v0x5628452f34c0_0 .net "vc1_empty_estr", 0 0, v0x5628452f2850_0;  1 drivers
v0x5628452f3560_0 .net "vc1_read", 0 0, v0x5628452dda50_0;  1 drivers
v0x5628452f3600_0 .net "vc1_read_estr", 0 0, L_0x5628452f4090;  1 drivers
S_0x5628452dcc60 .scope module, "pop_vc0" "pop_delay_vc0" 3 34, 4 1 0, S_0x56284529d400;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "d0_full"
    .port_info 3 /INPUT 1 "d1_full"
    .port_info 4 /INPUT 1 "vc0_empty"
    .port_info 5 /INPUT 1 "vc1_empty"
    .port_info 6 /OUTPUT 1 "vc0_delay"
    .port_info 7 /OUTPUT 1 "vc0_read"
    .port_info 8 /OUTPUT 1 "vc1_read"
v0x5628452dd060_0 .var "and_d0d1", 0 0;
v0x5628452dd120_0 .var "and_vc0_0", 0 0;
v0x5628452dd1e0_0 .var "and_vc0_1", 0 0;
v0x5628452dd280_0 .net "clk", 0 0, v0x5628452f20d0_0;  alias, 1 drivers
v0x5628452dd340_0 .net "d0_full", 0 0, v0x5628452f2200_0;  alias, 1 drivers
v0x5628452dd450_0 .net "d1_full", 0 0, v0x5628452f2360_0;  alias, 1 drivers
v0x5628452dd510_0 .net "reset_L", 0 0, v0x5628452f2540_0;  alias, 1 drivers
v0x5628452dd5d0_0 .var "vc0_delay", 0 0;
v0x5628452dd690_0 .var "vc0_delay_recordar", 0 0;
v0x5628452dd750_0 .net "vc0_empty", 0 0, v0x5628452f25e0_0;  alias, 1 drivers
v0x5628452dd810_0 .var "vc0_read", 0 0;
v0x5628452dd8d0_0 .var "vc0_read_recordar", 0 0;
v0x5628452dd990_0 .net "vc1_empty", 0 0, v0x5628452f2720_0;  alias, 1 drivers
v0x5628452dda50_0 .var "vc1_read", 0 0;
v0x5628452ddb10_0 .var "vc1_read_recordar", 0 0;
E_0x56284528aa30 .event posedge, v0x5628452dd280_0;
E_0x56284524abf0 .event edge, v0x5628452dd120_0, v0x5628452dd1e0_0;
E_0x5628452bdd00 .event edge, v0x5628452dd750_0, v0x5628452dd060_0, v0x5628452dd990_0;
E_0x5628452be4c0 .event edge, v0x5628452dd750_0, v0x5628452dd060_0;
E_0x5628452dd000 .event edge, v0x5628452dd340_0, v0x5628452dd450_0;
S_0x5628452ddcf0 .scope module, "pop_vc0_estr" "pop_delay_vc0_estr" 3 47, 5 5 0, S_0x56284529d400;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "d0_full"
    .port_info 3 /INPUT 1 "d1_full"
    .port_info 4 /INPUT 1 "vc0_empty"
    .port_info 5 /INPUT 1 "vc1_empty"
    .port_info 6 /OUTPUT 1 "vc0_delay"
    .port_info 7 /OUTPUT 1 "vc0_read"
    .port_info 8 /OUTPUT 1 "vc1_read"
L_0x5628452f4090 .functor BUFZ 1, v0x5628452f0740_0, C4<0>, C4<0>, C4<0>;
v0x5628452f0d50_0 .net "_00_", 0 0, L_0x5628452f4000;  1 drivers
v0x5628452f1130_0 .net "_01_", 0 0, L_0x5628452f3b80;  1 drivers
v0x5628452f1240_0 .net "_02_", 0 0, L_0x5628452f3bf0;  1 drivers
v0x5628452f1330_0 .net "_03_", 0 0, L_0x5628452f3e50;  1 drivers
v0x5628452f1420_0 .net "_04_", 0 0, L_0x5628452f38a0;  1 drivers
v0x5628452f1560_0 .net "_05_", 0 0, L_0x5628452f3a10;  1 drivers
v0x5628452f1600_0 .net "clk", 0 0, v0x5628452f20d0_0;  alias, 1 drivers
v0x5628452f16a0_0 .net "d0_full", 0 0, v0x5628452f22c0_0;  alias, 1 drivers
v0x5628452f1760_0 .net "d1_full", 0 0, v0x5628452f2400_0;  alias, 1 drivers
v0x5628452f1890_0 .net "reset_L", 0 0, v0x5628452f2540_0;  alias, 1 drivers
v0x5628452f1930_0 .net "vc0_delay", 0 0, v0x5628452f0740_0;  alias, 1 drivers
v0x5628452f19f0_0 .net "vc0_empty", 0 0, v0x5628452f2680_0;  alias, 1 drivers
v0x5628452f1ae0_0 .net "vc0_read", 0 0, v0x5628452f0c40_0;  alias, 1 drivers
v0x5628452f1ba0_0 .net "vc1_empty", 0 0, v0x5628452f2850_0;  alias, 1 drivers
v0x5628452f1c40_0 .net "vc1_read", 0 0, L_0x5628452f4090;  alias, 1 drivers
S_0x5628452ee240 .scope module, "_06_" "NAND" 5 32, 2 14 0, S_0x5628452ddcf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x5628452f3710 .functor AND 1, v0x5628452f2400_0, v0x5628452f22c0_0, C4<1>, C4<1>;
L_0x5628452f38a0 .functor NOT 1, L_0x5628452f3710, C4<0>, C4<0>, C4<0>;
v0x5628452ee480_0 .net "A", 0 0, v0x5628452f2400_0;  alias, 1 drivers
v0x5628452ee560_0 .net "B", 0 0, v0x5628452f22c0_0;  alias, 1 drivers
v0x5628452ee620_0 .net "Y", 0 0, L_0x5628452f38a0;  alias, 1 drivers
v0x5628452ee6c0_0 .net *"_s0", 0 0, L_0x5628452f3710;  1 drivers
S_0x5628452ee820 .scope module, "_07_" "NAND" 5 37, 2 14 0, S_0x5628452ddcf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x5628452f3910 .functor AND 1, L_0x5628452f38a0, v0x5628452f2540_0, C4<1>, C4<1>;
L_0x5628452f3a10 .functor NOT 1, L_0x5628452f3910, C4<0>, C4<0>, C4<0>;
v0x5628452eea40_0 .net "A", 0 0, L_0x5628452f38a0;  alias, 1 drivers
v0x5628452eeb00_0 .net "B", 0 0, v0x5628452f2540_0;  alias, 1 drivers
v0x5628452eeba0_0 .net "Y", 0 0, L_0x5628452f3a10;  alias, 1 drivers
v0x5628452eec70_0 .net *"_s0", 0 0, L_0x5628452f3910;  1 drivers
S_0x5628452eed90 .scope module, "_08_" "NOR" 5 42, 2 20 0, S_0x5628452ddcf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x5628452f3b10 .functor OR 1, L_0x5628452f3a10, v0x5628452f2680_0, C4<0>, C4<0>;
L_0x5628452f3b80 .functor NOT 1, L_0x5628452f3b10, C4<0>, C4<0>, C4<0>;
v0x5628452eefe0_0 .net "A", 0 0, L_0x5628452f3a10;  alias, 1 drivers
v0x5628452ef0b0_0 .net "B", 0 0, v0x5628452f2680_0;  alias, 1 drivers
v0x5628452ef150_0 .net "Y", 0 0, L_0x5628452f3b80;  alias, 1 drivers
v0x5628452ef220_0 .net *"_s0", 0 0, L_0x5628452f3b10;  1 drivers
S_0x5628452ef380 .scope module, "_09_" "NOT" 5 47, 2 8 0, S_0x5628452ddcf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x5628452f3bf0 .functor NOT 1, v0x5628452f2850_0, C4<0>, C4<0>, C4<0>;
v0x5628452ef590_0 .net "A", 0 0, v0x5628452f2850_0;  alias, 1 drivers
v0x5628452ef670_0 .net "Y", 0 0, L_0x5628452f3bf0;  alias, 1 drivers
S_0x5628452ef790 .scope module, "_10_" "NAND" 5 51, 2 14 0, S_0x5628452ddcf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x5628452f3d30 .functor AND 1, v0x5628452f2680_0, L_0x5628452f3bf0, C4<1>, C4<1>;
L_0x5628452f3e50 .functor NOT 1, L_0x5628452f3d30, C4<0>, C4<0>, C4<0>;
v0x5628452efa00_0 .net "A", 0 0, v0x5628452f2680_0;  alias, 1 drivers
v0x5628452efac0_0 .net "B", 0 0, L_0x5628452f3bf0;  alias, 1 drivers
v0x5628452efb90_0 .net "Y", 0 0, L_0x5628452f3e50;  alias, 1 drivers
v0x5628452efc60_0 .net *"_s0", 0 0, L_0x5628452f3d30;  1 drivers
S_0x5628452efd80 .scope module, "_11_" "NOR" 5 56, 2 20 0, S_0x5628452ddcf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x5628452f3ee0 .functor OR 1, L_0x5628452f3e50, L_0x5628452f3a10, C4<0>, C4<0>;
L_0x5628452f4000 .functor NOT 1, L_0x5628452f3ee0, C4<0>, C4<0>, C4<0>;
v0x5628452effa0_0 .net "A", 0 0, L_0x5628452f3e50;  alias, 1 drivers
v0x5628452f0090_0 .net "B", 0 0, L_0x5628452f3a10;  alias, 1 drivers
v0x5628452f0180_0 .net "Y", 0 0, L_0x5628452f4000;  alias, 1 drivers
v0x5628452f0220_0 .net *"_s0", 0 0, L_0x5628452f3ee0;  1 drivers
S_0x5628452f0360 .scope module, "_12_" "DFF" 5 61, 2 26 0, S_0x5628452ddcf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x5628452f0580_0 .net "C", 0 0, v0x5628452f20d0_0;  alias, 1 drivers
v0x5628452f0670_0 .net "D", 0 0, L_0x5628452f4000;  alias, 1 drivers
v0x5628452f0740_0 .var "Q", 0 0;
S_0x5628452f0850 .scope module, "_13_" "DFF" 5 66, 2 26 0, S_0x5628452ddcf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x5628452f0a70_0 .net "C", 0 0, v0x5628452f20d0_0;  alias, 1 drivers
v0x5628452f0b80_0 .net "D", 0 0, L_0x5628452f3b80;  alias, 1 drivers
v0x5628452f0c40_0 .var "Q", 0 0;
S_0x5628452f1e50 .scope module, "prb" "probador" 3 61, 6 1 0, S_0x56284529d400;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "reset_L"
    .port_info 2 /OUTPUT 1 "d0_full"
    .port_info 3 /OUTPUT 1 "d1_full"
    .port_info 4 /OUTPUT 1 "vc0_empty"
    .port_info 5 /OUTPUT 1 "vc1_empty"
    .port_info 6 /OUTPUT 1 "d0_full_estr"
    .port_info 7 /OUTPUT 1 "d1_full_estr"
    .port_info 8 /OUTPUT 1 "vc0_empty_estr"
    .port_info 9 /OUTPUT 1 "vc1_empty_estr"
v0x5628452f20d0_0 .var "clk", 0 0;
v0x5628452f2200_0 .var "d0_full", 0 0;
v0x5628452f22c0_0 .var "d0_full_estr", 0 0;
v0x5628452f2360_0 .var "d1_full", 0 0;
v0x5628452f2400_0 .var "d1_full_estr", 0 0;
v0x5628452f2540_0 .var "reset_L", 0 0;
v0x5628452f25e0_0 .var "vc0_empty", 0 0;
v0x5628452f2680_0 .var "vc0_empty_estr", 0 0;
v0x5628452f2720_0 .var "vc1_empty", 0 0;
v0x5628452f2850_0 .var "vc1_empty_estr", 0 0;
    .scope S_0x56284524c480;
T_0 ;
    %wait E_0x56284528a920;
    %load/vec4 v0x5628452b8050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628452bdf80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5628452b8450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452bdf80_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5628452bdd90_0;
    %assign/vec4 v0x5628452bdf80_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5628452dcc60;
T_1 ;
    %wait E_0x5628452dd000;
    %load/vec4 v0x5628452dd340_0;
    %load/vec4 v0x5628452dd450_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628452dd060_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628452dd060_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5628452dcc60;
T_2 ;
    %wait E_0x5628452be4c0;
    %load/vec4 v0x5628452dd750_0;
    %nor/r;
    %load/vec4 v0x5628452dd060_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628452dd120_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628452dd120_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5628452dcc60;
T_3 ;
    %wait E_0x5628452bdd00;
    %load/vec4 v0x5628452dd750_0;
    %load/vec4 v0x5628452dd060_0;
    %nor/r;
    %and;
    %load/vec4 v0x5628452dd990_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628452dd1e0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628452dd1e0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5628452dcc60;
T_4 ;
    %wait E_0x56284524abf0;
    %load/vec4 v0x5628452dd120_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628452dd690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628452dd8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628452ddb10_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5628452dd1e0_0;
    %load/vec4 v0x5628452dd120_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628452dd690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628452dd8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628452ddb10_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628452dd690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628452dd8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628452ddb10_0, 0, 1;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5628452dcc60;
T_5 ;
    %wait E_0x56284528aa30;
    %load/vec4 v0x5628452dd510_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x5628452dd120_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x5628452dd690_0;
    %assign/vec4 v0x5628452dd5d0_0, 0;
    %load/vec4 v0x5628452dd8d0_0;
    %assign/vec4 v0x5628452dd810_0, 0;
    %load/vec4 v0x5628452ddb10_0;
    %assign/vec4 v0x5628452dda50_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5628452dd1e0_0;
    %load/vec4 v0x5628452dd120_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x5628452dd690_0;
    %assign/vec4 v0x5628452dd5d0_0, 0;
    %load/vec4 v0x5628452dd8d0_0;
    %assign/vec4 v0x5628452dd810_0, 0;
    %load/vec4 v0x5628452ddb10_0;
    %assign/vec4 v0x5628452dda50_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452dd5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452dd810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452dda50_0, 0;
T_5.5 ;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452dd5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452dd810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452dda50_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5628452f0360;
T_6 ;
    %wait E_0x56284528aa30;
    %load/vec4 v0x5628452f0670_0;
    %assign/vec4 v0x5628452f0740_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5628452f0850;
T_7 ;
    %wait E_0x56284528aa30;
    %load/vec4 v0x5628452f0b80_0;
    %assign/vec4 v0x5628452f0c40_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5628452f1e50;
T_8 ;
    %vpi_call 6 28 "$dumpfile", "./dump/pop_delay_vc0.vcd" {0 0 0};
    %vpi_call 6 29 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f2540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f2200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f2360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628452f25e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628452f2720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f22c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f2400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628452f2680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628452f2850_0, 0;
    %wait E_0x56284528aa30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628452f2540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f2200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f2360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f25e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f2720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f22c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f2400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f2680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f2850_0, 0;
    %wait E_0x56284528aa30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628452f2200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628452f2360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f25e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f2720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628452f22c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628452f2400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f2680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f2850_0, 0;
    %wait E_0x56284528aa30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f2200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f2360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628452f25e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628452f2720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f22c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f2400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628452f2680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628452f2850_0, 0;
    %wait E_0x56284528aa30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628452f2200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628452f2360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628452f25e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628452f2720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628452f22c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628452f2400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628452f2680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628452f2850_0, 0;
    %wait E_0x56284528aa30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f2200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f2360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f25e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f2720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f22c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f2400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f2680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f2850_0, 0;
    %wait E_0x56284528aa30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f2200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f2360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628452f25e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f2720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f22c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f2400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628452f2680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f2850_0, 0;
    %wait E_0x56284528aa30;
    %wait E_0x56284528aa30;
    %vpi_call 6 119 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5628452f1e50;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628452f20d0_0, 0;
    %end;
    .thread T_9;
    .scope S_0x5628452f1e50;
T_10 ;
    %delay 20, 0;
    %load/vec4 v0x5628452f20d0_0;
    %inv;
    %assign/vec4 v0x5628452f20d0_0, 0;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./cmos_cells.v";
    "testbench.v";
    "./pop_delay_vc0.v";
    "./pop_delay_vc0_estr.v";
    "./probador.v";
