
ThirdParty_MainAvionic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ecb4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d0  0800ee88  0800ee88  0001ee88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f458  0800f458  00020258  2**0
                  CONTENTS
  4 .ARM          00000008  0800f458  0800f458  0001f458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f460  0800f460  00020258  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f460  0800f460  0001f460  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f464  0800f464  0001f464  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000258  20000000  0800f468  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004658  20000258  0800f6c0  00020258  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200048b0  0800f6c0  000248b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020258  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020288  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c39b  00000000  00000000  000202cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003fe5  00000000  00000000  0003c666  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017e8  00000000  00000000  00040650  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012be  00000000  00000000  00041e38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000260a6  00000000  00000000  000430f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001dbe6  00000000  00000000  0006919c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dfd3b  00000000  00000000  00086d82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000079b0  00000000  00000000  00166ac0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000085  00000000  00000000  0016e470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000258 	.word	0x20000258
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800ee6c 	.word	0x0800ee6c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000025c 	.word	0x2000025c
 800020c:	0800ee6c 	.word	0x0800ee6c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_ldivmod>:
 8000cb8:	b97b      	cbnz	r3, 8000cda <__aeabi_ldivmod+0x22>
 8000cba:	b972      	cbnz	r2, 8000cda <__aeabi_ldivmod+0x22>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bfbe      	ittt	lt
 8000cc0:	2000      	movlt	r0, #0
 8000cc2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000cc6:	e006      	blt.n	8000cd6 <__aeabi_ldivmod+0x1e>
 8000cc8:	bf08      	it	eq
 8000cca:	2800      	cmpeq	r0, #0
 8000ccc:	bf1c      	itt	ne
 8000cce:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000cd2:	f04f 30ff 	movne.w	r0, #4294967295
 8000cd6:	f000 b9f1 	b.w	80010bc <__aeabi_idiv0>
 8000cda:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cde:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	db09      	blt.n	8000cfa <__aeabi_ldivmod+0x42>
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	db1a      	blt.n	8000d20 <__aeabi_ldivmod+0x68>
 8000cea:	f000 f883 	bl	8000df4 <__udivmoddi4>
 8000cee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf6:	b004      	add	sp, #16
 8000cf8:	4770      	bx	lr
 8000cfa:	4240      	negs	r0, r0
 8000cfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	db1b      	blt.n	8000d3c <__aeabi_ldivmod+0x84>
 8000d04:	f000 f876 	bl	8000df4 <__udivmoddi4>
 8000d08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d10:	b004      	add	sp, #16
 8000d12:	4240      	negs	r0, r0
 8000d14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d18:	4252      	negs	r2, r2
 8000d1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d1e:	4770      	bx	lr
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	f000 f865 	bl	8000df4 <__udivmoddi4>
 8000d2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d32:	b004      	add	sp, #16
 8000d34:	4240      	negs	r0, r0
 8000d36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d3a:	4770      	bx	lr
 8000d3c:	4252      	negs	r2, r2
 8000d3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d42:	f000 f857 	bl	8000df4 <__udivmoddi4>
 8000d46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d4e:	b004      	add	sp, #16
 8000d50:	4252      	negs	r2, r2
 8000d52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_uldivmod>:
 8000d58:	b953      	cbnz	r3, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5a:	b94a      	cbnz	r2, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5c:	2900      	cmp	r1, #0
 8000d5e:	bf08      	it	eq
 8000d60:	2800      	cmpeq	r0, #0
 8000d62:	bf1c      	itt	ne
 8000d64:	f04f 31ff 	movne.w	r1, #4294967295
 8000d68:	f04f 30ff 	movne.w	r0, #4294967295
 8000d6c:	f000 b9a6 	b.w	80010bc <__aeabi_idiv0>
 8000d70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d78:	f000 f83c 	bl	8000df4 <__udivmoddi4>
 8000d7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d84:	b004      	add	sp, #16
 8000d86:	4770      	bx	lr

08000d88 <__aeabi_d2lz>:
 8000d88:	b538      	push	{r3, r4, r5, lr}
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	4604      	mov	r4, r0
 8000d90:	460d      	mov	r5, r1
 8000d92:	f7ff febb 	bl	8000b0c <__aeabi_dcmplt>
 8000d96:	b928      	cbnz	r0, 8000da4 <__aeabi_d2lz+0x1c>
 8000d98:	4620      	mov	r0, r4
 8000d9a:	4629      	mov	r1, r5
 8000d9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000da0:	f000 b80a 	b.w	8000db8 <__aeabi_d2ulz>
 8000da4:	4620      	mov	r0, r4
 8000da6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000daa:	f000 f805 	bl	8000db8 <__aeabi_d2ulz>
 8000dae:	4240      	negs	r0, r0
 8000db0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000db4:	bd38      	pop	{r3, r4, r5, pc}
 8000db6:	bf00      	nop

08000db8 <__aeabi_d2ulz>:
 8000db8:	b5d0      	push	{r4, r6, r7, lr}
 8000dba:	4b0c      	ldr	r3, [pc, #48]	; (8000dec <__aeabi_d2ulz+0x34>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	4606      	mov	r6, r0
 8000dc0:	460f      	mov	r7, r1
 8000dc2:	f7ff fc31 	bl	8000628 <__aeabi_dmul>
 8000dc6:	f7ff ff07 	bl	8000bd8 <__aeabi_d2uiz>
 8000dca:	4604      	mov	r4, r0
 8000dcc:	f7ff fbb2 	bl	8000534 <__aeabi_ui2d>
 8000dd0:	4b07      	ldr	r3, [pc, #28]	; (8000df0 <__aeabi_d2ulz+0x38>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	f7ff fc28 	bl	8000628 <__aeabi_dmul>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	460b      	mov	r3, r1
 8000ddc:	4630      	mov	r0, r6
 8000dde:	4639      	mov	r1, r7
 8000de0:	f7ff fa6a 	bl	80002b8 <__aeabi_dsub>
 8000de4:	f7ff fef8 	bl	8000bd8 <__aeabi_d2uiz>
 8000de8:	4621      	mov	r1, r4
 8000dea:	bdd0      	pop	{r4, r6, r7, pc}
 8000dec:	3df00000 	.word	0x3df00000
 8000df0:	41f00000 	.word	0x41f00000

08000df4 <__udivmoddi4>:
 8000df4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000df8:	9e08      	ldr	r6, [sp, #32]
 8000dfa:	460d      	mov	r5, r1
 8000dfc:	4604      	mov	r4, r0
 8000dfe:	460f      	mov	r7, r1
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d14a      	bne.n	8000e9a <__udivmoddi4+0xa6>
 8000e04:	428a      	cmp	r2, r1
 8000e06:	4694      	mov	ip, r2
 8000e08:	d965      	bls.n	8000ed6 <__udivmoddi4+0xe2>
 8000e0a:	fab2 f382 	clz	r3, r2
 8000e0e:	b143      	cbz	r3, 8000e22 <__udivmoddi4+0x2e>
 8000e10:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e14:	f1c3 0220 	rsb	r2, r3, #32
 8000e18:	409f      	lsls	r7, r3
 8000e1a:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1e:	4317      	orrs	r7, r2
 8000e20:	409c      	lsls	r4, r3
 8000e22:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000e26:	fa1f f58c 	uxth.w	r5, ip
 8000e2a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000e2e:	0c22      	lsrs	r2, r4, #16
 8000e30:	fb0e 7711 	mls	r7, lr, r1, r7
 8000e34:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000e38:	fb01 f005 	mul.w	r0, r1, r5
 8000e3c:	4290      	cmp	r0, r2
 8000e3e:	d90a      	bls.n	8000e56 <__udivmoddi4+0x62>
 8000e40:	eb1c 0202 	adds.w	r2, ip, r2
 8000e44:	f101 37ff 	add.w	r7, r1, #4294967295
 8000e48:	f080 811c 	bcs.w	8001084 <__udivmoddi4+0x290>
 8000e4c:	4290      	cmp	r0, r2
 8000e4e:	f240 8119 	bls.w	8001084 <__udivmoddi4+0x290>
 8000e52:	3902      	subs	r1, #2
 8000e54:	4462      	add	r2, ip
 8000e56:	1a12      	subs	r2, r2, r0
 8000e58:	b2a4      	uxth	r4, r4
 8000e5a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e5e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e62:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e66:	fb00 f505 	mul.w	r5, r0, r5
 8000e6a:	42a5      	cmp	r5, r4
 8000e6c:	d90a      	bls.n	8000e84 <__udivmoddi4+0x90>
 8000e6e:	eb1c 0404 	adds.w	r4, ip, r4
 8000e72:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e76:	f080 8107 	bcs.w	8001088 <__udivmoddi4+0x294>
 8000e7a:	42a5      	cmp	r5, r4
 8000e7c:	f240 8104 	bls.w	8001088 <__udivmoddi4+0x294>
 8000e80:	4464      	add	r4, ip
 8000e82:	3802      	subs	r0, #2
 8000e84:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e88:	1b64      	subs	r4, r4, r5
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	b11e      	cbz	r6, 8000e96 <__udivmoddi4+0xa2>
 8000e8e:	40dc      	lsrs	r4, r3
 8000e90:	2300      	movs	r3, #0
 8000e92:	e9c6 4300 	strd	r4, r3, [r6]
 8000e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d908      	bls.n	8000eb0 <__udivmoddi4+0xbc>
 8000e9e:	2e00      	cmp	r6, #0
 8000ea0:	f000 80ed 	beq.w	800107e <__udivmoddi4+0x28a>
 8000ea4:	2100      	movs	r1, #0
 8000ea6:	e9c6 0500 	strd	r0, r5, [r6]
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb0:	fab3 f183 	clz	r1, r3
 8000eb4:	2900      	cmp	r1, #0
 8000eb6:	d149      	bne.n	8000f4c <__udivmoddi4+0x158>
 8000eb8:	42ab      	cmp	r3, r5
 8000eba:	d302      	bcc.n	8000ec2 <__udivmoddi4+0xce>
 8000ebc:	4282      	cmp	r2, r0
 8000ebe:	f200 80f8 	bhi.w	80010b2 <__udivmoddi4+0x2be>
 8000ec2:	1a84      	subs	r4, r0, r2
 8000ec4:	eb65 0203 	sbc.w	r2, r5, r3
 8000ec8:	2001      	movs	r0, #1
 8000eca:	4617      	mov	r7, r2
 8000ecc:	2e00      	cmp	r6, #0
 8000ece:	d0e2      	beq.n	8000e96 <__udivmoddi4+0xa2>
 8000ed0:	e9c6 4700 	strd	r4, r7, [r6]
 8000ed4:	e7df      	b.n	8000e96 <__udivmoddi4+0xa2>
 8000ed6:	b902      	cbnz	r2, 8000eda <__udivmoddi4+0xe6>
 8000ed8:	deff      	udf	#255	; 0xff
 8000eda:	fab2 f382 	clz	r3, r2
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	f040 8090 	bne.w	8001004 <__udivmoddi4+0x210>
 8000ee4:	1a8a      	subs	r2, r1, r2
 8000ee6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eea:	fa1f fe8c 	uxth.w	lr, ip
 8000eee:	2101      	movs	r1, #1
 8000ef0:	fbb2 f5f7 	udiv	r5, r2, r7
 8000ef4:	fb07 2015 	mls	r0, r7, r5, r2
 8000ef8:	0c22      	lsrs	r2, r4, #16
 8000efa:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000efe:	fb0e f005 	mul.w	r0, lr, r5
 8000f02:	4290      	cmp	r0, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x124>
 8000f06:	eb1c 0202 	adds.w	r2, ip, r2
 8000f0a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f0e:	d202      	bcs.n	8000f16 <__udivmoddi4+0x122>
 8000f10:	4290      	cmp	r0, r2
 8000f12:	f200 80cb 	bhi.w	80010ac <__udivmoddi4+0x2b8>
 8000f16:	4645      	mov	r5, r8
 8000f18:	1a12      	subs	r2, r2, r0
 8000f1a:	b2a4      	uxth	r4, r4
 8000f1c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000f20:	fb07 2210 	mls	r2, r7, r0, r2
 8000f24:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000f28:	fb0e fe00 	mul.w	lr, lr, r0
 8000f2c:	45a6      	cmp	lr, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x14e>
 8000f30:	eb1c 0404 	adds.w	r4, ip, r4
 8000f34:	f100 32ff 	add.w	r2, r0, #4294967295
 8000f38:	d202      	bcs.n	8000f40 <__udivmoddi4+0x14c>
 8000f3a:	45a6      	cmp	lr, r4
 8000f3c:	f200 80bb 	bhi.w	80010b6 <__udivmoddi4+0x2c2>
 8000f40:	4610      	mov	r0, r2
 8000f42:	eba4 040e 	sub.w	r4, r4, lr
 8000f46:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000f4a:	e79f      	b.n	8000e8c <__udivmoddi4+0x98>
 8000f4c:	f1c1 0720 	rsb	r7, r1, #32
 8000f50:	408b      	lsls	r3, r1
 8000f52:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f56:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f5a:	fa05 f401 	lsl.w	r4, r5, r1
 8000f5e:	fa20 f307 	lsr.w	r3, r0, r7
 8000f62:	40fd      	lsrs	r5, r7
 8000f64:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f68:	4323      	orrs	r3, r4
 8000f6a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000f6e:	fa1f fe8c 	uxth.w	lr, ip
 8000f72:	fb09 5518 	mls	r5, r9, r8, r5
 8000f76:	0c1c      	lsrs	r4, r3, #16
 8000f78:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000f7c:	fb08 f50e 	mul.w	r5, r8, lr
 8000f80:	42a5      	cmp	r5, r4
 8000f82:	fa02 f201 	lsl.w	r2, r2, r1
 8000f86:	fa00 f001 	lsl.w	r0, r0, r1
 8000f8a:	d90b      	bls.n	8000fa4 <__udivmoddi4+0x1b0>
 8000f8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f90:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f94:	f080 8088 	bcs.w	80010a8 <__udivmoddi4+0x2b4>
 8000f98:	42a5      	cmp	r5, r4
 8000f9a:	f240 8085 	bls.w	80010a8 <__udivmoddi4+0x2b4>
 8000f9e:	f1a8 0802 	sub.w	r8, r8, #2
 8000fa2:	4464      	add	r4, ip
 8000fa4:	1b64      	subs	r4, r4, r5
 8000fa6:	b29d      	uxth	r5, r3
 8000fa8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000fac:	fb09 4413 	mls	r4, r9, r3, r4
 8000fb0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000fb4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000fb8:	45a6      	cmp	lr, r4
 8000fba:	d908      	bls.n	8000fce <__udivmoddi4+0x1da>
 8000fbc:	eb1c 0404 	adds.w	r4, ip, r4
 8000fc0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000fc4:	d26c      	bcs.n	80010a0 <__udivmoddi4+0x2ac>
 8000fc6:	45a6      	cmp	lr, r4
 8000fc8:	d96a      	bls.n	80010a0 <__udivmoddi4+0x2ac>
 8000fca:	3b02      	subs	r3, #2
 8000fcc:	4464      	add	r4, ip
 8000fce:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000fd2:	fba3 9502 	umull	r9, r5, r3, r2
 8000fd6:	eba4 040e 	sub.w	r4, r4, lr
 8000fda:	42ac      	cmp	r4, r5
 8000fdc:	46c8      	mov	r8, r9
 8000fde:	46ae      	mov	lr, r5
 8000fe0:	d356      	bcc.n	8001090 <__udivmoddi4+0x29c>
 8000fe2:	d053      	beq.n	800108c <__udivmoddi4+0x298>
 8000fe4:	b156      	cbz	r6, 8000ffc <__udivmoddi4+0x208>
 8000fe6:	ebb0 0208 	subs.w	r2, r0, r8
 8000fea:	eb64 040e 	sbc.w	r4, r4, lr
 8000fee:	fa04 f707 	lsl.w	r7, r4, r7
 8000ff2:	40ca      	lsrs	r2, r1
 8000ff4:	40cc      	lsrs	r4, r1
 8000ff6:	4317      	orrs	r7, r2
 8000ff8:	e9c6 7400 	strd	r7, r4, [r6]
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	2100      	movs	r1, #0
 8001000:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001004:	f1c3 0120 	rsb	r1, r3, #32
 8001008:	fa02 fc03 	lsl.w	ip, r2, r3
 800100c:	fa20 f201 	lsr.w	r2, r0, r1
 8001010:	fa25 f101 	lsr.w	r1, r5, r1
 8001014:	409d      	lsls	r5, r3
 8001016:	432a      	orrs	r2, r5
 8001018:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800101c:	fa1f fe8c 	uxth.w	lr, ip
 8001020:	fbb1 f0f7 	udiv	r0, r1, r7
 8001024:	fb07 1510 	mls	r5, r7, r0, r1
 8001028:	0c11      	lsrs	r1, r2, #16
 800102a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800102e:	fb00 f50e 	mul.w	r5, r0, lr
 8001032:	428d      	cmp	r5, r1
 8001034:	fa04 f403 	lsl.w	r4, r4, r3
 8001038:	d908      	bls.n	800104c <__udivmoddi4+0x258>
 800103a:	eb1c 0101 	adds.w	r1, ip, r1
 800103e:	f100 38ff 	add.w	r8, r0, #4294967295
 8001042:	d22f      	bcs.n	80010a4 <__udivmoddi4+0x2b0>
 8001044:	428d      	cmp	r5, r1
 8001046:	d92d      	bls.n	80010a4 <__udivmoddi4+0x2b0>
 8001048:	3802      	subs	r0, #2
 800104a:	4461      	add	r1, ip
 800104c:	1b49      	subs	r1, r1, r5
 800104e:	b292      	uxth	r2, r2
 8001050:	fbb1 f5f7 	udiv	r5, r1, r7
 8001054:	fb07 1115 	mls	r1, r7, r5, r1
 8001058:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800105c:	fb05 f10e 	mul.w	r1, r5, lr
 8001060:	4291      	cmp	r1, r2
 8001062:	d908      	bls.n	8001076 <__udivmoddi4+0x282>
 8001064:	eb1c 0202 	adds.w	r2, ip, r2
 8001068:	f105 38ff 	add.w	r8, r5, #4294967295
 800106c:	d216      	bcs.n	800109c <__udivmoddi4+0x2a8>
 800106e:	4291      	cmp	r1, r2
 8001070:	d914      	bls.n	800109c <__udivmoddi4+0x2a8>
 8001072:	3d02      	subs	r5, #2
 8001074:	4462      	add	r2, ip
 8001076:	1a52      	subs	r2, r2, r1
 8001078:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 800107c:	e738      	b.n	8000ef0 <__udivmoddi4+0xfc>
 800107e:	4631      	mov	r1, r6
 8001080:	4630      	mov	r0, r6
 8001082:	e708      	b.n	8000e96 <__udivmoddi4+0xa2>
 8001084:	4639      	mov	r1, r7
 8001086:	e6e6      	b.n	8000e56 <__udivmoddi4+0x62>
 8001088:	4610      	mov	r0, r2
 800108a:	e6fb      	b.n	8000e84 <__udivmoddi4+0x90>
 800108c:	4548      	cmp	r0, r9
 800108e:	d2a9      	bcs.n	8000fe4 <__udivmoddi4+0x1f0>
 8001090:	ebb9 0802 	subs.w	r8, r9, r2
 8001094:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001098:	3b01      	subs	r3, #1
 800109a:	e7a3      	b.n	8000fe4 <__udivmoddi4+0x1f0>
 800109c:	4645      	mov	r5, r8
 800109e:	e7ea      	b.n	8001076 <__udivmoddi4+0x282>
 80010a0:	462b      	mov	r3, r5
 80010a2:	e794      	b.n	8000fce <__udivmoddi4+0x1da>
 80010a4:	4640      	mov	r0, r8
 80010a6:	e7d1      	b.n	800104c <__udivmoddi4+0x258>
 80010a8:	46d0      	mov	r8, sl
 80010aa:	e77b      	b.n	8000fa4 <__udivmoddi4+0x1b0>
 80010ac:	3d02      	subs	r5, #2
 80010ae:	4462      	add	r2, ip
 80010b0:	e732      	b.n	8000f18 <__udivmoddi4+0x124>
 80010b2:	4608      	mov	r0, r1
 80010b4:	e70a      	b.n	8000ecc <__udivmoddi4+0xd8>
 80010b6:	4464      	add	r4, ip
 80010b8:	3802      	subs	r0, #2
 80010ba:	e742      	b.n	8000f42 <__udivmoddi4+0x14e>

080010bc <__aeabi_idiv0>:
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop

080010c0 <TrimRead>:
float SeaLevel = 1013.25;

//Read the Trimming parameters saved in the NVM ROM of the device
//This function came from datasheet page 24
void TrimRead(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af04      	add	r7, sp, #16
	// Read NVM from 0x88 to 0xA1
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, 0x88, 1, trimdata, 25, HAL_MAX_DELAY);
 80010c6:	f04f 33ff 	mov.w	r3, #4294967295
 80010ca:	9302      	str	r3, [sp, #8]
 80010cc:	2319      	movs	r3, #25
 80010ce:	9301      	str	r3, [sp, #4]
 80010d0:	4b69      	ldr	r3, [pc, #420]	; (8001278 <TrimRead+0x1b8>)
 80010d2:	9300      	str	r3, [sp, #0]
 80010d4:	2301      	movs	r3, #1
 80010d6:	2288      	movs	r2, #136	; 0x88
 80010d8:	21ec      	movs	r1, #236	; 0xec
 80010da:	4868      	ldr	r0, [pc, #416]	; (800127c <TrimRead+0x1bc>)
 80010dc:	f004 fa6e 	bl	80055bc <HAL_I2C_Mem_Read>

	// Read NVM from 0xE1 to 0xE7
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, 0xE1, 1, (uint8_t *)trimdata+25, 7, HAL_MAX_DELAY);
 80010e0:	4b67      	ldr	r3, [pc, #412]	; (8001280 <TrimRead+0x1c0>)
 80010e2:	f04f 32ff 	mov.w	r2, #4294967295
 80010e6:	9202      	str	r2, [sp, #8]
 80010e8:	2207      	movs	r2, #7
 80010ea:	9201      	str	r2, [sp, #4]
 80010ec:	9300      	str	r3, [sp, #0]
 80010ee:	2301      	movs	r3, #1
 80010f0:	22e1      	movs	r2, #225	; 0xe1
 80010f2:	21ec      	movs	r1, #236	; 0xec
 80010f4:	4861      	ldr	r0, [pc, #388]	; (800127c <TrimRead+0x1bc>)
 80010f6:	f004 fa61 	bl	80055bc <HAL_I2C_Mem_Read>

	// Arrange the data as per the datasheet (page no. 24)
	dig_T1 = (trimdata[1]<<8) | trimdata[0];
 80010fa:	4b5f      	ldr	r3, [pc, #380]	; (8001278 <TrimRead+0x1b8>)
 80010fc:	785b      	ldrb	r3, [r3, #1]
 80010fe:	021b      	lsls	r3, r3, #8
 8001100:	b21a      	sxth	r2, r3
 8001102:	4b5d      	ldr	r3, [pc, #372]	; (8001278 <TrimRead+0x1b8>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	b21b      	sxth	r3, r3
 8001108:	4313      	orrs	r3, r2
 800110a:	b21b      	sxth	r3, r3
 800110c:	b29a      	uxth	r2, r3
 800110e:	4b5d      	ldr	r3, [pc, #372]	; (8001284 <TrimRead+0x1c4>)
 8001110:	801a      	strh	r2, [r3, #0]
	dig_T2 = (trimdata[3]<<8) | trimdata[2];
 8001112:	4b59      	ldr	r3, [pc, #356]	; (8001278 <TrimRead+0x1b8>)
 8001114:	78db      	ldrb	r3, [r3, #3]
 8001116:	021b      	lsls	r3, r3, #8
 8001118:	b21a      	sxth	r2, r3
 800111a:	4b57      	ldr	r3, [pc, #348]	; (8001278 <TrimRead+0x1b8>)
 800111c:	789b      	ldrb	r3, [r3, #2]
 800111e:	b21b      	sxth	r3, r3
 8001120:	4313      	orrs	r3, r2
 8001122:	b21a      	sxth	r2, r3
 8001124:	4b58      	ldr	r3, [pc, #352]	; (8001288 <TrimRead+0x1c8>)
 8001126:	801a      	strh	r2, [r3, #0]
	dig_T3 = (trimdata[5]<<8) | trimdata[4];
 8001128:	4b53      	ldr	r3, [pc, #332]	; (8001278 <TrimRead+0x1b8>)
 800112a:	795b      	ldrb	r3, [r3, #5]
 800112c:	021b      	lsls	r3, r3, #8
 800112e:	b21a      	sxth	r2, r3
 8001130:	4b51      	ldr	r3, [pc, #324]	; (8001278 <TrimRead+0x1b8>)
 8001132:	791b      	ldrb	r3, [r3, #4]
 8001134:	b21b      	sxth	r3, r3
 8001136:	4313      	orrs	r3, r2
 8001138:	b21a      	sxth	r2, r3
 800113a:	4b54      	ldr	r3, [pc, #336]	; (800128c <TrimRead+0x1cc>)
 800113c:	801a      	strh	r2, [r3, #0]
	dig_P1 = (trimdata[7]<<8) | trimdata[5];
 800113e:	4b4e      	ldr	r3, [pc, #312]	; (8001278 <TrimRead+0x1b8>)
 8001140:	79db      	ldrb	r3, [r3, #7]
 8001142:	021b      	lsls	r3, r3, #8
 8001144:	b21a      	sxth	r2, r3
 8001146:	4b4c      	ldr	r3, [pc, #304]	; (8001278 <TrimRead+0x1b8>)
 8001148:	795b      	ldrb	r3, [r3, #5]
 800114a:	b21b      	sxth	r3, r3
 800114c:	4313      	orrs	r3, r2
 800114e:	b21b      	sxth	r3, r3
 8001150:	b29a      	uxth	r2, r3
 8001152:	4b4f      	ldr	r3, [pc, #316]	; (8001290 <TrimRead+0x1d0>)
 8001154:	801a      	strh	r2, [r3, #0]
	dig_P2 = (trimdata[9]<<8) | trimdata[6];
 8001156:	4b48      	ldr	r3, [pc, #288]	; (8001278 <TrimRead+0x1b8>)
 8001158:	7a5b      	ldrb	r3, [r3, #9]
 800115a:	021b      	lsls	r3, r3, #8
 800115c:	b21a      	sxth	r2, r3
 800115e:	4b46      	ldr	r3, [pc, #280]	; (8001278 <TrimRead+0x1b8>)
 8001160:	799b      	ldrb	r3, [r3, #6]
 8001162:	b21b      	sxth	r3, r3
 8001164:	4313      	orrs	r3, r2
 8001166:	b21a      	sxth	r2, r3
 8001168:	4b4a      	ldr	r3, [pc, #296]	; (8001294 <TrimRead+0x1d4>)
 800116a:	801a      	strh	r2, [r3, #0]
	dig_P3 = (trimdata[11]<<8) | trimdata[10];
 800116c:	4b42      	ldr	r3, [pc, #264]	; (8001278 <TrimRead+0x1b8>)
 800116e:	7adb      	ldrb	r3, [r3, #11]
 8001170:	021b      	lsls	r3, r3, #8
 8001172:	b21a      	sxth	r2, r3
 8001174:	4b40      	ldr	r3, [pc, #256]	; (8001278 <TrimRead+0x1b8>)
 8001176:	7a9b      	ldrb	r3, [r3, #10]
 8001178:	b21b      	sxth	r3, r3
 800117a:	4313      	orrs	r3, r2
 800117c:	b21a      	sxth	r2, r3
 800117e:	4b46      	ldr	r3, [pc, #280]	; (8001298 <TrimRead+0x1d8>)
 8001180:	801a      	strh	r2, [r3, #0]
	dig_P4 = (trimdata[13]<<8) | trimdata[12];
 8001182:	4b3d      	ldr	r3, [pc, #244]	; (8001278 <TrimRead+0x1b8>)
 8001184:	7b5b      	ldrb	r3, [r3, #13]
 8001186:	021b      	lsls	r3, r3, #8
 8001188:	b21a      	sxth	r2, r3
 800118a:	4b3b      	ldr	r3, [pc, #236]	; (8001278 <TrimRead+0x1b8>)
 800118c:	7b1b      	ldrb	r3, [r3, #12]
 800118e:	b21b      	sxth	r3, r3
 8001190:	4313      	orrs	r3, r2
 8001192:	b21a      	sxth	r2, r3
 8001194:	4b41      	ldr	r3, [pc, #260]	; (800129c <TrimRead+0x1dc>)
 8001196:	801a      	strh	r2, [r3, #0]
	dig_P5 = (trimdata[15]<<8) | trimdata[14];
 8001198:	4b37      	ldr	r3, [pc, #220]	; (8001278 <TrimRead+0x1b8>)
 800119a:	7bdb      	ldrb	r3, [r3, #15]
 800119c:	021b      	lsls	r3, r3, #8
 800119e:	b21a      	sxth	r2, r3
 80011a0:	4b35      	ldr	r3, [pc, #212]	; (8001278 <TrimRead+0x1b8>)
 80011a2:	7b9b      	ldrb	r3, [r3, #14]
 80011a4:	b21b      	sxth	r3, r3
 80011a6:	4313      	orrs	r3, r2
 80011a8:	b21a      	sxth	r2, r3
 80011aa:	4b3d      	ldr	r3, [pc, #244]	; (80012a0 <TrimRead+0x1e0>)
 80011ac:	801a      	strh	r2, [r3, #0]
	dig_P6 = (trimdata[17]<<8) | trimdata[16];
 80011ae:	4b32      	ldr	r3, [pc, #200]	; (8001278 <TrimRead+0x1b8>)
 80011b0:	7c5b      	ldrb	r3, [r3, #17]
 80011b2:	021b      	lsls	r3, r3, #8
 80011b4:	b21a      	sxth	r2, r3
 80011b6:	4b30      	ldr	r3, [pc, #192]	; (8001278 <TrimRead+0x1b8>)
 80011b8:	7c1b      	ldrb	r3, [r3, #16]
 80011ba:	b21b      	sxth	r3, r3
 80011bc:	4313      	orrs	r3, r2
 80011be:	b21a      	sxth	r2, r3
 80011c0:	4b38      	ldr	r3, [pc, #224]	; (80012a4 <TrimRead+0x1e4>)
 80011c2:	801a      	strh	r2, [r3, #0]
	dig_P7 = (trimdata[19]<<8) | trimdata[18];
 80011c4:	4b2c      	ldr	r3, [pc, #176]	; (8001278 <TrimRead+0x1b8>)
 80011c6:	7cdb      	ldrb	r3, [r3, #19]
 80011c8:	021b      	lsls	r3, r3, #8
 80011ca:	b21a      	sxth	r2, r3
 80011cc:	4b2a      	ldr	r3, [pc, #168]	; (8001278 <TrimRead+0x1b8>)
 80011ce:	7c9b      	ldrb	r3, [r3, #18]
 80011d0:	b21b      	sxth	r3, r3
 80011d2:	4313      	orrs	r3, r2
 80011d4:	b21a      	sxth	r2, r3
 80011d6:	4b34      	ldr	r3, [pc, #208]	; (80012a8 <TrimRead+0x1e8>)
 80011d8:	801a      	strh	r2, [r3, #0]
	dig_P8 = (trimdata[21]<<8) | trimdata[20];
 80011da:	4b27      	ldr	r3, [pc, #156]	; (8001278 <TrimRead+0x1b8>)
 80011dc:	7d5b      	ldrb	r3, [r3, #21]
 80011de:	021b      	lsls	r3, r3, #8
 80011e0:	b21a      	sxth	r2, r3
 80011e2:	4b25      	ldr	r3, [pc, #148]	; (8001278 <TrimRead+0x1b8>)
 80011e4:	7d1b      	ldrb	r3, [r3, #20]
 80011e6:	b21b      	sxth	r3, r3
 80011e8:	4313      	orrs	r3, r2
 80011ea:	b21a      	sxth	r2, r3
 80011ec:	4b2f      	ldr	r3, [pc, #188]	; (80012ac <TrimRead+0x1ec>)
 80011ee:	801a      	strh	r2, [r3, #0]
	dig_P9 = (trimdata[23]<<8) | trimdata[22];
 80011f0:	4b21      	ldr	r3, [pc, #132]	; (8001278 <TrimRead+0x1b8>)
 80011f2:	7ddb      	ldrb	r3, [r3, #23]
 80011f4:	021b      	lsls	r3, r3, #8
 80011f6:	b21a      	sxth	r2, r3
 80011f8:	4b1f      	ldr	r3, [pc, #124]	; (8001278 <TrimRead+0x1b8>)
 80011fa:	7d9b      	ldrb	r3, [r3, #22]
 80011fc:	b21b      	sxth	r3, r3
 80011fe:	4313      	orrs	r3, r2
 8001200:	b21a      	sxth	r2, r3
 8001202:	4b2b      	ldr	r3, [pc, #172]	; (80012b0 <TrimRead+0x1f0>)
 8001204:	801a      	strh	r2, [r3, #0]
	dig_H1 = trimdata[24];
 8001206:	4b1c      	ldr	r3, [pc, #112]	; (8001278 <TrimRead+0x1b8>)
 8001208:	7e1b      	ldrb	r3, [r3, #24]
 800120a:	b29a      	uxth	r2, r3
 800120c:	4b29      	ldr	r3, [pc, #164]	; (80012b4 <TrimRead+0x1f4>)
 800120e:	801a      	strh	r2, [r3, #0]
	dig_H2 = (trimdata[26]<<8) | trimdata[25];
 8001210:	4b19      	ldr	r3, [pc, #100]	; (8001278 <TrimRead+0x1b8>)
 8001212:	7e9b      	ldrb	r3, [r3, #26]
 8001214:	021b      	lsls	r3, r3, #8
 8001216:	b21a      	sxth	r2, r3
 8001218:	4b17      	ldr	r3, [pc, #92]	; (8001278 <TrimRead+0x1b8>)
 800121a:	7e5b      	ldrb	r3, [r3, #25]
 800121c:	b21b      	sxth	r3, r3
 800121e:	4313      	orrs	r3, r2
 8001220:	b21a      	sxth	r2, r3
 8001222:	4b25      	ldr	r3, [pc, #148]	; (80012b8 <TrimRead+0x1f8>)
 8001224:	801a      	strh	r2, [r3, #0]
	dig_H3 = (trimdata[27]);
 8001226:	4b14      	ldr	r3, [pc, #80]	; (8001278 <TrimRead+0x1b8>)
 8001228:	7edb      	ldrb	r3, [r3, #27]
 800122a:	b29a      	uxth	r2, r3
 800122c:	4b23      	ldr	r3, [pc, #140]	; (80012bc <TrimRead+0x1fc>)
 800122e:	801a      	strh	r2, [r3, #0]
	dig_H4 = (trimdata[28]<<4) | (trimdata[29] & 0x0f);
 8001230:	4b11      	ldr	r3, [pc, #68]	; (8001278 <TrimRead+0x1b8>)
 8001232:	7f1b      	ldrb	r3, [r3, #28]
 8001234:	011b      	lsls	r3, r3, #4
 8001236:	b21a      	sxth	r2, r3
 8001238:	4b0f      	ldr	r3, [pc, #60]	; (8001278 <TrimRead+0x1b8>)
 800123a:	7f5b      	ldrb	r3, [r3, #29]
 800123c:	b21b      	sxth	r3, r3
 800123e:	f003 030f 	and.w	r3, r3, #15
 8001242:	b21b      	sxth	r3, r3
 8001244:	4313      	orrs	r3, r2
 8001246:	b21a      	sxth	r2, r3
 8001248:	4b1d      	ldr	r3, [pc, #116]	; (80012c0 <TrimRead+0x200>)
 800124a:	801a      	strh	r2, [r3, #0]
	dig_H5 = (trimdata[30]<<4) | (trimdata[29]>>4);
 800124c:	4b0a      	ldr	r3, [pc, #40]	; (8001278 <TrimRead+0x1b8>)
 800124e:	7f9b      	ldrb	r3, [r3, #30]
 8001250:	011b      	lsls	r3, r3, #4
 8001252:	b21a      	sxth	r2, r3
 8001254:	4b08      	ldr	r3, [pc, #32]	; (8001278 <TrimRead+0x1b8>)
 8001256:	7f5b      	ldrb	r3, [r3, #29]
 8001258:	091b      	lsrs	r3, r3, #4
 800125a:	b2db      	uxtb	r3, r3
 800125c:	b21b      	sxth	r3, r3
 800125e:	4313      	orrs	r3, r2
 8001260:	b21a      	sxth	r2, r3
 8001262:	4b18      	ldr	r3, [pc, #96]	; (80012c4 <TrimRead+0x204>)
 8001264:	801a      	strh	r2, [r3, #0]
	dig_H6 = (trimdata[31]);
 8001266:	4b04      	ldr	r3, [pc, #16]	; (8001278 <TrimRead+0x1b8>)
 8001268:	7fdb      	ldrb	r3, [r3, #31]
 800126a:	b21a      	sxth	r2, r3
 800126c:	4b16      	ldr	r3, [pc, #88]	; (80012c8 <TrimRead+0x208>)
 800126e:	801a      	strh	r2, [r3, #0]
}
 8001270:	bf00      	nop
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	20000278 	.word	0x20000278
 800127c:	200005c0 	.word	0x200005c0
 8001280:	20000291 	.word	0x20000291
 8001284:	20000298 	.word	0x20000298
 8001288:	200002a0 	.word	0x200002a0
 800128c:	200002a2 	.word	0x200002a2
 8001290:	2000029a 	.word	0x2000029a
 8001294:	200002a4 	.word	0x200002a4
 8001298:	200002a6 	.word	0x200002a6
 800129c:	200002a8 	.word	0x200002a8
 80012a0:	200002aa 	.word	0x200002aa
 80012a4:	200002ac 	.word	0x200002ac
 80012a8:	200002ae 	.word	0x200002ae
 80012ac:	200002b0 	.word	0x200002b0
 80012b0:	200002b2 	.word	0x200002b2
 80012b4:	2000029c 	.word	0x2000029c
 80012b8:	200002b4 	.word	0x200002b4
 80012bc:	2000029e 	.word	0x2000029e
 80012c0:	200002b6 	.word	0x200002b6
 80012c4:	200002b8 	.word	0x200002b8
 80012c8:	200002ba 	.word	0x200002ba

080012cc <BME280_Config>:

int BME280_Config (uint8_t osrs_t, uint8_t osrs_p, uint8_t osrs_h, uint8_t mode, uint8_t t_sb, uint8_t filter)
{
 80012cc:	b590      	push	{r4, r7, lr}
 80012ce:	b089      	sub	sp, #36	; 0x24
 80012d0:	af04      	add	r7, sp, #16
 80012d2:	4604      	mov	r4, r0
 80012d4:	4608      	mov	r0, r1
 80012d6:	4611      	mov	r1, r2
 80012d8:	461a      	mov	r2, r3
 80012da:	4623      	mov	r3, r4
 80012dc:	71fb      	strb	r3, [r7, #7]
 80012de:	4603      	mov	r3, r0
 80012e0:	71bb      	strb	r3, [r7, #6]
 80012e2:	460b      	mov	r3, r1
 80012e4:	717b      	strb	r3, [r7, #5]
 80012e6:	4613      	mov	r3, r2
 80012e8:	713b      	strb	r3, [r7, #4]
	// Read the Trimming parameters
	TrimRead();
 80012ea:	f7ff fee9 	bl	80010c0 <TrimRead>

	uint8_t datatowrite = 0;
 80012ee:	2300      	movs	r3, #0
 80012f0:	73fb      	strb	r3, [r7, #15]
	uint8_t datacheck = 0;
 80012f2:	2300      	movs	r3, #0
 80012f4:	73bb      	strb	r3, [r7, #14]

	// Reset the device
	datatowrite = 0xB6;  // reset sequence
 80012f6:	23b6      	movs	r3, #182	; 0xb6
 80012f8:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, RESET_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 80012fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012fe:	9302      	str	r3, [sp, #8]
 8001300:	2301      	movs	r3, #1
 8001302:	9301      	str	r3, [sp, #4]
 8001304:	f107 030f 	add.w	r3, r7, #15
 8001308:	9300      	str	r3, [sp, #0]
 800130a:	2301      	movs	r3, #1
 800130c:	22e0      	movs	r2, #224	; 0xe0
 800130e:	21ec      	movs	r1, #236	; 0xec
 8001310:	4858      	ldr	r0, [pc, #352]	; (8001474 <BME280_Config+0x1a8>)
 8001312:	f004 f859 	bl	80053c8 <HAL_I2C_Mem_Write>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d002      	beq.n	8001322 <BME280_Config+0x56>
	{
		return -1;
 800131c:	f04f 33ff 	mov.w	r3, #4294967295
 8001320:	e0a3      	b.n	800146a <BME280_Config+0x19e>
	}
	HAL_Delay (100);
 8001322:	2064      	movs	r0, #100	; 0x64
 8001324:	f003 fbc6 	bl	8004ab4 <HAL_Delay>

	// write the humidity oversampling to 0xF2
	datatowrite = osrs_h;
 8001328:	797b      	ldrb	r3, [r7, #5]
 800132a:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, CTRL_HUM_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 800132c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001330:	9302      	str	r3, [sp, #8]
 8001332:	2301      	movs	r3, #1
 8001334:	9301      	str	r3, [sp, #4]
 8001336:	f107 030f 	add.w	r3, r7, #15
 800133a:	9300      	str	r3, [sp, #0]
 800133c:	2301      	movs	r3, #1
 800133e:	22f2      	movs	r2, #242	; 0xf2
 8001340:	21ec      	movs	r1, #236	; 0xec
 8001342:	484c      	ldr	r0, [pc, #304]	; (8001474 <BME280_Config+0x1a8>)
 8001344:	f004 f840 	bl	80053c8 <HAL_I2C_Mem_Write>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d002      	beq.n	8001354 <BME280_Config+0x88>
	{
		return -1;
 800134e:	f04f 33ff 	mov.w	r3, #4294967295
 8001352:	e08a      	b.n	800146a <BME280_Config+0x19e>
	}
	HAL_Delay (100);
 8001354:	2064      	movs	r0, #100	; 0x64
 8001356:	f003 fbad 	bl	8004ab4 <HAL_Delay>
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, CTRL_HUM_REG, 1, &datacheck, 1, 1000);
 800135a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800135e:	9302      	str	r3, [sp, #8]
 8001360:	2301      	movs	r3, #1
 8001362:	9301      	str	r3, [sp, #4]
 8001364:	f107 030e 	add.w	r3, r7, #14
 8001368:	9300      	str	r3, [sp, #0]
 800136a:	2301      	movs	r3, #1
 800136c:	22f2      	movs	r2, #242	; 0xf2
 800136e:	21ec      	movs	r1, #236	; 0xec
 8001370:	4840      	ldr	r0, [pc, #256]	; (8001474 <BME280_Config+0x1a8>)
 8001372:	f004 f923 	bl	80055bc <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 8001376:	7bba      	ldrb	r2, [r7, #14]
 8001378:	7bfb      	ldrb	r3, [r7, #15]
 800137a:	429a      	cmp	r2, r3
 800137c:	d002      	beq.n	8001384 <BME280_Config+0xb8>
	{
		return -1;
 800137e:	f04f 33ff 	mov.w	r3, #4294967295
 8001382:	e072      	b.n	800146a <BME280_Config+0x19e>
	}

	// write the standby time and IIR filter coeff to 0xF5
	datatowrite = (t_sb <<5) |(filter << 2);
 8001384:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001388:	015b      	lsls	r3, r3, #5
 800138a:	b25a      	sxtb	r2, r3
 800138c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	b25b      	sxtb	r3, r3
 8001394:	4313      	orrs	r3, r2
 8001396:	b25b      	sxtb	r3, r3
 8001398:	b2db      	uxtb	r3, r3
 800139a:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, CONFIG_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 800139c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013a0:	9302      	str	r3, [sp, #8]
 80013a2:	2301      	movs	r3, #1
 80013a4:	9301      	str	r3, [sp, #4]
 80013a6:	f107 030f 	add.w	r3, r7, #15
 80013aa:	9300      	str	r3, [sp, #0]
 80013ac:	2301      	movs	r3, #1
 80013ae:	22f5      	movs	r2, #245	; 0xf5
 80013b0:	21ec      	movs	r1, #236	; 0xec
 80013b2:	4830      	ldr	r0, [pc, #192]	; (8001474 <BME280_Config+0x1a8>)
 80013b4:	f004 f808 	bl	80053c8 <HAL_I2C_Mem_Write>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d002      	beq.n	80013c4 <BME280_Config+0xf8>
	{
		return -1;
 80013be:	f04f 33ff 	mov.w	r3, #4294967295
 80013c2:	e052      	b.n	800146a <BME280_Config+0x19e>
	}
	HAL_Delay (100);
 80013c4:	2064      	movs	r0, #100	; 0x64
 80013c6:	f003 fb75 	bl	8004ab4 <HAL_Delay>
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, CONFIG_REG, 1, &datacheck, 1, 1000);
 80013ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013ce:	9302      	str	r3, [sp, #8]
 80013d0:	2301      	movs	r3, #1
 80013d2:	9301      	str	r3, [sp, #4]
 80013d4:	f107 030e 	add.w	r3, r7, #14
 80013d8:	9300      	str	r3, [sp, #0]
 80013da:	2301      	movs	r3, #1
 80013dc:	22f5      	movs	r2, #245	; 0xf5
 80013de:	21ec      	movs	r1, #236	; 0xec
 80013e0:	4824      	ldr	r0, [pc, #144]	; (8001474 <BME280_Config+0x1a8>)
 80013e2:	f004 f8eb 	bl	80055bc <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 80013e6:	7bba      	ldrb	r2, [r7, #14]
 80013e8:	7bfb      	ldrb	r3, [r7, #15]
 80013ea:	429a      	cmp	r2, r3
 80013ec:	d002      	beq.n	80013f4 <BME280_Config+0x128>
	{
		return -1;
 80013ee:	f04f 33ff 	mov.w	r3, #4294967295
 80013f2:	e03a      	b.n	800146a <BME280_Config+0x19e>
	}
	// write the pressure and temp oversampling along with mode to 0xF4
	datatowrite = (osrs_t <<5) |(osrs_p << 2) | mode;
 80013f4:	79fb      	ldrb	r3, [r7, #7]
 80013f6:	015b      	lsls	r3, r3, #5
 80013f8:	b25a      	sxtb	r2, r3
 80013fa:	79bb      	ldrb	r3, [r7, #6]
 80013fc:	009b      	lsls	r3, r3, #2
 80013fe:	b25b      	sxtb	r3, r3
 8001400:	4313      	orrs	r3, r2
 8001402:	b25a      	sxtb	r2, r3
 8001404:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001408:	4313      	orrs	r3, r2
 800140a:	b25b      	sxtb	r3, r3
 800140c:	b2db      	uxtb	r3, r3
 800140e:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, CTRL_MEAS_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 8001410:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001414:	9302      	str	r3, [sp, #8]
 8001416:	2301      	movs	r3, #1
 8001418:	9301      	str	r3, [sp, #4]
 800141a:	f107 030f 	add.w	r3, r7, #15
 800141e:	9300      	str	r3, [sp, #0]
 8001420:	2301      	movs	r3, #1
 8001422:	22f4      	movs	r2, #244	; 0xf4
 8001424:	21ec      	movs	r1, #236	; 0xec
 8001426:	4813      	ldr	r0, [pc, #76]	; (8001474 <BME280_Config+0x1a8>)
 8001428:	f003 ffce 	bl	80053c8 <HAL_I2C_Mem_Write>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d002      	beq.n	8001438 <BME280_Config+0x16c>
	{
		return -1;
 8001432:	f04f 33ff 	mov.w	r3, #4294967295
 8001436:	e018      	b.n	800146a <BME280_Config+0x19e>
	}
	HAL_Delay (100);
 8001438:	2064      	movs	r0, #100	; 0x64
 800143a:	f003 fb3b 	bl	8004ab4 <HAL_Delay>
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, CTRL_MEAS_REG, 1, &datacheck, 1, 1000);
 800143e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001442:	9302      	str	r3, [sp, #8]
 8001444:	2301      	movs	r3, #1
 8001446:	9301      	str	r3, [sp, #4]
 8001448:	f107 030e 	add.w	r3, r7, #14
 800144c:	9300      	str	r3, [sp, #0]
 800144e:	2301      	movs	r3, #1
 8001450:	22f4      	movs	r2, #244	; 0xf4
 8001452:	21ec      	movs	r1, #236	; 0xec
 8001454:	4807      	ldr	r0, [pc, #28]	; (8001474 <BME280_Config+0x1a8>)
 8001456:	f004 f8b1 	bl	80055bc <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 800145a:	7bba      	ldrb	r2, [r7, #14]
 800145c:	7bfb      	ldrb	r3, [r7, #15]
 800145e:	429a      	cmp	r2, r3
 8001460:	d002      	beq.n	8001468 <BME280_Config+0x19c>
	{
		return -1;
 8001462:	f04f 33ff 	mov.w	r3, #4294967295
 8001466:	e000      	b.n	800146a <BME280_Config+0x19e>
	}
	return 0;
 8001468:	2300      	movs	r3, #0
}
 800146a:	4618      	mov	r0, r3
 800146c:	3714      	adds	r7, #20
 800146e:	46bd      	mov	sp, r7
 8001470:	bd90      	pop	{r4, r7, pc}
 8001472:	bf00      	nop
 8001474:	200005c0 	.word	0x200005c0

08001478 <BMEReadRaw>:

int BMEReadRaw(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b086      	sub	sp, #24
 800147c:	af04      	add	r7, sp, #16
	uint8_t RawData[8];

	// Check the chip ID before reading
	HAL_I2C_Mem_Read(&hi2c1, BME280_ADDRESS, ID_REG, 1, &chipID, 1, 1000);
 800147e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001482:	9302      	str	r3, [sp, #8]
 8001484:	2301      	movs	r3, #1
 8001486:	9301      	str	r3, [sp, #4]
 8001488:	4b1e      	ldr	r3, [pc, #120]	; (8001504 <BMEReadRaw+0x8c>)
 800148a:	9300      	str	r3, [sp, #0]
 800148c:	2301      	movs	r3, #1
 800148e:	22d0      	movs	r2, #208	; 0xd0
 8001490:	21ec      	movs	r1, #236	; 0xec
 8001492:	481d      	ldr	r0, [pc, #116]	; (8001508 <BMEReadRaw+0x90>)
 8001494:	f004 f892 	bl	80055bc <HAL_I2C_Mem_Read>

	if (chipID == 0x60)
 8001498:	4b1a      	ldr	r3, [pc, #104]	; (8001504 <BMEReadRaw+0x8c>)
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	2b60      	cmp	r3, #96	; 0x60
 800149e:	d12a      	bne.n	80014f6 <BMEReadRaw+0x7e>
	{
		// Read the Registers 0xF7 to 0xFE
		HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, PRESS_MSB_REG, 1, RawData, 8, HAL_MAX_DELAY);
 80014a0:	f04f 33ff 	mov.w	r3, #4294967295
 80014a4:	9302      	str	r3, [sp, #8]
 80014a6:	2308      	movs	r3, #8
 80014a8:	9301      	str	r3, [sp, #4]
 80014aa:	463b      	mov	r3, r7
 80014ac:	9300      	str	r3, [sp, #0]
 80014ae:	2301      	movs	r3, #1
 80014b0:	22f7      	movs	r2, #247	; 0xf7
 80014b2:	21ec      	movs	r1, #236	; 0xec
 80014b4:	4814      	ldr	r0, [pc, #80]	; (8001508 <BMEReadRaw+0x90>)
 80014b6:	f004 f881 	bl	80055bc <HAL_I2C_Mem_Read>

		/* Calculate the Raw data for the parameters
		 * Here the Pressure and Temperature are in 20 bit format and humidity in 16 bit format
		 */
		pRaw = (RawData[0]<<12)|(RawData[1]<<4)|(RawData[2]>>4);
 80014ba:	783b      	ldrb	r3, [r7, #0]
 80014bc:	031a      	lsls	r2, r3, #12
 80014be:	787b      	ldrb	r3, [r7, #1]
 80014c0:	011b      	lsls	r3, r3, #4
 80014c2:	4313      	orrs	r3, r2
 80014c4:	78ba      	ldrb	r2, [r7, #2]
 80014c6:	0912      	lsrs	r2, r2, #4
 80014c8:	b2d2      	uxtb	r2, r2
 80014ca:	4313      	orrs	r3, r2
 80014cc:	4a0f      	ldr	r2, [pc, #60]	; (800150c <BMEReadRaw+0x94>)
 80014ce:	6013      	str	r3, [r2, #0]
		tRaw = (RawData[3]<<12)|(RawData[4]<<4)|(RawData[5]>>4);
 80014d0:	78fb      	ldrb	r3, [r7, #3]
 80014d2:	031a      	lsls	r2, r3, #12
 80014d4:	793b      	ldrb	r3, [r7, #4]
 80014d6:	011b      	lsls	r3, r3, #4
 80014d8:	4313      	orrs	r3, r2
 80014da:	797a      	ldrb	r2, [r7, #5]
 80014dc:	0912      	lsrs	r2, r2, #4
 80014de:	b2d2      	uxtb	r2, r2
 80014e0:	4313      	orrs	r3, r2
 80014e2:	4a0b      	ldr	r2, [pc, #44]	; (8001510 <BMEReadRaw+0x98>)
 80014e4:	6013      	str	r3, [r2, #0]
		hRaw = (RawData[6]<<8)|(RawData[7]);
 80014e6:	79bb      	ldrb	r3, [r7, #6]
 80014e8:	021b      	lsls	r3, r3, #8
 80014ea:	79fa      	ldrb	r2, [r7, #7]
 80014ec:	4313      	orrs	r3, r2
 80014ee:	4a09      	ldr	r2, [pc, #36]	; (8001514 <BMEReadRaw+0x9c>)
 80014f0:	6013      	str	r3, [r2, #0]

		return 0;
 80014f2:	2300      	movs	r3, #0
 80014f4:	e001      	b.n	80014fa <BMEReadRaw+0x82>
	}
	else return -1;
 80014f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	3708      	adds	r7, #8
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	20000274 	.word	0x20000274
 8001508:	200005c0 	.word	0x200005c0
 800150c:	200002c0 	.word	0x200002c0
 8001510:	200002bc 	.word	0x200002bc
 8001514:	200002c4 	.word	0x200002c4

08001518 <BME280_compensate_T_int32>:
	HAL_Delay (100);
}

int32_t t_fine;
int32_t BME280_compensate_T_int32(int32_t adc_T)
{
 8001518:	b480      	push	{r7}
 800151a:	b087      	sub	sp, #28
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
	int32_t var1, var2, T;
	var1 = ((((adc_T>>3) - ((int32_t)dig_T1<<1))) * ((int32_t)dig_T2)) >> 11;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	10da      	asrs	r2, r3, #3
 8001524:	4b19      	ldr	r3, [pc, #100]	; (800158c <BME280_compensate_T_int32+0x74>)
 8001526:	881b      	ldrh	r3, [r3, #0]
 8001528:	005b      	lsls	r3, r3, #1
 800152a:	1ad3      	subs	r3, r2, r3
 800152c:	4a18      	ldr	r2, [pc, #96]	; (8001590 <BME280_compensate_T_int32+0x78>)
 800152e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001532:	fb02 f303 	mul.w	r3, r2, r3
 8001536:	12db      	asrs	r3, r3, #11
 8001538:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_T>>4) - ((int32_t)dig_T1)) * ((adc_T>>4) - ((int32_t)dig_T1)))>> 12) *((int32_t)dig_T3)) >> 14;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	111b      	asrs	r3, r3, #4
 800153e:	4a13      	ldr	r2, [pc, #76]	; (800158c <BME280_compensate_T_int32+0x74>)
 8001540:	8812      	ldrh	r2, [r2, #0]
 8001542:	1a9b      	subs	r3, r3, r2
 8001544:	687a      	ldr	r2, [r7, #4]
 8001546:	1112      	asrs	r2, r2, #4
 8001548:	4910      	ldr	r1, [pc, #64]	; (800158c <BME280_compensate_T_int32+0x74>)
 800154a:	8809      	ldrh	r1, [r1, #0]
 800154c:	1a52      	subs	r2, r2, r1
 800154e:	fb02 f303 	mul.w	r3, r2, r3
 8001552:	131b      	asrs	r3, r3, #12
 8001554:	4a0f      	ldr	r2, [pc, #60]	; (8001594 <BME280_compensate_T_int32+0x7c>)
 8001556:	f9b2 2000 	ldrsh.w	r2, [r2]
 800155a:	fb02 f303 	mul.w	r3, r2, r3
 800155e:	139b      	asrs	r3, r3, #14
 8001560:	613b      	str	r3, [r7, #16]
	t_fine = var1 + var2;
 8001562:	697a      	ldr	r2, [r7, #20]
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	4413      	add	r3, r2
 8001568:	4a0b      	ldr	r2, [pc, #44]	; (8001598 <BME280_compensate_T_int32+0x80>)
 800156a:	6013      	str	r3, [r2, #0]
	T = (t_fine * 5 + 128) >> 8;
 800156c:	4b0a      	ldr	r3, [pc, #40]	; (8001598 <BME280_compensate_T_int32+0x80>)
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	4613      	mov	r3, r2
 8001572:	009b      	lsls	r3, r3, #2
 8001574:	4413      	add	r3, r2
 8001576:	3380      	adds	r3, #128	; 0x80
 8001578:	121b      	asrs	r3, r3, #8
 800157a:	60fb      	str	r3, [r7, #12]
	return T;
 800157c:	68fb      	ldr	r3, [r7, #12]
}
 800157e:	4618      	mov	r0, r3
 8001580:	371c      	adds	r7, #28
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	20000298 	.word	0x20000298
 8001590:	200002a0 	.word	0x200002a0
 8001594:	200002a2 	.word	0x200002a2
 8001598:	200002d0 	.word	0x200002d0

0800159c <BME280_compensate_P_int64>:

uint32_t BME280_compensate_P_int64(int32_t adc_P)
{
 800159c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80015a0:	b0ca      	sub	sp, #296	; 0x128
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
	int64_t var1, var2, p;
	var1 = ((int64_t)t_fine) - 128000;
 80015a8:	4baf      	ldr	r3, [pc, #700]	; (8001868 <BME280_compensate_P_int64+0x2cc>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	17da      	asrs	r2, r3, #31
 80015ae:	461c      	mov	r4, r3
 80015b0:	4615      	mov	r5, r2
 80015b2:	f5b4 3afa 	subs.w	sl, r4, #128000	; 0x1f400
 80015b6:	f145 3bff 	adc.w	fp, r5, #4294967295
 80015ba:	e9c7 ab48 	strd	sl, fp, [r7, #288]	; 0x120
	var2 = var1 * var1 * (int64_t)dig_P6;
 80015be:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80015c2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80015c6:	fb03 f102 	mul.w	r1, r3, r2
 80015ca:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80015ce:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80015d2:	fb02 f303 	mul.w	r3, r2, r3
 80015d6:	18ca      	adds	r2, r1, r3
 80015d8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80015dc:	fba3 8903 	umull	r8, r9, r3, r3
 80015e0:	eb02 0309 	add.w	r3, r2, r9
 80015e4:	4699      	mov	r9, r3
 80015e6:	4ba1      	ldr	r3, [pc, #644]	; (800186c <BME280_compensate_P_int64+0x2d0>)
 80015e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015ec:	b21b      	sxth	r3, r3
 80015ee:	17da      	asrs	r2, r3, #31
 80015f0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80015f4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80015f8:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 80015fc:	4603      	mov	r3, r0
 80015fe:	fb03 f209 	mul.w	r2, r3, r9
 8001602:	460b      	mov	r3, r1
 8001604:	fb08 f303 	mul.w	r3, r8, r3
 8001608:	4413      	add	r3, r2
 800160a:	4602      	mov	r2, r0
 800160c:	fba8 1202 	umull	r1, r2, r8, r2
 8001610:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001614:	460a      	mov	r2, r1
 8001616:	f8c7 20c0 	str.w	r2, [r7, #192]	; 0xc0
 800161a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800161e:	4413      	add	r3, r2
 8001620:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8001624:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	; 0xc0
 8001628:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
 800162c:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var2 = var2 + ((var1*(int64_t)dig_P5)<<17);
 8001630:	4b8f      	ldr	r3, [pc, #572]	; (8001870 <BME280_compensate_P_int64+0x2d4>)
 8001632:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001636:	b21b      	sxth	r3, r3
 8001638:	17da      	asrs	r2, r3, #31
 800163a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800163e:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8001642:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001646:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	; 0xb0
 800164a:	462a      	mov	r2, r5
 800164c:	fb02 f203 	mul.w	r2, r2, r3
 8001650:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001654:	4621      	mov	r1, r4
 8001656:	fb01 f303 	mul.w	r3, r1, r3
 800165a:	441a      	add	r2, r3
 800165c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001660:	4621      	mov	r1, r4
 8001662:	fba3 1301 	umull	r1, r3, r3, r1
 8001666:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800166a:	460b      	mov	r3, r1
 800166c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001670:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001674:	18d3      	adds	r3, r2, r3
 8001676:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800167a:	f04f 0000 	mov.w	r0, #0
 800167e:	f04f 0100 	mov.w	r1, #0
 8001682:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 8001686:	462b      	mov	r3, r5
 8001688:	0459      	lsls	r1, r3, #17
 800168a:	4623      	mov	r3, r4
 800168c:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001690:	4623      	mov	r3, r4
 8001692:	0458      	lsls	r0, r3, #17
 8001694:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001698:	1814      	adds	r4, r2, r0
 800169a:	643c      	str	r4, [r7, #64]	; 0x40
 800169c:	414b      	adcs	r3, r1
 800169e:	647b      	str	r3, [r7, #68]	; 0x44
 80016a0:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 80016a4:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var2 = var2 + (((int64_t)dig_P4)<<35);
 80016a8:	4b72      	ldr	r3, [pc, #456]	; (8001874 <BME280_compensate_P_int64+0x2d8>)
 80016aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016ae:	b21b      	sxth	r3, r3
 80016b0:	17da      	asrs	r2, r3, #31
 80016b2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80016b6:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80016ba:	f04f 0000 	mov.w	r0, #0
 80016be:	f04f 0100 	mov.w	r1, #0
 80016c2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80016c6:	00d9      	lsls	r1, r3, #3
 80016c8:	2000      	movs	r0, #0
 80016ca:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 80016ce:	1814      	adds	r4, r2, r0
 80016d0:	63bc      	str	r4, [r7, #56]	; 0x38
 80016d2:	414b      	adcs	r3, r1
 80016d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80016d6:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 80016da:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var1 = ((var1 * var1 * (int64_t)dig_P3)>>8) + ((var1 * (int64_t)dig_P2)<<12);
 80016de:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80016e2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80016e6:	fb03 f102 	mul.w	r1, r3, r2
 80016ea:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80016ee:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80016f2:	fb02 f303 	mul.w	r3, r2, r3
 80016f6:	18ca      	adds	r2, r1, r3
 80016f8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80016fc:	fba3 1303 	umull	r1, r3, r3, r3
 8001700:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001704:	460b      	mov	r3, r1
 8001706:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800170a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800170e:	18d3      	adds	r3, r2, r3
 8001710:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001714:	4b58      	ldr	r3, [pc, #352]	; (8001878 <BME280_compensate_P_int64+0x2dc>)
 8001716:	f9b3 3000 	ldrsh.w	r3, [r3]
 800171a:	b21b      	sxth	r3, r3
 800171c:	17da      	asrs	r2, r3, #31
 800171e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001722:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8001726:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	; 0xf8
 800172a:	462b      	mov	r3, r5
 800172c:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8001730:	4642      	mov	r2, r8
 8001732:	fb02 f203 	mul.w	r2, r2, r3
 8001736:	464b      	mov	r3, r9
 8001738:	4621      	mov	r1, r4
 800173a:	fb01 f303 	mul.w	r3, r1, r3
 800173e:	4413      	add	r3, r2
 8001740:	4622      	mov	r2, r4
 8001742:	4641      	mov	r1, r8
 8001744:	fba2 1201 	umull	r1, r2, r2, r1
 8001748:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 800174c:	460a      	mov	r2, r1
 800174e:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 8001752:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8001756:	4413      	add	r3, r2
 8001758:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800175c:	f04f 0000 	mov.w	r0, #0
 8001760:	f04f 0100 	mov.w	r1, #0
 8001764:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	; 0xf0
 8001768:	4623      	mov	r3, r4
 800176a:	0a18      	lsrs	r0, r3, #8
 800176c:	462b      	mov	r3, r5
 800176e:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001772:	462b      	mov	r3, r5
 8001774:	1219      	asrs	r1, r3, #8
 8001776:	4b41      	ldr	r3, [pc, #260]	; (800187c <BME280_compensate_P_int64+0x2e0>)
 8001778:	f9b3 3000 	ldrsh.w	r3, [r3]
 800177c:	b21b      	sxth	r3, r3
 800177e:	17da      	asrs	r2, r3, #31
 8001780:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001784:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001788:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800178c:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	; 0x98
 8001790:	464a      	mov	r2, r9
 8001792:	fb02 f203 	mul.w	r2, r2, r3
 8001796:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800179a:	4644      	mov	r4, r8
 800179c:	fb04 f303 	mul.w	r3, r4, r3
 80017a0:	441a      	add	r2, r3
 80017a2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80017a6:	4644      	mov	r4, r8
 80017a8:	fba3 4304 	umull	r4, r3, r3, r4
 80017ac:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80017b0:	4623      	mov	r3, r4
 80017b2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80017b6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80017ba:	18d3      	adds	r3, r2, r3
 80017bc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80017c0:	f04f 0200 	mov.w	r2, #0
 80017c4:	f04f 0300 	mov.w	r3, #0
 80017c8:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 80017cc:	464c      	mov	r4, r9
 80017ce:	0323      	lsls	r3, r4, #12
 80017d0:	4644      	mov	r4, r8
 80017d2:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 80017d6:	4644      	mov	r4, r8
 80017d8:	0322      	lsls	r2, r4, #12
 80017da:	1884      	adds	r4, r0, r2
 80017dc:	633c      	str	r4, [r7, #48]	; 0x30
 80017de:	eb41 0303 	adc.w	r3, r1, r3
 80017e2:	637b      	str	r3, [r7, #52]	; 0x34
 80017e4:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 80017e8:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)dig_P1)>>33;
 80017ec:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 80017f0:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 80017f4:	f8c7 1094 	str.w	r1, [r7, #148]	; 0x94
 80017f8:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 80017fc:	4b20      	ldr	r3, [pc, #128]	; (8001880 <BME280_compensate_P_int64+0x2e4>)
 80017fe:	881b      	ldrh	r3, [r3, #0]
 8001800:	b29b      	uxth	r3, r3
 8001802:	2200      	movs	r2, #0
 8001804:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001808:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800180c:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001810:	462b      	mov	r3, r5
 8001812:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8001816:	4642      	mov	r2, r8
 8001818:	fb02 f203 	mul.w	r2, r2, r3
 800181c:	464b      	mov	r3, r9
 800181e:	4621      	mov	r1, r4
 8001820:	fb01 f303 	mul.w	r3, r1, r3
 8001824:	4413      	add	r3, r2
 8001826:	4622      	mov	r2, r4
 8001828:	4641      	mov	r1, r8
 800182a:	fba2 1201 	umull	r1, r2, r2, r1
 800182e:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 8001832:	460a      	mov	r2, r1
 8001834:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 8001838:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800183c:	4413      	add	r3, r2
 800183e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001842:	f04f 0200 	mov.w	r2, #0
 8001846:	f04f 0300 	mov.w	r3, #0
 800184a:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 800184e:	4629      	mov	r1, r5
 8001850:	104a      	asrs	r2, r1, #1
 8001852:	4629      	mov	r1, r5
 8001854:	17cb      	asrs	r3, r1, #31
 8001856:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	if (var1 == 0)
 800185a:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 800185e:	4313      	orrs	r3, r2
 8001860:	d110      	bne.n	8001884 <BME280_compensate_P_int64+0x2e8>
	{
		return 0; // avoid exception caused by division by zero
 8001862:	2300      	movs	r3, #0
 8001864:	e154      	b.n	8001b10 <BME280_compensate_P_int64+0x574>
 8001866:	bf00      	nop
 8001868:	200002d0 	.word	0x200002d0
 800186c:	200002ac 	.word	0x200002ac
 8001870:	200002aa 	.word	0x200002aa
 8001874:	200002a8 	.word	0x200002a8
 8001878:	200002a6 	.word	0x200002a6
 800187c:	200002a4 	.word	0x200002a4
 8001880:	2000029a 	.word	0x2000029a
	}
	p = 1048576-adc_P;
 8001884:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001888:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 800188c:	17da      	asrs	r2, r3, #31
 800188e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001890:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001892:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8001896:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	p = (((p<<31)-var2)*3125)/var1;
 800189a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800189e:	105b      	asrs	r3, r3, #1
 80018a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80018a4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80018a8:	07db      	lsls	r3, r3, #31
 80018aa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80018ae:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 80018b2:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 80018b6:	4621      	mov	r1, r4
 80018b8:	1a89      	subs	r1, r1, r2
 80018ba:	67b9      	str	r1, [r7, #120]	; 0x78
 80018bc:	4629      	mov	r1, r5
 80018be:	eb61 0303 	sbc.w	r3, r1, r3
 80018c2:	67fb      	str	r3, [r7, #124]	; 0x7c
 80018c4:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80018c8:	4622      	mov	r2, r4
 80018ca:	462b      	mov	r3, r5
 80018cc:	1891      	adds	r1, r2, r2
 80018ce:	6239      	str	r1, [r7, #32]
 80018d0:	415b      	adcs	r3, r3
 80018d2:	627b      	str	r3, [r7, #36]	; 0x24
 80018d4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80018d8:	4621      	mov	r1, r4
 80018da:	1851      	adds	r1, r2, r1
 80018dc:	61b9      	str	r1, [r7, #24]
 80018de:	4629      	mov	r1, r5
 80018e0:	414b      	adcs	r3, r1
 80018e2:	61fb      	str	r3, [r7, #28]
 80018e4:	f04f 0200 	mov.w	r2, #0
 80018e8:	f04f 0300 	mov.w	r3, #0
 80018ec:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80018f0:	4649      	mov	r1, r9
 80018f2:	018b      	lsls	r3, r1, #6
 80018f4:	4641      	mov	r1, r8
 80018f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018fa:	4641      	mov	r1, r8
 80018fc:	018a      	lsls	r2, r1, #6
 80018fe:	4641      	mov	r1, r8
 8001900:	1889      	adds	r1, r1, r2
 8001902:	6139      	str	r1, [r7, #16]
 8001904:	4649      	mov	r1, r9
 8001906:	eb43 0101 	adc.w	r1, r3, r1
 800190a:	6179      	str	r1, [r7, #20]
 800190c:	f04f 0200 	mov.w	r2, #0
 8001910:	f04f 0300 	mov.w	r3, #0
 8001914:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001918:	4649      	mov	r1, r9
 800191a:	008b      	lsls	r3, r1, #2
 800191c:	4641      	mov	r1, r8
 800191e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001922:	4641      	mov	r1, r8
 8001924:	008a      	lsls	r2, r1, #2
 8001926:	4610      	mov	r0, r2
 8001928:	4619      	mov	r1, r3
 800192a:	4603      	mov	r3, r0
 800192c:	4622      	mov	r2, r4
 800192e:	189b      	adds	r3, r3, r2
 8001930:	60bb      	str	r3, [r7, #8]
 8001932:	460b      	mov	r3, r1
 8001934:	462a      	mov	r2, r5
 8001936:	eb42 0303 	adc.w	r3, r2, r3
 800193a:	60fb      	str	r3, [r7, #12]
 800193c:	f04f 0200 	mov.w	r2, #0
 8001940:	f04f 0300 	mov.w	r3, #0
 8001944:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001948:	4649      	mov	r1, r9
 800194a:	008b      	lsls	r3, r1, #2
 800194c:	4641      	mov	r1, r8
 800194e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001952:	4641      	mov	r1, r8
 8001954:	008a      	lsls	r2, r1, #2
 8001956:	4610      	mov	r0, r2
 8001958:	4619      	mov	r1, r3
 800195a:	4603      	mov	r3, r0
 800195c:	4622      	mov	r2, r4
 800195e:	189b      	adds	r3, r3, r2
 8001960:	673b      	str	r3, [r7, #112]	; 0x70
 8001962:	462b      	mov	r3, r5
 8001964:	460a      	mov	r2, r1
 8001966:	eb42 0303 	adc.w	r3, r2, r3
 800196a:	677b      	str	r3, [r7, #116]	; 0x74
 800196c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001970:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8001974:	f7ff f9a0 	bl	8000cb8 <__aeabi_ldivmod>
 8001978:	4602      	mov	r2, r0
 800197a:	460b      	mov	r3, r1
 800197c:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
	var1 = (((int64_t)dig_P9) * (p>>13) * (p>>13)) >> 25;
 8001980:	4b66      	ldr	r3, [pc, #408]	; (8001b1c <BME280_compensate_P_int64+0x580>)
 8001982:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001986:	b21b      	sxth	r3, r3
 8001988:	17da      	asrs	r2, r3, #31
 800198a:	66bb      	str	r3, [r7, #104]	; 0x68
 800198c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800198e:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8001992:	f04f 0000 	mov.w	r0, #0
 8001996:	f04f 0100 	mov.w	r1, #0
 800199a:	0b50      	lsrs	r0, r2, #13
 800199c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80019a0:	1359      	asrs	r1, r3, #13
 80019a2:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 80019a6:	462b      	mov	r3, r5
 80019a8:	fb00 f203 	mul.w	r2, r0, r3
 80019ac:	4623      	mov	r3, r4
 80019ae:	fb03 f301 	mul.w	r3, r3, r1
 80019b2:	4413      	add	r3, r2
 80019b4:	4622      	mov	r2, r4
 80019b6:	fba2 1200 	umull	r1, r2, r2, r0
 80019ba:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80019be:	460a      	mov	r2, r1
 80019c0:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 80019c4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80019c8:	4413      	add	r3, r2
 80019ca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80019ce:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 80019d2:	f04f 0000 	mov.w	r0, #0
 80019d6:	f04f 0100 	mov.w	r1, #0
 80019da:	0b50      	lsrs	r0, r2, #13
 80019dc:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80019e0:	1359      	asrs	r1, r3, #13
 80019e2:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 80019e6:	462b      	mov	r3, r5
 80019e8:	fb00 f203 	mul.w	r2, r0, r3
 80019ec:	4623      	mov	r3, r4
 80019ee:	fb03 f301 	mul.w	r3, r3, r1
 80019f2:	4413      	add	r3, r2
 80019f4:	4622      	mov	r2, r4
 80019f6:	fba2 1200 	umull	r1, r2, r2, r0
 80019fa:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80019fe:	460a      	mov	r2, r1
 8001a00:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 8001a04:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8001a08:	4413      	add	r3, r2
 8001a0a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8001a0e:	f04f 0200 	mov.w	r2, #0
 8001a12:	f04f 0300 	mov.w	r3, #0
 8001a16:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 8001a1a:	4621      	mov	r1, r4
 8001a1c:	0e4a      	lsrs	r2, r1, #25
 8001a1e:	4629      	mov	r1, r5
 8001a20:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001a24:	4629      	mov	r1, r5
 8001a26:	164b      	asrs	r3, r1, #25
 8001a28:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	var2 = (((int64_t)dig_P8) * p) >> 19;
 8001a2c:	4b3c      	ldr	r3, [pc, #240]	; (8001b20 <BME280_compensate_P_int64+0x584>)
 8001a2e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a32:	b21b      	sxth	r3, r3
 8001a34:	17da      	asrs	r2, r3, #31
 8001a36:	663b      	str	r3, [r7, #96]	; 0x60
 8001a38:	667a      	str	r2, [r7, #100]	; 0x64
 8001a3a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001a3e:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001a42:	462a      	mov	r2, r5
 8001a44:	fb02 f203 	mul.w	r2, r2, r3
 8001a48:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001a4c:	4621      	mov	r1, r4
 8001a4e:	fb01 f303 	mul.w	r3, r1, r3
 8001a52:	4413      	add	r3, r2
 8001a54:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8001a58:	4621      	mov	r1, r4
 8001a5a:	fba2 1201 	umull	r1, r2, r2, r1
 8001a5e:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8001a62:	460a      	mov	r2, r1
 8001a64:	f8c7 20c8 	str.w	r2, [r7, #200]	; 0xc8
 8001a68:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8001a6c:	4413      	add	r3, r2
 8001a6e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001a72:	f04f 0200 	mov.w	r2, #0
 8001a76:	f04f 0300 	mov.w	r3, #0
 8001a7a:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	; 0xc8
 8001a7e:	4621      	mov	r1, r4
 8001a80:	0cca      	lsrs	r2, r1, #19
 8001a82:	4629      	mov	r1, r5
 8001a84:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001a88:	4629      	mov	r1, r5
 8001a8a:	14cb      	asrs	r3, r1, #19
 8001a8c:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
	p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7)<<4);
 8001a90:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 8001a94:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001a98:	1884      	adds	r4, r0, r2
 8001a9a:	65bc      	str	r4, [r7, #88]	; 0x58
 8001a9c:	eb41 0303 	adc.w	r3, r1, r3
 8001aa0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001aa2:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001aa6:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8001aaa:	4621      	mov	r1, r4
 8001aac:	1889      	adds	r1, r1, r2
 8001aae:	6539      	str	r1, [r7, #80]	; 0x50
 8001ab0:	4629      	mov	r1, r5
 8001ab2:	eb43 0101 	adc.w	r1, r3, r1
 8001ab6:	6579      	str	r1, [r7, #84]	; 0x54
 8001ab8:	f04f 0000 	mov.w	r0, #0
 8001abc:	f04f 0100 	mov.w	r1, #0
 8001ac0:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8001ac4:	4623      	mov	r3, r4
 8001ac6:	0a18      	lsrs	r0, r3, #8
 8001ac8:	462b      	mov	r3, r5
 8001aca:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001ace:	462b      	mov	r3, r5
 8001ad0:	1219      	asrs	r1, r3, #8
 8001ad2:	4b14      	ldr	r3, [pc, #80]	; (8001b24 <BME280_compensate_P_int64+0x588>)
 8001ad4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ad8:	b21b      	sxth	r3, r3
 8001ada:	17da      	asrs	r2, r3, #31
 8001adc:	64bb      	str	r3, [r7, #72]	; 0x48
 8001ade:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001ae0:	f04f 0200 	mov.w	r2, #0
 8001ae4:	f04f 0300 	mov.w	r3, #0
 8001ae8:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	; 0x48
 8001aec:	464c      	mov	r4, r9
 8001aee:	0123      	lsls	r3, r4, #4
 8001af0:	4644      	mov	r4, r8
 8001af2:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001af6:	4644      	mov	r4, r8
 8001af8:	0122      	lsls	r2, r4, #4
 8001afa:	1884      	adds	r4, r0, r2
 8001afc:	603c      	str	r4, [r7, #0]
 8001afe:	eb41 0303 	adc.w	r3, r1, r3
 8001b02:	607b      	str	r3, [r7, #4]
 8001b04:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001b08:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	return (uint32_t)p;
 8001b0c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	f507 7794 	add.w	r7, r7, #296	; 0x128
 8001b16:	46bd      	mov	sp, r7
 8001b18:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b1c:	200002b2 	.word	0x200002b2
 8001b20:	200002b0 	.word	0x200002b0
 8001b24:	200002ae 	.word	0x200002ae

08001b28 <bme280_compensate_H_int32>:

/* Returns humidity in %RH as unsigned 32 bit integer in Q22.10 format (22 integer and 10 fractional bits).
   Output value of 47445 represents 47445/1024 = 46.333 %RH
*/
uint32_t bme280_compensate_H_int32(int32_t adc_H)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b085      	sub	sp, #20
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
	int32_t v_x1_u32r;
	v_x1_u32r = (t_fine - ((int32_t)76800));
 8001b30:	4b2c      	ldr	r3, [pc, #176]	; (8001be4 <bme280_compensate_H_int32+0xbc>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 8001b38:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5) *\
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	039a      	lsls	r2, r3, #14
 8001b3e:	4b2a      	ldr	r3, [pc, #168]	; (8001be8 <bme280_compensate_H_int32+0xc0>)
 8001b40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b44:	051b      	lsls	r3, r3, #20
 8001b46:	1ad2      	subs	r2, r2, r3
 8001b48:	4b28      	ldr	r3, [pc, #160]	; (8001bec <bme280_compensate_H_int32+0xc4>)
 8001b4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b4e:	4619      	mov	r1, r3
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	fb01 f303 	mul.w	r3, r1, r3
 8001b56:	1ad3      	subs	r3, r2, r3
			v_x1_u32r)) + ((int32_t)16384)) >> 15) * (((((((v_x1_u32r *\
 8001b58:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001b5c:	13db      	asrs	r3, r3, #15
					((int32_t)dig_H6)) >> 10) * (((v_x1_u32r * ((int32_t)dig_H3)) >> 11) +\
 8001b5e:	4a24      	ldr	r2, [pc, #144]	; (8001bf0 <bme280_compensate_H_int32+0xc8>)
 8001b60:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001b64:	4611      	mov	r1, r2
			v_x1_u32r)) + ((int32_t)16384)) >> 15) * (((((((v_x1_u32r *\
 8001b66:	68fa      	ldr	r2, [r7, #12]
 8001b68:	fb01 f202 	mul.w	r2, r1, r2
					((int32_t)dig_H6)) >> 10) * (((v_x1_u32r * ((int32_t)dig_H3)) >> 11) +\
 8001b6c:	1292      	asrs	r2, r2, #10
 8001b6e:	4921      	ldr	r1, [pc, #132]	; (8001bf4 <bme280_compensate_H_int32+0xcc>)
 8001b70:	8809      	ldrh	r1, [r1, #0]
 8001b72:	4608      	mov	r0, r1
 8001b74:	68f9      	ldr	r1, [r7, #12]
 8001b76:	fb00 f101 	mul.w	r1, r0, r1
 8001b7a:	12c9      	asrs	r1, r1, #11
 8001b7c:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
 8001b80:	fb01 f202 	mul.w	r2, r1, r2
							((int32_t)32768))) >> 10) + ((int32_t)2097152)) * ((int32_t)dig_H2) +\
 8001b84:	1292      	asrs	r2, r2, #10
 8001b86:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8001b8a:	491b      	ldr	r1, [pc, #108]	; (8001bf8 <bme280_compensate_H_int32+0xd0>)
 8001b8c:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001b90:	fb01 f202 	mul.w	r2, r1, r2
 8001b94:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
					8192) >> 14));
 8001b98:	1392      	asrs	r2, r2, #14
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5) *\
 8001b9a:	fb02 f303 	mul.w	r3, r2, r3
 8001b9e:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *\
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	13db      	asrs	r3, r3, #15
 8001ba4:	68fa      	ldr	r2, [r7, #12]
 8001ba6:	13d2      	asrs	r2, r2, #15
 8001ba8:	fb02 f303 	mul.w	r3, r2, r3
 8001bac:	11db      	asrs	r3, r3, #7
			((int32_t)dig_H1)) >> 4));
 8001bae:	4a13      	ldr	r2, [pc, #76]	; (8001bfc <bme280_compensate_H_int32+0xd4>)
 8001bb0:	8812      	ldrh	r2, [r2, #0]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *\
 8001bb2:	fb02 f303 	mul.w	r3, r2, r3
			((int32_t)dig_H1)) >> 4));
 8001bb6:	111b      	asrs	r3, r3, #4
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *\
 8001bb8:	68fa      	ldr	r2, [r7, #12]
 8001bba:	1ad3      	subs	r3, r2, r3
 8001bbc:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001bc4:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r);
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 8001bcc:	bfa8      	it	ge
 8001bce:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 8001bd2:	60fb      	str	r3, [r7, #12]
	return (uint32_t)(v_x1_u32r>>12);
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	131b      	asrs	r3, r3, #12
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3714      	adds	r7, #20
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr
 8001be4:	200002d0 	.word	0x200002d0
 8001be8:	200002b6 	.word	0x200002b6
 8001bec:	200002b8 	.word	0x200002b8
 8001bf0:	200002ba 	.word	0x200002ba
 8001bf4:	2000029e 	.word	0x2000029e
 8001bf8:	200002b4 	.word	0x200002b4
 8001bfc:	2000029c 	.word	0x2000029c

08001c00 <BME280_Pressure>:

//Pressure Measurment
double BME280_Pressure (void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
	if (BMEReadRaw() == 0)
 8001c04:	f7ff fc38 	bl	8001478 <BMEReadRaw>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d121      	bne.n	8001c52 <BME280_Pressure+0x52>
	{
		  if (pRaw == 0x800000)
 8001c0e:	4b1a      	ldr	r3, [pc, #104]	; (8001c78 <BME280_Pressure+0x78>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001c16:	d104      	bne.n	8001c22 <BME280_Pressure+0x22>
		  {
			  Pressure = 0; // value in case temp measurement was disabled
 8001c18:	4b18      	ldr	r3, [pc, #96]	; (8001c7c <BME280_Pressure+0x7c>)
 8001c1a:	f04f 0200 	mov.w	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	e01b      	b.n	8001c5a <BME280_Pressure+0x5a>
		  }
		  else
		  {
			  Pressure = (BME280_compensate_P_int64 (pRaw))/256.0;  // as per datasheet, the pressure is x256
 8001c22:	4b15      	ldr	r3, [pc, #84]	; (8001c78 <BME280_Pressure+0x78>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7ff fcb8 	bl	800159c <BME280_compensate_P_int64>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f7fe fc80 	bl	8000534 <__aeabi_ui2d>
 8001c34:	f04f 0200 	mov.w	r2, #0
 8001c38:	4b11      	ldr	r3, [pc, #68]	; (8001c80 <BME280_Pressure+0x80>)
 8001c3a:	f7fe fe1f 	bl	800087c <__aeabi_ddiv>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	460b      	mov	r3, r1
 8001c42:	4610      	mov	r0, r2
 8001c44:	4619      	mov	r1, r3
 8001c46:	f7fe ffe7 	bl	8000c18 <__aeabi_d2f>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	4a0b      	ldr	r2, [pc, #44]	; (8001c7c <BME280_Pressure+0x7c>)
 8001c4e:	6013      	str	r3, [r2, #0]
 8001c50:	e003      	b.n	8001c5a <BME280_Pressure+0x5a>
		  }
	}
	else
	{
		Pressure = 0;
 8001c52:	4b0a      	ldr	r3, [pc, #40]	; (8001c7c <BME280_Pressure+0x7c>)
 8001c54:	f04f 0200 	mov.w	r2, #0
 8001c58:	601a      	str	r2, [r3, #0]
	}
	return Pressure;
 8001c5a:	4b08      	ldr	r3, [pc, #32]	; (8001c7c <BME280_Pressure+0x7c>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7fe fc8a 	bl	8000578 <__aeabi_f2d>
 8001c64:	4602      	mov	r2, r0
 8001c66:	460b      	mov	r3, r1
 8001c68:	ec43 2b17 	vmov	d7, r2, r3
}
 8001c6c:	eeb0 0a47 	vmov.f32	s0, s14
 8001c70:	eef0 0a67 	vmov.f32	s1, s15
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	200002c0 	.word	0x200002c0
 8001c7c:	20000770 	.word	0x20000770
 8001c80:	40700000 	.word	0x40700000

08001c84 <BME280_Humidity>:

//Humidity Measurment
double BME280_Humidity (void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
	if (BMEReadRaw() == 0)
 8001c88:	f7ff fbf6 	bl	8001478 <BMEReadRaw>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d121      	bne.n	8001cd6 <BME280_Humidity+0x52>
	{
		if (hRaw == 0x8000)
 8001c92:	4b1a      	ldr	r3, [pc, #104]	; (8001cfc <BME280_Humidity+0x78>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001c9a:	d104      	bne.n	8001ca6 <BME280_Humidity+0x22>
		{
			Humidity = 0; // value in case temp measurement was disabled
 8001c9c:	4b18      	ldr	r3, [pc, #96]	; (8001d00 <BME280_Humidity+0x7c>)
 8001c9e:	f04f 0200 	mov.w	r2, #0
 8001ca2:	601a      	str	r2, [r3, #0]
 8001ca4:	e01b      	b.n	8001cde <BME280_Humidity+0x5a>
		}
		else
		{
			Humidity = (bme280_compensate_H_int32 (hRaw))/1024.0;  // as per datasheet, the temp is x1024
 8001ca6:	4b15      	ldr	r3, [pc, #84]	; (8001cfc <BME280_Humidity+0x78>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7ff ff3c 	bl	8001b28 <bme280_compensate_H_int32>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7fe fc3e 	bl	8000534 <__aeabi_ui2d>
 8001cb8:	f04f 0200 	mov.w	r2, #0
 8001cbc:	4b11      	ldr	r3, [pc, #68]	; (8001d04 <BME280_Humidity+0x80>)
 8001cbe:	f7fe fddd 	bl	800087c <__aeabi_ddiv>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	460b      	mov	r3, r1
 8001cc6:	4610      	mov	r0, r2
 8001cc8:	4619      	mov	r1, r3
 8001cca:	f7fe ffa5 	bl	8000c18 <__aeabi_d2f>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	4a0b      	ldr	r2, [pc, #44]	; (8001d00 <BME280_Humidity+0x7c>)
 8001cd2:	6013      	str	r3, [r2, #0]
 8001cd4:	e003      	b.n	8001cde <BME280_Humidity+0x5a>
		}
	}
	else
	{
		Humidity = 0;
 8001cd6:	4b0a      	ldr	r3, [pc, #40]	; (8001d00 <BME280_Humidity+0x7c>)
 8001cd8:	f04f 0200 	mov.w	r2, #0
 8001cdc:	601a      	str	r2, [r3, #0]
	}

	return Humidity;
 8001cde:	4b08      	ldr	r3, [pc, #32]	; (8001d00 <BME280_Humidity+0x7c>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f7fe fc48 	bl	8000578 <__aeabi_f2d>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	460b      	mov	r3, r1
 8001cec:	ec43 2b17 	vmov	d7, r2, r3
}
 8001cf0:	eeb0 0a47 	vmov.f32	s0, s14
 8001cf4:	eef0 0a67 	vmov.f32	s1, s15
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	200002c4 	.word	0x200002c4
 8001d00:	20000774 	.word	0x20000774
 8001d04:	40900000 	.word	0x40900000

08001d08 <BME280_Temperature>:

//Temperature Measurment
double BME280_Temperature(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
	if (BMEReadRaw() == 0)
 8001d0c:	f7ff fbb4 	bl	8001478 <BMEReadRaw>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d121      	bne.n	8001d5a <BME280_Temperature+0x52>
	{
		if (tRaw == 0x800000)
 8001d16:	4b1a      	ldr	r3, [pc, #104]	; (8001d80 <BME280_Temperature+0x78>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001d1e:	d104      	bne.n	8001d2a <BME280_Temperature+0x22>
		{
			Temperature = 0; // value in case temp measurement was disabled
 8001d20:	4b18      	ldr	r3, [pc, #96]	; (8001d84 <BME280_Temperature+0x7c>)
 8001d22:	f04f 0200 	mov.w	r2, #0
 8001d26:	601a      	str	r2, [r3, #0]
 8001d28:	e01b      	b.n	8001d62 <BME280_Temperature+0x5a>
		}
		else
		{
			Temperature = (BME280_compensate_T_int32 (tRaw))/100.0;  // as per datasheet, the temp is x100
 8001d2a:	4b15      	ldr	r3, [pc, #84]	; (8001d80 <BME280_Temperature+0x78>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f7ff fbf2 	bl	8001518 <BME280_compensate_T_int32>
 8001d34:	4603      	mov	r3, r0
 8001d36:	4618      	mov	r0, r3
 8001d38:	f7fe fc0c 	bl	8000554 <__aeabi_i2d>
 8001d3c:	f04f 0200 	mov.w	r2, #0
 8001d40:	4b11      	ldr	r3, [pc, #68]	; (8001d88 <BME280_Temperature+0x80>)
 8001d42:	f7fe fd9b 	bl	800087c <__aeabi_ddiv>
 8001d46:	4602      	mov	r2, r0
 8001d48:	460b      	mov	r3, r1
 8001d4a:	4610      	mov	r0, r2
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	f7fe ff63 	bl	8000c18 <__aeabi_d2f>
 8001d52:	4603      	mov	r3, r0
 8001d54:	4a0b      	ldr	r2, [pc, #44]	; (8001d84 <BME280_Temperature+0x7c>)
 8001d56:	6013      	str	r3, [r2, #0]
 8001d58:	e003      	b.n	8001d62 <BME280_Temperature+0x5a>
		}
	}
	else
	{
		Temperature = 0;
 8001d5a:	4b0a      	ldr	r3, [pc, #40]	; (8001d84 <BME280_Temperature+0x7c>)
 8001d5c:	f04f 0200 	mov.w	r2, #0
 8001d60:	601a      	str	r2, [r3, #0]
	}
	return Temperature;
 8001d62:	4b08      	ldr	r3, [pc, #32]	; (8001d84 <BME280_Temperature+0x7c>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7fe fc06 	bl	8000578 <__aeabi_f2d>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	460b      	mov	r3, r1
 8001d70:	ec43 2b17 	vmov	d7, r2, r3
}
 8001d74:	eeb0 0a47 	vmov.f32	s0, s14
 8001d78:	eef0 0a67 	vmov.f32	s1, s15
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	200002bc 	.word	0x200002bc
 8001d84:	2000076c 	.word	0x2000076c
 8001d88:	40590000 	.word	0x40590000
 8001d8c:	00000000 	.word	0x00000000

08001d90 <BME280_Altitude>:

float BME280_Altitude(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
	PressValue = BME280_Pressure();
 8001d94:	f7ff ff34 	bl	8001c00 <BME280_Pressure>
 8001d98:	ec53 2b10 	vmov	r2, r3, d0
 8001d9c:	4610      	mov	r0, r2
 8001d9e:	4619      	mov	r1, r3
 8001da0:	f7fe ff3a 	bl	8000c18 <__aeabi_d2f>
 8001da4:	4603      	mov	r3, r0
 8001da6:	4a24      	ldr	r2, [pc, #144]	; (8001e38 <BME280_Altitude+0xa8>)
 8001da8:	6013      	str	r3, [r2, #0]
	PressValue = PressValue/100;
 8001daa:	4b23      	ldr	r3, [pc, #140]	; (8001e38 <BME280_Altitude+0xa8>)
 8001dac:	ed93 7a00 	vldr	s14, [r3]
 8001db0:	eddf 6a22 	vldr	s13, [pc, #136]	; 8001e3c <BME280_Altitude+0xac>
 8001db4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001db8:	4b1f      	ldr	r3, [pc, #124]	; (8001e38 <BME280_Altitude+0xa8>)
 8001dba:	edc3 7a00 	vstr	s15, [r3]
	Altitude = 44330*(1.0-pow(PressValue/SeaLevel, 0.19029495718));
 8001dbe:	4b1e      	ldr	r3, [pc, #120]	; (8001e38 <BME280_Altitude+0xa8>)
 8001dc0:	ed93 7a00 	vldr	s14, [r3]
 8001dc4:	4b1e      	ldr	r3, [pc, #120]	; (8001e40 <BME280_Altitude+0xb0>)
 8001dc6:	edd3 7a00 	vldr	s15, [r3]
 8001dca:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001dce:	ee16 0a90 	vmov	r0, s13
 8001dd2:	f7fe fbd1 	bl	8000578 <__aeabi_f2d>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	460b      	mov	r3, r1
 8001dda:	ed9f 1b13 	vldr	d1, [pc, #76]	; 8001e28 <BME280_Altitude+0x98>
 8001dde:	ec43 2b10 	vmov	d0, r2, r3
 8001de2:	f00b fe9f 	bl	800db24 <pow>
 8001de6:	ec53 2b10 	vmov	r2, r3, d0
 8001dea:	f04f 0000 	mov.w	r0, #0
 8001dee:	4915      	ldr	r1, [pc, #84]	; (8001e44 <BME280_Altitude+0xb4>)
 8001df0:	f7fe fa62 	bl	80002b8 <__aeabi_dsub>
 8001df4:	4602      	mov	r2, r0
 8001df6:	460b      	mov	r3, r1
 8001df8:	4610      	mov	r0, r2
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	a30c      	add	r3, pc, #48	; (adr r3, 8001e30 <BME280_Altitude+0xa0>)
 8001dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e02:	f7fe fc11 	bl	8000628 <__aeabi_dmul>
 8001e06:	4602      	mov	r2, r0
 8001e08:	460b      	mov	r3, r1
 8001e0a:	4610      	mov	r0, r2
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	f7fe ff03 	bl	8000c18 <__aeabi_d2f>
 8001e12:	4603      	mov	r3, r0
 8001e14:	4a0c      	ldr	r2, [pc, #48]	; (8001e48 <BME280_Altitude+0xb8>)
 8001e16:	6013      	str	r3, [r2, #0]
	return Altitude;
 8001e18:	4b0b      	ldr	r3, [pc, #44]	; (8001e48 <BME280_Altitude+0xb8>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	ee07 3a90 	vmov	s15, r3
}
 8001e20:	eeb0 0a67 	vmov.f32	s0, s15
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	ccd745e4 	.word	0xccd745e4
 8001e2c:	3fc85b95 	.word	0x3fc85b95
 8001e30:	00000000 	.word	0x00000000
 8001e34:	40e5a540 	.word	0x40e5a540
 8001e38:	200002cc 	.word	0x200002cc
 8001e3c:	42c80000 	.word	0x42c80000
 8001e40:	20000000 	.word	0x20000000
 8001e44:	3ff00000 	.word	0x3ff00000
 8001e48:	200002c8 	.word	0x200002c8

08001e4c <BME280_Kalman_Alt>:

float BME280_Kalman_Alt(double U0)
{
 8001e4c:	b5b0      	push	{r4, r5, r7, lr}
 8001e4e:	b082      	sub	sp, #8
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	ed87 0b00 	vstr	d0, [r7]
	static double Q0 = 10; //initial estimated covariance
	static double P0 = 0; //initial error covariance (it must be 0)
	static double U0_hat = 0; //initial estimated state
	static double K0 = 0; //initial kalman gain

	U0 = BME280_Altitude();
 8001e56:	f7ff ff9b 	bl	8001d90 <BME280_Altitude>
 8001e5a:	ee10 3a10 	vmov	r3, s0
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f7fe fb8a 	bl	8000578 <__aeabi_f2d>
 8001e64:	4602      	mov	r2, r0
 8001e66:	460b      	mov	r3, r1
 8001e68:	e9c7 2300 	strd	r2, r3, [r7]
	K0 = P0 * H0 / (H0 * P0 * H0 + R0);
 8001e6c:	4b45      	ldr	r3, [pc, #276]	; (8001f84 <BME280_Kalman_Alt+0x138>)
 8001e6e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e72:	4b45      	ldr	r3, [pc, #276]	; (8001f88 <BME280_Kalman_Alt+0x13c>)
 8001e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e78:	f7fe fbd6 	bl	8000628 <__aeabi_dmul>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	460b      	mov	r3, r1
 8001e80:	4614      	mov	r4, r2
 8001e82:	461d      	mov	r5, r3
 8001e84:	4b40      	ldr	r3, [pc, #256]	; (8001f88 <BME280_Kalman_Alt+0x13c>)
 8001e86:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e8a:	4b3e      	ldr	r3, [pc, #248]	; (8001f84 <BME280_Kalman_Alt+0x138>)
 8001e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e90:	f7fe fbca 	bl	8000628 <__aeabi_dmul>
 8001e94:	4602      	mov	r2, r0
 8001e96:	460b      	mov	r3, r1
 8001e98:	4610      	mov	r0, r2
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4b3a      	ldr	r3, [pc, #232]	; (8001f88 <BME280_Kalman_Alt+0x13c>)
 8001e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ea2:	f7fe fbc1 	bl	8000628 <__aeabi_dmul>
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	460b      	mov	r3, r1
 8001eaa:	4610      	mov	r0, r2
 8001eac:	4619      	mov	r1, r3
 8001eae:	4b37      	ldr	r3, [pc, #220]	; (8001f8c <BME280_Kalman_Alt+0x140>)
 8001eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eb4:	f7fe fa02 	bl	80002bc <__adddf3>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	460b      	mov	r3, r1
 8001ebc:	4620      	mov	r0, r4
 8001ebe:	4629      	mov	r1, r5
 8001ec0:	f7fe fcdc 	bl	800087c <__aeabi_ddiv>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	4931      	ldr	r1, [pc, #196]	; (8001f90 <BME280_Kalman_Alt+0x144>)
 8001eca:	e9c1 2300 	strd	r2, r3, [r1]
	U0_hat = U0_hat + K0 * (U0 - H0 * U0_hat);
 8001ece:	4b2e      	ldr	r3, [pc, #184]	; (8001f88 <BME280_Kalman_Alt+0x13c>)
 8001ed0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ed4:	4b2f      	ldr	r3, [pc, #188]	; (8001f94 <BME280_Kalman_Alt+0x148>)
 8001ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eda:	f7fe fba5 	bl	8000628 <__aeabi_dmul>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001ee6:	f7fe f9e7 	bl	80002b8 <__aeabi_dsub>
 8001eea:	4602      	mov	r2, r0
 8001eec:	460b      	mov	r3, r1
 8001eee:	4610      	mov	r0, r2
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	4b27      	ldr	r3, [pc, #156]	; (8001f90 <BME280_Kalman_Alt+0x144>)
 8001ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ef8:	f7fe fb96 	bl	8000628 <__aeabi_dmul>
 8001efc:	4602      	mov	r2, r0
 8001efe:	460b      	mov	r3, r1
 8001f00:	4610      	mov	r0, r2
 8001f02:	4619      	mov	r1, r3
 8001f04:	4b23      	ldr	r3, [pc, #140]	; (8001f94 <BME280_Kalman_Alt+0x148>)
 8001f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f0a:	f7fe f9d7 	bl	80002bc <__adddf3>
 8001f0e:	4602      	mov	r2, r0
 8001f10:	460b      	mov	r3, r1
 8001f12:	4920      	ldr	r1, [pc, #128]	; (8001f94 <BME280_Kalman_Alt+0x148>)
 8001f14:	e9c1 2300 	strd	r2, r3, [r1]
	P0 = (1 - K0 * H0) * P0 + Q0;
 8001f18:	4b1d      	ldr	r3, [pc, #116]	; (8001f90 <BME280_Kalman_Alt+0x144>)
 8001f1a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001f1e:	4b1a      	ldr	r3, [pc, #104]	; (8001f88 <BME280_Kalman_Alt+0x13c>)
 8001f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f24:	f7fe fb80 	bl	8000628 <__aeabi_dmul>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	460b      	mov	r3, r1
 8001f2c:	f04f 0000 	mov.w	r0, #0
 8001f30:	4919      	ldr	r1, [pc, #100]	; (8001f98 <BME280_Kalman_Alt+0x14c>)
 8001f32:	f7fe f9c1 	bl	80002b8 <__aeabi_dsub>
 8001f36:	4602      	mov	r2, r0
 8001f38:	460b      	mov	r3, r1
 8001f3a:	4610      	mov	r0, r2
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	4b11      	ldr	r3, [pc, #68]	; (8001f84 <BME280_Kalman_Alt+0x138>)
 8001f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f44:	f7fe fb70 	bl	8000628 <__aeabi_dmul>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	460b      	mov	r3, r1
 8001f4c:	4610      	mov	r0, r2
 8001f4e:	4619      	mov	r1, r3
 8001f50:	4b12      	ldr	r3, [pc, #72]	; (8001f9c <BME280_Kalman_Alt+0x150>)
 8001f52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f56:	f7fe f9b1 	bl	80002bc <__adddf3>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	460b      	mov	r3, r1
 8001f5e:	4909      	ldr	r1, [pc, #36]	; (8001f84 <BME280_Kalman_Alt+0x138>)
 8001f60:	e9c1 2300 	strd	r2, r3, [r1]
	return U0_hat;
 8001f64:	4b0b      	ldr	r3, [pc, #44]	; (8001f94 <BME280_Kalman_Alt+0x148>)
 8001f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f6a:	4610      	mov	r0, r2
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	f7fe fe53 	bl	8000c18 <__aeabi_d2f>
 8001f72:	4603      	mov	r3, r0
 8001f74:	ee07 3a90 	vmov	s15, r3
}
 8001f78:	eeb0 0a67 	vmov.f32	s0, s15
 8001f7c:	3708      	adds	r7, #8
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bdb0      	pop	{r4, r5, r7, pc}
 8001f82:	bf00      	nop
 8001f84:	200002d8 	.word	0x200002d8
 8001f88:	0800efa0 	.word	0x0800efa0
 8001f8c:	0800efa8 	.word	0x0800efa8
 8001f90:	200002e0 	.word	0x200002e0
 8001f94:	200002e8 	.word	0x200002e8
 8001f98:	3ff00000 	.word	0x3ff00000
 8001f9c:	20000008 	.word	0x20000008

08001fa0 <BME280_Kalman_Press>:

double BME280_Kalman_Press(double U1)
{
 8001fa0:	b5b0      	push	{r4, r5, r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	ed87 0b00 	vstr	d0, [r7]
	static double Q1 = 10; //initial estimated covariance
	static double P1 = 0; //initial error covariance (it must be 0)
	static double U1_hat = 100000; //initial estimated state
	static double K1 = 0; //initial kalman gain

	U1 = BME280_Pressure();
 8001faa:	f7ff fe29 	bl	8001c00 <BME280_Pressure>
 8001fae:	ed87 0b00 	vstr	d0, [r7]
	K1 = P1 * H1 / (H1 * P1 * H1 + R1);
 8001fb2:	4b44      	ldr	r3, [pc, #272]	; (80020c4 <BME280_Kalman_Press+0x124>)
 8001fb4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001fb8:	4b43      	ldr	r3, [pc, #268]	; (80020c8 <BME280_Kalman_Press+0x128>)
 8001fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fbe:	f7fe fb33 	bl	8000628 <__aeabi_dmul>
 8001fc2:	4602      	mov	r2, r0
 8001fc4:	460b      	mov	r3, r1
 8001fc6:	4614      	mov	r4, r2
 8001fc8:	461d      	mov	r5, r3
 8001fca:	4b3f      	ldr	r3, [pc, #252]	; (80020c8 <BME280_Kalman_Press+0x128>)
 8001fcc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001fd0:	4b3c      	ldr	r3, [pc, #240]	; (80020c4 <BME280_Kalman_Press+0x124>)
 8001fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fd6:	f7fe fb27 	bl	8000628 <__aeabi_dmul>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	460b      	mov	r3, r1
 8001fde:	4610      	mov	r0, r2
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	4b39      	ldr	r3, [pc, #228]	; (80020c8 <BME280_Kalman_Press+0x128>)
 8001fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fe8:	f7fe fb1e 	bl	8000628 <__aeabi_dmul>
 8001fec:	4602      	mov	r2, r0
 8001fee:	460b      	mov	r3, r1
 8001ff0:	4610      	mov	r0, r2
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	4b35      	ldr	r3, [pc, #212]	; (80020cc <BME280_Kalman_Press+0x12c>)
 8001ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ffa:	f7fe f95f 	bl	80002bc <__adddf3>
 8001ffe:	4602      	mov	r2, r0
 8002000:	460b      	mov	r3, r1
 8002002:	4620      	mov	r0, r4
 8002004:	4629      	mov	r1, r5
 8002006:	f7fe fc39 	bl	800087c <__aeabi_ddiv>
 800200a:	4602      	mov	r2, r0
 800200c:	460b      	mov	r3, r1
 800200e:	4930      	ldr	r1, [pc, #192]	; (80020d0 <BME280_Kalman_Press+0x130>)
 8002010:	e9c1 2300 	strd	r2, r3, [r1]
	U1_hat = U1_hat + K1 * (U1 - H1 * U1_hat);
 8002014:	4b2c      	ldr	r3, [pc, #176]	; (80020c8 <BME280_Kalman_Press+0x128>)
 8002016:	e9d3 0100 	ldrd	r0, r1, [r3]
 800201a:	4b2e      	ldr	r3, [pc, #184]	; (80020d4 <BME280_Kalman_Press+0x134>)
 800201c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002020:	f7fe fb02 	bl	8000628 <__aeabi_dmul>
 8002024:	4602      	mov	r2, r0
 8002026:	460b      	mov	r3, r1
 8002028:	e9d7 0100 	ldrd	r0, r1, [r7]
 800202c:	f7fe f944 	bl	80002b8 <__aeabi_dsub>
 8002030:	4602      	mov	r2, r0
 8002032:	460b      	mov	r3, r1
 8002034:	4610      	mov	r0, r2
 8002036:	4619      	mov	r1, r3
 8002038:	4b25      	ldr	r3, [pc, #148]	; (80020d0 <BME280_Kalman_Press+0x130>)
 800203a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800203e:	f7fe faf3 	bl	8000628 <__aeabi_dmul>
 8002042:	4602      	mov	r2, r0
 8002044:	460b      	mov	r3, r1
 8002046:	4610      	mov	r0, r2
 8002048:	4619      	mov	r1, r3
 800204a:	4b22      	ldr	r3, [pc, #136]	; (80020d4 <BME280_Kalman_Press+0x134>)
 800204c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002050:	f7fe f934 	bl	80002bc <__adddf3>
 8002054:	4602      	mov	r2, r0
 8002056:	460b      	mov	r3, r1
 8002058:	491e      	ldr	r1, [pc, #120]	; (80020d4 <BME280_Kalman_Press+0x134>)
 800205a:	e9c1 2300 	strd	r2, r3, [r1]
	P1 = (1 - K1 * H1) * P1 + Q1;
 800205e:	4b1c      	ldr	r3, [pc, #112]	; (80020d0 <BME280_Kalman_Press+0x130>)
 8002060:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002064:	4b18      	ldr	r3, [pc, #96]	; (80020c8 <BME280_Kalman_Press+0x128>)
 8002066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800206a:	f7fe fadd 	bl	8000628 <__aeabi_dmul>
 800206e:	4602      	mov	r2, r0
 8002070:	460b      	mov	r3, r1
 8002072:	f04f 0000 	mov.w	r0, #0
 8002076:	4918      	ldr	r1, [pc, #96]	; (80020d8 <BME280_Kalman_Press+0x138>)
 8002078:	f7fe f91e 	bl	80002b8 <__aeabi_dsub>
 800207c:	4602      	mov	r2, r0
 800207e:	460b      	mov	r3, r1
 8002080:	4610      	mov	r0, r2
 8002082:	4619      	mov	r1, r3
 8002084:	4b0f      	ldr	r3, [pc, #60]	; (80020c4 <BME280_Kalman_Press+0x124>)
 8002086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800208a:	f7fe facd 	bl	8000628 <__aeabi_dmul>
 800208e:	4602      	mov	r2, r0
 8002090:	460b      	mov	r3, r1
 8002092:	4610      	mov	r0, r2
 8002094:	4619      	mov	r1, r3
 8002096:	4b11      	ldr	r3, [pc, #68]	; (80020dc <BME280_Kalman_Press+0x13c>)
 8002098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800209c:	f7fe f90e 	bl	80002bc <__adddf3>
 80020a0:	4602      	mov	r2, r0
 80020a2:	460b      	mov	r3, r1
 80020a4:	4907      	ldr	r1, [pc, #28]	; (80020c4 <BME280_Kalman_Press+0x124>)
 80020a6:	e9c1 2300 	strd	r2, r3, [r1]
	return U1_hat;
 80020aa:	4b0a      	ldr	r3, [pc, #40]	; (80020d4 <BME280_Kalman_Press+0x134>)
 80020ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020b0:	ec43 2b17 	vmov	d7, r2, r3
}
 80020b4:	eeb0 0a47 	vmov.f32	s0, s14
 80020b8:	eef0 0a67 	vmov.f32	s1, s15
 80020bc:	3708      	adds	r7, #8
 80020be:	46bd      	mov	sp, r7
 80020c0:	bdb0      	pop	{r4, r5, r7, pc}
 80020c2:	bf00      	nop
 80020c4:	200002f0 	.word	0x200002f0
 80020c8:	0800efb0 	.word	0x0800efb0
 80020cc:	0800efb8 	.word	0x0800efb8
 80020d0:	200002f8 	.word	0x200002f8
 80020d4:	20000010 	.word	0x20000010
 80020d8:	3ff00000 	.word	0x3ff00000
 80020dc:	20000018 	.word	0x20000018

080020e0 <BME280_Kalman_Hum>:

double BME280_Kalman_Hum(double U2)
{
 80020e0:	b5b0      	push	{r4, r5, r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	ed87 0b00 	vstr	d0, [r7]
	static double Q2 = 10; //initial estimated covariance
	static double P2 = 0; //initial error covariance (it must be 0)
	static double U2_hat = 50; //initial estimated state
	static double K2 = 0; //initial kalman gain

	U2 = BME280_Humidity();
 80020ea:	f7ff fdcb 	bl	8001c84 <BME280_Humidity>
 80020ee:	ed87 0b00 	vstr	d0, [r7]
	K2 = P2 * H2 / (H2 * P2 * H2 + R2);
 80020f2:	4b44      	ldr	r3, [pc, #272]	; (8002204 <BME280_Kalman_Hum+0x124>)
 80020f4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80020f8:	4b43      	ldr	r3, [pc, #268]	; (8002208 <BME280_Kalman_Hum+0x128>)
 80020fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020fe:	f7fe fa93 	bl	8000628 <__aeabi_dmul>
 8002102:	4602      	mov	r2, r0
 8002104:	460b      	mov	r3, r1
 8002106:	4614      	mov	r4, r2
 8002108:	461d      	mov	r5, r3
 800210a:	4b3f      	ldr	r3, [pc, #252]	; (8002208 <BME280_Kalman_Hum+0x128>)
 800210c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002110:	4b3c      	ldr	r3, [pc, #240]	; (8002204 <BME280_Kalman_Hum+0x124>)
 8002112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002116:	f7fe fa87 	bl	8000628 <__aeabi_dmul>
 800211a:	4602      	mov	r2, r0
 800211c:	460b      	mov	r3, r1
 800211e:	4610      	mov	r0, r2
 8002120:	4619      	mov	r1, r3
 8002122:	4b39      	ldr	r3, [pc, #228]	; (8002208 <BME280_Kalman_Hum+0x128>)
 8002124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002128:	f7fe fa7e 	bl	8000628 <__aeabi_dmul>
 800212c:	4602      	mov	r2, r0
 800212e:	460b      	mov	r3, r1
 8002130:	4610      	mov	r0, r2
 8002132:	4619      	mov	r1, r3
 8002134:	4b35      	ldr	r3, [pc, #212]	; (800220c <BME280_Kalman_Hum+0x12c>)
 8002136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800213a:	f7fe f8bf 	bl	80002bc <__adddf3>
 800213e:	4602      	mov	r2, r0
 8002140:	460b      	mov	r3, r1
 8002142:	4620      	mov	r0, r4
 8002144:	4629      	mov	r1, r5
 8002146:	f7fe fb99 	bl	800087c <__aeabi_ddiv>
 800214a:	4602      	mov	r2, r0
 800214c:	460b      	mov	r3, r1
 800214e:	4930      	ldr	r1, [pc, #192]	; (8002210 <BME280_Kalman_Hum+0x130>)
 8002150:	e9c1 2300 	strd	r2, r3, [r1]
	U2_hat = U2_hat + K2 * (U2 - H2 * U2_hat);
 8002154:	4b2c      	ldr	r3, [pc, #176]	; (8002208 <BME280_Kalman_Hum+0x128>)
 8002156:	e9d3 0100 	ldrd	r0, r1, [r3]
 800215a:	4b2e      	ldr	r3, [pc, #184]	; (8002214 <BME280_Kalman_Hum+0x134>)
 800215c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002160:	f7fe fa62 	bl	8000628 <__aeabi_dmul>
 8002164:	4602      	mov	r2, r0
 8002166:	460b      	mov	r3, r1
 8002168:	e9d7 0100 	ldrd	r0, r1, [r7]
 800216c:	f7fe f8a4 	bl	80002b8 <__aeabi_dsub>
 8002170:	4602      	mov	r2, r0
 8002172:	460b      	mov	r3, r1
 8002174:	4610      	mov	r0, r2
 8002176:	4619      	mov	r1, r3
 8002178:	4b25      	ldr	r3, [pc, #148]	; (8002210 <BME280_Kalman_Hum+0x130>)
 800217a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800217e:	f7fe fa53 	bl	8000628 <__aeabi_dmul>
 8002182:	4602      	mov	r2, r0
 8002184:	460b      	mov	r3, r1
 8002186:	4610      	mov	r0, r2
 8002188:	4619      	mov	r1, r3
 800218a:	4b22      	ldr	r3, [pc, #136]	; (8002214 <BME280_Kalman_Hum+0x134>)
 800218c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002190:	f7fe f894 	bl	80002bc <__adddf3>
 8002194:	4602      	mov	r2, r0
 8002196:	460b      	mov	r3, r1
 8002198:	491e      	ldr	r1, [pc, #120]	; (8002214 <BME280_Kalman_Hum+0x134>)
 800219a:	e9c1 2300 	strd	r2, r3, [r1]
	P2 = (1 - K2 * H2) * P2 + Q2;
 800219e:	4b1c      	ldr	r3, [pc, #112]	; (8002210 <BME280_Kalman_Hum+0x130>)
 80021a0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80021a4:	4b18      	ldr	r3, [pc, #96]	; (8002208 <BME280_Kalman_Hum+0x128>)
 80021a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021aa:	f7fe fa3d 	bl	8000628 <__aeabi_dmul>
 80021ae:	4602      	mov	r2, r0
 80021b0:	460b      	mov	r3, r1
 80021b2:	f04f 0000 	mov.w	r0, #0
 80021b6:	4918      	ldr	r1, [pc, #96]	; (8002218 <BME280_Kalman_Hum+0x138>)
 80021b8:	f7fe f87e 	bl	80002b8 <__aeabi_dsub>
 80021bc:	4602      	mov	r2, r0
 80021be:	460b      	mov	r3, r1
 80021c0:	4610      	mov	r0, r2
 80021c2:	4619      	mov	r1, r3
 80021c4:	4b0f      	ldr	r3, [pc, #60]	; (8002204 <BME280_Kalman_Hum+0x124>)
 80021c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021ca:	f7fe fa2d 	bl	8000628 <__aeabi_dmul>
 80021ce:	4602      	mov	r2, r0
 80021d0:	460b      	mov	r3, r1
 80021d2:	4610      	mov	r0, r2
 80021d4:	4619      	mov	r1, r3
 80021d6:	4b11      	ldr	r3, [pc, #68]	; (800221c <BME280_Kalman_Hum+0x13c>)
 80021d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021dc:	f7fe f86e 	bl	80002bc <__adddf3>
 80021e0:	4602      	mov	r2, r0
 80021e2:	460b      	mov	r3, r1
 80021e4:	4907      	ldr	r1, [pc, #28]	; (8002204 <BME280_Kalman_Hum+0x124>)
 80021e6:	e9c1 2300 	strd	r2, r3, [r1]
	return U2_hat;
 80021ea:	4b0a      	ldr	r3, [pc, #40]	; (8002214 <BME280_Kalman_Hum+0x134>)
 80021ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021f0:	ec43 2b17 	vmov	d7, r2, r3
}
 80021f4:	eeb0 0a47 	vmov.f32	s0, s14
 80021f8:	eef0 0a67 	vmov.f32	s1, s15
 80021fc:	3708      	adds	r7, #8
 80021fe:	46bd      	mov	sp, r7
 8002200:	bdb0      	pop	{r4, r5, r7, pc}
 8002202:	bf00      	nop
 8002204:	20000300 	.word	0x20000300
 8002208:	0800efc0 	.word	0x0800efc0
 800220c:	0800efc8 	.word	0x0800efc8
 8002210:	20000308 	.word	0x20000308
 8002214:	20000020 	.word	0x20000020
 8002218:	3ff00000 	.word	0x3ff00000
 800221c:	20000028 	.word	0x20000028

08002220 <BME280_Kalman_Temp>:

double BME280_Kalman_Temp(double U3)
{
 8002220:	b5b0      	push	{r4, r5, r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
 8002226:	ed87 0b00 	vstr	d0, [r7]
	static double Q3 = 10; //initial estimated covariance
	static double P3 = 0; //initial error covariance (it must be 0)
	static double U3_hat = 25; //initial estimated state
	static double K3 = 0; //initial kalman gain

	U3 = BME280_Temperature();
 800222a:	f7ff fd6d 	bl	8001d08 <BME280_Temperature>
 800222e:	ed87 0b00 	vstr	d0, [r7]
	K3 = P3 * H3 / (H3 * P3 * H3 + R3);
 8002232:	4b44      	ldr	r3, [pc, #272]	; (8002344 <BME280_Kalman_Temp+0x124>)
 8002234:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002238:	4b43      	ldr	r3, [pc, #268]	; (8002348 <BME280_Kalman_Temp+0x128>)
 800223a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800223e:	f7fe f9f3 	bl	8000628 <__aeabi_dmul>
 8002242:	4602      	mov	r2, r0
 8002244:	460b      	mov	r3, r1
 8002246:	4614      	mov	r4, r2
 8002248:	461d      	mov	r5, r3
 800224a:	4b3f      	ldr	r3, [pc, #252]	; (8002348 <BME280_Kalman_Temp+0x128>)
 800224c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002250:	4b3c      	ldr	r3, [pc, #240]	; (8002344 <BME280_Kalman_Temp+0x124>)
 8002252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002256:	f7fe f9e7 	bl	8000628 <__aeabi_dmul>
 800225a:	4602      	mov	r2, r0
 800225c:	460b      	mov	r3, r1
 800225e:	4610      	mov	r0, r2
 8002260:	4619      	mov	r1, r3
 8002262:	4b39      	ldr	r3, [pc, #228]	; (8002348 <BME280_Kalman_Temp+0x128>)
 8002264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002268:	f7fe f9de 	bl	8000628 <__aeabi_dmul>
 800226c:	4602      	mov	r2, r0
 800226e:	460b      	mov	r3, r1
 8002270:	4610      	mov	r0, r2
 8002272:	4619      	mov	r1, r3
 8002274:	4b35      	ldr	r3, [pc, #212]	; (800234c <BME280_Kalman_Temp+0x12c>)
 8002276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800227a:	f7fe f81f 	bl	80002bc <__adddf3>
 800227e:	4602      	mov	r2, r0
 8002280:	460b      	mov	r3, r1
 8002282:	4620      	mov	r0, r4
 8002284:	4629      	mov	r1, r5
 8002286:	f7fe faf9 	bl	800087c <__aeabi_ddiv>
 800228a:	4602      	mov	r2, r0
 800228c:	460b      	mov	r3, r1
 800228e:	4930      	ldr	r1, [pc, #192]	; (8002350 <BME280_Kalman_Temp+0x130>)
 8002290:	e9c1 2300 	strd	r2, r3, [r1]
	U3_hat = U3_hat + K3 * (U3 - H3 * U3_hat);
 8002294:	4b2c      	ldr	r3, [pc, #176]	; (8002348 <BME280_Kalman_Temp+0x128>)
 8002296:	e9d3 0100 	ldrd	r0, r1, [r3]
 800229a:	4b2e      	ldr	r3, [pc, #184]	; (8002354 <BME280_Kalman_Temp+0x134>)
 800229c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022a0:	f7fe f9c2 	bl	8000628 <__aeabi_dmul>
 80022a4:	4602      	mov	r2, r0
 80022a6:	460b      	mov	r3, r1
 80022a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80022ac:	f7fe f804 	bl	80002b8 <__aeabi_dsub>
 80022b0:	4602      	mov	r2, r0
 80022b2:	460b      	mov	r3, r1
 80022b4:	4610      	mov	r0, r2
 80022b6:	4619      	mov	r1, r3
 80022b8:	4b25      	ldr	r3, [pc, #148]	; (8002350 <BME280_Kalman_Temp+0x130>)
 80022ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022be:	f7fe f9b3 	bl	8000628 <__aeabi_dmul>
 80022c2:	4602      	mov	r2, r0
 80022c4:	460b      	mov	r3, r1
 80022c6:	4610      	mov	r0, r2
 80022c8:	4619      	mov	r1, r3
 80022ca:	4b22      	ldr	r3, [pc, #136]	; (8002354 <BME280_Kalman_Temp+0x134>)
 80022cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022d0:	f7fd fff4 	bl	80002bc <__adddf3>
 80022d4:	4602      	mov	r2, r0
 80022d6:	460b      	mov	r3, r1
 80022d8:	491e      	ldr	r1, [pc, #120]	; (8002354 <BME280_Kalman_Temp+0x134>)
 80022da:	e9c1 2300 	strd	r2, r3, [r1]
	P3 = (1 - K3 * H3) * P3 + Q3;
 80022de:	4b1c      	ldr	r3, [pc, #112]	; (8002350 <BME280_Kalman_Temp+0x130>)
 80022e0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80022e4:	4b18      	ldr	r3, [pc, #96]	; (8002348 <BME280_Kalman_Temp+0x128>)
 80022e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022ea:	f7fe f99d 	bl	8000628 <__aeabi_dmul>
 80022ee:	4602      	mov	r2, r0
 80022f0:	460b      	mov	r3, r1
 80022f2:	f04f 0000 	mov.w	r0, #0
 80022f6:	4918      	ldr	r1, [pc, #96]	; (8002358 <BME280_Kalman_Temp+0x138>)
 80022f8:	f7fd ffde 	bl	80002b8 <__aeabi_dsub>
 80022fc:	4602      	mov	r2, r0
 80022fe:	460b      	mov	r3, r1
 8002300:	4610      	mov	r0, r2
 8002302:	4619      	mov	r1, r3
 8002304:	4b0f      	ldr	r3, [pc, #60]	; (8002344 <BME280_Kalman_Temp+0x124>)
 8002306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800230a:	f7fe f98d 	bl	8000628 <__aeabi_dmul>
 800230e:	4602      	mov	r2, r0
 8002310:	460b      	mov	r3, r1
 8002312:	4610      	mov	r0, r2
 8002314:	4619      	mov	r1, r3
 8002316:	4b11      	ldr	r3, [pc, #68]	; (800235c <BME280_Kalman_Temp+0x13c>)
 8002318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800231c:	f7fd ffce 	bl	80002bc <__adddf3>
 8002320:	4602      	mov	r2, r0
 8002322:	460b      	mov	r3, r1
 8002324:	4907      	ldr	r1, [pc, #28]	; (8002344 <BME280_Kalman_Temp+0x124>)
 8002326:	e9c1 2300 	strd	r2, r3, [r1]
	return U3_hat;
 800232a:	4b0a      	ldr	r3, [pc, #40]	; (8002354 <BME280_Kalman_Temp+0x134>)
 800232c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002330:	ec43 2b17 	vmov	d7, r2, r3
}
 8002334:	eeb0 0a47 	vmov.f32	s0, s14
 8002338:	eef0 0a67 	vmov.f32	s1, s15
 800233c:	3708      	adds	r7, #8
 800233e:	46bd      	mov	sp, r7
 8002340:	bdb0      	pop	{r4, r5, r7, pc}
 8002342:	bf00      	nop
 8002344:	20000310 	.word	0x20000310
 8002348:	0800efd0 	.word	0x0800efd0
 800234c:	0800efd8 	.word	0x0800efd8
 8002350:	20000318 	.word	0x20000318
 8002354:	20000030 	.word	0x20000030
 8002358:	3ff00000 	.word	0x3ff00000
 800235c:	20000038 	.word	0x20000038

08002360 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8002360:	b480      	push	{r7}
 8002362:	b085      	sub	sp, #20
 8002364:	af00      	add	r7, sp, #0
 8002366:	60f8      	str	r0, [r7, #12]
 8002368:	60b9      	str	r1, [r7, #8]
 800236a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	4a07      	ldr	r2, [pc, #28]	; (800238c <vApplicationGetIdleTaskMemory+0x2c>)
 8002370:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	4a06      	ldr	r2, [pc, #24]	; (8002390 <vApplicationGetIdleTaskMemory+0x30>)
 8002376:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2280      	movs	r2, #128	; 0x80
 800237c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800237e:	bf00      	nop
 8002380:	3714      	adds	r7, #20
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	20000320 	.word	0x20000320
 8002390:	200003c0 	.word	0x200003c0

08002394 <prv_parse_number>:
 * \param[in]       gh: GPS handle
 * \param[in]       t: Text to parse. Set to `NULL` to parse current GPS term
 * \return          Parsed integer
 */
static int32_t
prv_parse_number(lwgps_t* gh, const char* t) {
 8002394:	b480      	push	{r7}
 8002396:	b085      	sub	sp, #20
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
 800239c:	6039      	str	r1, [r7, #0]
    int32_t res = 0;
 800239e:	2300      	movs	r3, #0
 80023a0:	60fb      	str	r3, [r7, #12]
    uint8_t minus;

    if (t == NULL) {
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d106      	bne.n	80023b6 <prv_parse_number+0x22>
        t = gh->p.term_str;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	3371      	adds	r3, #113	; 0x71
 80023ac:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; ++t) {}      /* Strip leading spaces */
 80023ae:	e002      	b.n	80023b6 <prv_parse_number+0x22>
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	3301      	adds	r3, #1
 80023b4:	603b      	str	r3, [r7, #0]
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d003      	beq.n	80023c4 <prv_parse_number+0x30>
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	781b      	ldrb	r3, [r3, #0]
 80023c0:	2b20      	cmp	r3, #32
 80023c2:	d0f5      	beq.n	80023b0 <prv_parse_number+0x1c>

    minus = (*t == '-' ? (++t, 1) : 0);
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	2b2d      	cmp	r3, #45	; 0x2d
 80023ca:	d104      	bne.n	80023d6 <prv_parse_number+0x42>
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	3301      	adds	r3, #1
 80023d0:	603b      	str	r3, [r7, #0]
 80023d2:	2301      	movs	r3, #1
 80023d4:	e000      	b.n	80023d8 <prv_parse_number+0x44>
 80023d6:	2300      	movs	r3, #0
 80023d8:	72fb      	strb	r3, [r7, #11]
    for (; t != NULL && CIN(*t); ++t) {
 80023da:	e00d      	b.n	80023f8 <prv_parse_number+0x64>
        res = 10 * res + CTN(*t);
 80023dc:	68fa      	ldr	r2, [r7, #12]
 80023de:	4613      	mov	r3, r2
 80023e0:	009b      	lsls	r3, r3, #2
 80023e2:	4413      	add	r3, r2
 80023e4:	005b      	lsls	r3, r3, #1
 80023e6:	461a      	mov	r2, r3
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	781b      	ldrb	r3, [r3, #0]
 80023ec:	3b30      	subs	r3, #48	; 0x30
 80023ee:	4413      	add	r3, r2
 80023f0:	60fb      	str	r3, [r7, #12]
    for (; t != NULL && CIN(*t); ++t) {
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	3301      	adds	r3, #1
 80023f6:	603b      	str	r3, [r7, #0]
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d007      	beq.n	800240e <prv_parse_number+0x7a>
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	781b      	ldrb	r3, [r3, #0]
 8002402:	2b2f      	cmp	r3, #47	; 0x2f
 8002404:	d903      	bls.n	800240e <prv_parse_number+0x7a>
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	781b      	ldrb	r3, [r3, #0]
 800240a:	2b39      	cmp	r3, #57	; 0x39
 800240c:	d9e6      	bls.n	80023dc <prv_parse_number+0x48>
    }
    return minus ? -res : res;
 800240e:	7afb      	ldrb	r3, [r7, #11]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d002      	beq.n	800241a <prv_parse_number+0x86>
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	425b      	negs	r3, r3
 8002418:	e000      	b.n	800241c <prv_parse_number+0x88>
 800241a:	68fb      	ldr	r3, [r7, #12]
}
 800241c:	4618      	mov	r0, r3
 800241e:	3714      	adds	r7, #20
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr

08002428 <prv_parse_float_number>:
 * \param[in]       gh: GPS handle
 * \param[in]       t: Text to parse. Set to `NULL` to parse current GPS term
 * \return          Parsed double in \ref lwgps_float_t format
 */
static lwgps_float_t
prv_parse_float_number(lwgps_t* gh, const char* t) {
 8002428:	b580      	push	{r7, lr}
 800242a:	b084      	sub	sp, #16
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
 8002430:	6039      	str	r1, [r7, #0]
    lwgps_float_t res;

    if (t == NULL) {
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d106      	bne.n	8002446 <prv_parse_float_number+0x1e>
        t = gh->p.term_str;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	3371      	adds	r3, #113	; 0x71
 800243c:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; ++t) {}      /* Strip leading spaces */
 800243e:	e002      	b.n	8002446 <prv_parse_float_number+0x1e>
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	3301      	adds	r3, #1
 8002444:	603b      	str	r3, [r7, #0]
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d003      	beq.n	8002454 <prv_parse_float_number+0x2c>
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	2b20      	cmp	r3, #32
 8002452:	d0f5      	beq.n	8002440 <prv_parse_float_number+0x18>

#if LWGPS_CFG_DOUBLE
    res = strtod(t, NULL);                      /* Parse string to double */
 8002454:	2100      	movs	r1, #0
 8002456:	6838      	ldr	r0, [r7, #0]
 8002458:	f009 faf6 	bl	800ba48 <strtod>
 800245c:	ed87 0b02 	vstr	d0, [r7, #8]
#else /* LWGPS_CFG_DOUBLE */
    res = strtof(t, NULL);                      /* Parse string to float */
#endif /* !LWGPS_CFG_DOUBLE */

    return FLT(res);                            /* Return casted value, based on float size */
 8002460:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002464:	ec43 2b17 	vmov	d7, r2, r3
}
 8002468:	eeb0 0a47 	vmov.f32	s0, s14
 800246c:	eef0 0a67 	vmov.f32	s1, s15
 8002470:	3710      	adds	r7, #16
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
	...

08002478 <prv_parse_lat_long>:
 *                  NMEA output for latitude is ddmm.sss and longitude is dddmm.sss
 * \param[in]       gh: GPS handle
 * \return          Latitude/Longitude value in degrees
 */
static lwgps_float_t
prv_parse_lat_long(lwgps_t* gh) {
 8002478:	b580      	push	{r7, lr}
 800247a:	b088      	sub	sp, #32
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
    lwgps_float_t ll, deg, min;

    ll = prv_parse_float_number(gh, NULL);      /* Parse value as double */
 8002480:	2100      	movs	r1, #0
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	f7ff ffd0 	bl	8002428 <prv_parse_float_number>
 8002488:	ed87 0b06 	vstr	d0, [r7, #24]
    deg = FLT((int)((int)ll / 100));            /* Get absolute degrees value, interested in integer part only */
 800248c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002490:	f7fe fb7a 	bl	8000b88 <__aeabi_d2iz>
 8002494:	4603      	mov	r3, r0
 8002496:	4a1d      	ldr	r2, [pc, #116]	; (800250c <prv_parse_lat_long+0x94>)
 8002498:	fb82 1203 	smull	r1, r2, r2, r3
 800249c:	1152      	asrs	r2, r2, #5
 800249e:	17db      	asrs	r3, r3, #31
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7fe f856 	bl	8000554 <__aeabi_i2d>
 80024a8:	4602      	mov	r2, r0
 80024aa:	460b      	mov	r3, r1
 80024ac:	e9c7 2304 	strd	r2, r3, [r7, #16]
    min = ll - (deg * FLT(100));                /* Get remaining part from full number, minutes */
 80024b0:	f04f 0200 	mov.w	r2, #0
 80024b4:	4b16      	ldr	r3, [pc, #88]	; (8002510 <prv_parse_lat_long+0x98>)
 80024b6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80024ba:	f7fe f8b5 	bl	8000628 <__aeabi_dmul>
 80024be:	4602      	mov	r2, r0
 80024c0:	460b      	mov	r3, r1
 80024c2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80024c6:	f7fd fef7 	bl	80002b8 <__aeabi_dsub>
 80024ca:	4602      	mov	r2, r0
 80024cc:	460b      	mov	r3, r1
 80024ce:	e9c7 2302 	strd	r2, r3, [r7, #8]
    ll = deg + (min / FLT(60.0));               /* Calculate latitude/longitude */
 80024d2:	f04f 0200 	mov.w	r2, #0
 80024d6:	4b0f      	ldr	r3, [pc, #60]	; (8002514 <prv_parse_lat_long+0x9c>)
 80024d8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80024dc:	f7fe f9ce 	bl	800087c <__aeabi_ddiv>
 80024e0:	4602      	mov	r2, r0
 80024e2:	460b      	mov	r3, r1
 80024e4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80024e8:	f7fd fee8 	bl	80002bc <__adddf3>
 80024ec:	4602      	mov	r2, r0
 80024ee:	460b      	mov	r3, r1
 80024f0:	e9c7 2306 	strd	r2, r3, [r7, #24]

    return ll;
 80024f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024f8:	ec43 2b17 	vmov	d7, r2, r3
}
 80024fc:	eeb0 0a47 	vmov.f32	s0, s14
 8002500:	eef0 0a67 	vmov.f32	s1, s15
 8002504:	3720      	adds	r7, #32
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	51eb851f 	.word	0x51eb851f
 8002510:	40590000 	.word	0x40590000
 8002514:	404e0000 	.word	0x404e0000

08002518 <prv_parse_term>:
 * \brief           Parse received term
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_parse_term(lwgps_t* gh) {
 8002518:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800251c:	b082      	sub	sp, #8
 800251e:	af00      	add	r7, sp, #0
 8002520:	6078      	str	r0, [r7, #4]
    if (gh->p.term_num == 0) {                  /* Check string type */
 8002522:	6879      	ldr	r1, [r7, #4]
 8002524:	f891 107f 	ldrb.w	r1, [r1, #127]	; 0x7f
 8002528:	2900      	cmp	r1, #0
 800252a:	d169      	bne.n	8002600 <prv_parse_term+0xe8>
        if (0) {
#if LWGPS_CFG_STATEMENT_GPGGA
        } else if (!strncmp(gh->p.term_str, "$GPGGA", 6) || !strncmp(gh->p.term_str, "$GNGGA", 6)) {
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	3371      	adds	r3, #113	; 0x71
 8002530:	2206      	movs	r2, #6
 8002532:	49ba      	ldr	r1, [pc, #744]	; (800281c <prv_parse_term+0x304>)
 8002534:	4618      	mov	r0, r3
 8002536:	f009 fba0 	bl	800bc7a <strncmp>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d009      	beq.n	8002554 <prv_parse_term+0x3c>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	3371      	adds	r3, #113	; 0x71
 8002544:	2206      	movs	r2, #6
 8002546:	49b6      	ldr	r1, [pc, #728]	; (8002820 <prv_parse_term+0x308>)
 8002548:	4618      	mov	r0, r3
 800254a:	f009 fb96 	bl	800bc7a <strncmp>
 800254e:	4603      	mov	r3, r0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d104      	bne.n	800255e <prv_parse_term+0x46>
            gh->p.stat = STAT_GGA;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2201      	movs	r2, #1
 8002558:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 800255c:	e04e      	b.n	80025fc <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
        } else if (!strncmp(gh->p.term_str, "$GPGSA", 6) || !strncmp(gh->p.term_str, "$GNGSA", 6)) {
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	3371      	adds	r3, #113	; 0x71
 8002562:	2206      	movs	r2, #6
 8002564:	49af      	ldr	r1, [pc, #700]	; (8002824 <prv_parse_term+0x30c>)
 8002566:	4618      	mov	r0, r3
 8002568:	f009 fb87 	bl	800bc7a <strncmp>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d009      	beq.n	8002586 <prv_parse_term+0x6e>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	3371      	adds	r3, #113	; 0x71
 8002576:	2206      	movs	r2, #6
 8002578:	49ab      	ldr	r1, [pc, #684]	; (8002828 <prv_parse_term+0x310>)
 800257a:	4618      	mov	r0, r3
 800257c:	f009 fb7d 	bl	800bc7a <strncmp>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d104      	bne.n	8002590 <prv_parse_term+0x78>
            gh->p.stat = STAT_GSA;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2202      	movs	r2, #2
 800258a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 800258e:	e035      	b.n	80025fc <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
        } else if (!strncmp(gh->p.term_str, "$GPGSV", 6) || !strncmp(gh->p.term_str, "$GNGSV", 6)) {
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	3371      	adds	r3, #113	; 0x71
 8002594:	2206      	movs	r2, #6
 8002596:	49a5      	ldr	r1, [pc, #660]	; (800282c <prv_parse_term+0x314>)
 8002598:	4618      	mov	r0, r3
 800259a:	f009 fb6e 	bl	800bc7a <strncmp>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d009      	beq.n	80025b8 <prv_parse_term+0xa0>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	3371      	adds	r3, #113	; 0x71
 80025a8:	2206      	movs	r2, #6
 80025aa:	49a1      	ldr	r1, [pc, #644]	; (8002830 <prv_parse_term+0x318>)
 80025ac:	4618      	mov	r0, r3
 80025ae:	f009 fb64 	bl	800bc7a <strncmp>
 80025b2:	4603      	mov	r3, r0
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d104      	bne.n	80025c2 <prv_parse_term+0xaa>
            gh->p.stat = STAT_GSV;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2203      	movs	r2, #3
 80025bc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 80025c0:	e01c      	b.n	80025fc <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
        } else if (!strncmp(gh->p.term_str, "$GPRMC", 6) || !strncmp(gh->p.term_str, "$GNRMC", 6)) {
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	3371      	adds	r3, #113	; 0x71
 80025c6:	2206      	movs	r2, #6
 80025c8:	499a      	ldr	r1, [pc, #616]	; (8002834 <prv_parse_term+0x31c>)
 80025ca:	4618      	mov	r0, r3
 80025cc:	f009 fb55 	bl	800bc7a <strncmp>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d009      	beq.n	80025ea <prv_parse_term+0xd2>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	3371      	adds	r3, #113	; 0x71
 80025da:	2206      	movs	r2, #6
 80025dc:	4996      	ldr	r1, [pc, #600]	; (8002838 <prv_parse_term+0x320>)
 80025de:	4618      	mov	r0, r3
 80025e0:	f009 fb4b 	bl	800bc7a <strncmp>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d104      	bne.n	80025f4 <prv_parse_term+0xdc>
            gh->p.stat = STAT_RMC;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2204      	movs	r2, #4
 80025ee:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 80025f2:	e003      	b.n	80025fc <prv_parse_term+0xe4>
#if LWGPS_CFG_STATEMENT_PUBX
        } else if (!strncmp(gh->p.term_str, "$PUBX", 5)) {
            gh->p.stat = STAT_UBX;
#endif /* LWGPS_CFG_STATEMENT_PUBX */
        } else {
            gh->p.stat = STAT_UNKNOWN;          /* Invalid statement for library */
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2200      	movs	r2, #0
 80025f8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
        }
        return 1;
 80025fc:	2301      	movs	r3, #1
 80025fe:	e231      	b.n	8002a64 <prv_parse_term+0x54c>
    }

    /* Start parsing terms */
    if (gh->p.stat == STAT_UNKNOWN) {
 8002600:	6879      	ldr	r1, [r7, #4]
 8002602:	f891 1070 	ldrb.w	r1, [r1, #112]	; 0x70
 8002606:	2900      	cmp	r1, #0
 8002608:	f000 822b 	beq.w	8002a62 <prv_parse_term+0x54a>
#if LWGPS_CFG_STATEMENT_GPGGA
    } else if (gh->p.stat == STAT_GGA) {        /* Process GPGGA statement */
 800260c:	6879      	ldr	r1, [r7, #4]
 800260e:	f891 1070 	ldrb.w	r1, [r1, #112]	; 0x70
 8002612:	2901      	cmp	r1, #1
 8002614:	f040 80c9 	bne.w	80027aa <prv_parse_term+0x292>
        switch (gh->p.term_num) {
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 800261e:	3b01      	subs	r3, #1
 8002620:	2b0a      	cmp	r3, #10
 8002622:	f200 8213 	bhi.w	8002a4c <prv_parse_term+0x534>
 8002626:	a201      	add	r2, pc, #4	; (adr r2, 800262c <prv_parse_term+0x114>)
 8002628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800262c:	08002659 	.word	0x08002659
 8002630:	080026d3 	.word	0x080026d3
 8002634:	080026e9 	.word	0x080026e9
 8002638:	08002713 	.word	0x08002713
 800263c:	08002729 	.word	0x08002729
 8002640:	08002753 	.word	0x08002753
 8002644:	08002767 	.word	0x08002767
 8002648:	08002a4d 	.word	0x08002a4d
 800264c:	0800277b 	.word	0x0800277b
 8002650:	08002a4d 	.word	0x08002a4d
 8002654:	08002793 	.word	0x08002793
            case 1:                             /* Process UTC time */
                gh->p.data.gga.hours = 10 * CTN(gh->p.term_str[0]) + CTN(gh->p.term_str[1]);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 800265e:	3b30      	subs	r3, #48	; 0x30
 8002660:	b2db      	uxtb	r3, r3
 8002662:	461a      	mov	r2, r3
 8002664:	0092      	lsls	r2, r2, #2
 8002666:	4413      	add	r3, r2
 8002668:	005b      	lsls	r3, r3, #1
 800266a:	b2da      	uxtb	r2, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8002672:	4413      	add	r3, r2
 8002674:	b2db      	uxtb	r3, r3
 8002676:	3b30      	subs	r3, #48	; 0x30
 8002678:	b2da      	uxtb	r2, r3
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
                gh->p.data.gga.minutes = 10 * CTN(gh->p.term_str[2]) + CTN(gh->p.term_str[3]);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 8002686:	3b30      	subs	r3, #48	; 0x30
 8002688:	b2db      	uxtb	r3, r3
 800268a:	461a      	mov	r2, r3
 800268c:	0092      	lsls	r2, r2, #2
 800268e:	4413      	add	r3, r2
 8002690:	005b      	lsls	r3, r3, #1
 8002692:	b2da      	uxtb	r2, r3
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800269a:	4413      	add	r3, r2
 800269c:	b2db      	uxtb	r3, r3
 800269e:	3b30      	subs	r3, #48	; 0x30
 80026a0:	b2da      	uxtb	r2, r3
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	f883 20ab 	strb.w	r2, [r3, #171]	; 0xab
                gh->p.data.gga.seconds = 10 * CTN(gh->p.term_str[4]) + CTN(gh->p.term_str[5]);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 80026ae:	3b30      	subs	r3, #48	; 0x30
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	461a      	mov	r2, r3
 80026b4:	0092      	lsls	r2, r2, #2
 80026b6:	4413      	add	r3, r2
 80026b8:	005b      	lsls	r3, r3, #1
 80026ba:	b2da      	uxtb	r2, r3
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 80026c2:	4413      	add	r3, r2
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	3b30      	subs	r3, #48	; 0x30
 80026c8:	b2da      	uxtb	r2, r3
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                break;
 80026d0:	e1c7      	b.n	8002a62 <prv_parse_term+0x54a>
            case 2:                             /* Latitude */
                gh->p.data.gga.latitude = prv_parse_lat_long(gh);   /* Parse latitude */
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f7ff fed0 	bl	8002478 <prv_parse_lat_long>
 80026d8:	eeb0 7a40 	vmov.f32	s14, s0
 80026dc:	eef0 7a60 	vmov.f32	s15, s1
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	ed83 7b22 	vstr	d7, [r3, #136]	; 0x88
                break;
 80026e6:	e1bc      	b.n	8002a62 <prv_parse_term+0x54a>
            case 3:                             /* Latitude north/south information */
                if (gh->p.term_str[0] == 'S' || gh->p.term_str[0] == 's') {
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80026ee:	2b53      	cmp	r3, #83	; 0x53
 80026f0:	d005      	beq.n	80026fe <prv_parse_term+0x1e6>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80026f8:	2b73      	cmp	r3, #115	; 0x73
 80026fa:	f040 81a9 	bne.w	8002a50 <prv_parse_term+0x538>
                    gh->p.data.gga.latitude = -gh->p.data.gga.latitude;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 8002704:	4690      	mov	r8, r2
 8002706:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	e9c3 8922 	strd	r8, r9, [r3, #136]	; 0x88
                }
                break;
 8002710:	e19e      	b.n	8002a50 <prv_parse_term+0x538>
            case 4:                             /* Longitude */
                gh->p.data.gga.longitude = prv_parse_lat_long(gh);  /* Parse longitude */
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f7ff feb0 	bl	8002478 <prv_parse_lat_long>
 8002718:	eeb0 7a40 	vmov.f32	s14, s0
 800271c:	eef0 7a60 	vmov.f32	s15, s1
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	ed83 7b24 	vstr	d7, [r3, #144]	; 0x90
                break;
 8002726:	e19c      	b.n	8002a62 <prv_parse_term+0x54a>
            case 5:                             /* Longitude east/west information */
                if (gh->p.term_str[0] == 'W' || gh->p.term_str[0] == 'w') {
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 800272e:	2b57      	cmp	r3, #87	; 0x57
 8002730:	d005      	beq.n	800273e <prv_parse_term+0x226>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8002738:	2b77      	cmp	r3, #119	; 0x77
 800273a:	f040 818b 	bne.w	8002a54 <prv_parse_term+0x53c>
                    gh->p.data.gga.longitude = -gh->p.data.gga.longitude;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 8002744:	4614      	mov	r4, r2
 8002746:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	e9c3 4524 	strd	r4, r5, [r3, #144]	; 0x90
                }
                break;
 8002750:	e180      	b.n	8002a54 <prv_parse_term+0x53c>
            case 6:                             /* Fix status */
                gh->p.data.gga.fix = (uint8_t)prv_parse_number(gh, NULL);
 8002752:	2100      	movs	r1, #0
 8002754:	6878      	ldr	r0, [r7, #4]
 8002756:	f7ff fe1d 	bl	8002394 <prv_parse_number>
 800275a:	4603      	mov	r3, r0
 800275c:	b2da      	uxtb	r2, r3
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
                break;
 8002764:	e17d      	b.n	8002a62 <prv_parse_term+0x54a>
            case 7:                             /* Satellites in use */
                gh->p.data.gga.sats_in_use = (uint8_t)prv_parse_number(gh, NULL);
 8002766:	2100      	movs	r1, #0
 8002768:	6878      	ldr	r0, [r7, #4]
 800276a:	f7ff fe13 	bl	8002394 <prv_parse_number>
 800276e:	4603      	mov	r3, r0
 8002770:	b2da      	uxtb	r2, r3
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
                break;
 8002778:	e173      	b.n	8002a62 <prv_parse_term+0x54a>
            case 9:                             /* Altitude */
                gh->p.data.gga.altitude = prv_parse_float_number(gh, NULL);
 800277a:	2100      	movs	r1, #0
 800277c:	6878      	ldr	r0, [r7, #4]
 800277e:	f7ff fe53 	bl	8002428 <prv_parse_float_number>
 8002782:	eeb0 7a40 	vmov.f32	s14, s0
 8002786:	eef0 7a60 	vmov.f32	s15, s1
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	ed83 7b26 	vstr	d7, [r3, #152]	; 0x98
                break;
 8002790:	e167      	b.n	8002a62 <prv_parse_term+0x54a>
            case 11:                            /* Altitude above ellipsoid */
                gh->p.data.gga.geo_sep = prv_parse_float_number(gh, NULL);
 8002792:	2100      	movs	r1, #0
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	f7ff fe47 	bl	8002428 <prv_parse_float_number>
 800279a:	eeb0 7a40 	vmov.f32	s14, s0
 800279e:	eef0 7a60 	vmov.f32	s15, s1
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	ed83 7b28 	vstr	d7, [r3, #160]	; 0xa0
                break;
 80027a8:	e15b      	b.n	8002a62 <prv_parse_term+0x54a>
            default:
                break;
        }
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
    } else if (gh->p.stat == STAT_GSA) {        /* Process GPGSA statement */
 80027aa:	6879      	ldr	r1, [r7, #4]
 80027ac:	f891 1070 	ldrb.w	r1, [r1, #112]	; 0x70
 80027b0:	2902      	cmp	r1, #2
 80027b2:	f040 8083 	bne.w	80028bc <prv_parse_term+0x3a4>
        switch (gh->p.term_num) {
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 80027bc:	3b02      	subs	r3, #2
 80027be:	2b0f      	cmp	r3, #15
 80027c0:	d860      	bhi.n	8002884 <prv_parse_term+0x36c>
 80027c2:	a201      	add	r2, pc, #4	; (adr r2, 80027c8 <prv_parse_term+0x2b0>)
 80027c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027c8:	08002809 	.word	0x08002809
 80027cc:	08002885 	.word	0x08002885
 80027d0:	08002885 	.word	0x08002885
 80027d4:	08002885 	.word	0x08002885
 80027d8:	08002885 	.word	0x08002885
 80027dc:	08002885 	.word	0x08002885
 80027e0:	08002885 	.word	0x08002885
 80027e4:	08002885 	.word	0x08002885
 80027e8:	08002885 	.word	0x08002885
 80027ec:	08002885 	.word	0x08002885
 80027f0:	08002885 	.word	0x08002885
 80027f4:	08002885 	.word	0x08002885
 80027f8:	08002885 	.word	0x08002885
 80027fc:	0800283d 	.word	0x0800283d
 8002800:	08002855 	.word	0x08002855
 8002804:	0800286d 	.word	0x0800286d
            case 2:                             /* Process fix mode */
                gh->p.data.gsa.fix_mode = (uint8_t)prv_parse_number(gh, NULL);
 8002808:	2100      	movs	r1, #0
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f7ff fdc2 	bl	8002394 <prv_parse_number>
 8002810:	4603      	mov	r3, r0
 8002812:	b2da      	uxtb	r2, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
                break;
 800281a:	e122      	b.n	8002a62 <prv_parse_term+0x54a>
 800281c:	0800ee88 	.word	0x0800ee88
 8002820:	0800ee90 	.word	0x0800ee90
 8002824:	0800ee98 	.word	0x0800ee98
 8002828:	0800eea0 	.word	0x0800eea0
 800282c:	0800eea8 	.word	0x0800eea8
 8002830:	0800eeb0 	.word	0x0800eeb0
 8002834:	0800eeb8 	.word	0x0800eeb8
 8002838:	0800eec0 	.word	0x0800eec0
            case 15:                            /* Process PDOP */
                gh->p.data.gsa.dop_p = prv_parse_float_number(gh, NULL);
 800283c:	2100      	movs	r1, #0
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f7ff fdf2 	bl	8002428 <prv_parse_float_number>
 8002844:	eeb0 7a40 	vmov.f32	s14, s0
 8002848:	eef0 7a60 	vmov.f32	s15, s1
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	ed83 7b26 	vstr	d7, [r3, #152]	; 0x98
                break;
 8002852:	e106      	b.n	8002a62 <prv_parse_term+0x54a>
            case 16:                            /* Process HDOP */
                gh->p.data.gsa.dop_h = prv_parse_float_number(gh, NULL);
 8002854:	2100      	movs	r1, #0
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	f7ff fde6 	bl	8002428 <prv_parse_float_number>
 800285c:	eeb0 7a40 	vmov.f32	s14, s0
 8002860:	eef0 7a60 	vmov.f32	s15, s1
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	ed83 7b22 	vstr	d7, [r3, #136]	; 0x88
                break;
 800286a:	e0fa      	b.n	8002a62 <prv_parse_term+0x54a>
            case 17:                            /* Process VDOP */
                gh->p.data.gsa.dop_v = prv_parse_float_number(gh, NULL);
 800286c:	2100      	movs	r1, #0
 800286e:	6878      	ldr	r0, [r7, #4]
 8002870:	f7ff fdda 	bl	8002428 <prv_parse_float_number>
 8002874:	eeb0 7a40 	vmov.f32	s14, s0
 8002878:	eef0 7a60 	vmov.f32	s15, s1
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	ed83 7b24 	vstr	d7, [r3, #144]	; 0x90
                break;
 8002882:	e0ee      	b.n	8002a62 <prv_parse_term+0x54a>
            default:
                /* Parse satellite IDs */
                if (gh->p.term_num >= 3 && gh->p.term_num <= 14) {
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 800288a:	2b02      	cmp	r3, #2
 800288c:	f240 80e4 	bls.w	8002a58 <prv_parse_term+0x540>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 8002896:	2b0e      	cmp	r3, #14
 8002898:	f200 80de 	bhi.w	8002a58 <prv_parse_term+0x540>
                    gh->p.data.gsa.satellites_ids[gh->p.term_num - 3] = (uint8_t)prv_parse_number(gh, NULL);
 800289c:	2100      	movs	r1, #0
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	f7ff fd78 	bl	8002394 <prv_parse_number>
 80028a4:	4602      	mov	r2, r0
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 80028ac:	3b03      	subs	r3, #3
 80028ae:	b2d1      	uxtb	r1, r2
 80028b0:	687a      	ldr	r2, [r7, #4]
 80028b2:	4413      	add	r3, r2
 80028b4:	460a      	mov	r2, r1
 80028b6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
                }
                break;
 80028ba:	e0cd      	b.n	8002a58 <prv_parse_term+0x540>
        }
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
    } else if (gh->p.stat == STAT_GSV) {        /* Process GPGSV statement */
 80028bc:	6879      	ldr	r1, [r7, #4]
 80028be:	f891 1070 	ldrb.w	r1, [r1, #112]	; 0x70
 80028c2:	2903      	cmp	r1, #3
 80028c4:	d11b      	bne.n	80028fe <prv_parse_term+0x3e6>
        switch (gh->p.term_num) {
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 80028cc:	2b02      	cmp	r3, #2
 80028ce:	d002      	beq.n	80028d6 <prv_parse_term+0x3be>
 80028d0:	2b03      	cmp	r3, #3
 80028d2:	d00a      	beq.n	80028ea <prv_parse_term+0x3d2>
                                break;
                        }
                    }
                }
#endif /* LWGPS_CFG_STATEMENT_GPGSV_SAT_DET */
                break;
 80028d4:	e0c5      	b.n	8002a62 <prv_parse_term+0x54a>
                gh->p.data.gsv.stat_num = (uint8_t)prv_parse_number(gh, NULL);
 80028d6:	2100      	movs	r1, #0
 80028d8:	6878      	ldr	r0, [r7, #4]
 80028da:	f7ff fd5b 	bl	8002394 <prv_parse_number>
 80028de:	4603      	mov	r3, r0
 80028e0:	b2da      	uxtb	r2, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
                break;
 80028e8:	e0bb      	b.n	8002a62 <prv_parse_term+0x54a>
                gh->p.data.gsv.sats_in_view = (uint8_t)prv_parse_number(gh, NULL);
 80028ea:	2100      	movs	r1, #0
 80028ec:	6878      	ldr	r0, [r7, #4]
 80028ee:	f7ff fd51 	bl	8002394 <prv_parse_number>
 80028f2:	4603      	mov	r3, r0
 80028f4:	b2da      	uxtb	r2, r3
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
                break;
 80028fc:	e0b1      	b.n	8002a62 <prv_parse_term+0x54a>
        }
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
    } else if (gh->p.stat == STAT_RMC) {        /* Process GPRMC statement */
 80028fe:	6879      	ldr	r1, [r7, #4]
 8002900:	f891 1070 	ldrb.w	r1, [r1, #112]	; 0x70
 8002904:	2904      	cmp	r1, #4
 8002906:	f040 80ac 	bne.w	8002a62 <prv_parse_term+0x54a>
        switch (gh->p.term_num) {
 800290a:	6879      	ldr	r1, [r7, #4]
 800290c:	f891 107f 	ldrb.w	r1, [r1, #127]	; 0x7f
 8002910:	3902      	subs	r1, #2
 8002912:	2909      	cmp	r1, #9
 8002914:	f200 80a2 	bhi.w	8002a5c <prv_parse_term+0x544>
 8002918:	a001      	add	r0, pc, #4	; (adr r0, 8002920 <prv_parse_term+0x408>)
 800291a:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800291e:	bf00      	nop
 8002920:	08002949 	.word	0x08002949
 8002924:	08002a5d 	.word	0x08002a5d
 8002928:	08002a5d 	.word	0x08002a5d
 800292c:	08002a5d 	.word	0x08002a5d
 8002930:	08002a5d 	.word	0x08002a5d
 8002934:	08002963 	.word	0x08002963
 8002938:	0800297b 	.word	0x0800297b
 800293c:	08002993 	.word	0x08002993
 8002940:	08002a0d 	.word	0x08002a0d
 8002944:	08002a25 	.word	0x08002a25
            case 2:                             /* Process valid status */
                gh->p.data.rmc.is_valid = (gh->p.term_str[0] == 'A');
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 800294e:	2b41      	cmp	r3, #65	; 0x41
 8002950:	bf0c      	ite	eq
 8002952:	2301      	moveq	r3, #1
 8002954:	2300      	movne	r3, #0
 8002956:	b2db      	uxtb	r3, r3
 8002958:	461a      	mov	r2, r3
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
                break;
 8002960:	e07f      	b.n	8002a62 <prv_parse_term+0x54a>
            case 7:                             /* Process ground speed in knots */
                gh->p.data.rmc.speed = prv_parse_float_number(gh, NULL);
 8002962:	2100      	movs	r1, #0
 8002964:	6878      	ldr	r0, [r7, #4]
 8002966:	f7ff fd5f 	bl	8002428 <prv_parse_float_number>
 800296a:	eeb0 7a40 	vmov.f32	s14, s0
 800296e:	eef0 7a60 	vmov.f32	s15, s1
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	ed83 7b24 	vstr	d7, [r3, #144]	; 0x90
                break;
 8002978:	e073      	b.n	8002a62 <prv_parse_term+0x54a>
            case 8:                             /* Process true ground coarse */
                gh->p.data.rmc.course = prv_parse_float_number(gh, NULL);
 800297a:	2100      	movs	r1, #0
 800297c:	6878      	ldr	r0, [r7, #4]
 800297e:	f7ff fd53 	bl	8002428 <prv_parse_float_number>
 8002982:	eeb0 7a40 	vmov.f32	s14, s0
 8002986:	eef0 7a60 	vmov.f32	s15, s1
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	ed83 7b26 	vstr	d7, [r3, #152]	; 0x98
                break;
 8002990:	e067      	b.n	8002a62 <prv_parse_term+0x54a>
            case 9:                             /* Process date */
                gh->p.data.rmc.date = (uint8_t)(10 * CTN(gh->p.term_str[0]) + CTN(gh->p.term_str[1]));
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8002998:	3b30      	subs	r3, #48	; 0x30
 800299a:	b2db      	uxtb	r3, r3
 800299c:	461a      	mov	r2, r3
 800299e:	0092      	lsls	r2, r2, #2
 80029a0:	4413      	add	r3, r2
 80029a2:	005b      	lsls	r3, r3, #1
 80029a4:	b2da      	uxtb	r2, r3
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 80029ac:	4413      	add	r3, r2
 80029ae:	b2db      	uxtb	r3, r3
 80029b0:	3b30      	subs	r3, #48	; 0x30
 80029b2:	b2da      	uxtb	r2, r3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
                gh->p.data.rmc.month = (uint8_t)(10 * CTN(gh->p.term_str[2]) + CTN(gh->p.term_str[3]));
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 80029c0:	3b30      	subs	r3, #48	; 0x30
 80029c2:	b2db      	uxtb	r3, r3
 80029c4:	461a      	mov	r2, r3
 80029c6:	0092      	lsls	r2, r2, #2
 80029c8:	4413      	add	r3, r2
 80029ca:	005b      	lsls	r3, r3, #1
 80029cc:	b2da      	uxtb	r2, r3
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80029d4:	4413      	add	r3, r2
 80029d6:	b2db      	uxtb	r3, r3
 80029d8:	3b30      	subs	r3, #48	; 0x30
 80029da:	b2da      	uxtb	r2, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
                gh->p.data.rmc.year = (uint8_t)(10 * CTN(gh->p.term_str[4]) + CTN(gh->p.term_str[5]));
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 80029e8:	3b30      	subs	r3, #48	; 0x30
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	461a      	mov	r2, r3
 80029ee:	0092      	lsls	r2, r2, #2
 80029f0:	4413      	add	r3, r2
 80029f2:	005b      	lsls	r3, r3, #1
 80029f4:	b2da      	uxtb	r2, r3
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 80029fc:	4413      	add	r3, r2
 80029fe:	b2db      	uxtb	r3, r3
 8002a00:	3b30      	subs	r3, #48	; 0x30
 8002a02:	b2da      	uxtb	r2, r3
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
                break;
 8002a0a:	e02a      	b.n	8002a62 <prv_parse_term+0x54a>
            case 10:                            /* Process magnetic variation */
                gh->p.data.rmc.variation = prv_parse_float_number(gh, NULL);
 8002a0c:	2100      	movs	r1, #0
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f7ff fd0a 	bl	8002428 <prv_parse_float_number>
 8002a14:	eeb0 7a40 	vmov.f32	s14, s0
 8002a18:	eef0 7a60 	vmov.f32	s15, s1
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	ed83 7b28 	vstr	d7, [r3, #160]	; 0xa0
                break;
 8002a22:	e01e      	b.n	8002a62 <prv_parse_term+0x54a>
            case 11:                            /* Process magnetic variation east/west */
                if (gh->p.term_str[0] == 'W' || gh->p.term_str[0] == 'w') {
 8002a24:	6879      	ldr	r1, [r7, #4]
 8002a26:	f891 1071 	ldrb.w	r1, [r1, #113]	; 0x71
 8002a2a:	2957      	cmp	r1, #87	; 0x57
 8002a2c:	d004      	beq.n	8002a38 <prv_parse_term+0x520>
 8002a2e:	6879      	ldr	r1, [r7, #4]
 8002a30:	f891 1071 	ldrb.w	r1, [r1, #113]	; 0x71
 8002a34:	2977      	cmp	r1, #119	; 0x77
 8002a36:	d113      	bne.n	8002a60 <prv_parse_term+0x548>
                    gh->p.data.rmc.variation = -gh->p.data.rmc.variation;
 8002a38:	6879      	ldr	r1, [r7, #4]
 8002a3a:	e9d1 0128 	ldrd	r0, r1, [r1, #160]	; 0xa0
 8002a3e:	4602      	mov	r2, r0
 8002a40:	f081 4300 	eor.w	r3, r1, #2147483648	; 0x80000000
 8002a44:	6879      	ldr	r1, [r7, #4]
 8002a46:	e9c1 2328 	strd	r2, r3, [r1, #160]	; 0xa0
                }
                break;
 8002a4a:	e009      	b.n	8002a60 <prv_parse_term+0x548>
                break;
 8002a4c:	bf00      	nop
 8002a4e:	e008      	b.n	8002a62 <prv_parse_term+0x54a>
                break;
 8002a50:	bf00      	nop
 8002a52:	e006      	b.n	8002a62 <prv_parse_term+0x54a>
                break;
 8002a54:	bf00      	nop
 8002a56:	e004      	b.n	8002a62 <prv_parse_term+0x54a>
                break;
 8002a58:	bf00      	nop
 8002a5a:	e002      	b.n	8002a62 <prv_parse_term+0x54a>
            default:
                break;
 8002a5c:	bf00      	nop
 8002a5e:	e000      	b.n	8002a62 <prv_parse_term+0x54a>
                break;
 8002a60:	bf00      	nop
                break;
        }
#endif /* LWGPS_CFG_STATEMENT_PUBX_TIME */
#endif /* LWGPS_CFG_STATEMENT_PUBX */
    }
    return 1;
 8002a62:	2301      	movs	r3, #1
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3708      	adds	r7, #8
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002a6e:	bf00      	nop

08002a70 <prv_check_crc>:
 * \brief           Compare calculated CRC with received CRC
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_check_crc(lwgps_t* gh) {
 8002a70:	b480      	push	{r7}
 8002a72:	b085      	sub	sp, #20
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
    uint8_t crc;
    crc = (uint8_t)((CHTN(gh->p.term_str[0]) & 0x0F) << 0x04) | (CHTN(gh->p.term_str[1]) & 0x0F);   /* Convert received CRC from string (hex) to number */
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8002a7e:	2b2f      	cmp	r3, #47	; 0x2f
 8002a80:	d90d      	bls.n	8002a9e <prv_check_crc+0x2e>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8002a88:	2b39      	cmp	r3, #57	; 0x39
 8002a8a:	d808      	bhi.n	8002a9e <prv_check_crc+0x2e>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8002a92:	3b30      	subs	r3, #48	; 0x30
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	011b      	lsls	r3, r3, #4
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	b25a      	sxtb	r2, r3
 8002a9c:	e026      	b.n	8002aec <prv_check_crc+0x7c>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8002aa4:	2b60      	cmp	r3, #96	; 0x60
 8002aa6:	d90d      	bls.n	8002ac4 <prv_check_crc+0x54>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8002aae:	2b7a      	cmp	r3, #122	; 0x7a
 8002ab0:	d808      	bhi.n	8002ac4 <prv_check_crc+0x54>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8002ab8:	3b57      	subs	r3, #87	; 0x57
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	011b      	lsls	r3, r3, #4
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	b25a      	sxtb	r2, r3
 8002ac2:	e013      	b.n	8002aec <prv_check_crc+0x7c>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8002aca:	2b40      	cmp	r3, #64	; 0x40
 8002acc:	d90d      	bls.n	8002aea <prv_check_crc+0x7a>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8002ad4:	2b5a      	cmp	r3, #90	; 0x5a
 8002ad6:	d808      	bhi.n	8002aea <prv_check_crc+0x7a>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8002ade:	3b37      	subs	r3, #55	; 0x37
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	011b      	lsls	r3, r3, #4
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	b25a      	sxtb	r2, r3
 8002ae8:	e000      	b.n	8002aec <prv_check_crc+0x7c>
 8002aea:	2200      	movs	r2, #0
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8002af2:	2b2f      	cmp	r3, #47	; 0x2f
 8002af4:	d90c      	bls.n	8002b10 <prv_check_crc+0xa0>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8002afc:	2b39      	cmp	r3, #57	; 0x39
 8002afe:	d807      	bhi.n	8002b10 <prv_check_crc+0xa0>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8002b06:	b25b      	sxtb	r3, r3
 8002b08:	f003 030f 	and.w	r3, r3, #15
 8002b0c:	b25b      	sxtb	r3, r3
 8002b0e:	e028      	b.n	8002b62 <prv_check_crc+0xf2>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8002b16:	2b60      	cmp	r3, #96	; 0x60
 8002b18:	d90e      	bls.n	8002b38 <prv_check_crc+0xc8>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8002b20:	2b7a      	cmp	r3, #122	; 0x7a
 8002b22:	d809      	bhi.n	8002b38 <prv_check_crc+0xc8>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8002b2a:	3b57      	subs	r3, #87	; 0x57
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	b25b      	sxtb	r3, r3
 8002b30:	f003 030f 	and.w	r3, r3, #15
 8002b34:	b25b      	sxtb	r3, r3
 8002b36:	e014      	b.n	8002b62 <prv_check_crc+0xf2>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8002b3e:	2b40      	cmp	r3, #64	; 0x40
 8002b40:	d90e      	bls.n	8002b60 <prv_check_crc+0xf0>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8002b48:	2b5a      	cmp	r3, #90	; 0x5a
 8002b4a:	d809      	bhi.n	8002b60 <prv_check_crc+0xf0>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8002b52:	3b37      	subs	r3, #55	; 0x37
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	b25b      	sxtb	r3, r3
 8002b58:	f003 030f 	and.w	r3, r3, #15
 8002b5c:	b25b      	sxtb	r3, r3
 8002b5e:	e000      	b.n	8002b62 <prv_check_crc+0xf2>
 8002b60:	2300      	movs	r3, #0
 8002b62:	4313      	orrs	r3, r2
 8002b64:	b25b      	sxtb	r3, r3
 8002b66:	73fb      	strb	r3, [r7, #15]
    return gh->p.crc_calc == crc;               /* They must match! */
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8002b6e:	7bfa      	ldrb	r2, [r7, #15]
 8002b70:	429a      	cmp	r2, r3
 8002b72:	bf0c      	ite	eq
 8002b74:	2301      	moveq	r3, #1
 8002b76:	2300      	movne	r3, #0
 8002b78:	b2db      	uxtb	r3, r3
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3714      	adds	r7, #20
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr

08002b86 <prv_copy_from_tmp_memory>:
 * \brief           Copy temporary memory to user memory
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_copy_from_tmp_memory(lwgps_t* gh) {
 8002b86:	b580      	push	{r7, lr}
 8002b88:	b082      	sub	sp, #8
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]
    if (0) {
#if LWGPS_CFG_STATEMENT_GPGGA
    } else if (gh->p.stat == STAT_GGA) {
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002b94:	2b01      	cmp	r3, #1
 8002b96:	d136      	bne.n	8002c06 <prv_copy_from_tmp_memory+0x80>
        gh->latitude = gh->p.data.gga.latitude;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 8002b9e:	6879      	ldr	r1, [r7, #4]
 8002ba0:	e9c1 2300 	strd	r2, r3, [r1]
        gh->longitude = gh->p.data.gga.longitude;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 8002baa:	6879      	ldr	r1, [r7, #4]
 8002bac:	e9c1 2302 	strd	r2, r3, [r1, #8]
        gh->altitude = gh->p.data.gga.altitude;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	; 0x98
 8002bb6:	6879      	ldr	r1, [r7, #4]
 8002bb8:	e9c1 2304 	strd	r2, r3, [r1, #16]
        gh->geo_sep = gh->p.data.gga.geo_sep;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	; 0xa0
 8002bc2:	6879      	ldr	r1, [r7, #4]
 8002bc4:	e9c1 2306 	strd	r2, r3, [r1, #24]
        gh->sats_in_use = gh->p.data.gga.sats_in_use;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f893 20a8 	ldrb.w	r2, [r3, #168]	; 0xa8
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	f883 2020 	strb.w	r2, [r3, #32]
        gh->fix = gh->p.data.gga.fix;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	f893 20a9 	ldrb.w	r2, [r3, #169]	; 0xa9
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        gh->hours = gh->p.data.gga.hours;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	f893 20aa 	ldrb.w	r2, [r3, #170]	; 0xaa
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
        gh->minutes = gh->p.data.gga.minutes;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	f893 20ab 	ldrb.w	r2, [r3, #171]	; 0xab
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        gh->seconds = gh->p.data.gga.seconds;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	f893 20ac 	ldrb.w	r2, [r3, #172]	; 0xac
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002c04:	e061      	b.n	8002cca <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
    } else if (gh->p.stat == STAT_GSA) {
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002c0c:	2b02      	cmp	r3, #2
 8002c0e:	d121      	bne.n	8002c54 <prv_copy_from_tmp_memory+0xce>
        gh->dop_h = gh->p.data.gsa.dop_h;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 8002c16:	6879      	ldr	r1, [r7, #4]
 8002c18:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
        gh->dop_p = gh->p.data.gsa.dop_p;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	; 0x98
 8002c22:	6879      	ldr	r1, [r7, #4]
 8002c24:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
        gh->dop_v = gh->p.data.gsa.dop_v;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 8002c2e:	6879      	ldr	r1, [r7, #4]
 8002c30:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
        gh->fix_mode = gh->p.data.gsa.fix_mode;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	f893 20a0 	ldrb.w	r2, [r3, #160]	; 0xa0
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        memcpy(gh->satellites_ids, gh->p.data.gsa.satellites_ids, sizeof(gh->satellites_ids));
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	f103 0041 	add.w	r0, r3, #65	; 0x41
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	33a1      	adds	r3, #161	; 0xa1
 8002c4a:	220c      	movs	r2, #12
 8002c4c:	4619      	mov	r1, r3
 8002c4e:	f009 f8f0 	bl	800be32 <memcpy>
 8002c52:	e03a      	b.n	8002cca <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
    } else if (gh->p.stat == STAT_GSV) {
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002c5a:	2b03      	cmp	r3, #3
 8002c5c:	d106      	bne.n	8002c6c <prv_copy_from_tmp_memory+0xe6>
        gh->sats_in_view = gh->p.data.gsv.sats_in_view;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	f893 2088 	ldrb.w	r2, [r3, #136]	; 0x88
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 8002c6a:	e02e      	b.n	8002cca <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
    } else if (gh->p.stat == STAT_RMC) {
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002c72:	2b04      	cmp	r3, #4
 8002c74:	d129      	bne.n	8002cca <prv_copy_from_tmp_memory+0x144>
        gh->course = gh->p.data.rmc.course;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	; 0x98
 8002c7c:	6879      	ldr	r1, [r7, #4]
 8002c7e:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
        gh->is_valid = gh->p.data.rmc.is_valid;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	f893 2088 	ldrb.w	r2, [r3, #136]	; 0x88
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        gh->speed = gh->p.data.rmc.speed;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 8002c94:	6879      	ldr	r1, [r7, #4]
 8002c96:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
        gh->variation = gh->p.data.rmc.variation;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	; 0xa0
 8002ca0:	6879      	ldr	r1, [r7, #4]
 8002ca2:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
        gh->date = gh->p.data.rmc.date;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	f893 2089 	ldrb.w	r2, [r3, #137]	; 0x89
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        gh->month = gh->p.data.rmc.month;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	f893 208a 	ldrb.w	r2, [r3, #138]	; 0x8a
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        gh->year = gh->p.data.rmc.year;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	f893 208b 	ldrb.w	r2, [r3, #139]	; 0x8b
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
        gh->clk_bias = gh->p.data.time.clk_bias;
        gh->clk_drift = gh->p.data.time.clk_drift;
        gh->tp_gran = gh->p.data.time.tp_gran;
#endif /* LWGPS_CFG_STATEMENT_PUBX_TIME */
    }
    return 1;
 8002cca:	2301      	movs	r3, #1
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3708      	adds	r7, #8
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}

08002cd4 <lwgps_init>:
 * \brief           Init GPS handle
 * \param[in]       gh: GPS handle structure
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwgps_init(lwgps_t* gh) {
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b082      	sub	sp, #8
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
    memset(gh, 0x00, sizeof(*gh));              /* Reset structure */
 8002cdc:	22b0      	movs	r2, #176	; 0xb0
 8002cde:	2100      	movs	r1, #0
 8002ce0:	6878      	ldr	r0, [r7, #4]
 8002ce2:	f008 ffc2 	bl	800bc6a <memset>
    return 1;
 8002ce6:	2301      	movs	r3, #1
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3708      	adds	r7, #8
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}

08002cf0 <lwgps_process>:
 */
uint8_t
#if LWGPS_CFG_STATUS || __DOXYGEN__
lwgps_process(lwgps_t* gh, const void* data, size_t len, lwgps_process_fn evt_fn) {
#else /* LWGPS_CFG_STATUS */
lwgps_process(lwgps_t* gh, const void* data, size_t len) {
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b086      	sub	sp, #24
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	60f8      	str	r0, [r7, #12]
 8002cf8:	60b9      	str	r1, [r7, #8]
 8002cfa:	607a      	str	r2, [r7, #4]
#endif /* !LWGPS_CFG_STATUS */
    const uint8_t* d = data;
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	617b      	str	r3, [r7, #20]

    for (; len > 0; ++d, --len) {               /* Process all bytes */
 8002d00:	e0ad      	b.n	8002e5e <lwgps_process+0x16e>
        if (*d == '$') {                        /* Check for beginning of NMEA line */
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	781b      	ldrb	r3, [r3, #0]
 8002d06:	2b24      	cmp	r3, #36	; 0x24
 8002d08:	d128      	bne.n	8002d5c <lwgps_process+0x6c>
            memset(&gh->p, 0x00, sizeof(gh->p));/* Reset private memory */
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	3370      	adds	r3, #112	; 0x70
 8002d0e:	2240      	movs	r2, #64	; 0x40
 8002d10:	2100      	movs	r1, #0
 8002d12:	4618      	mov	r0, r3
 8002d14:	f008 ffa9 	bl	800bc6a <memset>
            TERM_ADD(gh, *d);                   /* Add character to term */
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8002d1e:	2b0b      	cmp	r3, #11
 8002d20:	f200 8097 	bhi.w	8002e52 <lwgps_process+0x162>
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	781a      	ldrb	r2, [r3, #0]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	440b      	add	r3, r1
 8002d34:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8002d3e:	3301      	adds	r3, #1
 8002d40:	b2da      	uxtb	r2, r3
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8002d4e:	461a      	mov	r2, r3
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	4413      	add	r3, r2
 8002d54:	2200      	movs	r2, #0
 8002d56:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8002d5a:	e07a      	b.n	8002e52 <lwgps_process+0x162>
        } else if (*d == ',') {                 /* Term separator character */
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	2b2c      	cmp	r3, #44	; 0x2c
 8002d62:	d11d      	bne.n	8002da0 <lwgps_process+0xb0>
            prv_parse_term(gh);                 /* Parse term we have currently in memory */
 8002d64:	68f8      	ldr	r0, [r7, #12]
 8002d66:	f7ff fbd7 	bl	8002518 <prv_parse_term>
            CRC_ADD(gh, *d);                    /* Add character to CRC computation */
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	f893 2081 	ldrb.w	r2, [r3, #129]	; 0x81
 8002d70:	697b      	ldr	r3, [r7, #20]
 8002d72:	781b      	ldrb	r3, [r3, #0]
 8002d74:	4053      	eors	r3, r2
 8002d76:	b2da      	uxtb	r2, r3
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
            TERM_NEXT(gh);                      /* Start with next term */
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 8002d94:	3301      	adds	r3, #1
 8002d96:	b2da      	uxtb	r2, r3
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
 8002d9e:	e058      	b.n	8002e52 <lwgps_process+0x162>
        } else if (*d == '*') {                 /* Start indicates end of data for CRC computation */
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	781b      	ldrb	r3, [r3, #0]
 8002da4:	2b2a      	cmp	r3, #42	; 0x2a
 8002da6:	d117      	bne.n	8002dd8 <lwgps_process+0xe8>
            prv_parse_term(gh);                 /* Parse term we have currently in memory */
 8002da8:	68f8      	ldr	r0, [r7, #12]
 8002daa:	f7ff fbb5 	bl	8002518 <prv_parse_term>
            gh->p.star = 1;                     /* STAR detected */
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2201      	movs	r2, #1
 8002db2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
            TERM_NEXT(gh);                      /* Start with next term */
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2200      	movs	r2, #0
 8002dba:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 8002dcc:	3301      	adds	r3, #1
 8002dce:	b2da      	uxtb	r2, r3
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
 8002dd6:	e03c      	b.n	8002e52 <lwgps_process+0x162>
        } else if (*d == '\r') {
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	781b      	ldrb	r3, [r3, #0]
 8002ddc:	2b0d      	cmp	r3, #13
 8002dde:	d109      	bne.n	8002df4 <lwgps_process+0x104>
            if (prv_check_crc(gh)) {            /* Check for CRC result */
 8002de0:	68f8      	ldr	r0, [r7, #12]
 8002de2:	f7ff fe45 	bl	8002a70 <prv_check_crc>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d032      	beq.n	8002e52 <lwgps_process+0x162>
                /* CRC is OK, in theory we can copy data from statements to user data */
                prv_copy_from_tmp_memory(gh);   /* Copy memory from temporary to user memory */
 8002dec:	68f8      	ldr	r0, [r7, #12]
 8002dee:	f7ff feca 	bl	8002b86 <prv_copy_from_tmp_memory>
 8002df2:	e02e      	b.n	8002e52 <lwgps_process+0x162>
            } else if (evt_fn != NULL) {
                evt_fn(STAT_CHECKSUM_FAIL);
#endif /* LWGPS_CFG_STATUS */
            }
        } else {
            if (!gh->p.star) {                  /* Add to CRC only if star not yet detected */
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d109      	bne.n	8002e12 <lwgps_process+0x122>
                CRC_ADD(gh, *d);                /* Add to CRC */
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	f893 2081 	ldrb.w	r2, [r3, #129]	; 0x81
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	4053      	eors	r3, r2
 8002e0a:	b2da      	uxtb	r2, r3
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
            }
            TERM_ADD(gh, *d);                   /* Add character to term */
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8002e18:	2b0b      	cmp	r3, #11
 8002e1a:	d81a      	bhi.n	8002e52 <lwgps_process+0x162>
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8002e22:	4619      	mov	r1, r3
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	781a      	ldrb	r2, [r3, #0]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	440b      	add	r3, r1
 8002e2c:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8002e36:	3301      	adds	r3, #1
 8002e38:	b2da      	uxtb	r2, r3
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8002e46:	461a      	mov	r2, r3
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	4413      	add	r3, r2
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    for (; len > 0; ++d, --len) {               /* Process all bytes */
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	3301      	adds	r3, #1
 8002e56:	617b      	str	r3, [r7, #20]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	3b01      	subs	r3, #1
 8002e5c:	607b      	str	r3, [r7, #4]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	f47f af4e 	bne.w	8002d02 <lwgps_process+0x12>
        }
    }
    return 1;
 8002e66:	2301      	movs	r3, #1
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	3718      	adds	r7, #24
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}

08002e70 <HAL_UART_RxCpltCallback>:
typedef union {
	float sayi;
	unsigned char array[4];
} float32toInt8;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
	if (huart == &huart6) {
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	4a17      	ldr	r2, [pc, #92]	; (8002ed8 <HAL_UART_RxCpltCallback+0x68>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d127      	bne.n	8002ed0 <HAL_UART_RxCpltCallback+0x60>
		if (rx_data != '\n' && rx_index < sizeof(rx_buffer)) {
 8002e80:	4b16      	ldr	r3, [pc, #88]	; (8002edc <HAL_UART_RxCpltCallback+0x6c>)
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	2b0a      	cmp	r3, #10
 8002e86:	d010      	beq.n	8002eaa <HAL_UART_RxCpltCallback+0x3a>
 8002e88:	4b15      	ldr	r3, [pc, #84]	; (8002ee0 <HAL_UART_RxCpltCallback+0x70>)
 8002e8a:	781b      	ldrb	r3, [r3, #0]
 8002e8c:	b25b      	sxtb	r3, r3
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	db0b      	blt.n	8002eaa <HAL_UART_RxCpltCallback+0x3a>
			rx_buffer[rx_index++] = rx_data;
 8002e92:	4b13      	ldr	r3, [pc, #76]	; (8002ee0 <HAL_UART_RxCpltCallback+0x70>)
 8002e94:	781b      	ldrb	r3, [r3, #0]
 8002e96:	1c5a      	adds	r2, r3, #1
 8002e98:	b2d1      	uxtb	r1, r2
 8002e9a:	4a11      	ldr	r2, [pc, #68]	; (8002ee0 <HAL_UART_RxCpltCallback+0x70>)
 8002e9c:	7011      	strb	r1, [r2, #0]
 8002e9e:	461a      	mov	r2, r3
 8002ea0:	4b0e      	ldr	r3, [pc, #56]	; (8002edc <HAL_UART_RxCpltCallback+0x6c>)
 8002ea2:	7819      	ldrb	r1, [r3, #0]
 8002ea4:	4b0f      	ldr	r3, [pc, #60]	; (8002ee4 <HAL_UART_RxCpltCallback+0x74>)
 8002ea6:	5499      	strb	r1, [r3, r2]
 8002ea8:	e00d      	b.n	8002ec6 <HAL_UART_RxCpltCallback+0x56>
		} else {
			lwgps_process(&gps, rx_buffer, rx_index + 1);
 8002eaa:	4b0d      	ldr	r3, [pc, #52]	; (8002ee0 <HAL_UART_RxCpltCallback+0x70>)
 8002eac:	781b      	ldrb	r3, [r3, #0]
 8002eae:	3301      	adds	r3, #1
 8002eb0:	461a      	mov	r2, r3
 8002eb2:	490c      	ldr	r1, [pc, #48]	; (8002ee4 <HAL_UART_RxCpltCallback+0x74>)
 8002eb4:	480c      	ldr	r0, [pc, #48]	; (8002ee8 <HAL_UART_RxCpltCallback+0x78>)
 8002eb6:	f7ff ff1b 	bl	8002cf0 <lwgps_process>
			rx_index = 0;
 8002eba:	4b09      	ldr	r3, [pc, #36]	; (8002ee0 <HAL_UART_RxCpltCallback+0x70>)
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	701a      	strb	r2, [r3, #0]
			rx_data = 0;
 8002ec0:	4b06      	ldr	r3, [pc, #24]	; (8002edc <HAL_UART_RxCpltCallback+0x6c>)
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	701a      	strb	r2, [r3, #0]
		}
		HAL_UART_Receive_IT(&huart6, &rx_data, 1);
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	4904      	ldr	r1, [pc, #16]	; (8002edc <HAL_UART_RxCpltCallback+0x6c>)
 8002eca:	4803      	ldr	r0, [pc, #12]	; (8002ed8 <HAL_UART_RxCpltCallback+0x68>)
 8002ecc:	f004 fbed 	bl	80076aa <HAL_UART_Receive_IT>
	}
}
 8002ed0:	bf00      	nop
 8002ed2:	3708      	adds	r7, #8
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	200006a0 	.word	0x200006a0
 8002edc:	20000929 	.word	0x20000929
 8002ee0:	20000928 	.word	0x20000928
 8002ee4:	200008a8 	.word	0x200008a8
 8002ee8:	200007f8 	.word	0x200007f8

08002eec <initSensorBuffer>:

//roketin aa gittii anlayan verilerin doldurulduu buffer'i sfrlayan kod.
void initSensorBuffer() {
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
	for (int i = 0; i < BUFFER_SIZE; i++) {
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	607b      	str	r3, [r7, #4]
 8002ef6:	e009      	b.n	8002f0c <initSensorBuffer+0x20>
		sensorValues[i] = 0.0f;
 8002ef8:	4a09      	ldr	r2, [pc, #36]	; (8002f20 <initSensorBuffer+0x34>)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	4413      	add	r3, r2
 8002f00:	f04f 0200 	mov.w	r2, #0
 8002f04:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < BUFFER_SIZE; i++) {
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	3301      	adds	r3, #1
 8002f0a:	607b      	str	r3, [r7, #4]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2b18      	cmp	r3, #24
 8002f10:	ddf2      	ble.n	8002ef8 <initSensorBuffer+0xc>
	}
}
 8002f12:	bf00      	nop
 8002f14:	bf00      	nop
 8002f16:	370c      	adds	r7, #12
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr
 8002f20:	20000700 	.word	0x20000700

08002f24 <processSensorValues>:

//roketin aa indiini anlayan kod (buffer'a veri atp karlatrma yapyor)
void processSensorValues() {
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0
	for (int i = 0; i < BUFFER_SIZE; i += 4) {
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	607b      	str	r3, [r7, #4]
 8002f2e:	e023      	b.n	8002f78 <processSensorValues+0x54>
		if (i + 24 < BUFFER_SIZE) {
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	dc18      	bgt.n	8002f68 <processSensorValues+0x44>
			if (sensorValues[i] >= sensorValues[i + 24]) {
 8002f36:	4a14      	ldr	r2, [pc, #80]	; (8002f88 <processSensorValues+0x64>)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	009b      	lsls	r3, r3, #2
 8002f3c:	4413      	add	r3, r2
 8002f3e:	ed93 7a00 	vldr	s14, [r3]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	3318      	adds	r3, #24
 8002f46:	4a10      	ldr	r2, [pc, #64]	; (8002f88 <processSensorValues+0x64>)
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	4413      	add	r3, r2
 8002f4c:	edd3 7a00 	vldr	s15, [r3]
 8002f50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f58:	db03      	blt.n	8002f62 <processSensorValues+0x3e>
				flagDown = 1;
 8002f5a:	4b0c      	ldr	r3, [pc, #48]	; (8002f8c <processSensorValues+0x68>)
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	601a      	str	r2, [r3, #0]
 8002f60:	e002      	b.n	8002f68 <processSensorValues+0x44>
			} else {
				flagDown = 0;
 8002f62:	4b0a      	ldr	r3, [pc, #40]	; (8002f8c <processSensorValues+0x68>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	601a      	str	r2, [r3, #0]
			}
		}

		// Buffer' sfrla
		if (i == BUFFER_SIZE - 4) {
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2b15      	cmp	r3, #21
 8002f6c:	d101      	bne.n	8002f72 <processSensorValues+0x4e>
			initSensorBuffer();
 8002f6e:	f7ff ffbd 	bl	8002eec <initSensorBuffer>
	for (int i = 0; i < BUFFER_SIZE; i += 4) {
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	3304      	adds	r3, #4
 8002f76:	607b      	str	r3, [r7, #4]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2b18      	cmp	r3, #24
 8002f7c:	ddd8      	ble.n	8002f30 <processSensorValues+0xc>
		}
	}
}
 8002f7e:	bf00      	nop
 8002f80:	bf00      	nop
 8002f82:	3708      	adds	r7, #8
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	20000700 	.word	0x20000700
 8002f8c:	200007e8 	.word	0x200007e8

08002f90 <cs>:

unsigned char cs() {
 8002f90:	b480      	push	{r7}
 8002f92:	b083      	sub	sp, #12
 8002f94:	af00      	add	r7, sp, #0
	int checkSum = 0;
 8002f96:	2300      	movs	r3, #0
 8002f98:	607b      	str	r3, [r7, #4]
	for (int i = 4; i < 51; i++) {
 8002f9a:	2304      	movs	r3, #4
 8002f9c:	603b      	str	r3, [r7, #0]
 8002f9e:	e00a      	b.n	8002fb6 <cs+0x26>
		checkSum += buff[i];
 8002fa0:	4a0d      	ldr	r2, [pc, #52]	; (8002fd8 <cs+0x48>)
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	4413      	add	r3, r2
 8002fa6:	781b      	ldrb	r3, [r3, #0]
 8002fa8:	461a      	mov	r2, r3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4413      	add	r3, r2
 8002fae:	607b      	str	r3, [r7, #4]
	for (int i = 4; i < 51; i++) {
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	3301      	adds	r3, #1
 8002fb4:	603b      	str	r3, [r7, #0]
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	2b32      	cmp	r3, #50	; 0x32
 8002fba:	ddf1      	ble.n	8002fa0 <cs+0x10>
	}
	return (unsigned char) (checkSum % 256);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	425a      	negs	r2, r3
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	b2d2      	uxtb	r2, r2
 8002fc4:	bf58      	it	pl
 8002fc6:	4253      	negpl	r3, r2
 8002fc8:	b2db      	uxtb	r3, r3
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	370c      	adds	r7, #12
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop
 8002fd8:	200007b0 	.word	0x200007b0

08002fdc <paket>:

void paket(int sayac) {
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b08e      	sub	sp, #56	; 0x38
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
	buff[0] = 0xFF; //sabit
 8002fe4:	4b7d      	ldr	r3, [pc, #500]	; (80031dc <paket+0x200>)
 8002fe6:	22ff      	movs	r2, #255	; 0xff
 8002fe8:	701a      	strb	r2, [r3, #0]
	buff[1] = 0xFF; //sabit
 8002fea:	4b7c      	ldr	r3, [pc, #496]	; (80031dc <paket+0x200>)
 8002fec:	22ff      	movs	r2, #255	; 0xff
 8002fee:	705a      	strb	r2, [r3, #1]
	buff[2] = 0x54; //sabit
 8002ff0:	4b7a      	ldr	r3, [pc, #488]	; (80031dc <paket+0x200>)
 8002ff2:	2254      	movs	r2, #84	; 0x54
 8002ff4:	709a      	strb	r2, [r3, #2]
	buff[3] = 0x52; //sabit
 8002ff6:	4b79      	ldr	r3, [pc, #484]	; (80031dc <paket+0x200>)
 8002ff8:	2252      	movs	r2, #82	; 0x52
 8002ffa:	70da      	strb	r2, [r3, #3]
	buff[4] = 0x01; //id = 1 kabul ettik
 8002ffc:	4b77      	ldr	r3, [pc, #476]	; (80031dc <paket+0x200>)
 8002ffe:	2201      	movs	r2, #1
 8003000:	711a      	strb	r2, [r3, #4]
	buff[5] = sayac; //paket sayaci
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	b2da      	uxtb	r2, r3
 8003006:	4b75      	ldr	r3, [pc, #468]	; (80031dc <paket+0x200>)
 8003008:	715a      	strb	r2, [r3, #5]

	float32toInt8 alt_donusturme;
	alt_donusturme.sayi = Alt;
 800300a:	4b75      	ldr	r3, [pc, #468]	; (80031e0 <paket+0x204>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	637b      	str	r3, [r7, #52]	; 0x34
	buff[6] = alt_donusturme.array[0];
 8003010:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8003014:	4b71      	ldr	r3, [pc, #452]	; (80031dc <paket+0x200>)
 8003016:	719a      	strb	r2, [r3, #6]
	buff[7] = alt_donusturme.array[1];
 8003018:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 800301c:	4b6f      	ldr	r3, [pc, #444]	; (80031dc <paket+0x200>)
 800301e:	71da      	strb	r2, [r3, #7]
	buff[8] = alt_donusturme.array[2];
 8003020:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8003024:	4b6d      	ldr	r3, [pc, #436]	; (80031dc <paket+0x200>)
 8003026:	721a      	strb	r2, [r3, #8]
	buff[9] = alt_donusturme.array[3];
 8003028:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800302c:	4b6b      	ldr	r3, [pc, #428]	; (80031dc <paket+0x200>)
 800302e:	725a      	strb	r2, [r3, #9]

	float32toInt8 gpsAltDonusturme;
	gpsAltDonusturme.sayi = gpsAlt;
 8003030:	4b6c      	ldr	r3, [pc, #432]	; (80031e4 <paket+0x208>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	633b      	str	r3, [r7, #48]	; 0x30
	buff[10] = gpsAltDonusturme.array[0];
 8003036:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800303a:	4b68      	ldr	r3, [pc, #416]	; (80031dc <paket+0x200>)
 800303c:	729a      	strb	r2, [r3, #10]
	buff[11] = gpsAltDonusturme.array[1];
 800303e:	f897 2031 	ldrb.w	r2, [r7, #49]	; 0x31
 8003042:	4b66      	ldr	r3, [pc, #408]	; (80031dc <paket+0x200>)
 8003044:	72da      	strb	r2, [r3, #11]
	buff[12] = gpsAltDonusturme.array[2];
 8003046:	f897 2032 	ldrb.w	r2, [r7, #50]	; 0x32
 800304a:	4b64      	ldr	r3, [pc, #400]	; (80031dc <paket+0x200>)
 800304c:	731a      	strb	r2, [r3, #12]
	buff[13] = gpsAltDonusturme.array[3];
 800304e:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8003052:	4b62      	ldr	r3, [pc, #392]	; (80031dc <paket+0x200>)
 8003054:	735a      	strb	r2, [r3, #13]

	float32toInt8 gpsLatDonusturme;
	gpsLatDonusturme.sayi = gpsLat;
 8003056:	4b64      	ldr	r3, [pc, #400]	; (80031e8 <paket+0x20c>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	62fb      	str	r3, [r7, #44]	; 0x2c
	buff[14] = gpsLatDonusturme.array[0];
 800305c:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8003060:	4b5e      	ldr	r3, [pc, #376]	; (80031dc <paket+0x200>)
 8003062:	739a      	strb	r2, [r3, #14]
	buff[15] = gpsLatDonusturme.array[1];
 8003064:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8003068:	4b5c      	ldr	r3, [pc, #368]	; (80031dc <paket+0x200>)
 800306a:	73da      	strb	r2, [r3, #15]
	buff[16] = gpsLatDonusturme.array[2];
 800306c:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8003070:	4b5a      	ldr	r3, [pc, #360]	; (80031dc <paket+0x200>)
 8003072:	741a      	strb	r2, [r3, #16]
	buff[17] = gpsLatDonusturme.array[3];
 8003074:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8003078:	4b58      	ldr	r3, [pc, #352]	; (80031dc <paket+0x200>)
 800307a:	745a      	strb	r2, [r3, #17]

	float32toInt8 gpsLongDonusturme;
	gpsLongDonusturme.sayi = gpsLong;
 800307c:	4b5b      	ldr	r3, [pc, #364]	; (80031ec <paket+0x210>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	62bb      	str	r3, [r7, #40]	; 0x28
	buff[18] = gpsLongDonusturme.array[0];
 8003082:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8003086:	4b55      	ldr	r3, [pc, #340]	; (80031dc <paket+0x200>)
 8003088:	749a      	strb	r2, [r3, #18]
	buff[19] = gpsLongDonusturme.array[1];
 800308a:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 800308e:	4b53      	ldr	r3, [pc, #332]	; (80031dc <paket+0x200>)
 8003090:	74da      	strb	r2, [r3, #19]
	buff[20] = gpsLongDonusturme.array[2];
 8003092:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 8003096:	4b51      	ldr	r3, [pc, #324]	; (80031dc <paket+0x200>)
 8003098:	751a      	strb	r2, [r3, #20]
	buff[21] = gpsLongDonusturme.array[3];
 800309a:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 800309e:	4b4f      	ldr	r3, [pc, #316]	; (80031dc <paket+0x200>)
 80030a0:	755a      	strb	r2, [r3, #21]

	float32toInt8 AccX;
	AccX.sayi = acX;
 80030a2:	4b53      	ldr	r3, [pc, #332]	; (80031f0 <paket+0x214>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	627b      	str	r3, [r7, #36]	; 0x24
	buff[22] = AccX.array[0];
 80030a8:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80030ac:	4b4b      	ldr	r3, [pc, #300]	; (80031dc <paket+0x200>)
 80030ae:	759a      	strb	r2, [r3, #22]
	buff[23] = AccX.array[1];
 80030b0:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80030b4:	4b49      	ldr	r3, [pc, #292]	; (80031dc <paket+0x200>)
 80030b6:	75da      	strb	r2, [r3, #23]
	buff[24] = AccX.array[2];
 80030b8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80030bc:	4b47      	ldr	r3, [pc, #284]	; (80031dc <paket+0x200>)
 80030be:	761a      	strb	r2, [r3, #24]
	buff[25] = AccX.array[3];
 80030c0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80030c4:	4b45      	ldr	r3, [pc, #276]	; (80031dc <paket+0x200>)
 80030c6:	765a      	strb	r2, [r3, #25]

	float32toInt8 AccY;
	AccY.sayi = acY;
 80030c8:	4b4a      	ldr	r3, [pc, #296]	; (80031f4 <paket+0x218>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	623b      	str	r3, [r7, #32]
	buff[26] = AccY.array[0];
 80030ce:	f897 2020 	ldrb.w	r2, [r7, #32]
 80030d2:	4b42      	ldr	r3, [pc, #264]	; (80031dc <paket+0x200>)
 80030d4:	769a      	strb	r2, [r3, #26]
	buff[27] = AccY.array[1];
 80030d6:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 80030da:	4b40      	ldr	r3, [pc, #256]	; (80031dc <paket+0x200>)
 80030dc:	76da      	strb	r2, [r3, #27]
	buff[28] = AccY.array[2];
 80030de:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80030e2:	4b3e      	ldr	r3, [pc, #248]	; (80031dc <paket+0x200>)
 80030e4:	771a      	strb	r2, [r3, #28]
	buff[29] = AccY.array[3];
 80030e6:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80030ea:	4b3c      	ldr	r3, [pc, #240]	; (80031dc <paket+0x200>)
 80030ec:	775a      	strb	r2, [r3, #29]

	float32toInt8 AccZ;
	AccZ.sayi = acZ;
 80030ee:	4b42      	ldr	r3, [pc, #264]	; (80031f8 <paket+0x21c>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	61fb      	str	r3, [r7, #28]
	buff[30] = AccZ.array[0];
 80030f4:	7f3a      	ldrb	r2, [r7, #28]
 80030f6:	4b39      	ldr	r3, [pc, #228]	; (80031dc <paket+0x200>)
 80030f8:	779a      	strb	r2, [r3, #30]
	buff[31] = AccZ.array[1];
 80030fa:	7f7a      	ldrb	r2, [r7, #29]
 80030fc:	4b37      	ldr	r3, [pc, #220]	; (80031dc <paket+0x200>)
 80030fe:	77da      	strb	r2, [r3, #31]
	buff[32] = AccZ.array[2];
 8003100:	7fba      	ldrb	r2, [r7, #30]
 8003102:	4b36      	ldr	r3, [pc, #216]	; (80031dc <paket+0x200>)
 8003104:	f883 2020 	strb.w	r2, [r3, #32]
	buff[33] = AccZ.array[3];
 8003108:	7ffa      	ldrb	r2, [r7, #31]
 800310a:	4b34      	ldr	r3, [pc, #208]	; (80031dc <paket+0x200>)
 800310c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

	float32toInt8 GyroX;
	GyroX.sayi = gyX;
 8003110:	4b3a      	ldr	r3, [pc, #232]	; (80031fc <paket+0x220>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	61bb      	str	r3, [r7, #24]
	buff[34] = GyroX.array[0];
 8003116:	7e3a      	ldrb	r2, [r7, #24]
 8003118:	4b30      	ldr	r3, [pc, #192]	; (80031dc <paket+0x200>)
 800311a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	buff[35] = GyroX.array[1];
 800311e:	7e7a      	ldrb	r2, [r7, #25]
 8003120:	4b2e      	ldr	r3, [pc, #184]	; (80031dc <paket+0x200>)
 8003122:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	buff[36] = GyroX.array[2];
 8003126:	7eba      	ldrb	r2, [r7, #26]
 8003128:	4b2c      	ldr	r3, [pc, #176]	; (80031dc <paket+0x200>)
 800312a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	buff[37] = GyroX.array[3];
 800312e:	7efa      	ldrb	r2, [r7, #27]
 8003130:	4b2a      	ldr	r3, [pc, #168]	; (80031dc <paket+0x200>)
 8003132:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	float32toInt8 GyroY;
	GyroY.sayi = gyY;
 8003136:	4b32      	ldr	r3, [pc, #200]	; (8003200 <paket+0x224>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	617b      	str	r3, [r7, #20]
	buff[38] = GyroY.array[0];
 800313c:	7d3a      	ldrb	r2, [r7, #20]
 800313e:	4b27      	ldr	r3, [pc, #156]	; (80031dc <paket+0x200>)
 8003140:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	buff[39] = GyroY.array[1];
 8003144:	7d7a      	ldrb	r2, [r7, #21]
 8003146:	4b25      	ldr	r3, [pc, #148]	; (80031dc <paket+0x200>)
 8003148:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	buff[40] = GyroY.array[2];
 800314c:	7dba      	ldrb	r2, [r7, #22]
 800314e:	4b23      	ldr	r3, [pc, #140]	; (80031dc <paket+0x200>)
 8003150:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	buff[41] = GyroY.array[3];
 8003154:	7dfa      	ldrb	r2, [r7, #23]
 8003156:	4b21      	ldr	r3, [pc, #132]	; (80031dc <paket+0x200>)
 8003158:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

	float32toInt8 GyroZ;
	GyroZ.sayi = gyZ;
 800315c:	4b29      	ldr	r3, [pc, #164]	; (8003204 <paket+0x228>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	613b      	str	r3, [r7, #16]
	buff[42] = GyroZ.array[0];
 8003162:	7c3a      	ldrb	r2, [r7, #16]
 8003164:	4b1d      	ldr	r3, [pc, #116]	; (80031dc <paket+0x200>)
 8003166:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	buff[43] = GyroZ.array[1];
 800316a:	7c7a      	ldrb	r2, [r7, #17]
 800316c:	4b1b      	ldr	r3, [pc, #108]	; (80031dc <paket+0x200>)
 800316e:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	buff[44] = GyroZ.array[2];
 8003172:	7cba      	ldrb	r2, [r7, #18]
 8003174:	4b19      	ldr	r3, [pc, #100]	; (80031dc <paket+0x200>)
 8003176:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	buff[45] = GyroZ.array[3];
 800317a:	7cfa      	ldrb	r2, [r7, #19]
 800317c:	4b17      	ldr	r3, [pc, #92]	; (80031dc <paket+0x200>)
 800317e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

	float32toInt8 Aci;
	Aci.sayi = RollAng;
 8003182:	4b21      	ldr	r3, [pc, #132]	; (8003208 <paket+0x22c>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	60fb      	str	r3, [r7, #12]
	buff[46] = Aci.array[0];
 8003188:	7b3a      	ldrb	r2, [r7, #12]
 800318a:	4b14      	ldr	r3, [pc, #80]	; (80031dc <paket+0x200>)
 800318c:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	buff[47] = Aci.array[1];
 8003190:	7b7a      	ldrb	r2, [r7, #13]
 8003192:	4b12      	ldr	r3, [pc, #72]	; (80031dc <paket+0x200>)
 8003194:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	buff[48] = Aci.array[2];
 8003198:	7bba      	ldrb	r2, [r7, #14]
 800319a:	4b10      	ldr	r3, [pc, #64]	; (80031dc <paket+0x200>)
 800319c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	buff[49] = Aci.array[3];
 80031a0:	7bfa      	ldrb	r2, [r7, #15]
 80031a2:	4b0e      	ldr	r3, [pc, #56]	; (80031dc <paket+0x200>)
 80031a4:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

	buff[50] = flag; //durum
 80031a8:	4b18      	ldr	r3, [pc, #96]	; (800320c <paket+0x230>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	b2da      	uxtb	r2, r3
 80031ae:	4b0b      	ldr	r3, [pc, #44]	; (80031dc <paket+0x200>)
 80031b0:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
	buff[51] = cs(); //check-sum
 80031b4:	f7ff feec 	bl	8002f90 <cs>
 80031b8:	4603      	mov	r3, r0
 80031ba:	461a      	mov	r2, r3
 80031bc:	4b07      	ldr	r3, [pc, #28]	; (80031dc <paket+0x200>)
 80031be:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
	buff[52] = 0x0D; //sabit
 80031c2:	4b06      	ldr	r3, [pc, #24]	; (80031dc <paket+0x200>)
 80031c4:	220d      	movs	r2, #13
 80031c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	buff[53] = 0x0A; //sabit
 80031ca:	4b04      	ldr	r3, [pc, #16]	; (80031dc <paket+0x200>)
 80031cc:	220a      	movs	r2, #10
 80031ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
}
 80031d2:	bf00      	nop
 80031d4:	3738      	adds	r7, #56	; 0x38
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	200007b0 	.word	0x200007b0
 80031e0:	20000790 	.word	0x20000790
 80031e4:	200007a4 	.word	0x200007a4
 80031e8:	200007a8 	.word	0x200007a8
 80031ec:	200007ac 	.word	0x200007ac
 80031f0:	20000778 	.word	0x20000778
 80031f4:	2000077c 	.word	0x2000077c
 80031f8:	20000780 	.word	0x20000780
 80031fc:	20000784 	.word	0x20000784
 8003200:	20000788 	.word	0x20000788
 8003204:	2000078c 	.word	0x2000078c
 8003208:	20000764 	.word	0x20000764
 800320c:	20000068 	.word	0x20000068

08003210 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003210:	b5b0      	push	{r4, r5, r7, lr}
 8003212:	b0aa      	sub	sp, #168	; 0xa8
 8003214:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003216:	f001 fc0b 	bl	8004a30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800321a:	f000 f8bf 	bl	800339c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800321e:	f000 f9ef 	bl	8003600 <MX_GPIO_Init>
  MX_I2C1_Init();
 8003222:	f000 f91b 	bl	800345c <MX_I2C1_Init>
  MX_USART6_UART_Init();
 8003226:	f000 f9c1 	bl	80035ac <MX_USART6_UART_Init>
  MX_USART2_UART_Init();
 800322a:	f000 f995 	bl	8003558 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800322e:	f000 f943 	bl	80034b8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

	HAL_TIM_Base_Init(&htim1);
 8003232:	484a      	ldr	r0, [pc, #296]	; (800335c <main+0x14c>)
 8003234:	f003 fcd8 	bl	8006be8 <HAL_TIM_Base_Init>
	MPU6050_Init();
 8003238:	f000 fc08 	bl	8003a4c <MPU6050_Init>
	lwgps_init(&gps);
 800323c:	4848      	ldr	r0, [pc, #288]	; (8003360 <main+0x150>)
 800323e:	f7ff fd49 	bl	8002cd4 <lwgps_init>
	HAL_UART_Receive_IT(&huart6, &rx_data, 1);
 8003242:	2201      	movs	r2, #1
 8003244:	4947      	ldr	r1, [pc, #284]	; (8003364 <main+0x154>)
 8003246:	4848      	ldr	r0, [pc, #288]	; (8003368 <main+0x158>)
 8003248:	f004 fa2f 	bl	80076aa <HAL_UART_Receive_IT>
	BME280_Config(OSRS_2, OSRS_16, OSRS_1, MODE_NORMAL, T_SB_0p5, IIR_16);
 800324c:	2304      	movs	r3, #4
 800324e:	9301      	str	r3, [sp, #4]
 8003250:	2300      	movs	r3, #0
 8003252:	9300      	str	r3, [sp, #0]
 8003254:	2303      	movs	r3, #3
 8003256:	2201      	movs	r2, #1
 8003258:	2105      	movs	r1, #5
 800325a:	2002      	movs	r0, #2
 800325c:	f7fe f836 	bl	80012cc <BME280_Config>

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of SimpleMutex */
  osMutexDef(SimpleMutex);
 8003260:	2300      	movs	r3, #0
 8003262:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003266:	2300      	movs	r3, #0
 8003268:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  SimpleMutexHandle = osMutexCreate(osMutex(SimpleMutex));
 800326c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003270:	4618      	mov	r0, r3
 8003272:	f005 fa44 	bl	80086fe <osMutexCreate>
 8003276:	4603      	mov	r3, r0
 8003278:	4a3c      	ldr	r2, [pc, #240]	; (800336c <main+0x15c>)
 800327a:	6013      	str	r3, [r2, #0]
	/* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of BinSemSep */
  osSemaphoreDef(BinSemSep);
 800327c:	2300      	movs	r3, #0
 800327e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003282:	2300      	movs	r3, #0
 8003284:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  BinSemSepHandle = osSemaphoreCreate(osSemaphore(BinSemSep), 1);
 8003288:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800328c:	2101      	movs	r1, #1
 800328e:	4618      	mov	r0, r3
 8003290:	f005 fa4d 	bl	800872e <osSemaphoreCreate>
 8003294:	4603      	mov	r3, r0
 8003296:	4a36      	ldr	r2, [pc, #216]	; (8003370 <main+0x160>)
 8003298:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 800329a:	4b36      	ldr	r3, [pc, #216]	; (8003374 <main+0x164>)
 800329c:	f107 0474 	add.w	r4, r7, #116	; 0x74
 80032a0:	461d      	mov	r5, r3
 80032a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80032a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80032a6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80032aa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80032ae:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80032b2:	2100      	movs	r1, #0
 80032b4:	4618      	mov	r0, r3
 80032b6:	f005 f9c2 	bl	800863e <osThreadCreate>
 80032ba:	4603      	mov	r3, r0
 80032bc:	4a2e      	ldr	r2, [pc, #184]	; (8003378 <main+0x168>)
 80032be:	6013      	str	r3, [r2, #0]

  /* definition and creation of SeperationTask */
  osThreadDef(SeperationTask, StartSeperationTask, osPriorityAboveNormal, 0, 128);
 80032c0:	4b2e      	ldr	r3, [pc, #184]	; (800337c <main+0x16c>)
 80032c2:	f107 0458 	add.w	r4, r7, #88	; 0x58
 80032c6:	461d      	mov	r5, r3
 80032c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80032ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80032cc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80032d0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SeperationTaskHandle = osThreadCreate(osThread(SeperationTask), NULL);
 80032d4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80032d8:	2100      	movs	r1, #0
 80032da:	4618      	mov	r0, r3
 80032dc:	f005 f9af 	bl	800863e <osThreadCreate>
 80032e0:	4603      	mov	r3, r0
 80032e2:	4a27      	ldr	r2, [pc, #156]	; (8003380 <main+0x170>)
 80032e4:	6013      	str	r3, [r2, #0]

  /* definition and creation of SepSensorTask */
  osThreadDef(SepSensorTask, StartSepSensorTask, osPriorityNormal, 0, 128);
 80032e6:	4b27      	ldr	r3, [pc, #156]	; (8003384 <main+0x174>)
 80032e8:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80032ec:	461d      	mov	r5, r3
 80032ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80032f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80032f2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80032f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SepSensorTaskHandle = osThreadCreate(osThread(SepSensorTask), NULL);
 80032fa:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80032fe:	2100      	movs	r1, #0
 8003300:	4618      	mov	r0, r3
 8003302:	f005 f99c 	bl	800863e <osThreadCreate>
 8003306:	4603      	mov	r3, r0
 8003308:	4a1f      	ldr	r2, [pc, #124]	; (8003388 <main+0x178>)
 800330a:	6013      	str	r3, [r2, #0]

  /* definition and creation of GPSTask */
  osThreadDef(GPSTask, StartGPSTask, osPriorityBelowNormal, 0, 128);
 800330c:	4b1f      	ldr	r3, [pc, #124]	; (800338c <main+0x17c>)
 800330e:	f107 0420 	add.w	r4, r7, #32
 8003312:	461d      	mov	r5, r3
 8003314:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003316:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003318:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800331c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  GPSTaskHandle = osThreadCreate(osThread(GPSTask), NULL);
 8003320:	f107 0320 	add.w	r3, r7, #32
 8003324:	2100      	movs	r1, #0
 8003326:	4618      	mov	r0, r3
 8003328:	f005 f989 	bl	800863e <osThreadCreate>
 800332c:	4603      	mov	r3, r0
 800332e:	4a18      	ldr	r2, [pc, #96]	; (8003390 <main+0x180>)
 8003330:	6013      	str	r3, [r2, #0]

  /* definition and creation of CommTask */
  osThreadDef(CommTask, StartCommTask, osPriorityLow, 0, 128);
 8003332:	4b18      	ldr	r3, [pc, #96]	; (8003394 <main+0x184>)
 8003334:	1d3c      	adds	r4, r7, #4
 8003336:	461d      	mov	r5, r3
 8003338:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800333a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800333c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003340:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  CommTaskHandle = osThreadCreate(osThread(CommTask), NULL);
 8003344:	1d3b      	adds	r3, r7, #4
 8003346:	2100      	movs	r1, #0
 8003348:	4618      	mov	r0, r3
 800334a:	f005 f978 	bl	800863e <osThreadCreate>
 800334e:	4603      	mov	r3, r0
 8003350:	4a11      	ldr	r2, [pc, #68]	; (8003398 <main+0x188>)
 8003352:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8003354:	f005 f96c 	bl	8008630 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8003358:	e7fe      	b.n	8003358 <main+0x148>
 800335a:	bf00      	nop
 800335c:	20000614 	.word	0x20000614
 8003360:	200007f8 	.word	0x200007f8
 8003364:	20000929 	.word	0x20000929
 8003368:	200006a0 	.word	0x200006a0
 800336c:	200006f8 	.word	0x200006f8
 8003370:	200006fc 	.word	0x200006fc
 8003374:	0800eed4 	.word	0x0800eed4
 8003378:	200006e4 	.word	0x200006e4
 800337c:	0800ef00 	.word	0x0800ef00
 8003380:	200006e8 	.word	0x200006e8
 8003384:	0800ef2c 	.word	0x0800ef2c
 8003388:	200006ec 	.word	0x200006ec
 800338c:	0800ef50 	.word	0x0800ef50
 8003390:	200006f0 	.word	0x200006f0
 8003394:	0800ef78 	.word	0x0800ef78
 8003398:	200006f4 	.word	0x200006f4

0800339c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b094      	sub	sp, #80	; 0x50
 80033a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80033a2:	f107 031c 	add.w	r3, r7, #28
 80033a6:	2234      	movs	r2, #52	; 0x34
 80033a8:	2100      	movs	r1, #0
 80033aa:	4618      	mov	r0, r3
 80033ac:	f008 fc5d 	bl	800bc6a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80033b0:	f107 0308 	add.w	r3, r7, #8
 80033b4:	2200      	movs	r2, #0
 80033b6:	601a      	str	r2, [r3, #0]
 80033b8:	605a      	str	r2, [r3, #4]
 80033ba:	609a      	str	r2, [r3, #8]
 80033bc:	60da      	str	r2, [r3, #12]
 80033be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80033c0:	2300      	movs	r3, #0
 80033c2:	607b      	str	r3, [r7, #4]
 80033c4:	4b23      	ldr	r3, [pc, #140]	; (8003454 <SystemClock_Config+0xb8>)
 80033c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c8:	4a22      	ldr	r2, [pc, #136]	; (8003454 <SystemClock_Config+0xb8>)
 80033ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033ce:	6413      	str	r3, [r2, #64]	; 0x40
 80033d0:	4b20      	ldr	r3, [pc, #128]	; (8003454 <SystemClock_Config+0xb8>)
 80033d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033d8:	607b      	str	r3, [r7, #4]
 80033da:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80033dc:	2300      	movs	r3, #0
 80033de:	603b      	str	r3, [r7, #0]
 80033e0:	4b1d      	ldr	r3, [pc, #116]	; (8003458 <SystemClock_Config+0xbc>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80033e8:	4a1b      	ldr	r2, [pc, #108]	; (8003458 <SystemClock_Config+0xbc>)
 80033ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033ee:	6013      	str	r3, [r2, #0]
 80033f0:	4b19      	ldr	r3, [pc, #100]	; (8003458 <SystemClock_Config+0xbc>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80033f8:	603b      	str	r3, [r7, #0]
 80033fa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80033fc:	2302      	movs	r3, #2
 80033fe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003400:	2301      	movs	r3, #1
 8003402:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003404:	2310      	movs	r3, #16
 8003406:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003408:	2300      	movs	r3, #0
 800340a:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800340c:	f107 031c 	add.w	r3, r7, #28
 8003410:	4618      	mov	r0, r3
 8003412:	f003 f94b 	bl	80066ac <HAL_RCC_OscConfig>
 8003416:	4603      	mov	r3, r0
 8003418:	2b00      	cmp	r3, #0
 800341a:	d001      	beq.n	8003420 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800341c:	f000 fb11 	bl	8003a42 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003420:	230f      	movs	r3, #15
 8003422:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003424:	2300      	movs	r3, #0
 8003426:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003428:	2300      	movs	r3, #0
 800342a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800342c:	2300      	movs	r3, #0
 800342e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003430:	2300      	movs	r3, #0
 8003432:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003434:	f107 0308 	add.w	r3, r7, #8
 8003438:	2100      	movs	r1, #0
 800343a:	4618      	mov	r0, r3
 800343c:	f002 fe40 	bl	80060c0 <HAL_RCC_ClockConfig>
 8003440:	4603      	mov	r3, r0
 8003442:	2b00      	cmp	r3, #0
 8003444:	d001      	beq.n	800344a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8003446:	f000 fafc 	bl	8003a42 <Error_Handler>
  }
}
 800344a:	bf00      	nop
 800344c:	3750      	adds	r7, #80	; 0x50
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	40023800 	.word	0x40023800
 8003458:	40007000 	.word	0x40007000

0800345c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003460:	4b12      	ldr	r3, [pc, #72]	; (80034ac <MX_I2C1_Init+0x50>)
 8003462:	4a13      	ldr	r2, [pc, #76]	; (80034b0 <MX_I2C1_Init+0x54>)
 8003464:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003466:	4b11      	ldr	r3, [pc, #68]	; (80034ac <MX_I2C1_Init+0x50>)
 8003468:	4a12      	ldr	r2, [pc, #72]	; (80034b4 <MX_I2C1_Init+0x58>)
 800346a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800346c:	4b0f      	ldr	r3, [pc, #60]	; (80034ac <MX_I2C1_Init+0x50>)
 800346e:	2200      	movs	r2, #0
 8003470:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003472:	4b0e      	ldr	r3, [pc, #56]	; (80034ac <MX_I2C1_Init+0x50>)
 8003474:	2200      	movs	r2, #0
 8003476:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003478:	4b0c      	ldr	r3, [pc, #48]	; (80034ac <MX_I2C1_Init+0x50>)
 800347a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800347e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003480:	4b0a      	ldr	r3, [pc, #40]	; (80034ac <MX_I2C1_Init+0x50>)
 8003482:	2200      	movs	r2, #0
 8003484:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003486:	4b09      	ldr	r3, [pc, #36]	; (80034ac <MX_I2C1_Init+0x50>)
 8003488:	2200      	movs	r2, #0
 800348a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800348c:	4b07      	ldr	r3, [pc, #28]	; (80034ac <MX_I2C1_Init+0x50>)
 800348e:	2200      	movs	r2, #0
 8003490:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003492:	4b06      	ldr	r3, [pc, #24]	; (80034ac <MX_I2C1_Init+0x50>)
 8003494:	2200      	movs	r2, #0
 8003496:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003498:	4804      	ldr	r0, [pc, #16]	; (80034ac <MX_I2C1_Init+0x50>)
 800349a:	f001 fe51 	bl	8005140 <HAL_I2C_Init>
 800349e:	4603      	mov	r3, r0
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d001      	beq.n	80034a8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80034a4:	f000 facd 	bl	8003a42 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80034a8:	bf00      	nop
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	200005c0 	.word	0x200005c0
 80034b0:	40005400 	.word	0x40005400
 80034b4:	000186a0 	.word	0x000186a0

080034b8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b086      	sub	sp, #24
 80034bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80034be:	f107 0308 	add.w	r3, r7, #8
 80034c2:	2200      	movs	r2, #0
 80034c4:	601a      	str	r2, [r3, #0]
 80034c6:	605a      	str	r2, [r3, #4]
 80034c8:	609a      	str	r2, [r3, #8]
 80034ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034cc:	463b      	mov	r3, r7
 80034ce:	2200      	movs	r2, #0
 80034d0:	601a      	str	r2, [r3, #0]
 80034d2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80034d4:	4b1e      	ldr	r3, [pc, #120]	; (8003550 <MX_TIM1_Init+0x98>)
 80034d6:	4a1f      	ldr	r2, [pc, #124]	; (8003554 <MX_TIM1_Init+0x9c>)
 80034d8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 90-1;
 80034da:	4b1d      	ldr	r3, [pc, #116]	; (8003550 <MX_TIM1_Init+0x98>)
 80034dc:	2259      	movs	r2, #89	; 0x59
 80034de:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034e0:	4b1b      	ldr	r3, [pc, #108]	; (8003550 <MX_TIM1_Init+0x98>)
 80034e2:	2200      	movs	r2, #0
 80034e4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 80034e6:	4b1a      	ldr	r3, [pc, #104]	; (8003550 <MX_TIM1_Init+0x98>)
 80034e8:	2263      	movs	r2, #99	; 0x63
 80034ea:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034ec:	4b18      	ldr	r3, [pc, #96]	; (8003550 <MX_TIM1_Init+0x98>)
 80034ee:	2200      	movs	r2, #0
 80034f0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80034f2:	4b17      	ldr	r3, [pc, #92]	; (8003550 <MX_TIM1_Init+0x98>)
 80034f4:	2200      	movs	r2, #0
 80034f6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034f8:	4b15      	ldr	r3, [pc, #84]	; (8003550 <MX_TIM1_Init+0x98>)
 80034fa:	2200      	movs	r2, #0
 80034fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80034fe:	4814      	ldr	r0, [pc, #80]	; (8003550 <MX_TIM1_Init+0x98>)
 8003500:	f003 fb72 	bl	8006be8 <HAL_TIM_Base_Init>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	d001      	beq.n	800350e <MX_TIM1_Init+0x56>
  {
    Error_Handler();
 800350a:	f000 fa9a 	bl	8003a42 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800350e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003512:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003514:	f107 0308 	add.w	r3, r7, #8
 8003518:	4619      	mov	r1, r3
 800351a:	480d      	ldr	r0, [pc, #52]	; (8003550 <MX_TIM1_Init+0x98>)
 800351c:	f003 fd2c 	bl	8006f78 <HAL_TIM_ConfigClockSource>
 8003520:	4603      	mov	r3, r0
 8003522:	2b00      	cmp	r3, #0
 8003524:	d001      	beq.n	800352a <MX_TIM1_Init+0x72>
  {
    Error_Handler();
 8003526:	f000 fa8c 	bl	8003a42 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800352a:	2300      	movs	r3, #0
 800352c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800352e:	2300      	movs	r3, #0
 8003530:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003532:	463b      	mov	r3, r7
 8003534:	4619      	mov	r1, r3
 8003536:	4806      	ldr	r0, [pc, #24]	; (8003550 <MX_TIM1_Init+0x98>)
 8003538:	f003 ff48 	bl	80073cc <HAL_TIMEx_MasterConfigSynchronization>
 800353c:	4603      	mov	r3, r0
 800353e:	2b00      	cmp	r3, #0
 8003540:	d001      	beq.n	8003546 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 8003542:	f000 fa7e 	bl	8003a42 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003546:	bf00      	nop
 8003548:	3718      	adds	r7, #24
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	20000614 	.word	0x20000614
 8003554:	40010000 	.word	0x40010000

08003558 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800355c:	4b11      	ldr	r3, [pc, #68]	; (80035a4 <MX_USART2_UART_Init+0x4c>)
 800355e:	4a12      	ldr	r2, [pc, #72]	; (80035a8 <MX_USART2_UART_Init+0x50>)
 8003560:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8003562:	4b10      	ldr	r3, [pc, #64]	; (80035a4 <MX_USART2_UART_Init+0x4c>)
 8003564:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003568:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800356a:	4b0e      	ldr	r3, [pc, #56]	; (80035a4 <MX_USART2_UART_Init+0x4c>)
 800356c:	2200      	movs	r2, #0
 800356e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003570:	4b0c      	ldr	r3, [pc, #48]	; (80035a4 <MX_USART2_UART_Init+0x4c>)
 8003572:	2200      	movs	r2, #0
 8003574:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003576:	4b0b      	ldr	r3, [pc, #44]	; (80035a4 <MX_USART2_UART_Init+0x4c>)
 8003578:	2200      	movs	r2, #0
 800357a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800357c:	4b09      	ldr	r3, [pc, #36]	; (80035a4 <MX_USART2_UART_Init+0x4c>)
 800357e:	220c      	movs	r2, #12
 8003580:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003582:	4b08      	ldr	r3, [pc, #32]	; (80035a4 <MX_USART2_UART_Init+0x4c>)
 8003584:	2200      	movs	r2, #0
 8003586:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003588:	4b06      	ldr	r3, [pc, #24]	; (80035a4 <MX_USART2_UART_Init+0x4c>)
 800358a:	2200      	movs	r2, #0
 800358c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800358e:	4805      	ldr	r0, [pc, #20]	; (80035a4 <MX_USART2_UART_Init+0x4c>)
 8003590:	f003 ffac 	bl	80074ec <HAL_UART_Init>
 8003594:	4603      	mov	r3, r0
 8003596:	2b00      	cmp	r3, #0
 8003598:	d001      	beq.n	800359e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800359a:	f000 fa52 	bl	8003a42 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800359e:	bf00      	nop
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	2000065c 	.word	0x2000065c
 80035a8:	40004400 	.word	0x40004400

080035ac <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80035b0:	4b11      	ldr	r3, [pc, #68]	; (80035f8 <MX_USART6_UART_Init+0x4c>)
 80035b2:	4a12      	ldr	r2, [pc, #72]	; (80035fc <MX_USART6_UART_Init+0x50>)
 80035b4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 80035b6:	4b10      	ldr	r3, [pc, #64]	; (80035f8 <MX_USART6_UART_Init+0x4c>)
 80035b8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80035bc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80035be:	4b0e      	ldr	r3, [pc, #56]	; (80035f8 <MX_USART6_UART_Init+0x4c>)
 80035c0:	2200      	movs	r2, #0
 80035c2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80035c4:	4b0c      	ldr	r3, [pc, #48]	; (80035f8 <MX_USART6_UART_Init+0x4c>)
 80035c6:	2200      	movs	r2, #0
 80035c8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80035ca:	4b0b      	ldr	r3, [pc, #44]	; (80035f8 <MX_USART6_UART_Init+0x4c>)
 80035cc:	2200      	movs	r2, #0
 80035ce:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80035d0:	4b09      	ldr	r3, [pc, #36]	; (80035f8 <MX_USART6_UART_Init+0x4c>)
 80035d2:	220c      	movs	r2, #12
 80035d4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80035d6:	4b08      	ldr	r3, [pc, #32]	; (80035f8 <MX_USART6_UART_Init+0x4c>)
 80035d8:	2200      	movs	r2, #0
 80035da:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80035dc:	4b06      	ldr	r3, [pc, #24]	; (80035f8 <MX_USART6_UART_Init+0x4c>)
 80035de:	2200      	movs	r2, #0
 80035e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80035e2:	4805      	ldr	r0, [pc, #20]	; (80035f8 <MX_USART6_UART_Init+0x4c>)
 80035e4:	f003 ff82 	bl	80074ec <HAL_UART_Init>
 80035e8:	4603      	mov	r3, r0
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d001      	beq.n	80035f2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80035ee:	f000 fa28 	bl	8003a42 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80035f2:	bf00      	nop
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	bf00      	nop
 80035f8:	200006a0 	.word	0x200006a0
 80035fc:	40011400 	.word	0x40011400

08003600 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b088      	sub	sp, #32
 8003604:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003606:	f107 030c 	add.w	r3, r7, #12
 800360a:	2200      	movs	r2, #0
 800360c:	601a      	str	r2, [r3, #0]
 800360e:	605a      	str	r2, [r3, #4]
 8003610:	609a      	str	r2, [r3, #8]
 8003612:	60da      	str	r2, [r3, #12]
 8003614:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003616:	2300      	movs	r3, #0
 8003618:	60bb      	str	r3, [r7, #8]
 800361a:	4b20      	ldr	r3, [pc, #128]	; (800369c <MX_GPIO_Init+0x9c>)
 800361c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361e:	4a1f      	ldr	r2, [pc, #124]	; (800369c <MX_GPIO_Init+0x9c>)
 8003620:	f043 0301 	orr.w	r3, r3, #1
 8003624:	6313      	str	r3, [r2, #48]	; 0x30
 8003626:	4b1d      	ldr	r3, [pc, #116]	; (800369c <MX_GPIO_Init+0x9c>)
 8003628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362a:	f003 0301 	and.w	r3, r3, #1
 800362e:	60bb      	str	r3, [r7, #8]
 8003630:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003632:	2300      	movs	r3, #0
 8003634:	607b      	str	r3, [r7, #4]
 8003636:	4b19      	ldr	r3, [pc, #100]	; (800369c <MX_GPIO_Init+0x9c>)
 8003638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363a:	4a18      	ldr	r2, [pc, #96]	; (800369c <MX_GPIO_Init+0x9c>)
 800363c:	f043 0304 	orr.w	r3, r3, #4
 8003640:	6313      	str	r3, [r2, #48]	; 0x30
 8003642:	4b16      	ldr	r3, [pc, #88]	; (800369c <MX_GPIO_Init+0x9c>)
 8003644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003646:	f003 0304 	and.w	r3, r3, #4
 800364a:	607b      	str	r3, [r7, #4]
 800364c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800364e:	2300      	movs	r3, #0
 8003650:	603b      	str	r3, [r7, #0]
 8003652:	4b12      	ldr	r3, [pc, #72]	; (800369c <MX_GPIO_Init+0x9c>)
 8003654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003656:	4a11      	ldr	r2, [pc, #68]	; (800369c <MX_GPIO_Init+0x9c>)
 8003658:	f043 0302 	orr.w	r3, r3, #2
 800365c:	6313      	str	r3, [r2, #48]	; 0x30
 800365e:	4b0f      	ldr	r3, [pc, #60]	; (800369c <MX_GPIO_Init+0x9c>)
 8003660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003662:	f003 0302 	and.w	r3, r3, #2
 8003666:	603b      	str	r3, [r7, #0]
 8003668:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SECOND_SEPERATION_Pin|FIRST_SEPERATION_Pin, GPIO_PIN_RESET);
 800366a:	2200      	movs	r2, #0
 800366c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003670:	480b      	ldr	r0, [pc, #44]	; (80036a0 <MX_GPIO_Init+0xa0>)
 8003672:	f001 fd4b 	bl	800510c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SECOND_SEPERATION_Pin FIRST_SEPERATION_Pin */
  GPIO_InitStruct.Pin = SECOND_SEPERATION_Pin|FIRST_SEPERATION_Pin;
 8003676:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800367a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800367c:	2301      	movs	r3, #1
 800367e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003680:	2300      	movs	r3, #0
 8003682:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003684:	2300      	movs	r3, #0
 8003686:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003688:	f107 030c 	add.w	r3, r7, #12
 800368c:	4619      	mov	r1, r3
 800368e:	4804      	ldr	r0, [pc, #16]	; (80036a0 <MX_GPIO_Init+0xa0>)
 8003690:	f001 fba8 	bl	8004de4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003694:	bf00      	nop
 8003696:	3720      	adds	r7, #32
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}
 800369c:	40023800 	.word	0x40023800
 80036a0:	40020000 	.word	0x40020000

080036a4 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		osDelay(500);
 80036ac:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80036b0:	f005 f811 	bl	80086d6 <osDelay>
 80036b4:	e7fa      	b.n	80036ac <StartDefaultTask+0x8>
	...

080036b8 <StartSeperationTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartSeperationTask */
void StartSeperationTask(void const * argument)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b082      	sub	sp, #8
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSeperationTask */
	/* Infinite loop */
	for (;;) {
		osSemaphoreWait(BinSemSepHandle, osWaitForever);
 80036c0:	4b0a      	ldr	r3, [pc, #40]	; (80036ec <StartSeperationTask+0x34>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f04f 31ff 	mov.w	r1, #4294967295
 80036c8:	4618      	mov	r0, r3
 80036ca:	f005 f863 	bl	8008794 <osSemaphoreWait>
		deneme++;
 80036ce:	4b08      	ldr	r3, [pc, #32]	; (80036f0 <StartSeperationTask+0x38>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	3301      	adds	r3, #1
 80036d4:	4a06      	ldr	r2, [pc, #24]	; (80036f0 <StartSeperationTask+0x38>)
 80036d6:	6013      	str	r3, [r2, #0]
		osSemaphoreRelease(BinSemSepHandle);
 80036d8:	4b04      	ldr	r3, [pc, #16]	; (80036ec <StartSeperationTask+0x34>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4618      	mov	r0, r3
 80036de:	f005 f8a7 	bl	8008830 <osSemaphoreRelease>
		osDelay(500);
 80036e2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80036e6:	f004 fff6 	bl	80086d6 <osDelay>
		osSemaphoreWait(BinSemSepHandle, osWaitForever);
 80036ea:	e7e9      	b.n	80036c0 <StartSeperationTask+0x8>
 80036ec:	200006fc 	.word	0x200006fc
 80036f0:	200007f0 	.word	0x200007f0

080036f4 <StartSepSensorTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartSepSensorTask */
void StartSepSensorTask(void const * argument)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b084      	sub	sp, #16
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSepSensorTask */
	/* Infinite loop */
	for (;;) {

		xSemaphoreTake(SimpleMutexHandle, portMAX_DELAY);
 80036fc:	4b7e      	ldr	r3, [pc, #504]	; (80038f8 <StartSepSensorTask+0x204>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f04f 31ff 	mov.w	r1, #4294967295
 8003704:	4618      	mov	r0, r3
 8003706:	f005 fc8f 	bl	8009028 <xQueueSemaphoreTake>

		acX = MPU6050_Kalman_Accel_X();
 800370a:	f000 fbd3 	bl	8003eb4 <MPU6050_Kalman_Accel_X>
 800370e:	ec53 2b10 	vmov	r2, r3, d0
 8003712:	4610      	mov	r0, r2
 8003714:	4619      	mov	r1, r3
 8003716:	f7fd fa7f 	bl	8000c18 <__aeabi_d2f>
 800371a:	4603      	mov	r3, r0
 800371c:	4a77      	ldr	r2, [pc, #476]	; (80038fc <StartSepSensorTask+0x208>)
 800371e:	6013      	str	r3, [r2, #0]
		acY = MPU6050_Kalman_Accel_Y();
 8003720:	f000 fc6a 	bl	8003ff8 <MPU6050_Kalman_Accel_Y>
 8003724:	ec53 2b10 	vmov	r2, r3, d0
 8003728:	4610      	mov	r0, r2
 800372a:	4619      	mov	r1, r3
 800372c:	f7fd fa74 	bl	8000c18 <__aeabi_d2f>
 8003730:	4603      	mov	r3, r0
 8003732:	4a73      	ldr	r2, [pc, #460]	; (8003900 <StartSepSensorTask+0x20c>)
 8003734:	6013      	str	r3, [r2, #0]
		acZ = MPU6050_Kalman_Accel_Z();
 8003736:	f000 fd01 	bl	800413c <MPU6050_Kalman_Accel_Z>
 800373a:	ec53 2b10 	vmov	r2, r3, d0
 800373e:	4610      	mov	r0, r2
 8003740:	4619      	mov	r1, r3
 8003742:	f7fd fa69 	bl	8000c18 <__aeabi_d2f>
 8003746:	4603      	mov	r3, r0
 8003748:	4a6e      	ldr	r2, [pc, #440]	; (8003904 <StartSepSensorTask+0x210>)
 800374a:	6013      	str	r3, [r2, #0]
		gyX = MPU6050_Kalman_Gyro_X();
 800374c:	f000 fd98 	bl	8004280 <MPU6050_Kalman_Gyro_X>
 8003750:	ec53 2b10 	vmov	r2, r3, d0
 8003754:	4610      	mov	r0, r2
 8003756:	4619      	mov	r1, r3
 8003758:	f7fd fa5e 	bl	8000c18 <__aeabi_d2f>
 800375c:	4603      	mov	r3, r0
 800375e:	4a6a      	ldr	r2, [pc, #424]	; (8003908 <StartSepSensorTask+0x214>)
 8003760:	6013      	str	r3, [r2, #0]
		gyY = MPU6050_Kalman_Gyro_X();
 8003762:	f000 fd8d 	bl	8004280 <MPU6050_Kalman_Gyro_X>
 8003766:	ec53 2b10 	vmov	r2, r3, d0
 800376a:	4610      	mov	r0, r2
 800376c:	4619      	mov	r1, r3
 800376e:	f7fd fa53 	bl	8000c18 <__aeabi_d2f>
 8003772:	4603      	mov	r3, r0
 8003774:	4a65      	ldr	r2, [pc, #404]	; (800390c <StartSepSensorTask+0x218>)
 8003776:	6013      	str	r3, [r2, #0]
		gyZ = MPU6050_Kalman_Gyro_X();
 8003778:	f000 fd82 	bl	8004280 <MPU6050_Kalman_Gyro_X>
 800377c:	ec53 2b10 	vmov	r2, r3, d0
 8003780:	4610      	mov	r0, r2
 8003782:	4619      	mov	r1, r3
 8003784:	f7fd fa48 	bl	8000c18 <__aeabi_d2f>
 8003788:	4603      	mov	r3, r0
 800378a:	4a61      	ldr	r2, [pc, #388]	; (8003910 <StartSepSensorTask+0x21c>)
 800378c:	6013      	str	r3, [r2, #0]
		RollAng = MPU6050_Kalman_Roll_Angle();
 800378e:	f000 faed 	bl	8003d6c <MPU6050_Kalman_Roll_Angle>
 8003792:	eef0 7a40 	vmov.f32	s15, s0
 8003796:	4b5f      	ldr	r3, [pc, #380]	; (8003914 <StartSepSensorTask+0x220>)
 8003798:	edc3 7a00 	vstr	s15, [r3]
		Temperature = BME280_Temperature();
 800379c:	f7fe fab4 	bl	8001d08 <BME280_Temperature>
 80037a0:	ec53 2b10 	vmov	r2, r3, d0
 80037a4:	4610      	mov	r0, r2
 80037a6:	4619      	mov	r1, r3
 80037a8:	f7fd fa36 	bl	8000c18 <__aeabi_d2f>
 80037ac:	4603      	mov	r3, r0
 80037ae:	4a5a      	ldr	r2, [pc, #360]	; (8003918 <StartSepSensorTask+0x224>)
 80037b0:	6013      	str	r3, [r2, #0]
		Pressure = BME280_Pressure();
 80037b2:	f7fe fa25 	bl	8001c00 <BME280_Pressure>
 80037b6:	ec53 2b10 	vmov	r2, r3, d0
 80037ba:	4610      	mov	r0, r2
 80037bc:	4619      	mov	r1, r3
 80037be:	f7fd fa2b 	bl	8000c18 <__aeabi_d2f>
 80037c2:	4603      	mov	r3, r0
 80037c4:	4a55      	ldr	r2, [pc, #340]	; (800391c <StartSepSensorTask+0x228>)
 80037c6:	6013      	str	r3, [r2, #0]
		Humidity = BME280_Humidity();
 80037c8:	f7fe fa5c 	bl	8001c84 <BME280_Humidity>
 80037cc:	ec53 2b10 	vmov	r2, r3, d0
 80037d0:	4610      	mov	r0, r2
 80037d2:	4619      	mov	r1, r3
 80037d4:	f7fd fa20 	bl	8000c18 <__aeabi_d2f>
 80037d8:	4603      	mov	r3, r0
 80037da:	4a51      	ldr	r2, [pc, #324]	; (8003920 <StartSepSensorTask+0x22c>)
 80037dc:	6013      	str	r3, [r2, #0]
		T = BME280_Kalman_Temp(Temperature);
 80037de:	4b4e      	ldr	r3, [pc, #312]	; (8003918 <StartSepSensorTask+0x224>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4618      	mov	r0, r3
 80037e4:	f7fc fec8 	bl	8000578 <__aeabi_f2d>
 80037e8:	4602      	mov	r2, r0
 80037ea:	460b      	mov	r3, r1
 80037ec:	ec43 2b10 	vmov	d0, r2, r3
 80037f0:	f7fe fd16 	bl	8002220 <BME280_Kalman_Temp>
 80037f4:	ec53 2b10 	vmov	r2, r3, d0
 80037f8:	4610      	mov	r0, r2
 80037fa:	4619      	mov	r1, r3
 80037fc:	f7fd fa0c 	bl	8000c18 <__aeabi_d2f>
 8003800:	4603      	mov	r3, r0
 8003802:	4a48      	ldr	r2, [pc, #288]	; (8003924 <StartSepSensorTask+0x230>)
 8003804:	6013      	str	r3, [r2, #0]
		P = BME280_Kalman_Press(Pressure);
 8003806:	4b45      	ldr	r3, [pc, #276]	; (800391c <StartSepSensorTask+0x228>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4618      	mov	r0, r3
 800380c:	f7fc feb4 	bl	8000578 <__aeabi_f2d>
 8003810:	4602      	mov	r2, r0
 8003812:	460b      	mov	r3, r1
 8003814:	ec43 2b10 	vmov	d0, r2, r3
 8003818:	f7fe fbc2 	bl	8001fa0 <BME280_Kalman_Press>
 800381c:	ec53 2b10 	vmov	r2, r3, d0
 8003820:	4610      	mov	r0, r2
 8003822:	4619      	mov	r1, r3
 8003824:	f7fd f9f8 	bl	8000c18 <__aeabi_d2f>
 8003828:	4603      	mov	r3, r0
 800382a:	4a3f      	ldr	r2, [pc, #252]	; (8003928 <StartSepSensorTask+0x234>)
 800382c:	6013      	str	r3, [r2, #0]
		H = BME280_Kalman_Hum(Humidity);
 800382e:	4b3c      	ldr	r3, [pc, #240]	; (8003920 <StartSepSensorTask+0x22c>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4618      	mov	r0, r3
 8003834:	f7fc fea0 	bl	8000578 <__aeabi_f2d>
 8003838:	4602      	mov	r2, r0
 800383a:	460b      	mov	r3, r1
 800383c:	ec43 2b10 	vmov	d0, r2, r3
 8003840:	f7fe fc4e 	bl	80020e0 <BME280_Kalman_Hum>
 8003844:	ec53 2b10 	vmov	r2, r3, d0
 8003848:	4610      	mov	r0, r2
 800384a:	4619      	mov	r1, r3
 800384c:	f7fd f9e4 	bl	8000c18 <__aeabi_d2f>
 8003850:	4603      	mov	r3, r0
 8003852:	4a36      	ldr	r2, [pc, #216]	; (800392c <StartSepSensorTask+0x238>)
 8003854:	6013      	str	r3, [r2, #0]
		Altitude1 = BME280_Altitude();
 8003856:	f7fe fa9b 	bl	8001d90 <BME280_Altitude>
 800385a:	eef0 7a40 	vmov.f32	s15, s0
 800385e:	4b34      	ldr	r3, [pc, #208]	; (8003930 <StartSepSensorTask+0x23c>)
 8003860:	edc3 7a00 	vstr	s15, [r3]
		Alt = BME280_Kalman_Alt(Altitude1);
 8003864:	4b32      	ldr	r3, [pc, #200]	; (8003930 <StartSepSensorTask+0x23c>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4618      	mov	r0, r3
 800386a:	f7fc fe85 	bl	8000578 <__aeabi_f2d>
 800386e:	4602      	mov	r2, r0
 8003870:	460b      	mov	r3, r1
 8003872:	ec43 2b10 	vmov	d0, r2, r3
 8003876:	f7fe fae9 	bl	8001e4c <BME280_Kalman_Alt>
 800387a:	eef0 7a40 	vmov.f32	s15, s0
 800387e:	4b2d      	ldr	r3, [pc, #180]	; (8003934 <StartSepSensorTask+0x240>)
 8003880:	edc3 7a00 	vstr	s15, [r3]

		xSemaphoreGive(SimpleMutexHandle);
 8003884:	4b1c      	ldr	r3, [pc, #112]	; (80038f8 <StartSepSensorTask+0x204>)
 8003886:	6818      	ldr	r0, [r3, #0]
 8003888:	2300      	movs	r3, #0
 800388a:	2200      	movs	r2, #0
 800388c:	2100      	movs	r1, #0
 800388e:	f005 fa3f 	bl	8008d10 <xQueueGenericSend>

		osSemaphoreWait(BinSemSepHandle, osWaitForever);
 8003892:	4b29      	ldr	r3, [pc, #164]	; (8003938 <StartSepSensorTask+0x244>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f04f 31ff 	mov.w	r1, #4294967295
 800389a:	4618      	mov	r0, r3
 800389c:	f004 ff7a 	bl	8008794 <osSemaphoreWait>

		for (int i = 0; i < BUFFER_SIZE; i++) {
 80038a0:	2300      	movs	r3, #0
 80038a2:	60fb      	str	r3, [r7, #12]
 80038a4:	e019      	b.n	80038da <StartSepSensorTask+0x1e6>
			AltCompare = BME280_Kalman_Alt(Altitude1);
 80038a6:	4b22      	ldr	r3, [pc, #136]	; (8003930 <StartSepSensorTask+0x23c>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4618      	mov	r0, r3
 80038ac:	f7fc fe64 	bl	8000578 <__aeabi_f2d>
 80038b0:	4602      	mov	r2, r0
 80038b2:	460b      	mov	r3, r1
 80038b4:	ec43 2b10 	vmov	d0, r2, r3
 80038b8:	f7fe fac8 	bl	8001e4c <BME280_Kalman_Alt>
 80038bc:	eef0 7a40 	vmov.f32	s15, s0
 80038c0:	4b1e      	ldr	r3, [pc, #120]	; (800393c <StartSepSensorTask+0x248>)
 80038c2:	edc3 7a00 	vstr	s15, [r3]
			sensorValues[i] = AltCompare;
 80038c6:	4b1d      	ldr	r3, [pc, #116]	; (800393c <StartSepSensorTask+0x248>)
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	491d      	ldr	r1, [pc, #116]	; (8003940 <StartSepSensorTask+0x24c>)
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	440b      	add	r3, r1
 80038d2:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < BUFFER_SIZE; i++) {
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	3301      	adds	r3, #1
 80038d8:	60fb      	str	r3, [r7, #12]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2b18      	cmp	r3, #24
 80038de:	dde2      	ble.n	80038a6 <StartSepSensorTask+0x1b2>
		}

		// Sensr deerlerini ile
		processSensorValues();
 80038e0:	f7ff fb20 	bl	8002f24 <processSensorValues>

		osSemaphoreRelease(BinSemSepHandle);
 80038e4:	4b14      	ldr	r3, [pc, #80]	; (8003938 <StartSepSensorTask+0x244>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4618      	mov	r0, r3
 80038ea:	f004 ffa1 	bl	8008830 <osSemaphoreRelease>

		osDelay(500);
 80038ee:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80038f2:	f004 fef0 	bl	80086d6 <osDelay>
		xSemaphoreTake(SimpleMutexHandle, portMAX_DELAY);
 80038f6:	e701      	b.n	80036fc <StartSepSensorTask+0x8>
 80038f8:	200006f8 	.word	0x200006f8
 80038fc:	20000778 	.word	0x20000778
 8003900:	2000077c 	.word	0x2000077c
 8003904:	20000780 	.word	0x20000780
 8003908:	20000784 	.word	0x20000784
 800390c:	20000788 	.word	0x20000788
 8003910:	2000078c 	.word	0x2000078c
 8003914:	20000764 	.word	0x20000764
 8003918:	2000076c 	.word	0x2000076c
 800391c:	20000770 	.word	0x20000770
 8003920:	20000774 	.word	0x20000774
 8003924:	20000794 	.word	0x20000794
 8003928:	20000798 	.word	0x20000798
 800392c:	2000079c 	.word	0x2000079c
 8003930:	20000768 	.word	0x20000768
 8003934:	20000790 	.word	0x20000790
 8003938:	200006fc 	.word	0x200006fc
 800393c:	200007a0 	.word	0x200007a0
 8003940:	20000700 	.word	0x20000700

08003944 <StartGPSTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartGPSTask */
void StartGPSTask(void const * argument)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b082      	sub	sp, #8
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartGPSTask */
	/* Infinite loop */
	for (;;) {
		xSemaphoreTake(SimpleMutexHandle, portMAX_DELAY);
 800394c:	4b18      	ldr	r3, [pc, #96]	; (80039b0 <StartGPSTask+0x6c>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f04f 31ff 	mov.w	r1, #4294967295
 8003954:	4618      	mov	r0, r3
 8003956:	f005 fb67 	bl	8009028 <xQueueSemaphoreTake>
		gpsAlt = gps.altitude;
 800395a:	4b16      	ldr	r3, [pc, #88]	; (80039b4 <StartGPSTask+0x70>)
 800395c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003960:	4610      	mov	r0, r2
 8003962:	4619      	mov	r1, r3
 8003964:	f7fd f958 	bl	8000c18 <__aeabi_d2f>
 8003968:	4603      	mov	r3, r0
 800396a:	4a13      	ldr	r2, [pc, #76]	; (80039b8 <StartGPSTask+0x74>)
 800396c:	6013      	str	r3, [r2, #0]
		gpsLat = gps.latitude;
 800396e:	4b11      	ldr	r3, [pc, #68]	; (80039b4 <StartGPSTask+0x70>)
 8003970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003974:	4610      	mov	r0, r2
 8003976:	4619      	mov	r1, r3
 8003978:	f7fd f94e 	bl	8000c18 <__aeabi_d2f>
 800397c:	4603      	mov	r3, r0
 800397e:	4a0f      	ldr	r2, [pc, #60]	; (80039bc <StartGPSTask+0x78>)
 8003980:	6013      	str	r3, [r2, #0]
		gpsLong = gps.longitude;
 8003982:	4b0c      	ldr	r3, [pc, #48]	; (80039b4 <StartGPSTask+0x70>)
 8003984:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003988:	4610      	mov	r0, r2
 800398a:	4619      	mov	r1, r3
 800398c:	f7fd f944 	bl	8000c18 <__aeabi_d2f>
 8003990:	4603      	mov	r3, r0
 8003992:	4a0b      	ldr	r2, [pc, #44]	; (80039c0 <StartGPSTask+0x7c>)
 8003994:	6013      	str	r3, [r2, #0]
		xSemaphoreGive(SimpleMutexHandle);
 8003996:	4b06      	ldr	r3, [pc, #24]	; (80039b0 <StartGPSTask+0x6c>)
 8003998:	6818      	ldr	r0, [r3, #0]
 800399a:	2300      	movs	r3, #0
 800399c:	2200      	movs	r2, #0
 800399e:	2100      	movs	r1, #0
 80039a0:	f005 f9b6 	bl	8008d10 <xQueueGenericSend>
		osDelay(500);
 80039a4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80039a8:	f004 fe95 	bl	80086d6 <osDelay>
		xSemaphoreTake(SimpleMutexHandle, portMAX_DELAY);
 80039ac:	e7ce      	b.n	800394c <StartGPSTask+0x8>
 80039ae:	bf00      	nop
 80039b0:	200006f8 	.word	0x200006f8
 80039b4:	200007f8 	.word	0x200007f8
 80039b8:	200007a4 	.word	0x200007a4
 80039bc:	200007a8 	.word	0x200007a8
 80039c0:	200007ac 	.word	0x200007ac

080039c4 <StartCommTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartCommTask */
void StartCommTask(void const * argument)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b082      	sub	sp, #8
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCommTask */
	/* Infinite loop */
	for (;;) {
		xSemaphoreTake(SimpleMutexHandle, portMAX_DELAY);
 80039cc:	4b11      	ldr	r3, [pc, #68]	; (8003a14 <StartCommTask+0x50>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f04f 31ff 	mov.w	r1, #4294967295
 80039d4:	4618      	mov	r0, r3
 80039d6:	f005 fb27 	bl	8009028 <xQueueSemaphoreTake>
		paket(sayac);
 80039da:	4b0f      	ldr	r3, [pc, #60]	; (8003a18 <StartCommTask+0x54>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4618      	mov	r0, r3
 80039e0:	f7ff fafc 	bl	8002fdc <paket>
		sayac = sayac + 1;
 80039e4:	4b0c      	ldr	r3, [pc, #48]	; (8003a18 <StartCommTask+0x54>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	3301      	adds	r3, #1
 80039ea:	4a0b      	ldr	r2, [pc, #44]	; (8003a18 <StartCommTask+0x54>)
 80039ec:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit(&huart2, buff, 54, 500);
 80039ee:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80039f2:	2236      	movs	r2, #54	; 0x36
 80039f4:	4909      	ldr	r1, [pc, #36]	; (8003a1c <StartCommTask+0x58>)
 80039f6:	480a      	ldr	r0, [pc, #40]	; (8003a20 <StartCommTask+0x5c>)
 80039f8:	f003 fdc5 	bl	8007586 <HAL_UART_Transmit>
		xSemaphoreGive(SimpleMutexHandle);
 80039fc:	4b05      	ldr	r3, [pc, #20]	; (8003a14 <StartCommTask+0x50>)
 80039fe:	6818      	ldr	r0, [r3, #0]
 8003a00:	2300      	movs	r3, #0
 8003a02:	2200      	movs	r2, #0
 8003a04:	2100      	movs	r1, #0
 8003a06:	f005 f983 	bl	8008d10 <xQueueGenericSend>
		osDelay(500);
 8003a0a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003a0e:	f004 fe62 	bl	80086d6 <osDelay>
		xSemaphoreTake(SimpleMutexHandle, portMAX_DELAY);
 8003a12:	e7db      	b.n	80039cc <StartCommTask+0x8>
 8003a14:	200006f8 	.word	0x200006f8
 8003a18:	200007ec 	.word	0x200007ec
 8003a1c:	200007b0 	.word	0x200007b0
 8003a20:	2000065c 	.word	0x2000065c

08003a24 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b082      	sub	sp, #8
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a34:	d101      	bne.n	8003a3a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003a36:	f001 f81d 	bl	8004a74 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003a3a:	bf00      	nop
 8003a3c:	3708      	adds	r7, #8
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}

08003a42 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a42:	b480      	push	{r7}
 8003a44:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003a46:	b672      	cpsid	i
}
 8003a48:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003a4a:	e7fe      	b.n	8003a4a <Error_Handler+0x8>

08003a4c <MPU6050_Init>:
static double Q7 = 10; //initial estimated covariance
static double P7 = 0; //initial error covariance (it must be 0)
static double K7 = 0; //initial kalman gain

void MPU6050_Init (void)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b086      	sub	sp, #24
 8003a50:	af04      	add	r7, sp, #16
	uint8_t check;
	uint8_t Data;

	// check device ID WHO_AM_I

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR,WHO_AM_I_REG,1, &check, 1, 1000);
 8003a52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003a56:	9302      	str	r3, [sp, #8]
 8003a58:	2301      	movs	r3, #1
 8003a5a:	9301      	str	r3, [sp, #4]
 8003a5c:	1dfb      	adds	r3, r7, #7
 8003a5e:	9300      	str	r3, [sp, #0]
 8003a60:	2301      	movs	r3, #1
 8003a62:	2275      	movs	r2, #117	; 0x75
 8003a64:	21d0      	movs	r1, #208	; 0xd0
 8003a66:	4823      	ldr	r0, [pc, #140]	; (8003af4 <MPU6050_Init+0xa8>)
 8003a68:	f001 fda8 	bl	80055bc <HAL_I2C_Mem_Read>

	if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 8003a6c:	79fb      	ldrb	r3, [r7, #7]
 8003a6e:	2b68      	cmp	r3, #104	; 0x68
 8003a70:	d13b      	bne.n	8003aea <MPU6050_Init+0x9e>
	{
		// power management register 0X6B we should write all 0's to wake the sensor up
		Data = 0;
 8003a72:	2300      	movs	r3, #0
 8003a74:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, 1000);
 8003a76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003a7a:	9302      	str	r3, [sp, #8]
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	9301      	str	r3, [sp, #4]
 8003a80:	1dbb      	adds	r3, r7, #6
 8003a82:	9300      	str	r3, [sp, #0]
 8003a84:	2301      	movs	r3, #1
 8003a86:	226b      	movs	r2, #107	; 0x6b
 8003a88:	21d0      	movs	r1, #208	; 0xd0
 8003a8a:	481a      	ldr	r0, [pc, #104]	; (8003af4 <MPU6050_Init+0xa8>)
 8003a8c:	f001 fc9c 	bl	80053c8 <HAL_I2C_Mem_Write>

		// Set DATA RATE of 1KHz by writing SMPLRT_DIV register
		Data = 0x07;
 8003a90:	2307      	movs	r3, #7
 8003a92:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, 1000);
 8003a94:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003a98:	9302      	str	r3, [sp, #8]
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	9301      	str	r3, [sp, #4]
 8003a9e:	1dbb      	adds	r3, r7, #6
 8003aa0:	9300      	str	r3, [sp, #0]
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	2219      	movs	r2, #25
 8003aa6:	21d0      	movs	r1, #208	; 0xd0
 8003aa8:	4812      	ldr	r0, [pc, #72]	; (8003af4 <MPU6050_Init+0xa8>)
 8003aaa:	f001 fc8d 	bl	80053c8 <HAL_I2C_Mem_Write>

		// Set accelerometer configuration in ACCEL_CONFIG Register
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
		Data = 0x00;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, 1000);
 8003ab2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003ab6:	9302      	str	r3, [sp, #8]
 8003ab8:	2301      	movs	r3, #1
 8003aba:	9301      	str	r3, [sp, #4]
 8003abc:	1dbb      	adds	r3, r7, #6
 8003abe:	9300      	str	r3, [sp, #0]
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	221c      	movs	r2, #28
 8003ac4:	21d0      	movs	r1, #208	; 0xd0
 8003ac6:	480b      	ldr	r0, [pc, #44]	; (8003af4 <MPU6050_Init+0xa8>)
 8003ac8:	f001 fc7e 	bl	80053c8 <HAL_I2C_Mem_Write>

		// Set Gyroscopic configuration in GYRO_CONFIG Register
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
		Data = 0x00;
 8003acc:	2300      	movs	r3, #0
 8003ace:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, 1000);
 8003ad0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003ad4:	9302      	str	r3, [sp, #8]
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	9301      	str	r3, [sp, #4]
 8003ada:	1dbb      	adds	r3, r7, #6
 8003adc:	9300      	str	r3, [sp, #0]
 8003ade:	2301      	movs	r3, #1
 8003ae0:	221b      	movs	r2, #27
 8003ae2:	21d0      	movs	r1, #208	; 0xd0
 8003ae4:	4803      	ldr	r0, [pc, #12]	; (8003af4 <MPU6050_Init+0xa8>)
 8003ae6:	f001 fc6f 	bl	80053c8 <HAL_I2C_Mem_Write>
	}

}
 8003aea:	bf00      	nop
 8003aec:	3708      	adds	r7, #8
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop
 8003af4:	200005c0 	.word	0x200005c0

08003af8 <MPU6050_Accel_Config>:

	return Temperature1;
}

void MPU6050_Accel_Config(void)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b086      	sub	sp, #24
 8003afc:	af04      	add	r7, sp, #16
	uint8_t Accel_Data[6];
	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Accel_Data, 6, 1000);
 8003afe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003b02:	9302      	str	r3, [sp, #8]
 8003b04:	2306      	movs	r3, #6
 8003b06:	9301      	str	r3, [sp, #4]
 8003b08:	463b      	mov	r3, r7
 8003b0a:	9300      	str	r3, [sp, #0]
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	223b      	movs	r2, #59	; 0x3b
 8003b10:	21d0      	movs	r1, #208	; 0xd0
 8003b12:	4811      	ldr	r0, [pc, #68]	; (8003b58 <MPU6050_Accel_Config+0x60>)
 8003b14:	f001 fd52 	bl	80055bc <HAL_I2C_Mem_Read>

	Accel_X_RAW = (int16_t)(Accel_Data[0] << 8 | Accel_Data [1]);
 8003b18:	783b      	ldrb	r3, [r7, #0]
 8003b1a:	021b      	lsls	r3, r3, #8
 8003b1c:	b21a      	sxth	r2, r3
 8003b1e:	787b      	ldrb	r3, [r7, #1]
 8003b20:	b21b      	sxth	r3, r3
 8003b22:	4313      	orrs	r3, r2
 8003b24:	b21a      	sxth	r2, r3
 8003b26:	4b0d      	ldr	r3, [pc, #52]	; (8003b5c <MPU6050_Accel_Config+0x64>)
 8003b28:	801a      	strh	r2, [r3, #0]
	Accel_Y_RAW = (int16_t)(Accel_Data[2] << 8 | Accel_Data [3]);
 8003b2a:	78bb      	ldrb	r3, [r7, #2]
 8003b2c:	021b      	lsls	r3, r3, #8
 8003b2e:	b21a      	sxth	r2, r3
 8003b30:	78fb      	ldrb	r3, [r7, #3]
 8003b32:	b21b      	sxth	r3, r3
 8003b34:	4313      	orrs	r3, r2
 8003b36:	b21a      	sxth	r2, r3
 8003b38:	4b09      	ldr	r3, [pc, #36]	; (8003b60 <MPU6050_Accel_Config+0x68>)
 8003b3a:	801a      	strh	r2, [r3, #0]
	Accel_Z_RAW = (int16_t)(Accel_Data[4] << 8 | Accel_Data [5]);
 8003b3c:	793b      	ldrb	r3, [r7, #4]
 8003b3e:	021b      	lsls	r3, r3, #8
 8003b40:	b21a      	sxth	r2, r3
 8003b42:	797b      	ldrb	r3, [r7, #5]
 8003b44:	b21b      	sxth	r3, r3
 8003b46:	4313      	orrs	r3, r2
 8003b48:	b21a      	sxth	r2, r3
 8003b4a:	4b06      	ldr	r3, [pc, #24]	; (8003b64 <MPU6050_Accel_Config+0x6c>)
 8003b4c:	801a      	strh	r2, [r3, #0]
}
 8003b4e:	bf00      	nop
 8003b50:	3708      	adds	r7, #8
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
 8003b56:	bf00      	nop
 8003b58:	200005c0 	.word	0x200005c0
 8003b5c:	2000093c 	.word	0x2000093c
 8003b60:	2000093e 	.word	0x2000093e
 8003b64:	20000940 	.word	0x20000940

08003b68 <MPU6050_Read_Accel_X>:

float MPU6050_Read_Accel_X(void)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	af00      	add	r7, sp, #0
	MPU6050_Accel_Config();
 8003b6c:	f7ff ffc4 	bl	8003af8 <MPU6050_Accel_Config>
	Ax = Accel_X_RAW/16384.0;
 8003b70:	4b0d      	ldr	r3, [pc, #52]	; (8003ba8 <MPU6050_Read_Accel_X+0x40>)
 8003b72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003b76:	4618      	mov	r0, r3
 8003b78:	f7fc fcec 	bl	8000554 <__aeabi_i2d>
 8003b7c:	f04f 0200 	mov.w	r2, #0
 8003b80:	4b0a      	ldr	r3, [pc, #40]	; (8003bac <MPU6050_Read_Accel_X+0x44>)
 8003b82:	f7fc fe7b 	bl	800087c <__aeabi_ddiv>
 8003b86:	4602      	mov	r2, r0
 8003b88:	460b      	mov	r3, r1
 8003b8a:	4610      	mov	r0, r2
 8003b8c:	4619      	mov	r1, r3
 8003b8e:	f7fd f843 	bl	8000c18 <__aeabi_d2f>
 8003b92:	4603      	mov	r3, r0
 8003b94:	4a06      	ldr	r2, [pc, #24]	; (8003bb0 <MPU6050_Read_Accel_X+0x48>)
 8003b96:	6013      	str	r3, [r2, #0]
	return Ax;
 8003b98:	4b05      	ldr	r3, [pc, #20]	; (8003bb0 <MPU6050_Read_Accel_X+0x48>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	ee07 3a90 	vmov	s15, r3
}
 8003ba0:	eeb0 0a67 	vmov.f32	s0, s15
 8003ba4:	bd80      	pop	{r7, pc}
 8003ba6:	bf00      	nop
 8003ba8:	2000093c 	.word	0x2000093c
 8003bac:	40d00000 	.word	0x40d00000
 8003bb0:	2000092c 	.word	0x2000092c

08003bb4 <MPU6050_Read_Accel_Y>:

float MPU6050_Read_Accel_Y (void)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	af00      	add	r7, sp, #0
	MPU6050_Accel_Config();
 8003bb8:	f7ff ff9e 	bl	8003af8 <MPU6050_Accel_Config>
	Ay = Accel_Y_RAW/16384.0;
 8003bbc:	4b0d      	ldr	r3, [pc, #52]	; (8003bf4 <MPU6050_Read_Accel_Y+0x40>)
 8003bbe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f7fc fcc6 	bl	8000554 <__aeabi_i2d>
 8003bc8:	f04f 0200 	mov.w	r2, #0
 8003bcc:	4b0a      	ldr	r3, [pc, #40]	; (8003bf8 <MPU6050_Read_Accel_Y+0x44>)
 8003bce:	f7fc fe55 	bl	800087c <__aeabi_ddiv>
 8003bd2:	4602      	mov	r2, r0
 8003bd4:	460b      	mov	r3, r1
 8003bd6:	4610      	mov	r0, r2
 8003bd8:	4619      	mov	r1, r3
 8003bda:	f7fd f81d 	bl	8000c18 <__aeabi_d2f>
 8003bde:	4603      	mov	r3, r0
 8003be0:	4a06      	ldr	r2, [pc, #24]	; (8003bfc <MPU6050_Read_Accel_Y+0x48>)
 8003be2:	6013      	str	r3, [r2, #0]
	return Ay;
 8003be4:	4b05      	ldr	r3, [pc, #20]	; (8003bfc <MPU6050_Read_Accel_Y+0x48>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	ee07 3a90 	vmov	s15, r3
}
 8003bec:	eeb0 0a67 	vmov.f32	s0, s15
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	bf00      	nop
 8003bf4:	2000093e 	.word	0x2000093e
 8003bf8:	40d00000 	.word	0x40d00000
 8003bfc:	20000930 	.word	0x20000930

08003c00 <MPU6050_Read_Accel_Z>:

float MPU6050_Read_Accel_Z (void)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	af00      	add	r7, sp, #0
	MPU6050_Accel_Config();
 8003c04:	f7ff ff78 	bl	8003af8 <MPU6050_Accel_Config>
	Az = Accel_Z_RAW/16384.0;
 8003c08:	4b0d      	ldr	r3, [pc, #52]	; (8003c40 <MPU6050_Read_Accel_Z+0x40>)
 8003c0a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f7fc fca0 	bl	8000554 <__aeabi_i2d>
 8003c14:	f04f 0200 	mov.w	r2, #0
 8003c18:	4b0a      	ldr	r3, [pc, #40]	; (8003c44 <MPU6050_Read_Accel_Z+0x44>)
 8003c1a:	f7fc fe2f 	bl	800087c <__aeabi_ddiv>
 8003c1e:	4602      	mov	r2, r0
 8003c20:	460b      	mov	r3, r1
 8003c22:	4610      	mov	r0, r2
 8003c24:	4619      	mov	r1, r3
 8003c26:	f7fc fff7 	bl	8000c18 <__aeabi_d2f>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	4a06      	ldr	r2, [pc, #24]	; (8003c48 <MPU6050_Read_Accel_Z+0x48>)
 8003c2e:	6013      	str	r3, [r2, #0]
	return Az;
 8003c30:	4b05      	ldr	r3, [pc, #20]	; (8003c48 <MPU6050_Read_Accel_Z+0x48>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	ee07 3a90 	vmov	s15, r3
}
 8003c38:	eeb0 0a67 	vmov.f32	s0, s15
 8003c3c:	bd80      	pop	{r7, pc}
 8003c3e:	bf00      	nop
 8003c40:	20000940 	.word	0x20000940
 8003c44:	40d00000 	.word	0x40d00000
 8003c48:	20000934 	.word	0x20000934

08003c4c <MPU6050_Gyro_Config>:

void MPU6050_Gyro_Config(void)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b086      	sub	sp, #24
 8003c50:	af04      	add	r7, sp, #16
	uint8_t Gyro_Data[6];
	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, Gyro_Data, 6, 1000);
 8003c52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c56:	9302      	str	r3, [sp, #8]
 8003c58:	2306      	movs	r3, #6
 8003c5a:	9301      	str	r3, [sp, #4]
 8003c5c:	463b      	mov	r3, r7
 8003c5e:	9300      	str	r3, [sp, #0]
 8003c60:	2301      	movs	r3, #1
 8003c62:	2243      	movs	r2, #67	; 0x43
 8003c64:	21d0      	movs	r1, #208	; 0xd0
 8003c66:	4811      	ldr	r0, [pc, #68]	; (8003cac <MPU6050_Gyro_Config+0x60>)
 8003c68:	f001 fca8 	bl	80055bc <HAL_I2C_Mem_Read>

	Gyro_X_RAW = (int16_t)(Gyro_Data[0] << 8 | Gyro_Data [1]);
 8003c6c:	783b      	ldrb	r3, [r7, #0]
 8003c6e:	021b      	lsls	r3, r3, #8
 8003c70:	b21a      	sxth	r2, r3
 8003c72:	787b      	ldrb	r3, [r7, #1]
 8003c74:	b21b      	sxth	r3, r3
 8003c76:	4313      	orrs	r3, r2
 8003c78:	b21a      	sxth	r2, r3
 8003c7a:	4b0d      	ldr	r3, [pc, #52]	; (8003cb0 <MPU6050_Gyro_Config+0x64>)
 8003c7c:	801a      	strh	r2, [r3, #0]
	Gyro_Y_RAW = (int16_t)(Gyro_Data[2] << 8 | Gyro_Data [3]);
 8003c7e:	78bb      	ldrb	r3, [r7, #2]
 8003c80:	021b      	lsls	r3, r3, #8
 8003c82:	b21a      	sxth	r2, r3
 8003c84:	78fb      	ldrb	r3, [r7, #3]
 8003c86:	b21b      	sxth	r3, r3
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	b21a      	sxth	r2, r3
 8003c8c:	4b09      	ldr	r3, [pc, #36]	; (8003cb4 <MPU6050_Gyro_Config+0x68>)
 8003c8e:	801a      	strh	r2, [r3, #0]
	Gyro_Z_RAW = (int16_t)(Gyro_Data[4] << 8 | Gyro_Data [5]);
 8003c90:	793b      	ldrb	r3, [r7, #4]
 8003c92:	021b      	lsls	r3, r3, #8
 8003c94:	b21a      	sxth	r2, r3
 8003c96:	797b      	ldrb	r3, [r7, #5]
 8003c98:	b21b      	sxth	r3, r3
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	b21a      	sxth	r2, r3
 8003c9e:	4b06      	ldr	r3, [pc, #24]	; (8003cb8 <MPU6050_Gyro_Config+0x6c>)
 8003ca0:	801a      	strh	r2, [r3, #0]

}
 8003ca2:	bf00      	nop
 8003ca4:	3708      	adds	r7, #8
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}
 8003caa:	bf00      	nop
 8003cac:	200005c0 	.word	0x200005c0
 8003cb0:	20000942 	.word	0x20000942
 8003cb4:	20000944 	.word	0x20000944
 8003cb8:	20000946 	.word	0x20000946
 8003cbc:	00000000 	.word	0x00000000

08003cc0 <MPU6050_Read_Gyro_X>:

float MPU6050_Read_Gyro_X (void)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	af00      	add	r7, sp, #0
	MPU6050_Gyro_Config();
 8003cc4:	f7ff ffc2 	bl	8003c4c <MPU6050_Gyro_Config>
	Gx = Gyro_X_RAW/131.0;
 8003cc8:	4b0f      	ldr	r3, [pc, #60]	; (8003d08 <MPU6050_Read_Gyro_X+0x48>)
 8003cca:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f7fc fc40 	bl	8000554 <__aeabi_i2d>
 8003cd4:	a30a      	add	r3, pc, #40	; (adr r3, 8003d00 <MPU6050_Read_Gyro_X+0x40>)
 8003cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cda:	f7fc fdcf 	bl	800087c <__aeabi_ddiv>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	460b      	mov	r3, r1
 8003ce2:	4610      	mov	r0, r2
 8003ce4:	4619      	mov	r1, r3
 8003ce6:	f7fc ff97 	bl	8000c18 <__aeabi_d2f>
 8003cea:	4603      	mov	r3, r0
 8003cec:	4a07      	ldr	r2, [pc, #28]	; (8003d0c <MPU6050_Read_Gyro_X+0x4c>)
 8003cee:	6013      	str	r3, [r2, #0]
	return Gx;
 8003cf0:	4b06      	ldr	r3, [pc, #24]	; (8003d0c <MPU6050_Read_Gyro_X+0x4c>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	ee07 3a90 	vmov	s15, r3
}
 8003cf8:	eeb0 0a67 	vmov.f32	s0, s15
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	00000000 	.word	0x00000000
 8003d04:	40606000 	.word	0x40606000
 8003d08:	20000942 	.word	0x20000942
 8003d0c:	20000938 	.word	0x20000938

08003d10 <MPU6050_Roll_Angle>:
	Gz = Gyro_Z_RAW/131.0;
	return Gz;
}

float MPU6050_Roll_Angle(void)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b086      	sub	sp, #24
 8003d14:	af00      	add	r7, sp, #0
	double AccelY = MPU6050_Kalman_Accel_Y();
 8003d16:	f000 f96f 	bl	8003ff8 <MPU6050_Kalman_Accel_Y>
 8003d1a:	ed87 0b04 	vstr	d0, [r7, #16]
	double AccelZ = MPU6050_Kalman_Accel_Z();
 8003d1e:	f000 fa0d 	bl	800413c <MPU6050_Kalman_Accel_Z>
 8003d22:	ed87 0b02 	vstr	d0, [r7, #8]
	float Roll = 0;
 8003d26:	f04f 0300 	mov.w	r3, #0
 8003d2a:	607b      	str	r3, [r7, #4]
	Roll = atan2(AccelY, AccelZ) * 180;
 8003d2c:	ed97 1b02 	vldr	d1, [r7, #8]
 8003d30:	ed97 0b04 	vldr	d0, [r7, #16]
 8003d34:	f009 fef4 	bl	800db20 <atan2>
 8003d38:	ec51 0b10 	vmov	r0, r1, d0
 8003d3c:	f04f 0200 	mov.w	r2, #0
 8003d40:	4b09      	ldr	r3, [pc, #36]	; (8003d68 <MPU6050_Roll_Angle+0x58>)
 8003d42:	f7fc fc71 	bl	8000628 <__aeabi_dmul>
 8003d46:	4602      	mov	r2, r0
 8003d48:	460b      	mov	r3, r1
 8003d4a:	4610      	mov	r0, r2
 8003d4c:	4619      	mov	r1, r3
 8003d4e:	f7fc ff63 	bl	8000c18 <__aeabi_d2f>
 8003d52:	4603      	mov	r3, r0
 8003d54:	607b      	str	r3, [r7, #4]
	return Roll;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	ee07 3a90 	vmov	s15, r3
}
 8003d5c:	eeb0 0a67 	vmov.f32	s0, s15
 8003d60:	3718      	adds	r7, #24
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	bf00      	nop
 8003d68:	40668000 	.word	0x40668000

08003d6c <MPU6050_Kalman_Roll_Angle>:

float MPU6050_Kalman_Roll_Angle (void)
{
 8003d6c:	b5b0      	push	{r4, r5, r7, lr}
 8003d6e:	b082      	sub	sp, #8
 8003d70:	af00      	add	r7, sp, #0
	float RollAng_U = MPU6050_Roll_Angle();
 8003d72:	f7ff ffcd 	bl	8003d10 <MPU6050_Roll_Angle>
 8003d76:	ed87 0a01 	vstr	s0, [r7, #4]

	static double RollAng_U_hat = 0; //initial estimated state

	K0 = P0 * H0 / (H0 * P0 * H0 + R0);
 8003d7a:	4b48      	ldr	r3, [pc, #288]	; (8003e9c <MPU6050_Kalman_Roll_Angle+0x130>)
 8003d7c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003d80:	f04f 0200 	mov.w	r2, #0
 8003d84:	4b46      	ldr	r3, [pc, #280]	; (8003ea0 <MPU6050_Kalman_Roll_Angle+0x134>)
 8003d86:	f7fc fc4f 	bl	8000628 <__aeabi_dmul>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	460b      	mov	r3, r1
 8003d8e:	4614      	mov	r4, r2
 8003d90:	461d      	mov	r5, r3
 8003d92:	f04f 0000 	mov.w	r0, #0
 8003d96:	4942      	ldr	r1, [pc, #264]	; (8003ea0 <MPU6050_Kalman_Roll_Angle+0x134>)
 8003d98:	4b40      	ldr	r3, [pc, #256]	; (8003e9c <MPU6050_Kalman_Roll_Angle+0x130>)
 8003d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d9e:	f7fc fc43 	bl	8000628 <__aeabi_dmul>
 8003da2:	4602      	mov	r2, r0
 8003da4:	460b      	mov	r3, r1
 8003da6:	4610      	mov	r0, r2
 8003da8:	4619      	mov	r1, r3
 8003daa:	f04f 0200 	mov.w	r2, #0
 8003dae:	4b3c      	ldr	r3, [pc, #240]	; (8003ea0 <MPU6050_Kalman_Roll_Angle+0x134>)
 8003db0:	f7fc fc3a 	bl	8000628 <__aeabi_dmul>
 8003db4:	4602      	mov	r2, r0
 8003db6:	460b      	mov	r3, r1
 8003db8:	4610      	mov	r0, r2
 8003dba:	4619      	mov	r1, r3
 8003dbc:	f04f 0200 	mov.w	r2, #0
 8003dc0:	4b38      	ldr	r3, [pc, #224]	; (8003ea4 <MPU6050_Kalman_Roll_Angle+0x138>)
 8003dc2:	f7fc fa7b 	bl	80002bc <__adddf3>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	460b      	mov	r3, r1
 8003dca:	4620      	mov	r0, r4
 8003dcc:	4629      	mov	r1, r5
 8003dce:	f7fc fd55 	bl	800087c <__aeabi_ddiv>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	460b      	mov	r3, r1
 8003dd6:	4934      	ldr	r1, [pc, #208]	; (8003ea8 <MPU6050_Kalman_Roll_Angle+0x13c>)
 8003dd8:	e9c1 2300 	strd	r2, r3, [r1]
	RollAng_U_hat = RollAng_U_hat + K0 * (RollAng_U - H0 * RollAng_U_hat);
 8003ddc:	6878      	ldr	r0, [r7, #4]
 8003dde:	f7fc fbcb 	bl	8000578 <__aeabi_f2d>
 8003de2:	4604      	mov	r4, r0
 8003de4:	460d      	mov	r5, r1
 8003de6:	f04f 0000 	mov.w	r0, #0
 8003dea:	492d      	ldr	r1, [pc, #180]	; (8003ea0 <MPU6050_Kalman_Roll_Angle+0x134>)
 8003dec:	4b2f      	ldr	r3, [pc, #188]	; (8003eac <MPU6050_Kalman_Roll_Angle+0x140>)
 8003dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003df2:	f7fc fc19 	bl	8000628 <__aeabi_dmul>
 8003df6:	4602      	mov	r2, r0
 8003df8:	460b      	mov	r3, r1
 8003dfa:	4620      	mov	r0, r4
 8003dfc:	4629      	mov	r1, r5
 8003dfe:	f7fc fa5b 	bl	80002b8 <__aeabi_dsub>
 8003e02:	4602      	mov	r2, r0
 8003e04:	460b      	mov	r3, r1
 8003e06:	4610      	mov	r0, r2
 8003e08:	4619      	mov	r1, r3
 8003e0a:	4b27      	ldr	r3, [pc, #156]	; (8003ea8 <MPU6050_Kalman_Roll_Angle+0x13c>)
 8003e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e10:	f7fc fc0a 	bl	8000628 <__aeabi_dmul>
 8003e14:	4602      	mov	r2, r0
 8003e16:	460b      	mov	r3, r1
 8003e18:	4610      	mov	r0, r2
 8003e1a:	4619      	mov	r1, r3
 8003e1c:	4b23      	ldr	r3, [pc, #140]	; (8003eac <MPU6050_Kalman_Roll_Angle+0x140>)
 8003e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e22:	f7fc fa4b 	bl	80002bc <__adddf3>
 8003e26:	4602      	mov	r2, r0
 8003e28:	460b      	mov	r3, r1
 8003e2a:	4920      	ldr	r1, [pc, #128]	; (8003eac <MPU6050_Kalman_Roll_Angle+0x140>)
 8003e2c:	e9c1 2300 	strd	r2, r3, [r1]
	P0 = (1 - K0 * H0) * P0 + Q0;
 8003e30:	4b1d      	ldr	r3, [pc, #116]	; (8003ea8 <MPU6050_Kalman_Roll_Angle+0x13c>)
 8003e32:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003e36:	f04f 0200 	mov.w	r2, #0
 8003e3a:	4b19      	ldr	r3, [pc, #100]	; (8003ea0 <MPU6050_Kalman_Roll_Angle+0x134>)
 8003e3c:	f7fc fbf4 	bl	8000628 <__aeabi_dmul>
 8003e40:	4602      	mov	r2, r0
 8003e42:	460b      	mov	r3, r1
 8003e44:	f04f 0000 	mov.w	r0, #0
 8003e48:	4915      	ldr	r1, [pc, #84]	; (8003ea0 <MPU6050_Kalman_Roll_Angle+0x134>)
 8003e4a:	f7fc fa35 	bl	80002b8 <__aeabi_dsub>
 8003e4e:	4602      	mov	r2, r0
 8003e50:	460b      	mov	r3, r1
 8003e52:	4610      	mov	r0, r2
 8003e54:	4619      	mov	r1, r3
 8003e56:	4b11      	ldr	r3, [pc, #68]	; (8003e9c <MPU6050_Kalman_Roll_Angle+0x130>)
 8003e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e5c:	f7fc fbe4 	bl	8000628 <__aeabi_dmul>
 8003e60:	4602      	mov	r2, r0
 8003e62:	460b      	mov	r3, r1
 8003e64:	4610      	mov	r0, r2
 8003e66:	4619      	mov	r1, r3
 8003e68:	4b11      	ldr	r3, [pc, #68]	; (8003eb0 <MPU6050_Kalman_Roll_Angle+0x144>)
 8003e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e6e:	f7fc fa25 	bl	80002bc <__adddf3>
 8003e72:	4602      	mov	r2, r0
 8003e74:	460b      	mov	r3, r1
 8003e76:	4909      	ldr	r1, [pc, #36]	; (8003e9c <MPU6050_Kalman_Roll_Angle+0x130>)
 8003e78:	e9c1 2300 	strd	r2, r3, [r1]

	return RollAng_U_hat;
 8003e7c:	4b0b      	ldr	r3, [pc, #44]	; (8003eac <MPU6050_Kalman_Roll_Angle+0x140>)
 8003e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e82:	4610      	mov	r0, r2
 8003e84:	4619      	mov	r1, r3
 8003e86:	f7fc fec7 	bl	8000c18 <__aeabi_d2f>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	ee07 3a90 	vmov	s15, r3
}
 8003e90:	eeb0 0a67 	vmov.f32	s0, s15
 8003e94:	3708      	adds	r7, #8
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bdb0      	pop	{r4, r5, r7, pc}
 8003e9a:	bf00      	nop
 8003e9c:	20000948 	.word	0x20000948
 8003ea0:	3ff00000 	.word	0x3ff00000
 8003ea4:	40440000 	.word	0x40440000
 8003ea8:	20000950 	.word	0x20000950
 8003eac:	20000998 	.word	0x20000998
 8003eb0:	20000040 	.word	0x20000040

08003eb4 <MPU6050_Kalman_Accel_X>:

double MPU6050_Kalman_Accel_X (void)
{
 8003eb4:	b5b0      	push	{r4, r5, r7, lr}
 8003eb6:	b082      	sub	sp, #8
 8003eb8:	af00      	add	r7, sp, #0
	double Accel_X_U = MPU6050_Read_Accel_X();
 8003eba:	f7ff fe55 	bl	8003b68 <MPU6050_Read_Accel_X>
 8003ebe:	ee10 3a10 	vmov	r3, s0
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f7fc fb58 	bl	8000578 <__aeabi_f2d>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	460b      	mov	r3, r1
 8003ecc:	e9c7 2300 	strd	r2, r3, [r7]

	static double Accel_X_U_hat = 0; //initial estimated state

	K1 = P1 * H1 / (H1 * P1 * H1 + R1);
 8003ed0:	4b43      	ldr	r3, [pc, #268]	; (8003fe0 <MPU6050_Kalman_Accel_X+0x12c>)
 8003ed2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003ed6:	f04f 0200 	mov.w	r2, #0
 8003eda:	4b42      	ldr	r3, [pc, #264]	; (8003fe4 <MPU6050_Kalman_Accel_X+0x130>)
 8003edc:	f7fc fba4 	bl	8000628 <__aeabi_dmul>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	460b      	mov	r3, r1
 8003ee4:	4614      	mov	r4, r2
 8003ee6:	461d      	mov	r5, r3
 8003ee8:	f04f 0000 	mov.w	r0, #0
 8003eec:	493d      	ldr	r1, [pc, #244]	; (8003fe4 <MPU6050_Kalman_Accel_X+0x130>)
 8003eee:	4b3c      	ldr	r3, [pc, #240]	; (8003fe0 <MPU6050_Kalman_Accel_X+0x12c>)
 8003ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ef4:	f7fc fb98 	bl	8000628 <__aeabi_dmul>
 8003ef8:	4602      	mov	r2, r0
 8003efa:	460b      	mov	r3, r1
 8003efc:	4610      	mov	r0, r2
 8003efe:	4619      	mov	r1, r3
 8003f00:	f04f 0200 	mov.w	r2, #0
 8003f04:	4b37      	ldr	r3, [pc, #220]	; (8003fe4 <MPU6050_Kalman_Accel_X+0x130>)
 8003f06:	f7fc fb8f 	bl	8000628 <__aeabi_dmul>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	460b      	mov	r3, r1
 8003f0e:	4610      	mov	r0, r2
 8003f10:	4619      	mov	r1, r3
 8003f12:	f04f 0200 	mov.w	r2, #0
 8003f16:	4b34      	ldr	r3, [pc, #208]	; (8003fe8 <MPU6050_Kalman_Accel_X+0x134>)
 8003f18:	f7fc f9d0 	bl	80002bc <__adddf3>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	460b      	mov	r3, r1
 8003f20:	4620      	mov	r0, r4
 8003f22:	4629      	mov	r1, r5
 8003f24:	f7fc fcaa 	bl	800087c <__aeabi_ddiv>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	460b      	mov	r3, r1
 8003f2c:	492f      	ldr	r1, [pc, #188]	; (8003fec <MPU6050_Kalman_Accel_X+0x138>)
 8003f2e:	e9c1 2300 	strd	r2, r3, [r1]
	Accel_X_U_hat = Accel_X_U_hat + K1 * (Accel_X_U - H1 * Accel_X_U_hat);
 8003f32:	f04f 0000 	mov.w	r0, #0
 8003f36:	492b      	ldr	r1, [pc, #172]	; (8003fe4 <MPU6050_Kalman_Accel_X+0x130>)
 8003f38:	4b2d      	ldr	r3, [pc, #180]	; (8003ff0 <MPU6050_Kalman_Accel_X+0x13c>)
 8003f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f3e:	f7fc fb73 	bl	8000628 <__aeabi_dmul>
 8003f42:	4602      	mov	r2, r0
 8003f44:	460b      	mov	r3, r1
 8003f46:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003f4a:	f7fc f9b5 	bl	80002b8 <__aeabi_dsub>
 8003f4e:	4602      	mov	r2, r0
 8003f50:	460b      	mov	r3, r1
 8003f52:	4610      	mov	r0, r2
 8003f54:	4619      	mov	r1, r3
 8003f56:	4b25      	ldr	r3, [pc, #148]	; (8003fec <MPU6050_Kalman_Accel_X+0x138>)
 8003f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f5c:	f7fc fb64 	bl	8000628 <__aeabi_dmul>
 8003f60:	4602      	mov	r2, r0
 8003f62:	460b      	mov	r3, r1
 8003f64:	4610      	mov	r0, r2
 8003f66:	4619      	mov	r1, r3
 8003f68:	4b21      	ldr	r3, [pc, #132]	; (8003ff0 <MPU6050_Kalman_Accel_X+0x13c>)
 8003f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f6e:	f7fc f9a5 	bl	80002bc <__adddf3>
 8003f72:	4602      	mov	r2, r0
 8003f74:	460b      	mov	r3, r1
 8003f76:	491e      	ldr	r1, [pc, #120]	; (8003ff0 <MPU6050_Kalman_Accel_X+0x13c>)
 8003f78:	e9c1 2300 	strd	r2, r3, [r1]
	P1 = (1 - K1 * H1) * P1 + Q1;
 8003f7c:	4b1b      	ldr	r3, [pc, #108]	; (8003fec <MPU6050_Kalman_Accel_X+0x138>)
 8003f7e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003f82:	f04f 0200 	mov.w	r2, #0
 8003f86:	4b17      	ldr	r3, [pc, #92]	; (8003fe4 <MPU6050_Kalman_Accel_X+0x130>)
 8003f88:	f7fc fb4e 	bl	8000628 <__aeabi_dmul>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	460b      	mov	r3, r1
 8003f90:	f04f 0000 	mov.w	r0, #0
 8003f94:	4913      	ldr	r1, [pc, #76]	; (8003fe4 <MPU6050_Kalman_Accel_X+0x130>)
 8003f96:	f7fc f98f 	bl	80002b8 <__aeabi_dsub>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	460b      	mov	r3, r1
 8003f9e:	4610      	mov	r0, r2
 8003fa0:	4619      	mov	r1, r3
 8003fa2:	4b0f      	ldr	r3, [pc, #60]	; (8003fe0 <MPU6050_Kalman_Accel_X+0x12c>)
 8003fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fa8:	f7fc fb3e 	bl	8000628 <__aeabi_dmul>
 8003fac:	4602      	mov	r2, r0
 8003fae:	460b      	mov	r3, r1
 8003fb0:	4610      	mov	r0, r2
 8003fb2:	4619      	mov	r1, r3
 8003fb4:	4b0f      	ldr	r3, [pc, #60]	; (8003ff4 <MPU6050_Kalman_Accel_X+0x140>)
 8003fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fba:	f7fc f97f 	bl	80002bc <__adddf3>
 8003fbe:	4602      	mov	r2, r0
 8003fc0:	460b      	mov	r3, r1
 8003fc2:	4907      	ldr	r1, [pc, #28]	; (8003fe0 <MPU6050_Kalman_Accel_X+0x12c>)
 8003fc4:	e9c1 2300 	strd	r2, r3, [r1]

	return Accel_X_U_hat;
 8003fc8:	4b09      	ldr	r3, [pc, #36]	; (8003ff0 <MPU6050_Kalman_Accel_X+0x13c>)
 8003fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fce:	ec43 2b17 	vmov	d7, r2, r3
}
 8003fd2:	eeb0 0a47 	vmov.f32	s0, s14
 8003fd6:	eef0 0a67 	vmov.f32	s1, s15
 8003fda:	3708      	adds	r7, #8
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bdb0      	pop	{r4, r5, r7, pc}
 8003fe0:	20000958 	.word	0x20000958
 8003fe4:	3ff00000 	.word	0x3ff00000
 8003fe8:	40440000 	.word	0x40440000
 8003fec:	20000960 	.word	0x20000960
 8003ff0:	200009a0 	.word	0x200009a0
 8003ff4:	20000048 	.word	0x20000048

08003ff8 <MPU6050_Kalman_Accel_Y>:

double MPU6050_Kalman_Accel_Y (void)
{
 8003ff8:	b5b0      	push	{r4, r5, r7, lr}
 8003ffa:	b082      	sub	sp, #8
 8003ffc:	af00      	add	r7, sp, #0
	double Accel_Y_U = MPU6050_Read_Accel_Y();
 8003ffe:	f7ff fdd9 	bl	8003bb4 <MPU6050_Read_Accel_Y>
 8004002:	ee10 3a10 	vmov	r3, s0
 8004006:	4618      	mov	r0, r3
 8004008:	f7fc fab6 	bl	8000578 <__aeabi_f2d>
 800400c:	4602      	mov	r2, r0
 800400e:	460b      	mov	r3, r1
 8004010:	e9c7 2300 	strd	r2, r3, [r7]

	static double Accel_Y_U_hat = 0; //initial estimated state

	K2 = P2 * H2 / (H2 * P2 * H2 + R2);
 8004014:	4b43      	ldr	r3, [pc, #268]	; (8004124 <MPU6050_Kalman_Accel_Y+0x12c>)
 8004016:	e9d3 0100 	ldrd	r0, r1, [r3]
 800401a:	f04f 0200 	mov.w	r2, #0
 800401e:	4b42      	ldr	r3, [pc, #264]	; (8004128 <MPU6050_Kalman_Accel_Y+0x130>)
 8004020:	f7fc fb02 	bl	8000628 <__aeabi_dmul>
 8004024:	4602      	mov	r2, r0
 8004026:	460b      	mov	r3, r1
 8004028:	4614      	mov	r4, r2
 800402a:	461d      	mov	r5, r3
 800402c:	f04f 0000 	mov.w	r0, #0
 8004030:	493d      	ldr	r1, [pc, #244]	; (8004128 <MPU6050_Kalman_Accel_Y+0x130>)
 8004032:	4b3c      	ldr	r3, [pc, #240]	; (8004124 <MPU6050_Kalman_Accel_Y+0x12c>)
 8004034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004038:	f7fc faf6 	bl	8000628 <__aeabi_dmul>
 800403c:	4602      	mov	r2, r0
 800403e:	460b      	mov	r3, r1
 8004040:	4610      	mov	r0, r2
 8004042:	4619      	mov	r1, r3
 8004044:	f04f 0200 	mov.w	r2, #0
 8004048:	4b37      	ldr	r3, [pc, #220]	; (8004128 <MPU6050_Kalman_Accel_Y+0x130>)
 800404a:	f7fc faed 	bl	8000628 <__aeabi_dmul>
 800404e:	4602      	mov	r2, r0
 8004050:	460b      	mov	r3, r1
 8004052:	4610      	mov	r0, r2
 8004054:	4619      	mov	r1, r3
 8004056:	f04f 0200 	mov.w	r2, #0
 800405a:	4b34      	ldr	r3, [pc, #208]	; (800412c <MPU6050_Kalman_Accel_Y+0x134>)
 800405c:	f7fc f92e 	bl	80002bc <__adddf3>
 8004060:	4602      	mov	r2, r0
 8004062:	460b      	mov	r3, r1
 8004064:	4620      	mov	r0, r4
 8004066:	4629      	mov	r1, r5
 8004068:	f7fc fc08 	bl	800087c <__aeabi_ddiv>
 800406c:	4602      	mov	r2, r0
 800406e:	460b      	mov	r3, r1
 8004070:	492f      	ldr	r1, [pc, #188]	; (8004130 <MPU6050_Kalman_Accel_Y+0x138>)
 8004072:	e9c1 2300 	strd	r2, r3, [r1]
	Accel_Y_U_hat = Accel_Y_U_hat + K2 * (Accel_Y_U - H2 * Accel_Y_U_hat);
 8004076:	f04f 0000 	mov.w	r0, #0
 800407a:	492b      	ldr	r1, [pc, #172]	; (8004128 <MPU6050_Kalman_Accel_Y+0x130>)
 800407c:	4b2d      	ldr	r3, [pc, #180]	; (8004134 <MPU6050_Kalman_Accel_Y+0x13c>)
 800407e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004082:	f7fc fad1 	bl	8000628 <__aeabi_dmul>
 8004086:	4602      	mov	r2, r0
 8004088:	460b      	mov	r3, r1
 800408a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800408e:	f7fc f913 	bl	80002b8 <__aeabi_dsub>
 8004092:	4602      	mov	r2, r0
 8004094:	460b      	mov	r3, r1
 8004096:	4610      	mov	r0, r2
 8004098:	4619      	mov	r1, r3
 800409a:	4b25      	ldr	r3, [pc, #148]	; (8004130 <MPU6050_Kalman_Accel_Y+0x138>)
 800409c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040a0:	f7fc fac2 	bl	8000628 <__aeabi_dmul>
 80040a4:	4602      	mov	r2, r0
 80040a6:	460b      	mov	r3, r1
 80040a8:	4610      	mov	r0, r2
 80040aa:	4619      	mov	r1, r3
 80040ac:	4b21      	ldr	r3, [pc, #132]	; (8004134 <MPU6050_Kalman_Accel_Y+0x13c>)
 80040ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040b2:	f7fc f903 	bl	80002bc <__adddf3>
 80040b6:	4602      	mov	r2, r0
 80040b8:	460b      	mov	r3, r1
 80040ba:	491e      	ldr	r1, [pc, #120]	; (8004134 <MPU6050_Kalman_Accel_Y+0x13c>)
 80040bc:	e9c1 2300 	strd	r2, r3, [r1]
	P2 = (1 - K2 * H2) * P2 + Q2;
 80040c0:	4b1b      	ldr	r3, [pc, #108]	; (8004130 <MPU6050_Kalman_Accel_Y+0x138>)
 80040c2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80040c6:	f04f 0200 	mov.w	r2, #0
 80040ca:	4b17      	ldr	r3, [pc, #92]	; (8004128 <MPU6050_Kalman_Accel_Y+0x130>)
 80040cc:	f7fc faac 	bl	8000628 <__aeabi_dmul>
 80040d0:	4602      	mov	r2, r0
 80040d2:	460b      	mov	r3, r1
 80040d4:	f04f 0000 	mov.w	r0, #0
 80040d8:	4913      	ldr	r1, [pc, #76]	; (8004128 <MPU6050_Kalman_Accel_Y+0x130>)
 80040da:	f7fc f8ed 	bl	80002b8 <__aeabi_dsub>
 80040de:	4602      	mov	r2, r0
 80040e0:	460b      	mov	r3, r1
 80040e2:	4610      	mov	r0, r2
 80040e4:	4619      	mov	r1, r3
 80040e6:	4b0f      	ldr	r3, [pc, #60]	; (8004124 <MPU6050_Kalman_Accel_Y+0x12c>)
 80040e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ec:	f7fc fa9c 	bl	8000628 <__aeabi_dmul>
 80040f0:	4602      	mov	r2, r0
 80040f2:	460b      	mov	r3, r1
 80040f4:	4610      	mov	r0, r2
 80040f6:	4619      	mov	r1, r3
 80040f8:	4b0f      	ldr	r3, [pc, #60]	; (8004138 <MPU6050_Kalman_Accel_Y+0x140>)
 80040fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040fe:	f7fc f8dd 	bl	80002bc <__adddf3>
 8004102:	4602      	mov	r2, r0
 8004104:	460b      	mov	r3, r1
 8004106:	4907      	ldr	r1, [pc, #28]	; (8004124 <MPU6050_Kalman_Accel_Y+0x12c>)
 8004108:	e9c1 2300 	strd	r2, r3, [r1]

	return Accel_Y_U_hat;
 800410c:	4b09      	ldr	r3, [pc, #36]	; (8004134 <MPU6050_Kalman_Accel_Y+0x13c>)
 800410e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004112:	ec43 2b17 	vmov	d7, r2, r3
}
 8004116:	eeb0 0a47 	vmov.f32	s0, s14
 800411a:	eef0 0a67 	vmov.f32	s1, s15
 800411e:	3708      	adds	r7, #8
 8004120:	46bd      	mov	sp, r7
 8004122:	bdb0      	pop	{r4, r5, r7, pc}
 8004124:	20000968 	.word	0x20000968
 8004128:	3ff00000 	.word	0x3ff00000
 800412c:	40440000 	.word	0x40440000
 8004130:	20000970 	.word	0x20000970
 8004134:	200009a8 	.word	0x200009a8
 8004138:	20000050 	.word	0x20000050

0800413c <MPU6050_Kalman_Accel_Z>:

double MPU6050_Kalman_Accel_Z (void)
{
 800413c:	b5b0      	push	{r4, r5, r7, lr}
 800413e:	b082      	sub	sp, #8
 8004140:	af00      	add	r7, sp, #0
	double Accel_Z_U = MPU6050_Read_Accel_Z();
 8004142:	f7ff fd5d 	bl	8003c00 <MPU6050_Read_Accel_Z>
 8004146:	ee10 3a10 	vmov	r3, s0
 800414a:	4618      	mov	r0, r3
 800414c:	f7fc fa14 	bl	8000578 <__aeabi_f2d>
 8004150:	4602      	mov	r2, r0
 8004152:	460b      	mov	r3, r1
 8004154:	e9c7 2300 	strd	r2, r3, [r7]

	static double Accel_Z_U_hat = 0; //initial estimated state

	K3 = P3 * H3 / (H3 * P3 * H3 + R3);
 8004158:	4b43      	ldr	r3, [pc, #268]	; (8004268 <MPU6050_Kalman_Accel_Z+0x12c>)
 800415a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800415e:	f04f 0200 	mov.w	r2, #0
 8004162:	4b42      	ldr	r3, [pc, #264]	; (800426c <MPU6050_Kalman_Accel_Z+0x130>)
 8004164:	f7fc fa60 	bl	8000628 <__aeabi_dmul>
 8004168:	4602      	mov	r2, r0
 800416a:	460b      	mov	r3, r1
 800416c:	4614      	mov	r4, r2
 800416e:	461d      	mov	r5, r3
 8004170:	f04f 0000 	mov.w	r0, #0
 8004174:	493d      	ldr	r1, [pc, #244]	; (800426c <MPU6050_Kalman_Accel_Z+0x130>)
 8004176:	4b3c      	ldr	r3, [pc, #240]	; (8004268 <MPU6050_Kalman_Accel_Z+0x12c>)
 8004178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800417c:	f7fc fa54 	bl	8000628 <__aeabi_dmul>
 8004180:	4602      	mov	r2, r0
 8004182:	460b      	mov	r3, r1
 8004184:	4610      	mov	r0, r2
 8004186:	4619      	mov	r1, r3
 8004188:	f04f 0200 	mov.w	r2, #0
 800418c:	4b37      	ldr	r3, [pc, #220]	; (800426c <MPU6050_Kalman_Accel_Z+0x130>)
 800418e:	f7fc fa4b 	bl	8000628 <__aeabi_dmul>
 8004192:	4602      	mov	r2, r0
 8004194:	460b      	mov	r3, r1
 8004196:	4610      	mov	r0, r2
 8004198:	4619      	mov	r1, r3
 800419a:	f04f 0200 	mov.w	r2, #0
 800419e:	4b34      	ldr	r3, [pc, #208]	; (8004270 <MPU6050_Kalman_Accel_Z+0x134>)
 80041a0:	f7fc f88c 	bl	80002bc <__adddf3>
 80041a4:	4602      	mov	r2, r0
 80041a6:	460b      	mov	r3, r1
 80041a8:	4620      	mov	r0, r4
 80041aa:	4629      	mov	r1, r5
 80041ac:	f7fc fb66 	bl	800087c <__aeabi_ddiv>
 80041b0:	4602      	mov	r2, r0
 80041b2:	460b      	mov	r3, r1
 80041b4:	492f      	ldr	r1, [pc, #188]	; (8004274 <MPU6050_Kalman_Accel_Z+0x138>)
 80041b6:	e9c1 2300 	strd	r2, r3, [r1]
	Accel_Z_U_hat = Accel_Z_U_hat + K3 * (Accel_Z_U - H3 * Accel_Z_U_hat);
 80041ba:	f04f 0000 	mov.w	r0, #0
 80041be:	492b      	ldr	r1, [pc, #172]	; (800426c <MPU6050_Kalman_Accel_Z+0x130>)
 80041c0:	4b2d      	ldr	r3, [pc, #180]	; (8004278 <MPU6050_Kalman_Accel_Z+0x13c>)
 80041c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041c6:	f7fc fa2f 	bl	8000628 <__aeabi_dmul>
 80041ca:	4602      	mov	r2, r0
 80041cc:	460b      	mov	r3, r1
 80041ce:	e9d7 0100 	ldrd	r0, r1, [r7]
 80041d2:	f7fc f871 	bl	80002b8 <__aeabi_dsub>
 80041d6:	4602      	mov	r2, r0
 80041d8:	460b      	mov	r3, r1
 80041da:	4610      	mov	r0, r2
 80041dc:	4619      	mov	r1, r3
 80041de:	4b25      	ldr	r3, [pc, #148]	; (8004274 <MPU6050_Kalman_Accel_Z+0x138>)
 80041e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041e4:	f7fc fa20 	bl	8000628 <__aeabi_dmul>
 80041e8:	4602      	mov	r2, r0
 80041ea:	460b      	mov	r3, r1
 80041ec:	4610      	mov	r0, r2
 80041ee:	4619      	mov	r1, r3
 80041f0:	4b21      	ldr	r3, [pc, #132]	; (8004278 <MPU6050_Kalman_Accel_Z+0x13c>)
 80041f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041f6:	f7fc f861 	bl	80002bc <__adddf3>
 80041fa:	4602      	mov	r2, r0
 80041fc:	460b      	mov	r3, r1
 80041fe:	491e      	ldr	r1, [pc, #120]	; (8004278 <MPU6050_Kalman_Accel_Z+0x13c>)
 8004200:	e9c1 2300 	strd	r2, r3, [r1]
	P3 = (1 - K3 * H3) * P3 + Q3;
 8004204:	4b1b      	ldr	r3, [pc, #108]	; (8004274 <MPU6050_Kalman_Accel_Z+0x138>)
 8004206:	e9d3 0100 	ldrd	r0, r1, [r3]
 800420a:	f04f 0200 	mov.w	r2, #0
 800420e:	4b17      	ldr	r3, [pc, #92]	; (800426c <MPU6050_Kalman_Accel_Z+0x130>)
 8004210:	f7fc fa0a 	bl	8000628 <__aeabi_dmul>
 8004214:	4602      	mov	r2, r0
 8004216:	460b      	mov	r3, r1
 8004218:	f04f 0000 	mov.w	r0, #0
 800421c:	4913      	ldr	r1, [pc, #76]	; (800426c <MPU6050_Kalman_Accel_Z+0x130>)
 800421e:	f7fc f84b 	bl	80002b8 <__aeabi_dsub>
 8004222:	4602      	mov	r2, r0
 8004224:	460b      	mov	r3, r1
 8004226:	4610      	mov	r0, r2
 8004228:	4619      	mov	r1, r3
 800422a:	4b0f      	ldr	r3, [pc, #60]	; (8004268 <MPU6050_Kalman_Accel_Z+0x12c>)
 800422c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004230:	f7fc f9fa 	bl	8000628 <__aeabi_dmul>
 8004234:	4602      	mov	r2, r0
 8004236:	460b      	mov	r3, r1
 8004238:	4610      	mov	r0, r2
 800423a:	4619      	mov	r1, r3
 800423c:	4b0f      	ldr	r3, [pc, #60]	; (800427c <MPU6050_Kalman_Accel_Z+0x140>)
 800423e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004242:	f7fc f83b 	bl	80002bc <__adddf3>
 8004246:	4602      	mov	r2, r0
 8004248:	460b      	mov	r3, r1
 800424a:	4907      	ldr	r1, [pc, #28]	; (8004268 <MPU6050_Kalman_Accel_Z+0x12c>)
 800424c:	e9c1 2300 	strd	r2, r3, [r1]

	return Accel_Z_U_hat;
 8004250:	4b09      	ldr	r3, [pc, #36]	; (8004278 <MPU6050_Kalman_Accel_Z+0x13c>)
 8004252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004256:	ec43 2b17 	vmov	d7, r2, r3
}
 800425a:	eeb0 0a47 	vmov.f32	s0, s14
 800425e:	eef0 0a67 	vmov.f32	s1, s15
 8004262:	3708      	adds	r7, #8
 8004264:	46bd      	mov	sp, r7
 8004266:	bdb0      	pop	{r4, r5, r7, pc}
 8004268:	20000978 	.word	0x20000978
 800426c:	3ff00000 	.word	0x3ff00000
 8004270:	40440000 	.word	0x40440000
 8004274:	20000980 	.word	0x20000980
 8004278:	200009b0 	.word	0x200009b0
 800427c:	20000058 	.word	0x20000058

08004280 <MPU6050_Kalman_Gyro_X>:

double MPU6050_Kalman_Gyro_X (void)
{
 8004280:	b5b0      	push	{r4, r5, r7, lr}
 8004282:	b082      	sub	sp, #8
 8004284:	af00      	add	r7, sp, #0
	double Gyro_X_U = MPU6050_Read_Gyro_X();
 8004286:	f7ff fd1b 	bl	8003cc0 <MPU6050_Read_Gyro_X>
 800428a:	ee10 3a10 	vmov	r3, s0
 800428e:	4618      	mov	r0, r3
 8004290:	f7fc f972 	bl	8000578 <__aeabi_f2d>
 8004294:	4602      	mov	r2, r0
 8004296:	460b      	mov	r3, r1
 8004298:	e9c7 2300 	strd	r2, r3, [r7]

	static double Gyro_X_U_hat = 0; //initial estimated state

	K4 = P4 * H4 / (H4 * P4 * H4 + R4);
 800429c:	4b43      	ldr	r3, [pc, #268]	; (80043ac <MPU6050_Kalman_Gyro_X+0x12c>)
 800429e:	e9d3 0100 	ldrd	r0, r1, [r3]
 80042a2:	f04f 0200 	mov.w	r2, #0
 80042a6:	4b42      	ldr	r3, [pc, #264]	; (80043b0 <MPU6050_Kalman_Gyro_X+0x130>)
 80042a8:	f7fc f9be 	bl	8000628 <__aeabi_dmul>
 80042ac:	4602      	mov	r2, r0
 80042ae:	460b      	mov	r3, r1
 80042b0:	4614      	mov	r4, r2
 80042b2:	461d      	mov	r5, r3
 80042b4:	f04f 0000 	mov.w	r0, #0
 80042b8:	493d      	ldr	r1, [pc, #244]	; (80043b0 <MPU6050_Kalman_Gyro_X+0x130>)
 80042ba:	4b3c      	ldr	r3, [pc, #240]	; (80043ac <MPU6050_Kalman_Gyro_X+0x12c>)
 80042bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042c0:	f7fc f9b2 	bl	8000628 <__aeabi_dmul>
 80042c4:	4602      	mov	r2, r0
 80042c6:	460b      	mov	r3, r1
 80042c8:	4610      	mov	r0, r2
 80042ca:	4619      	mov	r1, r3
 80042cc:	f04f 0200 	mov.w	r2, #0
 80042d0:	4b37      	ldr	r3, [pc, #220]	; (80043b0 <MPU6050_Kalman_Gyro_X+0x130>)
 80042d2:	f7fc f9a9 	bl	8000628 <__aeabi_dmul>
 80042d6:	4602      	mov	r2, r0
 80042d8:	460b      	mov	r3, r1
 80042da:	4610      	mov	r0, r2
 80042dc:	4619      	mov	r1, r3
 80042de:	f04f 0200 	mov.w	r2, #0
 80042e2:	4b34      	ldr	r3, [pc, #208]	; (80043b4 <MPU6050_Kalman_Gyro_X+0x134>)
 80042e4:	f7fb ffea 	bl	80002bc <__adddf3>
 80042e8:	4602      	mov	r2, r0
 80042ea:	460b      	mov	r3, r1
 80042ec:	4620      	mov	r0, r4
 80042ee:	4629      	mov	r1, r5
 80042f0:	f7fc fac4 	bl	800087c <__aeabi_ddiv>
 80042f4:	4602      	mov	r2, r0
 80042f6:	460b      	mov	r3, r1
 80042f8:	492f      	ldr	r1, [pc, #188]	; (80043b8 <MPU6050_Kalman_Gyro_X+0x138>)
 80042fa:	e9c1 2300 	strd	r2, r3, [r1]
	Gyro_X_U_hat = Gyro_X_U_hat + K4 * (Gyro_X_U - H4 * Gyro_X_U_hat);
 80042fe:	f04f 0000 	mov.w	r0, #0
 8004302:	492b      	ldr	r1, [pc, #172]	; (80043b0 <MPU6050_Kalman_Gyro_X+0x130>)
 8004304:	4b2d      	ldr	r3, [pc, #180]	; (80043bc <MPU6050_Kalman_Gyro_X+0x13c>)
 8004306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800430a:	f7fc f98d 	bl	8000628 <__aeabi_dmul>
 800430e:	4602      	mov	r2, r0
 8004310:	460b      	mov	r3, r1
 8004312:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004316:	f7fb ffcf 	bl	80002b8 <__aeabi_dsub>
 800431a:	4602      	mov	r2, r0
 800431c:	460b      	mov	r3, r1
 800431e:	4610      	mov	r0, r2
 8004320:	4619      	mov	r1, r3
 8004322:	4b25      	ldr	r3, [pc, #148]	; (80043b8 <MPU6050_Kalman_Gyro_X+0x138>)
 8004324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004328:	f7fc f97e 	bl	8000628 <__aeabi_dmul>
 800432c:	4602      	mov	r2, r0
 800432e:	460b      	mov	r3, r1
 8004330:	4610      	mov	r0, r2
 8004332:	4619      	mov	r1, r3
 8004334:	4b21      	ldr	r3, [pc, #132]	; (80043bc <MPU6050_Kalman_Gyro_X+0x13c>)
 8004336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800433a:	f7fb ffbf 	bl	80002bc <__adddf3>
 800433e:	4602      	mov	r2, r0
 8004340:	460b      	mov	r3, r1
 8004342:	491e      	ldr	r1, [pc, #120]	; (80043bc <MPU6050_Kalman_Gyro_X+0x13c>)
 8004344:	e9c1 2300 	strd	r2, r3, [r1]
	P4 = (1 - K4 * H4) * P4 + Q4;
 8004348:	4b1b      	ldr	r3, [pc, #108]	; (80043b8 <MPU6050_Kalman_Gyro_X+0x138>)
 800434a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800434e:	f04f 0200 	mov.w	r2, #0
 8004352:	4b17      	ldr	r3, [pc, #92]	; (80043b0 <MPU6050_Kalman_Gyro_X+0x130>)
 8004354:	f7fc f968 	bl	8000628 <__aeabi_dmul>
 8004358:	4602      	mov	r2, r0
 800435a:	460b      	mov	r3, r1
 800435c:	f04f 0000 	mov.w	r0, #0
 8004360:	4913      	ldr	r1, [pc, #76]	; (80043b0 <MPU6050_Kalman_Gyro_X+0x130>)
 8004362:	f7fb ffa9 	bl	80002b8 <__aeabi_dsub>
 8004366:	4602      	mov	r2, r0
 8004368:	460b      	mov	r3, r1
 800436a:	4610      	mov	r0, r2
 800436c:	4619      	mov	r1, r3
 800436e:	4b0f      	ldr	r3, [pc, #60]	; (80043ac <MPU6050_Kalman_Gyro_X+0x12c>)
 8004370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004374:	f7fc f958 	bl	8000628 <__aeabi_dmul>
 8004378:	4602      	mov	r2, r0
 800437a:	460b      	mov	r3, r1
 800437c:	4610      	mov	r0, r2
 800437e:	4619      	mov	r1, r3
 8004380:	4b0f      	ldr	r3, [pc, #60]	; (80043c0 <MPU6050_Kalman_Gyro_X+0x140>)
 8004382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004386:	f7fb ff99 	bl	80002bc <__adddf3>
 800438a:	4602      	mov	r2, r0
 800438c:	460b      	mov	r3, r1
 800438e:	4907      	ldr	r1, [pc, #28]	; (80043ac <MPU6050_Kalman_Gyro_X+0x12c>)
 8004390:	e9c1 2300 	strd	r2, r3, [r1]

	return Gyro_X_U_hat;
 8004394:	4b09      	ldr	r3, [pc, #36]	; (80043bc <MPU6050_Kalman_Gyro_X+0x13c>)
 8004396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800439a:	ec43 2b17 	vmov	d7, r2, r3
}
 800439e:	eeb0 0a47 	vmov.f32	s0, s14
 80043a2:	eef0 0a67 	vmov.f32	s1, s15
 80043a6:	3708      	adds	r7, #8
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bdb0      	pop	{r4, r5, r7, pc}
 80043ac:	20000988 	.word	0x20000988
 80043b0:	3ff00000 	.word	0x3ff00000
 80043b4:	40440000 	.word	0x40440000
 80043b8:	20000990 	.word	0x20000990
 80043bc:	200009b8 	.word	0x200009b8
 80043c0:	20000060 	.word	0x20000060

080043c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b082      	sub	sp, #8
 80043c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043ca:	2300      	movs	r3, #0
 80043cc:	607b      	str	r3, [r7, #4]
 80043ce:	4b12      	ldr	r3, [pc, #72]	; (8004418 <HAL_MspInit+0x54>)
 80043d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043d2:	4a11      	ldr	r2, [pc, #68]	; (8004418 <HAL_MspInit+0x54>)
 80043d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80043d8:	6453      	str	r3, [r2, #68]	; 0x44
 80043da:	4b0f      	ldr	r3, [pc, #60]	; (8004418 <HAL_MspInit+0x54>)
 80043dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043e2:	607b      	str	r3, [r7, #4]
 80043e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80043e6:	2300      	movs	r3, #0
 80043e8:	603b      	str	r3, [r7, #0]
 80043ea:	4b0b      	ldr	r3, [pc, #44]	; (8004418 <HAL_MspInit+0x54>)
 80043ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ee:	4a0a      	ldr	r2, [pc, #40]	; (8004418 <HAL_MspInit+0x54>)
 80043f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043f4:	6413      	str	r3, [r2, #64]	; 0x40
 80043f6:	4b08      	ldr	r3, [pc, #32]	; (8004418 <HAL_MspInit+0x54>)
 80043f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043fe:	603b      	str	r3, [r7, #0]
 8004400:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004402:	2200      	movs	r2, #0
 8004404:	210f      	movs	r1, #15
 8004406:	f06f 0001 	mvn.w	r0, #1
 800440a:	f000 fc2f 	bl	8004c6c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800440e:	bf00      	nop
 8004410:	3708      	adds	r7, #8
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop
 8004418:	40023800 	.word	0x40023800

0800441c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b08a      	sub	sp, #40	; 0x28
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004424:	f107 0314 	add.w	r3, r7, #20
 8004428:	2200      	movs	r2, #0
 800442a:	601a      	str	r2, [r3, #0]
 800442c:	605a      	str	r2, [r3, #4]
 800442e:	609a      	str	r2, [r3, #8]
 8004430:	60da      	str	r2, [r3, #12]
 8004432:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a19      	ldr	r2, [pc, #100]	; (80044a0 <HAL_I2C_MspInit+0x84>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d12b      	bne.n	8004496 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800443e:	2300      	movs	r3, #0
 8004440:	613b      	str	r3, [r7, #16]
 8004442:	4b18      	ldr	r3, [pc, #96]	; (80044a4 <HAL_I2C_MspInit+0x88>)
 8004444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004446:	4a17      	ldr	r2, [pc, #92]	; (80044a4 <HAL_I2C_MspInit+0x88>)
 8004448:	f043 0302 	orr.w	r3, r3, #2
 800444c:	6313      	str	r3, [r2, #48]	; 0x30
 800444e:	4b15      	ldr	r3, [pc, #84]	; (80044a4 <HAL_I2C_MspInit+0x88>)
 8004450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004452:	f003 0302 	and.w	r3, r3, #2
 8004456:	613b      	str	r3, [r7, #16]
 8004458:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800445a:	23c0      	movs	r3, #192	; 0xc0
 800445c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800445e:	2312      	movs	r3, #18
 8004460:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004462:	2300      	movs	r3, #0
 8004464:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004466:	2303      	movs	r3, #3
 8004468:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800446a:	2304      	movs	r3, #4
 800446c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800446e:	f107 0314 	add.w	r3, r7, #20
 8004472:	4619      	mov	r1, r3
 8004474:	480c      	ldr	r0, [pc, #48]	; (80044a8 <HAL_I2C_MspInit+0x8c>)
 8004476:	f000 fcb5 	bl	8004de4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800447a:	2300      	movs	r3, #0
 800447c:	60fb      	str	r3, [r7, #12]
 800447e:	4b09      	ldr	r3, [pc, #36]	; (80044a4 <HAL_I2C_MspInit+0x88>)
 8004480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004482:	4a08      	ldr	r2, [pc, #32]	; (80044a4 <HAL_I2C_MspInit+0x88>)
 8004484:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004488:	6413      	str	r3, [r2, #64]	; 0x40
 800448a:	4b06      	ldr	r3, [pc, #24]	; (80044a4 <HAL_I2C_MspInit+0x88>)
 800448c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800448e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004492:	60fb      	str	r3, [r7, #12]
 8004494:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004496:	bf00      	nop
 8004498:	3728      	adds	r7, #40	; 0x28
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}
 800449e:	bf00      	nop
 80044a0:	40005400 	.word	0x40005400
 80044a4:	40023800 	.word	0x40023800
 80044a8:	40020400 	.word	0x40020400

080044ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b084      	sub	sp, #16
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a0e      	ldr	r2, [pc, #56]	; (80044f4 <HAL_TIM_Base_MspInit+0x48>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d115      	bne.n	80044ea <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80044be:	2300      	movs	r3, #0
 80044c0:	60fb      	str	r3, [r7, #12]
 80044c2:	4b0d      	ldr	r3, [pc, #52]	; (80044f8 <HAL_TIM_Base_MspInit+0x4c>)
 80044c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044c6:	4a0c      	ldr	r2, [pc, #48]	; (80044f8 <HAL_TIM_Base_MspInit+0x4c>)
 80044c8:	f043 0301 	orr.w	r3, r3, #1
 80044cc:	6453      	str	r3, [r2, #68]	; 0x44
 80044ce:	4b0a      	ldr	r3, [pc, #40]	; (80044f8 <HAL_TIM_Base_MspInit+0x4c>)
 80044d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044d2:	f003 0301 	and.w	r3, r3, #1
 80044d6:	60fb      	str	r3, [r7, #12]
 80044d8:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 80044da:	2200      	movs	r2, #0
 80044dc:	2105      	movs	r1, #5
 80044de:	2019      	movs	r0, #25
 80044e0:	f000 fbc4 	bl	8004c6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80044e4:	2019      	movs	r0, #25
 80044e6:	f000 fbdd 	bl	8004ca4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80044ea:	bf00      	nop
 80044ec:	3710      	adds	r7, #16
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}
 80044f2:	bf00      	nop
 80044f4:	40010000 	.word	0x40010000
 80044f8:	40023800 	.word	0x40023800

080044fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b08c      	sub	sp, #48	; 0x30
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004504:	f107 031c 	add.w	r3, r7, #28
 8004508:	2200      	movs	r2, #0
 800450a:	601a      	str	r2, [r3, #0]
 800450c:	605a      	str	r2, [r3, #4]
 800450e:	609a      	str	r2, [r3, #8]
 8004510:	60da      	str	r2, [r3, #12]
 8004512:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a36      	ldr	r2, [pc, #216]	; (80045f4 <HAL_UART_MspInit+0xf8>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d12c      	bne.n	8004578 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800451e:	2300      	movs	r3, #0
 8004520:	61bb      	str	r3, [r7, #24]
 8004522:	4b35      	ldr	r3, [pc, #212]	; (80045f8 <HAL_UART_MspInit+0xfc>)
 8004524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004526:	4a34      	ldr	r2, [pc, #208]	; (80045f8 <HAL_UART_MspInit+0xfc>)
 8004528:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800452c:	6413      	str	r3, [r2, #64]	; 0x40
 800452e:	4b32      	ldr	r3, [pc, #200]	; (80045f8 <HAL_UART_MspInit+0xfc>)
 8004530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004532:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004536:	61bb      	str	r3, [r7, #24]
 8004538:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800453a:	2300      	movs	r3, #0
 800453c:	617b      	str	r3, [r7, #20]
 800453e:	4b2e      	ldr	r3, [pc, #184]	; (80045f8 <HAL_UART_MspInit+0xfc>)
 8004540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004542:	4a2d      	ldr	r2, [pc, #180]	; (80045f8 <HAL_UART_MspInit+0xfc>)
 8004544:	f043 0301 	orr.w	r3, r3, #1
 8004548:	6313      	str	r3, [r2, #48]	; 0x30
 800454a:	4b2b      	ldr	r3, [pc, #172]	; (80045f8 <HAL_UART_MspInit+0xfc>)
 800454c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800454e:	f003 0301 	and.w	r3, r3, #1
 8004552:	617b      	str	r3, [r7, #20]
 8004554:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004556:	230c      	movs	r3, #12
 8004558:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800455a:	2302      	movs	r3, #2
 800455c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800455e:	2300      	movs	r3, #0
 8004560:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004562:	2303      	movs	r3, #3
 8004564:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004566:	2307      	movs	r3, #7
 8004568:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800456a:	f107 031c 	add.w	r3, r7, #28
 800456e:	4619      	mov	r1, r3
 8004570:	4822      	ldr	r0, [pc, #136]	; (80045fc <HAL_UART_MspInit+0x100>)
 8004572:	f000 fc37 	bl	8004de4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8004576:	e038      	b.n	80045ea <HAL_UART_MspInit+0xee>
  else if(huart->Instance==USART6)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a20      	ldr	r2, [pc, #128]	; (8004600 <HAL_UART_MspInit+0x104>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d133      	bne.n	80045ea <HAL_UART_MspInit+0xee>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004582:	2300      	movs	r3, #0
 8004584:	613b      	str	r3, [r7, #16]
 8004586:	4b1c      	ldr	r3, [pc, #112]	; (80045f8 <HAL_UART_MspInit+0xfc>)
 8004588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800458a:	4a1b      	ldr	r2, [pc, #108]	; (80045f8 <HAL_UART_MspInit+0xfc>)
 800458c:	f043 0320 	orr.w	r3, r3, #32
 8004590:	6453      	str	r3, [r2, #68]	; 0x44
 8004592:	4b19      	ldr	r3, [pc, #100]	; (80045f8 <HAL_UART_MspInit+0xfc>)
 8004594:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004596:	f003 0320 	and.w	r3, r3, #32
 800459a:	613b      	str	r3, [r7, #16]
 800459c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800459e:	2300      	movs	r3, #0
 80045a0:	60fb      	str	r3, [r7, #12]
 80045a2:	4b15      	ldr	r3, [pc, #84]	; (80045f8 <HAL_UART_MspInit+0xfc>)
 80045a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045a6:	4a14      	ldr	r2, [pc, #80]	; (80045f8 <HAL_UART_MspInit+0xfc>)
 80045a8:	f043 0304 	orr.w	r3, r3, #4
 80045ac:	6313      	str	r3, [r2, #48]	; 0x30
 80045ae:	4b12      	ldr	r3, [pc, #72]	; (80045f8 <HAL_UART_MspInit+0xfc>)
 80045b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045b2:	f003 0304 	and.w	r3, r3, #4
 80045b6:	60fb      	str	r3, [r7, #12]
 80045b8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80045ba:	23c0      	movs	r3, #192	; 0xc0
 80045bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045be:	2302      	movs	r3, #2
 80045c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045c2:	2300      	movs	r3, #0
 80045c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045c6:	2303      	movs	r3, #3
 80045c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80045ca:	2308      	movs	r3, #8
 80045cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045ce:	f107 031c 	add.w	r3, r7, #28
 80045d2:	4619      	mov	r1, r3
 80045d4:	480b      	ldr	r0, [pc, #44]	; (8004604 <HAL_UART_MspInit+0x108>)
 80045d6:	f000 fc05 	bl	8004de4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 80045da:	2200      	movs	r2, #0
 80045dc:	2105      	movs	r1, #5
 80045de:	2047      	movs	r0, #71	; 0x47
 80045e0:	f000 fb44 	bl	8004c6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80045e4:	2047      	movs	r0, #71	; 0x47
 80045e6:	f000 fb5d 	bl	8004ca4 <HAL_NVIC_EnableIRQ>
}
 80045ea:	bf00      	nop
 80045ec:	3730      	adds	r7, #48	; 0x30
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}
 80045f2:	bf00      	nop
 80045f4:	40004400 	.word	0x40004400
 80045f8:	40023800 	.word	0x40023800
 80045fc:	40020000 	.word	0x40020000
 8004600:	40011400 	.word	0x40011400
 8004604:	40020800 	.word	0x40020800

08004608 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b08e      	sub	sp, #56	; 0x38
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8004610:	2300      	movs	r3, #0
 8004612:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8004614:	2300      	movs	r3, #0
 8004616:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8004618:	2300      	movs	r3, #0
 800461a:	60fb      	str	r3, [r7, #12]
 800461c:	4b34      	ldr	r3, [pc, #208]	; (80046f0 <HAL_InitTick+0xe8>)
 800461e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004620:	4a33      	ldr	r2, [pc, #204]	; (80046f0 <HAL_InitTick+0xe8>)
 8004622:	f043 0301 	orr.w	r3, r3, #1
 8004626:	6413      	str	r3, [r2, #64]	; 0x40
 8004628:	4b31      	ldr	r3, [pc, #196]	; (80046f0 <HAL_InitTick+0xe8>)
 800462a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800462c:	f003 0301 	and.w	r3, r3, #1
 8004630:	60fb      	str	r3, [r7, #12]
 8004632:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004634:	f107 0210 	add.w	r2, r7, #16
 8004638:	f107 0314 	add.w	r3, r7, #20
 800463c:	4611      	mov	r1, r2
 800463e:	4618      	mov	r0, r3
 8004640:	f001 fe58 	bl	80062f4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8004644:	6a3b      	ldr	r3, [r7, #32]
 8004646:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8004648:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800464a:	2b00      	cmp	r3, #0
 800464c:	d103      	bne.n	8004656 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800464e:	f001 fe29 	bl	80062a4 <HAL_RCC_GetPCLK1Freq>
 8004652:	6378      	str	r0, [r7, #52]	; 0x34
 8004654:	e004      	b.n	8004660 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8004656:	f001 fe25 	bl	80062a4 <HAL_RCC_GetPCLK1Freq>
 800465a:	4603      	mov	r3, r0
 800465c:	005b      	lsls	r3, r3, #1
 800465e:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004660:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004662:	4a24      	ldr	r2, [pc, #144]	; (80046f4 <HAL_InitTick+0xec>)
 8004664:	fba2 2303 	umull	r2, r3, r2, r3
 8004668:	0c9b      	lsrs	r3, r3, #18
 800466a:	3b01      	subs	r3, #1
 800466c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 800466e:	4b22      	ldr	r3, [pc, #136]	; (80046f8 <HAL_InitTick+0xf0>)
 8004670:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004674:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8004676:	4b20      	ldr	r3, [pc, #128]	; (80046f8 <HAL_InitTick+0xf0>)
 8004678:	f240 32e7 	movw	r2, #999	; 0x3e7
 800467c:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 800467e:	4a1e      	ldr	r2, [pc, #120]	; (80046f8 <HAL_InitTick+0xf0>)
 8004680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004682:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8004684:	4b1c      	ldr	r3, [pc, #112]	; (80046f8 <HAL_InitTick+0xf0>)
 8004686:	2200      	movs	r2, #0
 8004688:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800468a:	4b1b      	ldr	r3, [pc, #108]	; (80046f8 <HAL_InitTick+0xf0>)
 800468c:	2200      	movs	r2, #0
 800468e:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004690:	4b19      	ldr	r3, [pc, #100]	; (80046f8 <HAL_InitTick+0xf0>)
 8004692:	2200      	movs	r2, #0
 8004694:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8004696:	4818      	ldr	r0, [pc, #96]	; (80046f8 <HAL_InitTick+0xf0>)
 8004698:	f002 faa6 	bl	8006be8 <HAL_TIM_Base_Init>
 800469c:	4603      	mov	r3, r0
 800469e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80046a2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d11b      	bne.n	80046e2 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 80046aa:	4813      	ldr	r0, [pc, #76]	; (80046f8 <HAL_InitTick+0xf0>)
 80046ac:	f002 faec 	bl	8006c88 <HAL_TIM_Base_Start_IT>
 80046b0:	4603      	mov	r3, r0
 80046b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80046b6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d111      	bne.n	80046e2 <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80046be:	201c      	movs	r0, #28
 80046c0:	f000 faf0 	bl	8004ca4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2b0f      	cmp	r3, #15
 80046c8:	d808      	bhi.n	80046dc <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80046ca:	2200      	movs	r2, #0
 80046cc:	6879      	ldr	r1, [r7, #4]
 80046ce:	201c      	movs	r0, #28
 80046d0:	f000 facc 	bl	8004c6c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80046d4:	4a09      	ldr	r2, [pc, #36]	; (80046fc <HAL_InitTick+0xf4>)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6013      	str	r3, [r2, #0]
 80046da:	e002      	b.n	80046e2 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
 80046de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80046e2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	3738      	adds	r7, #56	; 0x38
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	bf00      	nop
 80046f0:	40023800 	.word	0x40023800
 80046f4:	431bde83 	.word	0x431bde83
 80046f8:	200009c0 	.word	0x200009c0
 80046fc:	20000070 	.word	0x20000070

08004700 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004700:	b480      	push	{r7}
 8004702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004704:	e7fe      	b.n	8004704 <NMI_Handler+0x4>

08004706 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004706:	b480      	push	{r7}
 8004708:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800470a:	e7fe      	b.n	800470a <HardFault_Handler+0x4>

0800470c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800470c:	b480      	push	{r7}
 800470e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004710:	e7fe      	b.n	8004710 <MemManage_Handler+0x4>

08004712 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004712:	b480      	push	{r7}
 8004714:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004716:	e7fe      	b.n	8004716 <BusFault_Handler+0x4>

08004718 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004718:	b480      	push	{r7}
 800471a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800471c:	e7fe      	b.n	800471c <UsageFault_Handler+0x4>

0800471e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800471e:	b480      	push	{r7}
 8004720:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004722:	bf00      	nop
 8004724:	46bd      	mov	sp, r7
 8004726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472a:	4770      	bx	lr

0800472c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004730:	4802      	ldr	r0, [pc, #8]	; (800473c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8004732:	f002 fb19 	bl	8006d68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004736:	bf00      	nop
 8004738:	bd80      	pop	{r7, pc}
 800473a:	bf00      	nop
 800473c:	20000614 	.word	0x20000614

08004740 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004744:	4802      	ldr	r0, [pc, #8]	; (8004750 <TIM2_IRQHandler+0x10>)
 8004746:	f002 fb0f 	bl	8006d68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800474a:	bf00      	nop
 800474c:	bd80      	pop	{r7, pc}
 800474e:	bf00      	nop
 8004750:	200009c0 	.word	0x200009c0

08004754 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	if((RollAng <=15 || RollAng >=-15) && Alt>=2400)
 8004758:	4b2c      	ldr	r3, [pc, #176]	; (800480c <USART6_IRQHandler+0xb8>)
 800475a:	edd3 7a00 	vldr	s15, [r3]
 800475e:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8004762:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800476a:	d909      	bls.n	8004780 <USART6_IRQHandler+0x2c>
 800476c:	4b27      	ldr	r3, [pc, #156]	; (800480c <USART6_IRQHandler+0xb8>)
 800476e:	edd3 7a00 	vldr	s15, [r3]
 8004772:	eeba 7a0e 	vmov.f32	s14, #174	; 0xc1700000 -15.0
 8004776:	eef4 7ac7 	vcmpe.f32	s15, s14
 800477a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800477e:	db12      	blt.n	80047a6 <USART6_IRQHandler+0x52>
 8004780:	4b23      	ldr	r3, [pc, #140]	; (8004810 <USART6_IRQHandler+0xbc>)
 8004782:	edd3 7a00 	vldr	s15, [r3]
 8004786:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8004814 <USART6_IRQHandler+0xc0>
 800478a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800478e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004792:	db08      	blt.n	80047a6 <USART6_IRQHandler+0x52>
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, SET);
 8004794:	2201      	movs	r2, #1
 8004796:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800479a:	481f      	ldr	r0, [pc, #124]	; (8004818 <USART6_IRQHandler+0xc4>)
 800479c:	f000 fcb6 	bl	800510c <HAL_GPIO_WritePin>
		flag = 2;
 80047a0:	4b1e      	ldr	r3, [pc, #120]	; (800481c <USART6_IRQHandler+0xc8>)
 80047a2:	2202      	movs	r2, #2
 80047a4:	601a      	str	r2, [r3, #0]
	}
	if((Alt <=600 && flag == 1) && flagDown == 1)
 80047a6:	4b1a      	ldr	r3, [pc, #104]	; (8004810 <USART6_IRQHandler+0xbc>)
 80047a8:	edd3 7a00 	vldr	s15, [r3]
 80047ac:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8004820 <USART6_IRQHandler+0xcc>
 80047b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047b8:	d80b      	bhi.n	80047d2 <USART6_IRQHandler+0x7e>
 80047ba:	4b18      	ldr	r3, [pc, #96]	; (800481c <USART6_IRQHandler+0xc8>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d107      	bne.n	80047d2 <USART6_IRQHandler+0x7e>
 80047c2:	4b18      	ldr	r3, [pc, #96]	; (8004824 <USART6_IRQHandler+0xd0>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	2b01      	cmp	r3, #1
 80047c8:	d103      	bne.n	80047d2 <USART6_IRQHandler+0x7e>
	{
		flag = 3;
 80047ca:	4b14      	ldr	r3, [pc, #80]	; (800481c <USART6_IRQHandler+0xc8>)
 80047cc:	2203      	movs	r2, #3
 80047ce:	601a      	str	r2, [r3, #0]
 80047d0:	e016      	b.n	8004800 <USART6_IRQHandler+0xac>
	}
	else if(Alt <= 600 && flag == 2)
 80047d2:	4b0f      	ldr	r3, [pc, #60]	; (8004810 <USART6_IRQHandler+0xbc>)
 80047d4:	edd3 7a00 	vldr	s15, [r3]
 80047d8:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8004820 <USART6_IRQHandler+0xcc>
 80047dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047e4:	d80c      	bhi.n	8004800 <USART6_IRQHandler+0xac>
 80047e6:	4b0d      	ldr	r3, [pc, #52]	; (800481c <USART6_IRQHandler+0xc8>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	2b02      	cmp	r3, #2
 80047ec:	d108      	bne.n	8004800 <USART6_IRQHandler+0xac>
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, SET);
 80047ee:	2201      	movs	r2, #1
 80047f0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80047f4:	4808      	ldr	r0, [pc, #32]	; (8004818 <USART6_IRQHandler+0xc4>)
 80047f6:	f000 fc89 	bl	800510c <HAL_GPIO_WritePin>
		flag = 4;
 80047fa:	4b08      	ldr	r3, [pc, #32]	; (800481c <USART6_IRQHandler+0xc8>)
 80047fc:	2204      	movs	r2, #4
 80047fe:	601a      	str	r2, [r3, #0]
	}
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8004800:	4809      	ldr	r0, [pc, #36]	; (8004828 <USART6_IRQHandler+0xd4>)
 8004802:	f002 ff83 	bl	800770c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8004806:	bf00      	nop
 8004808:	bd80      	pop	{r7, pc}
 800480a:	bf00      	nop
 800480c:	20000764 	.word	0x20000764
 8004810:	20000790 	.word	0x20000790
 8004814:	45160000 	.word	0x45160000
 8004818:	40020000 	.word	0x40020000
 800481c:	20000068 	.word	0x20000068
 8004820:	44160000 	.word	0x44160000
 8004824:	200007e8 	.word	0x200007e8
 8004828:	200006a0 	.word	0x200006a0

0800482c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800482c:	b480      	push	{r7}
 800482e:	af00      	add	r7, sp, #0
  return 1;
 8004830:	2301      	movs	r3, #1
}
 8004832:	4618      	mov	r0, r3
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr

0800483c <_kill>:

int _kill(int pid, int sig)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b082      	sub	sp, #8
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
 8004844:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004846:	f007 fac7 	bl	800bdd8 <__errno>
 800484a:	4603      	mov	r3, r0
 800484c:	2216      	movs	r2, #22
 800484e:	601a      	str	r2, [r3, #0]
  return -1;
 8004850:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004854:	4618      	mov	r0, r3
 8004856:	3708      	adds	r7, #8
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}

0800485c <_exit>:

void _exit (int status)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b082      	sub	sp, #8
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004864:	f04f 31ff 	mov.w	r1, #4294967295
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	f7ff ffe7 	bl	800483c <_kill>
  while (1) {}    /* Make sure we hang here */
 800486e:	e7fe      	b.n	800486e <_exit+0x12>

08004870 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b086      	sub	sp, #24
 8004874:	af00      	add	r7, sp, #0
 8004876:	60f8      	str	r0, [r7, #12]
 8004878:	60b9      	str	r1, [r7, #8]
 800487a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800487c:	2300      	movs	r3, #0
 800487e:	617b      	str	r3, [r7, #20]
 8004880:	e00a      	b.n	8004898 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004882:	f3af 8000 	nop.w
 8004886:	4601      	mov	r1, r0
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	1c5a      	adds	r2, r3, #1
 800488c:	60ba      	str	r2, [r7, #8]
 800488e:	b2ca      	uxtb	r2, r1
 8004890:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	3301      	adds	r3, #1
 8004896:	617b      	str	r3, [r7, #20]
 8004898:	697a      	ldr	r2, [r7, #20]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	429a      	cmp	r2, r3
 800489e:	dbf0      	blt.n	8004882 <_read+0x12>
  }

  return len;
 80048a0:	687b      	ldr	r3, [r7, #4]
}
 80048a2:	4618      	mov	r0, r3
 80048a4:	3718      	adds	r7, #24
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}

080048aa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80048aa:	b580      	push	{r7, lr}
 80048ac:	b086      	sub	sp, #24
 80048ae:	af00      	add	r7, sp, #0
 80048b0:	60f8      	str	r0, [r7, #12]
 80048b2:	60b9      	str	r1, [r7, #8]
 80048b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80048b6:	2300      	movs	r3, #0
 80048b8:	617b      	str	r3, [r7, #20]
 80048ba:	e009      	b.n	80048d0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	1c5a      	adds	r2, r3, #1
 80048c0:	60ba      	str	r2, [r7, #8]
 80048c2:	781b      	ldrb	r3, [r3, #0]
 80048c4:	4618      	mov	r0, r3
 80048c6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	3301      	adds	r3, #1
 80048ce:	617b      	str	r3, [r7, #20]
 80048d0:	697a      	ldr	r2, [r7, #20]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	429a      	cmp	r2, r3
 80048d6:	dbf1      	blt.n	80048bc <_write+0x12>
  }
  return len;
 80048d8:	687b      	ldr	r3, [r7, #4]
}
 80048da:	4618      	mov	r0, r3
 80048dc:	3718      	adds	r7, #24
 80048de:	46bd      	mov	sp, r7
 80048e0:	bd80      	pop	{r7, pc}

080048e2 <_close>:

int _close(int file)
{
 80048e2:	b480      	push	{r7}
 80048e4:	b083      	sub	sp, #12
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80048ea:	f04f 33ff 	mov.w	r3, #4294967295
}
 80048ee:	4618      	mov	r0, r3
 80048f0:	370c      	adds	r7, #12
 80048f2:	46bd      	mov	sp, r7
 80048f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f8:	4770      	bx	lr

080048fa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80048fa:	b480      	push	{r7}
 80048fc:	b083      	sub	sp, #12
 80048fe:	af00      	add	r7, sp, #0
 8004900:	6078      	str	r0, [r7, #4]
 8004902:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800490a:	605a      	str	r2, [r3, #4]
  return 0;
 800490c:	2300      	movs	r3, #0
}
 800490e:	4618      	mov	r0, r3
 8004910:	370c      	adds	r7, #12
 8004912:	46bd      	mov	sp, r7
 8004914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004918:	4770      	bx	lr

0800491a <_isatty>:

int _isatty(int file)
{
 800491a:	b480      	push	{r7}
 800491c:	b083      	sub	sp, #12
 800491e:	af00      	add	r7, sp, #0
 8004920:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004922:	2301      	movs	r3, #1
}
 8004924:	4618      	mov	r0, r3
 8004926:	370c      	adds	r7, #12
 8004928:	46bd      	mov	sp, r7
 800492a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492e:	4770      	bx	lr

08004930 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004930:	b480      	push	{r7}
 8004932:	b085      	sub	sp, #20
 8004934:	af00      	add	r7, sp, #0
 8004936:	60f8      	str	r0, [r7, #12]
 8004938:	60b9      	str	r1, [r7, #8]
 800493a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800493c:	2300      	movs	r3, #0
}
 800493e:	4618      	mov	r0, r3
 8004940:	3714      	adds	r7, #20
 8004942:	46bd      	mov	sp, r7
 8004944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004948:	4770      	bx	lr
	...

0800494c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b086      	sub	sp, #24
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004954:	4a14      	ldr	r2, [pc, #80]	; (80049a8 <_sbrk+0x5c>)
 8004956:	4b15      	ldr	r3, [pc, #84]	; (80049ac <_sbrk+0x60>)
 8004958:	1ad3      	subs	r3, r2, r3
 800495a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004960:	4b13      	ldr	r3, [pc, #76]	; (80049b0 <_sbrk+0x64>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d102      	bne.n	800496e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004968:	4b11      	ldr	r3, [pc, #68]	; (80049b0 <_sbrk+0x64>)
 800496a:	4a12      	ldr	r2, [pc, #72]	; (80049b4 <_sbrk+0x68>)
 800496c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800496e:	4b10      	ldr	r3, [pc, #64]	; (80049b0 <_sbrk+0x64>)
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	4413      	add	r3, r2
 8004976:	693a      	ldr	r2, [r7, #16]
 8004978:	429a      	cmp	r2, r3
 800497a:	d207      	bcs.n	800498c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800497c:	f007 fa2c 	bl	800bdd8 <__errno>
 8004980:	4603      	mov	r3, r0
 8004982:	220c      	movs	r2, #12
 8004984:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004986:	f04f 33ff 	mov.w	r3, #4294967295
 800498a:	e009      	b.n	80049a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800498c:	4b08      	ldr	r3, [pc, #32]	; (80049b0 <_sbrk+0x64>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004992:	4b07      	ldr	r3, [pc, #28]	; (80049b0 <_sbrk+0x64>)
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4413      	add	r3, r2
 800499a:	4a05      	ldr	r2, [pc, #20]	; (80049b0 <_sbrk+0x64>)
 800499c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800499e:	68fb      	ldr	r3, [r7, #12]
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3718      	adds	r7, #24
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}
 80049a8:	20020000 	.word	0x20020000
 80049ac:	00000400 	.word	0x00000400
 80049b0:	20000a08 	.word	0x20000a08
 80049b4:	200048b0 	.word	0x200048b0

080049b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80049b8:	b480      	push	{r7}
 80049ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80049bc:	4b06      	ldr	r3, [pc, #24]	; (80049d8 <SystemInit+0x20>)
 80049be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049c2:	4a05      	ldr	r2, [pc, #20]	; (80049d8 <SystemInit+0x20>)
 80049c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80049c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80049cc:	bf00      	nop
 80049ce:	46bd      	mov	sp, r7
 80049d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d4:	4770      	bx	lr
 80049d6:	bf00      	nop
 80049d8:	e000ed00 	.word	0xe000ed00

080049dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80049dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004a14 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80049e0:	480d      	ldr	r0, [pc, #52]	; (8004a18 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80049e2:	490e      	ldr	r1, [pc, #56]	; (8004a1c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80049e4:	4a0e      	ldr	r2, [pc, #56]	; (8004a20 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80049e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80049e8:	e002      	b.n	80049f0 <LoopCopyDataInit>

080049ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80049ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80049ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80049ee:	3304      	adds	r3, #4

080049f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80049f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80049f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80049f4:	d3f9      	bcc.n	80049ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80049f6:	4a0b      	ldr	r2, [pc, #44]	; (8004a24 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80049f8:	4c0b      	ldr	r4, [pc, #44]	; (8004a28 <LoopFillZerobss+0x26>)
  movs r3, #0
 80049fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80049fc:	e001      	b.n	8004a02 <LoopFillZerobss>

080049fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80049fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004a00:	3204      	adds	r2, #4

08004a02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004a02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004a04:	d3fb      	bcc.n	80049fe <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004a06:	f7ff ffd7 	bl	80049b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004a0a:	f007 f9eb 	bl	800bde4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004a0e:	f7fe fbff 	bl	8003210 <main>
  bx  lr    
 8004a12:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004a14:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004a18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004a1c:	20000258 	.word	0x20000258
  ldr r2, =_sidata
 8004a20:	0800f468 	.word	0x0800f468
  ldr r2, =_sbss
 8004a24:	20000258 	.word	0x20000258
  ldr r4, =_ebss
 8004a28:	200048b0 	.word	0x200048b0

08004a2c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004a2c:	e7fe      	b.n	8004a2c <ADC_IRQHandler>
	...

08004a30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004a34:	4b0e      	ldr	r3, [pc, #56]	; (8004a70 <HAL_Init+0x40>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a0d      	ldr	r2, [pc, #52]	; (8004a70 <HAL_Init+0x40>)
 8004a3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004a3e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004a40:	4b0b      	ldr	r3, [pc, #44]	; (8004a70 <HAL_Init+0x40>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a0a      	ldr	r2, [pc, #40]	; (8004a70 <HAL_Init+0x40>)
 8004a46:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004a4a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004a4c:	4b08      	ldr	r3, [pc, #32]	; (8004a70 <HAL_Init+0x40>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a07      	ldr	r2, [pc, #28]	; (8004a70 <HAL_Init+0x40>)
 8004a52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a56:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004a58:	2003      	movs	r0, #3
 8004a5a:	f000 f8fc 	bl	8004c56 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004a5e:	200f      	movs	r0, #15
 8004a60:	f7ff fdd2 	bl	8004608 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004a64:	f7ff fcae 	bl	80043c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004a68:	2300      	movs	r3, #0
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	bd80      	pop	{r7, pc}
 8004a6e:	bf00      	nop
 8004a70:	40023c00 	.word	0x40023c00

08004a74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004a74:	b480      	push	{r7}
 8004a76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004a78:	4b06      	ldr	r3, [pc, #24]	; (8004a94 <HAL_IncTick+0x20>)
 8004a7a:	781b      	ldrb	r3, [r3, #0]
 8004a7c:	461a      	mov	r2, r3
 8004a7e:	4b06      	ldr	r3, [pc, #24]	; (8004a98 <HAL_IncTick+0x24>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4413      	add	r3, r2
 8004a84:	4a04      	ldr	r2, [pc, #16]	; (8004a98 <HAL_IncTick+0x24>)
 8004a86:	6013      	str	r3, [r2, #0]
}
 8004a88:	bf00      	nop
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a90:	4770      	bx	lr
 8004a92:	bf00      	nop
 8004a94:	20000074 	.word	0x20000074
 8004a98:	20000a0c 	.word	0x20000a0c

08004a9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	af00      	add	r7, sp, #0
  return uwTick;
 8004aa0:	4b03      	ldr	r3, [pc, #12]	; (8004ab0 <HAL_GetTick+0x14>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aac:	4770      	bx	lr
 8004aae:	bf00      	nop
 8004ab0:	20000a0c 	.word	0x20000a0c

08004ab4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b084      	sub	sp, #16
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004abc:	f7ff ffee 	bl	8004a9c <HAL_GetTick>
 8004ac0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004acc:	d005      	beq.n	8004ada <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004ace:	4b0a      	ldr	r3, [pc, #40]	; (8004af8 <HAL_Delay+0x44>)
 8004ad0:	781b      	ldrb	r3, [r3, #0]
 8004ad2:	461a      	mov	r2, r3
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	4413      	add	r3, r2
 8004ad8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004ada:	bf00      	nop
 8004adc:	f7ff ffde 	bl	8004a9c <HAL_GetTick>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	1ad3      	subs	r3, r2, r3
 8004ae6:	68fa      	ldr	r2, [r7, #12]
 8004ae8:	429a      	cmp	r2, r3
 8004aea:	d8f7      	bhi.n	8004adc <HAL_Delay+0x28>
  {
  }
}
 8004aec:	bf00      	nop
 8004aee:	bf00      	nop
 8004af0:	3710      	adds	r7, #16
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop
 8004af8:	20000074 	.word	0x20000074

08004afc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b085      	sub	sp, #20
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	f003 0307 	and.w	r3, r3, #7
 8004b0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004b0c:	4b0c      	ldr	r3, [pc, #48]	; (8004b40 <__NVIC_SetPriorityGrouping+0x44>)
 8004b0e:	68db      	ldr	r3, [r3, #12]
 8004b10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004b12:	68ba      	ldr	r2, [r7, #8]
 8004b14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004b18:	4013      	ands	r3, r2
 8004b1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004b24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004b28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004b2e:	4a04      	ldr	r2, [pc, #16]	; (8004b40 <__NVIC_SetPriorityGrouping+0x44>)
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	60d3      	str	r3, [r2, #12]
}
 8004b34:	bf00      	nop
 8004b36:	3714      	adds	r7, #20
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3e:	4770      	bx	lr
 8004b40:	e000ed00 	.word	0xe000ed00

08004b44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004b44:	b480      	push	{r7}
 8004b46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004b48:	4b04      	ldr	r3, [pc, #16]	; (8004b5c <__NVIC_GetPriorityGrouping+0x18>)
 8004b4a:	68db      	ldr	r3, [r3, #12]
 8004b4c:	0a1b      	lsrs	r3, r3, #8
 8004b4e:	f003 0307 	and.w	r3, r3, #7
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr
 8004b5c:	e000ed00 	.word	0xe000ed00

08004b60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b083      	sub	sp, #12
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	4603      	mov	r3, r0
 8004b68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	db0b      	blt.n	8004b8a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004b72:	79fb      	ldrb	r3, [r7, #7]
 8004b74:	f003 021f 	and.w	r2, r3, #31
 8004b78:	4907      	ldr	r1, [pc, #28]	; (8004b98 <__NVIC_EnableIRQ+0x38>)
 8004b7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b7e:	095b      	lsrs	r3, r3, #5
 8004b80:	2001      	movs	r0, #1
 8004b82:	fa00 f202 	lsl.w	r2, r0, r2
 8004b86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004b8a:	bf00      	nop
 8004b8c:	370c      	adds	r7, #12
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b94:	4770      	bx	lr
 8004b96:	bf00      	nop
 8004b98:	e000e100 	.word	0xe000e100

08004b9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b083      	sub	sp, #12
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	6039      	str	r1, [r7, #0]
 8004ba6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ba8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	db0a      	blt.n	8004bc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	b2da      	uxtb	r2, r3
 8004bb4:	490c      	ldr	r1, [pc, #48]	; (8004be8 <__NVIC_SetPriority+0x4c>)
 8004bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bba:	0112      	lsls	r2, r2, #4
 8004bbc:	b2d2      	uxtb	r2, r2
 8004bbe:	440b      	add	r3, r1
 8004bc0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004bc4:	e00a      	b.n	8004bdc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	b2da      	uxtb	r2, r3
 8004bca:	4908      	ldr	r1, [pc, #32]	; (8004bec <__NVIC_SetPriority+0x50>)
 8004bcc:	79fb      	ldrb	r3, [r7, #7]
 8004bce:	f003 030f 	and.w	r3, r3, #15
 8004bd2:	3b04      	subs	r3, #4
 8004bd4:	0112      	lsls	r2, r2, #4
 8004bd6:	b2d2      	uxtb	r2, r2
 8004bd8:	440b      	add	r3, r1
 8004bda:	761a      	strb	r2, [r3, #24]
}
 8004bdc:	bf00      	nop
 8004bde:	370c      	adds	r7, #12
 8004be0:	46bd      	mov	sp, r7
 8004be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be6:	4770      	bx	lr
 8004be8:	e000e100 	.word	0xe000e100
 8004bec:	e000ed00 	.word	0xe000ed00

08004bf0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b089      	sub	sp, #36	; 0x24
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	60f8      	str	r0, [r7, #12]
 8004bf8:	60b9      	str	r1, [r7, #8]
 8004bfa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	f003 0307 	and.w	r3, r3, #7
 8004c02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004c04:	69fb      	ldr	r3, [r7, #28]
 8004c06:	f1c3 0307 	rsb	r3, r3, #7
 8004c0a:	2b04      	cmp	r3, #4
 8004c0c:	bf28      	it	cs
 8004c0e:	2304      	movcs	r3, #4
 8004c10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004c12:	69fb      	ldr	r3, [r7, #28]
 8004c14:	3304      	adds	r3, #4
 8004c16:	2b06      	cmp	r3, #6
 8004c18:	d902      	bls.n	8004c20 <NVIC_EncodePriority+0x30>
 8004c1a:	69fb      	ldr	r3, [r7, #28]
 8004c1c:	3b03      	subs	r3, #3
 8004c1e:	e000      	b.n	8004c22 <NVIC_EncodePriority+0x32>
 8004c20:	2300      	movs	r3, #0
 8004c22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c24:	f04f 32ff 	mov.w	r2, #4294967295
 8004c28:	69bb      	ldr	r3, [r7, #24]
 8004c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c2e:	43da      	mvns	r2, r3
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	401a      	ands	r2, r3
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004c38:	f04f 31ff 	mov.w	r1, #4294967295
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	fa01 f303 	lsl.w	r3, r1, r3
 8004c42:	43d9      	mvns	r1, r3
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c48:	4313      	orrs	r3, r2
         );
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3724      	adds	r7, #36	; 0x24
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c54:	4770      	bx	lr

08004c56 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c56:	b580      	push	{r7, lr}
 8004c58:	b082      	sub	sp, #8
 8004c5a:	af00      	add	r7, sp, #0
 8004c5c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004c5e:	6878      	ldr	r0, [r7, #4]
 8004c60:	f7ff ff4c 	bl	8004afc <__NVIC_SetPriorityGrouping>
}
 8004c64:	bf00      	nop
 8004c66:	3708      	adds	r7, #8
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bd80      	pop	{r7, pc}

08004c6c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b086      	sub	sp, #24
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	4603      	mov	r3, r0
 8004c74:	60b9      	str	r1, [r7, #8]
 8004c76:	607a      	str	r2, [r7, #4]
 8004c78:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004c7e:	f7ff ff61 	bl	8004b44 <__NVIC_GetPriorityGrouping>
 8004c82:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c84:	687a      	ldr	r2, [r7, #4]
 8004c86:	68b9      	ldr	r1, [r7, #8]
 8004c88:	6978      	ldr	r0, [r7, #20]
 8004c8a:	f7ff ffb1 	bl	8004bf0 <NVIC_EncodePriority>
 8004c8e:	4602      	mov	r2, r0
 8004c90:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c94:	4611      	mov	r1, r2
 8004c96:	4618      	mov	r0, r3
 8004c98:	f7ff ff80 	bl	8004b9c <__NVIC_SetPriority>
}
 8004c9c:	bf00      	nop
 8004c9e:	3718      	adds	r7, #24
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}

08004ca4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b082      	sub	sp, #8
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	4603      	mov	r3, r0
 8004cac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	f7ff ff54 	bl	8004b60 <__NVIC_EnableIRQ>
}
 8004cb8:	bf00      	nop
 8004cba:	3708      	adds	r7, #8
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}

08004cc0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b084      	sub	sp, #16
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ccc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004cce:	f7ff fee5 	bl	8004a9c <HAL_GetTick>
 8004cd2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004cda:	b2db      	uxtb	r3, r3
 8004cdc:	2b02      	cmp	r3, #2
 8004cde:	d008      	beq.n	8004cf2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2280      	movs	r2, #128	; 0x80
 8004ce4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004cee:	2301      	movs	r3, #1
 8004cf0:	e052      	b.n	8004d98 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f022 0216 	bic.w	r2, r2, #22
 8004d00:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	695a      	ldr	r2, [r3, #20]
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d10:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d103      	bne.n	8004d22 <HAL_DMA_Abort+0x62>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d007      	beq.n	8004d32 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f022 0208 	bic.w	r2, r2, #8
 8004d30:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	681a      	ldr	r2, [r3, #0]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f022 0201 	bic.w	r2, r2, #1
 8004d40:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d42:	e013      	b.n	8004d6c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004d44:	f7ff feaa 	bl	8004a9c <HAL_GetTick>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	1ad3      	subs	r3, r2, r3
 8004d4e:	2b05      	cmp	r3, #5
 8004d50:	d90c      	bls.n	8004d6c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2220      	movs	r2, #32
 8004d56:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2203      	movs	r2, #3
 8004d5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2200      	movs	r2, #0
 8004d64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004d68:	2303      	movs	r3, #3
 8004d6a:	e015      	b.n	8004d98 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 0301 	and.w	r3, r3, #1
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d1e4      	bne.n	8004d44 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d7e:	223f      	movs	r2, #63	; 0x3f
 8004d80:	409a      	lsls	r2, r3
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2201      	movs	r2, #1
 8004d8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2200      	movs	r2, #0
 8004d92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004d96:	2300      	movs	r3, #0
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	3710      	adds	r7, #16
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}

08004da0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b083      	sub	sp, #12
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004dae:	b2db      	uxtb	r3, r3
 8004db0:	2b02      	cmp	r3, #2
 8004db2:	d004      	beq.n	8004dbe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2280      	movs	r2, #128	; 0x80
 8004db8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e00c      	b.n	8004dd8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2205      	movs	r2, #5
 8004dc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f022 0201 	bic.w	r2, r2, #1
 8004dd4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004dd6:	2300      	movs	r3, #0
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	370c      	adds	r7, #12
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de2:	4770      	bx	lr

08004de4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b089      	sub	sp, #36	; 0x24
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
 8004dec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004dee:	2300      	movs	r3, #0
 8004df0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004df2:	2300      	movs	r3, #0
 8004df4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004df6:	2300      	movs	r3, #0
 8004df8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	61fb      	str	r3, [r7, #28]
 8004dfe:	e165      	b.n	80050cc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004e00:	2201      	movs	r2, #1
 8004e02:	69fb      	ldr	r3, [r7, #28]
 8004e04:	fa02 f303 	lsl.w	r3, r2, r3
 8004e08:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	697a      	ldr	r2, [r7, #20]
 8004e10:	4013      	ands	r3, r2
 8004e12:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004e14:	693a      	ldr	r2, [r7, #16]
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	f040 8154 	bne.w	80050c6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	f003 0303 	and.w	r3, r3, #3
 8004e26:	2b01      	cmp	r3, #1
 8004e28:	d005      	beq.n	8004e36 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e32:	2b02      	cmp	r3, #2
 8004e34:	d130      	bne.n	8004e98 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004e3c:	69fb      	ldr	r3, [r7, #28]
 8004e3e:	005b      	lsls	r3, r3, #1
 8004e40:	2203      	movs	r2, #3
 8004e42:	fa02 f303 	lsl.w	r3, r2, r3
 8004e46:	43db      	mvns	r3, r3
 8004e48:	69ba      	ldr	r2, [r7, #24]
 8004e4a:	4013      	ands	r3, r2
 8004e4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	68da      	ldr	r2, [r3, #12]
 8004e52:	69fb      	ldr	r3, [r7, #28]
 8004e54:	005b      	lsls	r3, r3, #1
 8004e56:	fa02 f303 	lsl.w	r3, r2, r3
 8004e5a:	69ba      	ldr	r2, [r7, #24]
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	69ba      	ldr	r2, [r7, #24]
 8004e64:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004e6c:	2201      	movs	r2, #1
 8004e6e:	69fb      	ldr	r3, [r7, #28]
 8004e70:	fa02 f303 	lsl.w	r3, r2, r3
 8004e74:	43db      	mvns	r3, r3
 8004e76:	69ba      	ldr	r2, [r7, #24]
 8004e78:	4013      	ands	r3, r2
 8004e7a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	091b      	lsrs	r3, r3, #4
 8004e82:	f003 0201 	and.w	r2, r3, #1
 8004e86:	69fb      	ldr	r3, [r7, #28]
 8004e88:	fa02 f303 	lsl.w	r3, r2, r3
 8004e8c:	69ba      	ldr	r2, [r7, #24]
 8004e8e:	4313      	orrs	r3, r2
 8004e90:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	69ba      	ldr	r2, [r7, #24]
 8004e96:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	f003 0303 	and.w	r3, r3, #3
 8004ea0:	2b03      	cmp	r3, #3
 8004ea2:	d017      	beq.n	8004ed4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	68db      	ldr	r3, [r3, #12]
 8004ea8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004eaa:	69fb      	ldr	r3, [r7, #28]
 8004eac:	005b      	lsls	r3, r3, #1
 8004eae:	2203      	movs	r2, #3
 8004eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb4:	43db      	mvns	r3, r3
 8004eb6:	69ba      	ldr	r2, [r7, #24]
 8004eb8:	4013      	ands	r3, r2
 8004eba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	689a      	ldr	r2, [r3, #8]
 8004ec0:	69fb      	ldr	r3, [r7, #28]
 8004ec2:	005b      	lsls	r3, r3, #1
 8004ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec8:	69ba      	ldr	r2, [r7, #24]
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	69ba      	ldr	r2, [r7, #24]
 8004ed2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	f003 0303 	and.w	r3, r3, #3
 8004edc:	2b02      	cmp	r3, #2
 8004ede:	d123      	bne.n	8004f28 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ee0:	69fb      	ldr	r3, [r7, #28]
 8004ee2:	08da      	lsrs	r2, r3, #3
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	3208      	adds	r2, #8
 8004ee8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004eec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004eee:	69fb      	ldr	r3, [r7, #28]
 8004ef0:	f003 0307 	and.w	r3, r3, #7
 8004ef4:	009b      	lsls	r3, r3, #2
 8004ef6:	220f      	movs	r2, #15
 8004ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8004efc:	43db      	mvns	r3, r3
 8004efe:	69ba      	ldr	r2, [r7, #24]
 8004f00:	4013      	ands	r3, r2
 8004f02:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	691a      	ldr	r2, [r3, #16]
 8004f08:	69fb      	ldr	r3, [r7, #28]
 8004f0a:	f003 0307 	and.w	r3, r3, #7
 8004f0e:	009b      	lsls	r3, r3, #2
 8004f10:	fa02 f303 	lsl.w	r3, r2, r3
 8004f14:	69ba      	ldr	r2, [r7, #24]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004f1a:	69fb      	ldr	r3, [r7, #28]
 8004f1c:	08da      	lsrs	r2, r3, #3
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	3208      	adds	r2, #8
 8004f22:	69b9      	ldr	r1, [r7, #24]
 8004f24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004f2e:	69fb      	ldr	r3, [r7, #28]
 8004f30:	005b      	lsls	r3, r3, #1
 8004f32:	2203      	movs	r2, #3
 8004f34:	fa02 f303 	lsl.w	r3, r2, r3
 8004f38:	43db      	mvns	r3, r3
 8004f3a:	69ba      	ldr	r2, [r7, #24]
 8004f3c:	4013      	ands	r3, r2
 8004f3e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	f003 0203 	and.w	r2, r3, #3
 8004f48:	69fb      	ldr	r3, [r7, #28]
 8004f4a:	005b      	lsls	r3, r3, #1
 8004f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f50:	69ba      	ldr	r2, [r7, #24]
 8004f52:	4313      	orrs	r3, r2
 8004f54:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	69ba      	ldr	r2, [r7, #24]
 8004f5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	f000 80ae 	beq.w	80050c6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	60fb      	str	r3, [r7, #12]
 8004f6e:	4b5d      	ldr	r3, [pc, #372]	; (80050e4 <HAL_GPIO_Init+0x300>)
 8004f70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f72:	4a5c      	ldr	r2, [pc, #368]	; (80050e4 <HAL_GPIO_Init+0x300>)
 8004f74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f78:	6453      	str	r3, [r2, #68]	; 0x44
 8004f7a:	4b5a      	ldr	r3, [pc, #360]	; (80050e4 <HAL_GPIO_Init+0x300>)
 8004f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f82:	60fb      	str	r3, [r7, #12]
 8004f84:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004f86:	4a58      	ldr	r2, [pc, #352]	; (80050e8 <HAL_GPIO_Init+0x304>)
 8004f88:	69fb      	ldr	r3, [r7, #28]
 8004f8a:	089b      	lsrs	r3, r3, #2
 8004f8c:	3302      	adds	r3, #2
 8004f8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f92:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004f94:	69fb      	ldr	r3, [r7, #28]
 8004f96:	f003 0303 	and.w	r3, r3, #3
 8004f9a:	009b      	lsls	r3, r3, #2
 8004f9c:	220f      	movs	r2, #15
 8004f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004fa2:	43db      	mvns	r3, r3
 8004fa4:	69ba      	ldr	r2, [r7, #24]
 8004fa6:	4013      	ands	r3, r2
 8004fa8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	4a4f      	ldr	r2, [pc, #316]	; (80050ec <HAL_GPIO_Init+0x308>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d025      	beq.n	8004ffe <HAL_GPIO_Init+0x21a>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	4a4e      	ldr	r2, [pc, #312]	; (80050f0 <HAL_GPIO_Init+0x30c>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d01f      	beq.n	8004ffa <HAL_GPIO_Init+0x216>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	4a4d      	ldr	r2, [pc, #308]	; (80050f4 <HAL_GPIO_Init+0x310>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d019      	beq.n	8004ff6 <HAL_GPIO_Init+0x212>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4a4c      	ldr	r2, [pc, #304]	; (80050f8 <HAL_GPIO_Init+0x314>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d013      	beq.n	8004ff2 <HAL_GPIO_Init+0x20e>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4a4b      	ldr	r2, [pc, #300]	; (80050fc <HAL_GPIO_Init+0x318>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d00d      	beq.n	8004fee <HAL_GPIO_Init+0x20a>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4a4a      	ldr	r2, [pc, #296]	; (8005100 <HAL_GPIO_Init+0x31c>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d007      	beq.n	8004fea <HAL_GPIO_Init+0x206>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	4a49      	ldr	r2, [pc, #292]	; (8005104 <HAL_GPIO_Init+0x320>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d101      	bne.n	8004fe6 <HAL_GPIO_Init+0x202>
 8004fe2:	2306      	movs	r3, #6
 8004fe4:	e00c      	b.n	8005000 <HAL_GPIO_Init+0x21c>
 8004fe6:	2307      	movs	r3, #7
 8004fe8:	e00a      	b.n	8005000 <HAL_GPIO_Init+0x21c>
 8004fea:	2305      	movs	r3, #5
 8004fec:	e008      	b.n	8005000 <HAL_GPIO_Init+0x21c>
 8004fee:	2304      	movs	r3, #4
 8004ff0:	e006      	b.n	8005000 <HAL_GPIO_Init+0x21c>
 8004ff2:	2303      	movs	r3, #3
 8004ff4:	e004      	b.n	8005000 <HAL_GPIO_Init+0x21c>
 8004ff6:	2302      	movs	r3, #2
 8004ff8:	e002      	b.n	8005000 <HAL_GPIO_Init+0x21c>
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	e000      	b.n	8005000 <HAL_GPIO_Init+0x21c>
 8004ffe:	2300      	movs	r3, #0
 8005000:	69fa      	ldr	r2, [r7, #28]
 8005002:	f002 0203 	and.w	r2, r2, #3
 8005006:	0092      	lsls	r2, r2, #2
 8005008:	4093      	lsls	r3, r2
 800500a:	69ba      	ldr	r2, [r7, #24]
 800500c:	4313      	orrs	r3, r2
 800500e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005010:	4935      	ldr	r1, [pc, #212]	; (80050e8 <HAL_GPIO_Init+0x304>)
 8005012:	69fb      	ldr	r3, [r7, #28]
 8005014:	089b      	lsrs	r3, r3, #2
 8005016:	3302      	adds	r3, #2
 8005018:	69ba      	ldr	r2, [r7, #24]
 800501a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800501e:	4b3a      	ldr	r3, [pc, #232]	; (8005108 <HAL_GPIO_Init+0x324>)
 8005020:	689b      	ldr	r3, [r3, #8]
 8005022:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005024:	693b      	ldr	r3, [r7, #16]
 8005026:	43db      	mvns	r3, r3
 8005028:	69ba      	ldr	r2, [r7, #24]
 800502a:	4013      	ands	r3, r2
 800502c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005036:	2b00      	cmp	r3, #0
 8005038:	d003      	beq.n	8005042 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800503a:	69ba      	ldr	r2, [r7, #24]
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	4313      	orrs	r3, r2
 8005040:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005042:	4a31      	ldr	r2, [pc, #196]	; (8005108 <HAL_GPIO_Init+0x324>)
 8005044:	69bb      	ldr	r3, [r7, #24]
 8005046:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005048:	4b2f      	ldr	r3, [pc, #188]	; (8005108 <HAL_GPIO_Init+0x324>)
 800504a:	68db      	ldr	r3, [r3, #12]
 800504c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	43db      	mvns	r3, r3
 8005052:	69ba      	ldr	r2, [r7, #24]
 8005054:	4013      	ands	r3, r2
 8005056:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005060:	2b00      	cmp	r3, #0
 8005062:	d003      	beq.n	800506c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8005064:	69ba      	ldr	r2, [r7, #24]
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	4313      	orrs	r3, r2
 800506a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800506c:	4a26      	ldr	r2, [pc, #152]	; (8005108 <HAL_GPIO_Init+0x324>)
 800506e:	69bb      	ldr	r3, [r7, #24]
 8005070:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005072:	4b25      	ldr	r3, [pc, #148]	; (8005108 <HAL_GPIO_Init+0x324>)
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	43db      	mvns	r3, r3
 800507c:	69ba      	ldr	r2, [r7, #24]
 800507e:	4013      	ands	r3, r2
 8005080:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800508a:	2b00      	cmp	r3, #0
 800508c:	d003      	beq.n	8005096 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800508e:	69ba      	ldr	r2, [r7, #24]
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	4313      	orrs	r3, r2
 8005094:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005096:	4a1c      	ldr	r2, [pc, #112]	; (8005108 <HAL_GPIO_Init+0x324>)
 8005098:	69bb      	ldr	r3, [r7, #24]
 800509a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800509c:	4b1a      	ldr	r3, [pc, #104]	; (8005108 <HAL_GPIO_Init+0x324>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	43db      	mvns	r3, r3
 80050a6:	69ba      	ldr	r2, [r7, #24]
 80050a8:	4013      	ands	r3, r2
 80050aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d003      	beq.n	80050c0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80050b8:	69ba      	ldr	r2, [r7, #24]
 80050ba:	693b      	ldr	r3, [r7, #16]
 80050bc:	4313      	orrs	r3, r2
 80050be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80050c0:	4a11      	ldr	r2, [pc, #68]	; (8005108 <HAL_GPIO_Init+0x324>)
 80050c2:	69bb      	ldr	r3, [r7, #24]
 80050c4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80050c6:	69fb      	ldr	r3, [r7, #28]
 80050c8:	3301      	adds	r3, #1
 80050ca:	61fb      	str	r3, [r7, #28]
 80050cc:	69fb      	ldr	r3, [r7, #28]
 80050ce:	2b0f      	cmp	r3, #15
 80050d0:	f67f ae96 	bls.w	8004e00 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80050d4:	bf00      	nop
 80050d6:	bf00      	nop
 80050d8:	3724      	adds	r7, #36	; 0x24
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop
 80050e4:	40023800 	.word	0x40023800
 80050e8:	40013800 	.word	0x40013800
 80050ec:	40020000 	.word	0x40020000
 80050f0:	40020400 	.word	0x40020400
 80050f4:	40020800 	.word	0x40020800
 80050f8:	40020c00 	.word	0x40020c00
 80050fc:	40021000 	.word	0x40021000
 8005100:	40021400 	.word	0x40021400
 8005104:	40021800 	.word	0x40021800
 8005108:	40013c00 	.word	0x40013c00

0800510c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800510c:	b480      	push	{r7}
 800510e:	b083      	sub	sp, #12
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	460b      	mov	r3, r1
 8005116:	807b      	strh	r3, [r7, #2]
 8005118:	4613      	mov	r3, r2
 800511a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800511c:	787b      	ldrb	r3, [r7, #1]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d003      	beq.n	800512a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005122:	887a      	ldrh	r2, [r7, #2]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005128:	e003      	b.n	8005132 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800512a:	887b      	ldrh	r3, [r7, #2]
 800512c:	041a      	lsls	r2, r3, #16
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	619a      	str	r2, [r3, #24]
}
 8005132:	bf00      	nop
 8005134:	370c      	adds	r7, #12
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr
	...

08005140 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b084      	sub	sp, #16
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d101      	bne.n	8005152 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e12b      	b.n	80053aa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005158:	b2db      	uxtb	r3, r3
 800515a:	2b00      	cmp	r3, #0
 800515c:	d106      	bne.n	800516c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2200      	movs	r2, #0
 8005162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005166:	6878      	ldr	r0, [r7, #4]
 8005168:	f7ff f958 	bl	800441c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2224      	movs	r2, #36	; 0x24
 8005170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	681a      	ldr	r2, [r3, #0]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f022 0201 	bic.w	r2, r2, #1
 8005182:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005192:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	681a      	ldr	r2, [r3, #0]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80051a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80051a4:	f001 f87e 	bl	80062a4 <HAL_RCC_GetPCLK1Freq>
 80051a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	4a81      	ldr	r2, [pc, #516]	; (80053b4 <HAL_I2C_Init+0x274>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d807      	bhi.n	80051c4 <HAL_I2C_Init+0x84>
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	4a80      	ldr	r2, [pc, #512]	; (80053b8 <HAL_I2C_Init+0x278>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	bf94      	ite	ls
 80051bc:	2301      	movls	r3, #1
 80051be:	2300      	movhi	r3, #0
 80051c0:	b2db      	uxtb	r3, r3
 80051c2:	e006      	b.n	80051d2 <HAL_I2C_Init+0x92>
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	4a7d      	ldr	r2, [pc, #500]	; (80053bc <HAL_I2C_Init+0x27c>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	bf94      	ite	ls
 80051cc:	2301      	movls	r3, #1
 80051ce:	2300      	movhi	r3, #0
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d001      	beq.n	80051da <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	e0e7      	b.n	80053aa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	4a78      	ldr	r2, [pc, #480]	; (80053c0 <HAL_I2C_Init+0x280>)
 80051de:	fba2 2303 	umull	r2, r3, r2, r3
 80051e2:	0c9b      	lsrs	r3, r3, #18
 80051e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	68ba      	ldr	r2, [r7, #8]
 80051f6:	430a      	orrs	r2, r1
 80051f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	6a1b      	ldr	r3, [r3, #32]
 8005200:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	4a6a      	ldr	r2, [pc, #424]	; (80053b4 <HAL_I2C_Init+0x274>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d802      	bhi.n	8005214 <HAL_I2C_Init+0xd4>
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	3301      	adds	r3, #1
 8005212:	e009      	b.n	8005228 <HAL_I2C_Init+0xe8>
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800521a:	fb02 f303 	mul.w	r3, r2, r3
 800521e:	4a69      	ldr	r2, [pc, #420]	; (80053c4 <HAL_I2C_Init+0x284>)
 8005220:	fba2 2303 	umull	r2, r3, r2, r3
 8005224:	099b      	lsrs	r3, r3, #6
 8005226:	3301      	adds	r3, #1
 8005228:	687a      	ldr	r2, [r7, #4]
 800522a:	6812      	ldr	r2, [r2, #0]
 800522c:	430b      	orrs	r3, r1
 800522e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	69db      	ldr	r3, [r3, #28]
 8005236:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800523a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	495c      	ldr	r1, [pc, #368]	; (80053b4 <HAL_I2C_Init+0x274>)
 8005244:	428b      	cmp	r3, r1
 8005246:	d819      	bhi.n	800527c <HAL_I2C_Init+0x13c>
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	1e59      	subs	r1, r3, #1
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	005b      	lsls	r3, r3, #1
 8005252:	fbb1 f3f3 	udiv	r3, r1, r3
 8005256:	1c59      	adds	r1, r3, #1
 8005258:	f640 73fc 	movw	r3, #4092	; 0xffc
 800525c:	400b      	ands	r3, r1
 800525e:	2b00      	cmp	r3, #0
 8005260:	d00a      	beq.n	8005278 <HAL_I2C_Init+0x138>
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	1e59      	subs	r1, r3, #1
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	005b      	lsls	r3, r3, #1
 800526c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005270:	3301      	adds	r3, #1
 8005272:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005276:	e051      	b.n	800531c <HAL_I2C_Init+0x1dc>
 8005278:	2304      	movs	r3, #4
 800527a:	e04f      	b.n	800531c <HAL_I2C_Init+0x1dc>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d111      	bne.n	80052a8 <HAL_I2C_Init+0x168>
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	1e58      	subs	r0, r3, #1
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6859      	ldr	r1, [r3, #4]
 800528c:	460b      	mov	r3, r1
 800528e:	005b      	lsls	r3, r3, #1
 8005290:	440b      	add	r3, r1
 8005292:	fbb0 f3f3 	udiv	r3, r0, r3
 8005296:	3301      	adds	r3, #1
 8005298:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800529c:	2b00      	cmp	r3, #0
 800529e:	bf0c      	ite	eq
 80052a0:	2301      	moveq	r3, #1
 80052a2:	2300      	movne	r3, #0
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	e012      	b.n	80052ce <HAL_I2C_Init+0x18e>
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	1e58      	subs	r0, r3, #1
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6859      	ldr	r1, [r3, #4]
 80052b0:	460b      	mov	r3, r1
 80052b2:	009b      	lsls	r3, r3, #2
 80052b4:	440b      	add	r3, r1
 80052b6:	0099      	lsls	r1, r3, #2
 80052b8:	440b      	add	r3, r1
 80052ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80052be:	3301      	adds	r3, #1
 80052c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	bf0c      	ite	eq
 80052c8:	2301      	moveq	r3, #1
 80052ca:	2300      	movne	r3, #0
 80052cc:	b2db      	uxtb	r3, r3
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d001      	beq.n	80052d6 <HAL_I2C_Init+0x196>
 80052d2:	2301      	movs	r3, #1
 80052d4:	e022      	b.n	800531c <HAL_I2C_Init+0x1dc>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	689b      	ldr	r3, [r3, #8]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d10e      	bne.n	80052fc <HAL_I2C_Init+0x1bc>
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	1e58      	subs	r0, r3, #1
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6859      	ldr	r1, [r3, #4]
 80052e6:	460b      	mov	r3, r1
 80052e8:	005b      	lsls	r3, r3, #1
 80052ea:	440b      	add	r3, r1
 80052ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80052f0:	3301      	adds	r3, #1
 80052f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80052fa:	e00f      	b.n	800531c <HAL_I2C_Init+0x1dc>
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	1e58      	subs	r0, r3, #1
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6859      	ldr	r1, [r3, #4]
 8005304:	460b      	mov	r3, r1
 8005306:	009b      	lsls	r3, r3, #2
 8005308:	440b      	add	r3, r1
 800530a:	0099      	lsls	r1, r3, #2
 800530c:	440b      	add	r3, r1
 800530e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005312:	3301      	adds	r3, #1
 8005314:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005318:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800531c:	6879      	ldr	r1, [r7, #4]
 800531e:	6809      	ldr	r1, [r1, #0]
 8005320:	4313      	orrs	r3, r2
 8005322:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	69da      	ldr	r2, [r3, #28]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6a1b      	ldr	r3, [r3, #32]
 8005336:	431a      	orrs	r2, r3
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	430a      	orrs	r2, r1
 800533e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800534a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800534e:	687a      	ldr	r2, [r7, #4]
 8005350:	6911      	ldr	r1, [r2, #16]
 8005352:	687a      	ldr	r2, [r7, #4]
 8005354:	68d2      	ldr	r2, [r2, #12]
 8005356:	4311      	orrs	r1, r2
 8005358:	687a      	ldr	r2, [r7, #4]
 800535a:	6812      	ldr	r2, [r2, #0]
 800535c:	430b      	orrs	r3, r1
 800535e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	68db      	ldr	r3, [r3, #12]
 8005366:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	695a      	ldr	r2, [r3, #20]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	699b      	ldr	r3, [r3, #24]
 8005372:	431a      	orrs	r2, r3
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	430a      	orrs	r2, r1
 800537a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f042 0201 	orr.w	r2, r2, #1
 800538a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2200      	movs	r2, #0
 8005390:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2220      	movs	r2, #32
 8005396:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2200      	movs	r2, #0
 800539e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2200      	movs	r2, #0
 80053a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80053a8:	2300      	movs	r3, #0
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	3710      	adds	r7, #16
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}
 80053b2:	bf00      	nop
 80053b4:	000186a0 	.word	0x000186a0
 80053b8:	001e847f 	.word	0x001e847f
 80053bc:	003d08ff 	.word	0x003d08ff
 80053c0:	431bde83 	.word	0x431bde83
 80053c4:	10624dd3 	.word	0x10624dd3

080053c8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b088      	sub	sp, #32
 80053cc:	af02      	add	r7, sp, #8
 80053ce:	60f8      	str	r0, [r7, #12]
 80053d0:	4608      	mov	r0, r1
 80053d2:	4611      	mov	r1, r2
 80053d4:	461a      	mov	r2, r3
 80053d6:	4603      	mov	r3, r0
 80053d8:	817b      	strh	r3, [r7, #10]
 80053da:	460b      	mov	r3, r1
 80053dc:	813b      	strh	r3, [r7, #8]
 80053de:	4613      	mov	r3, r2
 80053e0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80053e2:	f7ff fb5b 	bl	8004a9c <HAL_GetTick>
 80053e6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053ee:	b2db      	uxtb	r3, r3
 80053f0:	2b20      	cmp	r3, #32
 80053f2:	f040 80d9 	bne.w	80055a8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	9300      	str	r3, [sp, #0]
 80053fa:	2319      	movs	r3, #25
 80053fc:	2201      	movs	r2, #1
 80053fe:	496d      	ldr	r1, [pc, #436]	; (80055b4 <HAL_I2C_Mem_Write+0x1ec>)
 8005400:	68f8      	ldr	r0, [r7, #12]
 8005402:	f000 fc7f 	bl	8005d04 <I2C_WaitOnFlagUntilTimeout>
 8005406:	4603      	mov	r3, r0
 8005408:	2b00      	cmp	r3, #0
 800540a:	d001      	beq.n	8005410 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800540c:	2302      	movs	r3, #2
 800540e:	e0cc      	b.n	80055aa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005416:	2b01      	cmp	r3, #1
 8005418:	d101      	bne.n	800541e <HAL_I2C_Mem_Write+0x56>
 800541a:	2302      	movs	r3, #2
 800541c:	e0c5      	b.n	80055aa <HAL_I2C_Mem_Write+0x1e2>
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2201      	movs	r2, #1
 8005422:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f003 0301 	and.w	r3, r3, #1
 8005430:	2b01      	cmp	r3, #1
 8005432:	d007      	beq.n	8005444 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	681a      	ldr	r2, [r3, #0]
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f042 0201 	orr.w	r2, r2, #1
 8005442:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005452:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2221      	movs	r2, #33	; 0x21
 8005458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2240      	movs	r2, #64	; 0x40
 8005460:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2200      	movs	r2, #0
 8005468:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	6a3a      	ldr	r2, [r7, #32]
 800546e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005474:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800547a:	b29a      	uxth	r2, r3
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	4a4d      	ldr	r2, [pc, #308]	; (80055b8 <HAL_I2C_Mem_Write+0x1f0>)
 8005484:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005486:	88f8      	ldrh	r0, [r7, #6]
 8005488:	893a      	ldrh	r2, [r7, #8]
 800548a:	8979      	ldrh	r1, [r7, #10]
 800548c:	697b      	ldr	r3, [r7, #20]
 800548e:	9301      	str	r3, [sp, #4]
 8005490:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005492:	9300      	str	r3, [sp, #0]
 8005494:	4603      	mov	r3, r0
 8005496:	68f8      	ldr	r0, [r7, #12]
 8005498:	f000 fab6 	bl	8005a08 <I2C_RequestMemoryWrite>
 800549c:	4603      	mov	r3, r0
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d052      	beq.n	8005548 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	e081      	b.n	80055aa <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80054a6:	697a      	ldr	r2, [r7, #20]
 80054a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80054aa:	68f8      	ldr	r0, [r7, #12]
 80054ac:	f000 fd00 	bl	8005eb0 <I2C_WaitOnTXEFlagUntilTimeout>
 80054b0:	4603      	mov	r3, r0
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d00d      	beq.n	80054d2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ba:	2b04      	cmp	r3, #4
 80054bc:	d107      	bne.n	80054ce <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054cc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80054ce:	2301      	movs	r3, #1
 80054d0:	e06b      	b.n	80055aa <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054d6:	781a      	ldrb	r2, [r3, #0]
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e2:	1c5a      	adds	r2, r3, #1
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054ec:	3b01      	subs	r3, #1
 80054ee:	b29a      	uxth	r2, r3
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054f8:	b29b      	uxth	r3, r3
 80054fa:	3b01      	subs	r3, #1
 80054fc:	b29a      	uxth	r2, r3
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	695b      	ldr	r3, [r3, #20]
 8005508:	f003 0304 	and.w	r3, r3, #4
 800550c:	2b04      	cmp	r3, #4
 800550e:	d11b      	bne.n	8005548 <HAL_I2C_Mem_Write+0x180>
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005514:	2b00      	cmp	r3, #0
 8005516:	d017      	beq.n	8005548 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800551c:	781a      	ldrb	r2, [r3, #0]
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005528:	1c5a      	adds	r2, r3, #1
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005532:	3b01      	subs	r3, #1
 8005534:	b29a      	uxth	r2, r3
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800553e:	b29b      	uxth	r3, r3
 8005540:	3b01      	subs	r3, #1
 8005542:	b29a      	uxth	r2, r3
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800554c:	2b00      	cmp	r3, #0
 800554e:	d1aa      	bne.n	80054a6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005550:	697a      	ldr	r2, [r7, #20]
 8005552:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005554:	68f8      	ldr	r0, [r7, #12]
 8005556:	f000 fcec 	bl	8005f32 <I2C_WaitOnBTFFlagUntilTimeout>
 800555a:	4603      	mov	r3, r0
 800555c:	2b00      	cmp	r3, #0
 800555e:	d00d      	beq.n	800557c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005564:	2b04      	cmp	r3, #4
 8005566:	d107      	bne.n	8005578 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005576:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005578:	2301      	movs	r3, #1
 800557a:	e016      	b.n	80055aa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	681a      	ldr	r2, [r3, #0]
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800558a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	2220      	movs	r2, #32
 8005590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	2200      	movs	r2, #0
 8005598:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	2200      	movs	r2, #0
 80055a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80055a4:	2300      	movs	r3, #0
 80055a6:	e000      	b.n	80055aa <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80055a8:	2302      	movs	r3, #2
  }
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3718      	adds	r7, #24
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	bf00      	nop
 80055b4:	00100002 	.word	0x00100002
 80055b8:	ffff0000 	.word	0xffff0000

080055bc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b08c      	sub	sp, #48	; 0x30
 80055c0:	af02      	add	r7, sp, #8
 80055c2:	60f8      	str	r0, [r7, #12]
 80055c4:	4608      	mov	r0, r1
 80055c6:	4611      	mov	r1, r2
 80055c8:	461a      	mov	r2, r3
 80055ca:	4603      	mov	r3, r0
 80055cc:	817b      	strh	r3, [r7, #10]
 80055ce:	460b      	mov	r3, r1
 80055d0:	813b      	strh	r3, [r7, #8]
 80055d2:	4613      	mov	r3, r2
 80055d4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80055d6:	f7ff fa61 	bl	8004a9c <HAL_GetTick>
 80055da:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055e2:	b2db      	uxtb	r3, r3
 80055e4:	2b20      	cmp	r3, #32
 80055e6:	f040 8208 	bne.w	80059fa <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80055ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ec:	9300      	str	r3, [sp, #0]
 80055ee:	2319      	movs	r3, #25
 80055f0:	2201      	movs	r2, #1
 80055f2:	497b      	ldr	r1, [pc, #492]	; (80057e0 <HAL_I2C_Mem_Read+0x224>)
 80055f4:	68f8      	ldr	r0, [r7, #12]
 80055f6:	f000 fb85 	bl	8005d04 <I2C_WaitOnFlagUntilTimeout>
 80055fa:	4603      	mov	r3, r0
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d001      	beq.n	8005604 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005600:	2302      	movs	r3, #2
 8005602:	e1fb      	b.n	80059fc <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800560a:	2b01      	cmp	r3, #1
 800560c:	d101      	bne.n	8005612 <HAL_I2C_Mem_Read+0x56>
 800560e:	2302      	movs	r3, #2
 8005610:	e1f4      	b.n	80059fc <HAL_I2C_Mem_Read+0x440>
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	2201      	movs	r2, #1
 8005616:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f003 0301 	and.w	r3, r3, #1
 8005624:	2b01      	cmp	r3, #1
 8005626:	d007      	beq.n	8005638 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	681a      	ldr	r2, [r3, #0]
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f042 0201 	orr.w	r2, r2, #1
 8005636:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	681a      	ldr	r2, [r3, #0]
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005646:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2222      	movs	r2, #34	; 0x22
 800564c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2240      	movs	r2, #64	; 0x40
 8005654:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2200      	movs	r2, #0
 800565c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005662:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005668:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800566e:	b29a      	uxth	r2, r3
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	4a5b      	ldr	r2, [pc, #364]	; (80057e4 <HAL_I2C_Mem_Read+0x228>)
 8005678:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800567a:	88f8      	ldrh	r0, [r7, #6]
 800567c:	893a      	ldrh	r2, [r7, #8]
 800567e:	8979      	ldrh	r1, [r7, #10]
 8005680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005682:	9301      	str	r3, [sp, #4]
 8005684:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005686:	9300      	str	r3, [sp, #0]
 8005688:	4603      	mov	r3, r0
 800568a:	68f8      	ldr	r0, [r7, #12]
 800568c:	f000 fa52 	bl	8005b34 <I2C_RequestMemoryRead>
 8005690:	4603      	mov	r3, r0
 8005692:	2b00      	cmp	r3, #0
 8005694:	d001      	beq.n	800569a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	e1b0      	b.n	80059fc <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d113      	bne.n	80056ca <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056a2:	2300      	movs	r3, #0
 80056a4:	623b      	str	r3, [r7, #32]
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	695b      	ldr	r3, [r3, #20]
 80056ac:	623b      	str	r3, [r7, #32]
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	699b      	ldr	r3, [r3, #24]
 80056b4:	623b      	str	r3, [r7, #32]
 80056b6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	681a      	ldr	r2, [r3, #0]
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056c6:	601a      	str	r2, [r3, #0]
 80056c8:	e184      	b.n	80059d4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056ce:	2b01      	cmp	r3, #1
 80056d0:	d11b      	bne.n	800570a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056e0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056e2:	2300      	movs	r3, #0
 80056e4:	61fb      	str	r3, [r7, #28]
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	695b      	ldr	r3, [r3, #20]
 80056ec:	61fb      	str	r3, [r7, #28]
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	699b      	ldr	r3, [r3, #24]
 80056f4:	61fb      	str	r3, [r7, #28]
 80056f6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	681a      	ldr	r2, [r3, #0]
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005706:	601a      	str	r2, [r3, #0]
 8005708:	e164      	b.n	80059d4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800570e:	2b02      	cmp	r3, #2
 8005710:	d11b      	bne.n	800574a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005720:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	681a      	ldr	r2, [r3, #0]
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005730:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005732:	2300      	movs	r3, #0
 8005734:	61bb      	str	r3, [r7, #24]
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	695b      	ldr	r3, [r3, #20]
 800573c:	61bb      	str	r3, [r7, #24]
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	699b      	ldr	r3, [r3, #24]
 8005744:	61bb      	str	r3, [r7, #24]
 8005746:	69bb      	ldr	r3, [r7, #24]
 8005748:	e144      	b.n	80059d4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800574a:	2300      	movs	r3, #0
 800574c:	617b      	str	r3, [r7, #20]
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	695b      	ldr	r3, [r3, #20]
 8005754:	617b      	str	r3, [r7, #20]
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	699b      	ldr	r3, [r3, #24]
 800575c:	617b      	str	r3, [r7, #20]
 800575e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005760:	e138      	b.n	80059d4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005766:	2b03      	cmp	r3, #3
 8005768:	f200 80f1 	bhi.w	800594e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005770:	2b01      	cmp	r3, #1
 8005772:	d123      	bne.n	80057bc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005774:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005776:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005778:	68f8      	ldr	r0, [r7, #12]
 800577a:	f000 fc1b 	bl	8005fb4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800577e:	4603      	mov	r3, r0
 8005780:	2b00      	cmp	r3, #0
 8005782:	d001      	beq.n	8005788 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005784:	2301      	movs	r3, #1
 8005786:	e139      	b.n	80059fc <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	691a      	ldr	r2, [r3, #16]
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005792:	b2d2      	uxtb	r2, r2
 8005794:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800579a:	1c5a      	adds	r2, r3, #1
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057a4:	3b01      	subs	r3, #1
 80057a6:	b29a      	uxth	r2, r3
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	3b01      	subs	r3, #1
 80057b4:	b29a      	uxth	r2, r3
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80057ba:	e10b      	b.n	80059d4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057c0:	2b02      	cmp	r3, #2
 80057c2:	d14e      	bne.n	8005862 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80057c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057c6:	9300      	str	r3, [sp, #0]
 80057c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057ca:	2200      	movs	r2, #0
 80057cc:	4906      	ldr	r1, [pc, #24]	; (80057e8 <HAL_I2C_Mem_Read+0x22c>)
 80057ce:	68f8      	ldr	r0, [r7, #12]
 80057d0:	f000 fa98 	bl	8005d04 <I2C_WaitOnFlagUntilTimeout>
 80057d4:	4603      	mov	r3, r0
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d008      	beq.n	80057ec <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	e10e      	b.n	80059fc <HAL_I2C_Mem_Read+0x440>
 80057de:	bf00      	nop
 80057e0:	00100002 	.word	0x00100002
 80057e4:	ffff0000 	.word	0xffff0000
 80057e8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	681a      	ldr	r2, [r3, #0]
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	691a      	ldr	r2, [r3, #16]
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005806:	b2d2      	uxtb	r2, r2
 8005808:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800580e:	1c5a      	adds	r2, r3, #1
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005818:	3b01      	subs	r3, #1
 800581a:	b29a      	uxth	r2, r3
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005824:	b29b      	uxth	r3, r3
 8005826:	3b01      	subs	r3, #1
 8005828:	b29a      	uxth	r2, r3
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	691a      	ldr	r2, [r3, #16]
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005838:	b2d2      	uxtb	r2, r2
 800583a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005840:	1c5a      	adds	r2, r3, #1
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800584a:	3b01      	subs	r3, #1
 800584c:	b29a      	uxth	r2, r3
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005856:	b29b      	uxth	r3, r3
 8005858:	3b01      	subs	r3, #1
 800585a:	b29a      	uxth	r2, r3
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005860:	e0b8      	b.n	80059d4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005864:	9300      	str	r3, [sp, #0]
 8005866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005868:	2200      	movs	r2, #0
 800586a:	4966      	ldr	r1, [pc, #408]	; (8005a04 <HAL_I2C_Mem_Read+0x448>)
 800586c:	68f8      	ldr	r0, [r7, #12]
 800586e:	f000 fa49 	bl	8005d04 <I2C_WaitOnFlagUntilTimeout>
 8005872:	4603      	mov	r3, r0
 8005874:	2b00      	cmp	r3, #0
 8005876:	d001      	beq.n	800587c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005878:	2301      	movs	r3, #1
 800587a:	e0bf      	b.n	80059fc <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	681a      	ldr	r2, [r3, #0]
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800588a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	691a      	ldr	r2, [r3, #16]
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005896:	b2d2      	uxtb	r2, r2
 8005898:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800589e:	1c5a      	adds	r2, r3, #1
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058a8:	3b01      	subs	r3, #1
 80058aa:	b29a      	uxth	r2, r3
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058b4:	b29b      	uxth	r3, r3
 80058b6:	3b01      	subs	r3, #1
 80058b8:	b29a      	uxth	r2, r3
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80058be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c0:	9300      	str	r3, [sp, #0]
 80058c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058c4:	2200      	movs	r2, #0
 80058c6:	494f      	ldr	r1, [pc, #316]	; (8005a04 <HAL_I2C_Mem_Read+0x448>)
 80058c8:	68f8      	ldr	r0, [r7, #12]
 80058ca:	f000 fa1b 	bl	8005d04 <I2C_WaitOnFlagUntilTimeout>
 80058ce:	4603      	mov	r3, r0
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d001      	beq.n	80058d8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80058d4:	2301      	movs	r3, #1
 80058d6:	e091      	b.n	80059fc <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	691a      	ldr	r2, [r3, #16]
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f2:	b2d2      	uxtb	r2, r2
 80058f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058fa:	1c5a      	adds	r2, r3, #1
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005904:	3b01      	subs	r3, #1
 8005906:	b29a      	uxth	r2, r3
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005910:	b29b      	uxth	r3, r3
 8005912:	3b01      	subs	r3, #1
 8005914:	b29a      	uxth	r2, r3
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	691a      	ldr	r2, [r3, #16]
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005924:	b2d2      	uxtb	r2, r2
 8005926:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800592c:	1c5a      	adds	r2, r3, #1
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005936:	3b01      	subs	r3, #1
 8005938:	b29a      	uxth	r2, r3
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005942:	b29b      	uxth	r3, r3
 8005944:	3b01      	subs	r3, #1
 8005946:	b29a      	uxth	r2, r3
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800594c:	e042      	b.n	80059d4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800594e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005950:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005952:	68f8      	ldr	r0, [r7, #12]
 8005954:	f000 fb2e 	bl	8005fb4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005958:	4603      	mov	r3, r0
 800595a:	2b00      	cmp	r3, #0
 800595c:	d001      	beq.n	8005962 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800595e:	2301      	movs	r3, #1
 8005960:	e04c      	b.n	80059fc <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	691a      	ldr	r2, [r3, #16]
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800596c:	b2d2      	uxtb	r2, r2
 800596e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005974:	1c5a      	adds	r2, r3, #1
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800597e:	3b01      	subs	r3, #1
 8005980:	b29a      	uxth	r2, r3
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800598a:	b29b      	uxth	r3, r3
 800598c:	3b01      	subs	r3, #1
 800598e:	b29a      	uxth	r2, r3
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	695b      	ldr	r3, [r3, #20]
 800599a:	f003 0304 	and.w	r3, r3, #4
 800599e:	2b04      	cmp	r3, #4
 80059a0:	d118      	bne.n	80059d4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	691a      	ldr	r2, [r3, #16]
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ac:	b2d2      	uxtb	r2, r2
 80059ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059b4:	1c5a      	adds	r2, r3, #1
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059be:	3b01      	subs	r3, #1
 80059c0:	b29a      	uxth	r2, r3
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059ca:	b29b      	uxth	r3, r3
 80059cc:	3b01      	subs	r3, #1
 80059ce:	b29a      	uxth	r2, r3
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059d8:	2b00      	cmp	r3, #0
 80059da:	f47f aec2 	bne.w	8005762 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2220      	movs	r2, #32
 80059e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2200      	movs	r2, #0
 80059ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2200      	movs	r2, #0
 80059f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80059f6:	2300      	movs	r3, #0
 80059f8:	e000      	b.n	80059fc <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80059fa:	2302      	movs	r3, #2
  }
}
 80059fc:	4618      	mov	r0, r3
 80059fe:	3728      	adds	r7, #40	; 0x28
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bd80      	pop	{r7, pc}
 8005a04:	00010004 	.word	0x00010004

08005a08 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b088      	sub	sp, #32
 8005a0c:	af02      	add	r7, sp, #8
 8005a0e:	60f8      	str	r0, [r7, #12]
 8005a10:	4608      	mov	r0, r1
 8005a12:	4611      	mov	r1, r2
 8005a14:	461a      	mov	r2, r3
 8005a16:	4603      	mov	r3, r0
 8005a18:	817b      	strh	r3, [r7, #10]
 8005a1a:	460b      	mov	r3, r1
 8005a1c:	813b      	strh	r3, [r7, #8]
 8005a1e:	4613      	mov	r3, r2
 8005a20:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a30:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a34:	9300      	str	r3, [sp, #0]
 8005a36:	6a3b      	ldr	r3, [r7, #32]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005a3e:	68f8      	ldr	r0, [r7, #12]
 8005a40:	f000 f960 	bl	8005d04 <I2C_WaitOnFlagUntilTimeout>
 8005a44:	4603      	mov	r3, r0
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d00d      	beq.n	8005a66 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a54:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a58:	d103      	bne.n	8005a62 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a60:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005a62:	2303      	movs	r3, #3
 8005a64:	e05f      	b.n	8005b26 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005a66:	897b      	ldrh	r3, [r7, #10]
 8005a68:	b2db      	uxtb	r3, r3
 8005a6a:	461a      	mov	r2, r3
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005a74:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a78:	6a3a      	ldr	r2, [r7, #32]
 8005a7a:	492d      	ldr	r1, [pc, #180]	; (8005b30 <I2C_RequestMemoryWrite+0x128>)
 8005a7c:	68f8      	ldr	r0, [r7, #12]
 8005a7e:	f000 f998 	bl	8005db2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a82:	4603      	mov	r3, r0
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d001      	beq.n	8005a8c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005a88:	2301      	movs	r3, #1
 8005a8a:	e04c      	b.n	8005b26 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	617b      	str	r3, [r7, #20]
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	695b      	ldr	r3, [r3, #20]
 8005a96:	617b      	str	r3, [r7, #20]
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	699b      	ldr	r3, [r3, #24]
 8005a9e:	617b      	str	r3, [r7, #20]
 8005aa0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005aa2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005aa4:	6a39      	ldr	r1, [r7, #32]
 8005aa6:	68f8      	ldr	r0, [r7, #12]
 8005aa8:	f000 fa02 	bl	8005eb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005aac:	4603      	mov	r3, r0
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d00d      	beq.n	8005ace <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ab6:	2b04      	cmp	r3, #4
 8005ab8:	d107      	bne.n	8005aca <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	681a      	ldr	r2, [r3, #0]
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ac8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005aca:	2301      	movs	r3, #1
 8005acc:	e02b      	b.n	8005b26 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005ace:	88fb      	ldrh	r3, [r7, #6]
 8005ad0:	2b01      	cmp	r3, #1
 8005ad2:	d105      	bne.n	8005ae0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005ad4:	893b      	ldrh	r3, [r7, #8]
 8005ad6:	b2da      	uxtb	r2, r3
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	611a      	str	r2, [r3, #16]
 8005ade:	e021      	b.n	8005b24 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005ae0:	893b      	ldrh	r3, [r7, #8]
 8005ae2:	0a1b      	lsrs	r3, r3, #8
 8005ae4:	b29b      	uxth	r3, r3
 8005ae6:	b2da      	uxtb	r2, r3
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005aee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005af0:	6a39      	ldr	r1, [r7, #32]
 8005af2:	68f8      	ldr	r0, [r7, #12]
 8005af4:	f000 f9dc 	bl	8005eb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005af8:	4603      	mov	r3, r0
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d00d      	beq.n	8005b1a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b02:	2b04      	cmp	r3, #4
 8005b04:	d107      	bne.n	8005b16 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	681a      	ldr	r2, [r3, #0]
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b14:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	e005      	b.n	8005b26 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005b1a:	893b      	ldrh	r3, [r7, #8]
 8005b1c:	b2da      	uxtb	r2, r3
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005b24:	2300      	movs	r3, #0
}
 8005b26:	4618      	mov	r0, r3
 8005b28:	3718      	adds	r7, #24
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bd80      	pop	{r7, pc}
 8005b2e:	bf00      	nop
 8005b30:	00010002 	.word	0x00010002

08005b34 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b088      	sub	sp, #32
 8005b38:	af02      	add	r7, sp, #8
 8005b3a:	60f8      	str	r0, [r7, #12]
 8005b3c:	4608      	mov	r0, r1
 8005b3e:	4611      	mov	r1, r2
 8005b40:	461a      	mov	r2, r3
 8005b42:	4603      	mov	r3, r0
 8005b44:	817b      	strh	r3, [r7, #10]
 8005b46:	460b      	mov	r3, r1
 8005b48:	813b      	strh	r3, [r7, #8]
 8005b4a:	4613      	mov	r3, r2
 8005b4c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	681a      	ldr	r2, [r3, #0]
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005b5c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b6c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b70:	9300      	str	r3, [sp, #0]
 8005b72:	6a3b      	ldr	r3, [r7, #32]
 8005b74:	2200      	movs	r2, #0
 8005b76:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005b7a:	68f8      	ldr	r0, [r7, #12]
 8005b7c:	f000 f8c2 	bl	8005d04 <I2C_WaitOnFlagUntilTimeout>
 8005b80:	4603      	mov	r3, r0
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d00d      	beq.n	8005ba2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b94:	d103      	bne.n	8005b9e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005b9c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005b9e:	2303      	movs	r3, #3
 8005ba0:	e0aa      	b.n	8005cf8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005ba2:	897b      	ldrh	r3, [r7, #10]
 8005ba4:	b2db      	uxtb	r3, r3
 8005ba6:	461a      	mov	r2, r3
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005bb0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bb4:	6a3a      	ldr	r2, [r7, #32]
 8005bb6:	4952      	ldr	r1, [pc, #328]	; (8005d00 <I2C_RequestMemoryRead+0x1cc>)
 8005bb8:	68f8      	ldr	r0, [r7, #12]
 8005bba:	f000 f8fa 	bl	8005db2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d001      	beq.n	8005bc8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	e097      	b.n	8005cf8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bc8:	2300      	movs	r3, #0
 8005bca:	617b      	str	r3, [r7, #20]
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	695b      	ldr	r3, [r3, #20]
 8005bd2:	617b      	str	r3, [r7, #20]
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	699b      	ldr	r3, [r3, #24]
 8005bda:	617b      	str	r3, [r7, #20]
 8005bdc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005bde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005be0:	6a39      	ldr	r1, [r7, #32]
 8005be2:	68f8      	ldr	r0, [r7, #12]
 8005be4:	f000 f964 	bl	8005eb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005be8:	4603      	mov	r3, r0
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d00d      	beq.n	8005c0a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bf2:	2b04      	cmp	r3, #4
 8005bf4:	d107      	bne.n	8005c06 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	681a      	ldr	r2, [r3, #0]
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c04:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	e076      	b.n	8005cf8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005c0a:	88fb      	ldrh	r3, [r7, #6]
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	d105      	bne.n	8005c1c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005c10:	893b      	ldrh	r3, [r7, #8]
 8005c12:	b2da      	uxtb	r2, r3
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	611a      	str	r2, [r3, #16]
 8005c1a:	e021      	b.n	8005c60 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005c1c:	893b      	ldrh	r3, [r7, #8]
 8005c1e:	0a1b      	lsrs	r3, r3, #8
 8005c20:	b29b      	uxth	r3, r3
 8005c22:	b2da      	uxtb	r2, r3
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c2c:	6a39      	ldr	r1, [r7, #32]
 8005c2e:	68f8      	ldr	r0, [r7, #12]
 8005c30:	f000 f93e 	bl	8005eb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005c34:	4603      	mov	r3, r0
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d00d      	beq.n	8005c56 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c3e:	2b04      	cmp	r3, #4
 8005c40:	d107      	bne.n	8005c52 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	681a      	ldr	r2, [r3, #0]
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c50:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005c52:	2301      	movs	r3, #1
 8005c54:	e050      	b.n	8005cf8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005c56:	893b      	ldrh	r3, [r7, #8]
 8005c58:	b2da      	uxtb	r2, r3
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c62:	6a39      	ldr	r1, [r7, #32]
 8005c64:	68f8      	ldr	r0, [r7, #12]
 8005c66:	f000 f923 	bl	8005eb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d00d      	beq.n	8005c8c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c74:	2b04      	cmp	r3, #4
 8005c76:	d107      	bne.n	8005c88 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	681a      	ldr	r2, [r3, #0]
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c86:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e035      	b.n	8005cf8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	681a      	ldr	r2, [r3, #0]
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c9a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c9e:	9300      	str	r3, [sp, #0]
 8005ca0:	6a3b      	ldr	r3, [r7, #32]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005ca8:	68f8      	ldr	r0, [r7, #12]
 8005caa:	f000 f82b 	bl	8005d04 <I2C_WaitOnFlagUntilTimeout>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d00d      	beq.n	8005cd0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cbe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005cc2:	d103      	bne.n	8005ccc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005cca:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005ccc:	2303      	movs	r3, #3
 8005cce:	e013      	b.n	8005cf8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005cd0:	897b      	ldrh	r3, [r7, #10]
 8005cd2:	b2db      	uxtb	r3, r3
 8005cd4:	f043 0301 	orr.w	r3, r3, #1
 8005cd8:	b2da      	uxtb	r2, r3
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ce2:	6a3a      	ldr	r2, [r7, #32]
 8005ce4:	4906      	ldr	r1, [pc, #24]	; (8005d00 <I2C_RequestMemoryRead+0x1cc>)
 8005ce6:	68f8      	ldr	r0, [r7, #12]
 8005ce8:	f000 f863 	bl	8005db2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005cec:	4603      	mov	r3, r0
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d001      	beq.n	8005cf6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	e000      	b.n	8005cf8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005cf6:	2300      	movs	r3, #0
}
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	3718      	adds	r7, #24
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	bd80      	pop	{r7, pc}
 8005d00:	00010002 	.word	0x00010002

08005d04 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b084      	sub	sp, #16
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	60f8      	str	r0, [r7, #12]
 8005d0c:	60b9      	str	r1, [r7, #8]
 8005d0e:	603b      	str	r3, [r7, #0]
 8005d10:	4613      	mov	r3, r2
 8005d12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005d14:	e025      	b.n	8005d62 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d1c:	d021      	beq.n	8005d62 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d1e:	f7fe febd 	bl	8004a9c <HAL_GetTick>
 8005d22:	4602      	mov	r2, r0
 8005d24:	69bb      	ldr	r3, [r7, #24]
 8005d26:	1ad3      	subs	r3, r2, r3
 8005d28:	683a      	ldr	r2, [r7, #0]
 8005d2a:	429a      	cmp	r2, r3
 8005d2c:	d302      	bcc.n	8005d34 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d116      	bne.n	8005d62 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	2200      	movs	r2, #0
 8005d38:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	2220      	movs	r2, #32
 8005d3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	2200      	movs	r2, #0
 8005d46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d4e:	f043 0220 	orr.w	r2, r3, #32
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	e023      	b.n	8005daa <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	0c1b      	lsrs	r3, r3, #16
 8005d66:	b2db      	uxtb	r3, r3
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d10d      	bne.n	8005d88 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	695b      	ldr	r3, [r3, #20]
 8005d72:	43da      	mvns	r2, r3
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	4013      	ands	r3, r2
 8005d78:	b29b      	uxth	r3, r3
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	bf0c      	ite	eq
 8005d7e:	2301      	moveq	r3, #1
 8005d80:	2300      	movne	r3, #0
 8005d82:	b2db      	uxtb	r3, r3
 8005d84:	461a      	mov	r2, r3
 8005d86:	e00c      	b.n	8005da2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	699b      	ldr	r3, [r3, #24]
 8005d8e:	43da      	mvns	r2, r3
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	4013      	ands	r3, r2
 8005d94:	b29b      	uxth	r3, r3
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	bf0c      	ite	eq
 8005d9a:	2301      	moveq	r3, #1
 8005d9c:	2300      	movne	r3, #0
 8005d9e:	b2db      	uxtb	r3, r3
 8005da0:	461a      	mov	r2, r3
 8005da2:	79fb      	ldrb	r3, [r7, #7]
 8005da4:	429a      	cmp	r2, r3
 8005da6:	d0b6      	beq.n	8005d16 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005da8:	2300      	movs	r3, #0
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	3710      	adds	r7, #16
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bd80      	pop	{r7, pc}

08005db2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005db2:	b580      	push	{r7, lr}
 8005db4:	b084      	sub	sp, #16
 8005db6:	af00      	add	r7, sp, #0
 8005db8:	60f8      	str	r0, [r7, #12]
 8005dba:	60b9      	str	r1, [r7, #8]
 8005dbc:	607a      	str	r2, [r7, #4]
 8005dbe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005dc0:	e051      	b.n	8005e66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	695b      	ldr	r3, [r3, #20]
 8005dc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005dcc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005dd0:	d123      	bne.n	8005e1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	681a      	ldr	r2, [r3, #0]
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005de0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005dea:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2200      	movs	r2, #0
 8005df0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2220      	movs	r2, #32
 8005df6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e06:	f043 0204 	orr.w	r2, r3, #4
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	2200      	movs	r2, #0
 8005e12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005e16:	2301      	movs	r3, #1
 8005e18:	e046      	b.n	8005ea8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e20:	d021      	beq.n	8005e66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e22:	f7fe fe3b 	bl	8004a9c <HAL_GetTick>
 8005e26:	4602      	mov	r2, r0
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	1ad3      	subs	r3, r2, r3
 8005e2c:	687a      	ldr	r2, [r7, #4]
 8005e2e:	429a      	cmp	r2, r3
 8005e30:	d302      	bcc.n	8005e38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d116      	bne.n	8005e66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	2220      	movs	r2, #32
 8005e42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e52:	f043 0220 	orr.w	r2, r3, #32
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005e62:	2301      	movs	r3, #1
 8005e64:	e020      	b.n	8005ea8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	0c1b      	lsrs	r3, r3, #16
 8005e6a:	b2db      	uxtb	r3, r3
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	d10c      	bne.n	8005e8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	695b      	ldr	r3, [r3, #20]
 8005e76:	43da      	mvns	r2, r3
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	4013      	ands	r3, r2
 8005e7c:	b29b      	uxth	r3, r3
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	bf14      	ite	ne
 8005e82:	2301      	movne	r3, #1
 8005e84:	2300      	moveq	r3, #0
 8005e86:	b2db      	uxtb	r3, r3
 8005e88:	e00b      	b.n	8005ea2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	699b      	ldr	r3, [r3, #24]
 8005e90:	43da      	mvns	r2, r3
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	4013      	ands	r3, r2
 8005e96:	b29b      	uxth	r3, r3
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	bf14      	ite	ne
 8005e9c:	2301      	movne	r3, #1
 8005e9e:	2300      	moveq	r3, #0
 8005ea0:	b2db      	uxtb	r3, r3
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d18d      	bne.n	8005dc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005ea6:	2300      	movs	r3, #0
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	3710      	adds	r7, #16
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bd80      	pop	{r7, pc}

08005eb0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b084      	sub	sp, #16
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	60f8      	str	r0, [r7, #12]
 8005eb8:	60b9      	str	r1, [r7, #8]
 8005eba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ebc:	e02d      	b.n	8005f1a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005ebe:	68f8      	ldr	r0, [r7, #12]
 8005ec0:	f000 f8ce 	bl	8006060 <I2C_IsAcknowledgeFailed>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d001      	beq.n	8005ece <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005eca:	2301      	movs	r3, #1
 8005ecc:	e02d      	b.n	8005f2a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ed4:	d021      	beq.n	8005f1a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ed6:	f7fe fde1 	bl	8004a9c <HAL_GetTick>
 8005eda:	4602      	mov	r2, r0
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	1ad3      	subs	r3, r2, r3
 8005ee0:	68ba      	ldr	r2, [r7, #8]
 8005ee2:	429a      	cmp	r2, r3
 8005ee4:	d302      	bcc.n	8005eec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005ee6:	68bb      	ldr	r3, [r7, #8]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d116      	bne.n	8005f1a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	2200      	movs	r2, #0
 8005ef0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2220      	movs	r2, #32
 8005ef6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	2200      	movs	r2, #0
 8005efe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f06:	f043 0220 	orr.w	r2, r3, #32
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2200      	movs	r2, #0
 8005f12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005f16:	2301      	movs	r3, #1
 8005f18:	e007      	b.n	8005f2a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	695b      	ldr	r3, [r3, #20]
 8005f20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f24:	2b80      	cmp	r3, #128	; 0x80
 8005f26:	d1ca      	bne.n	8005ebe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005f28:	2300      	movs	r3, #0
}
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	3710      	adds	r7, #16
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bd80      	pop	{r7, pc}

08005f32 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005f32:	b580      	push	{r7, lr}
 8005f34:	b084      	sub	sp, #16
 8005f36:	af00      	add	r7, sp, #0
 8005f38:	60f8      	str	r0, [r7, #12]
 8005f3a:	60b9      	str	r1, [r7, #8]
 8005f3c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005f3e:	e02d      	b.n	8005f9c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005f40:	68f8      	ldr	r0, [r7, #12]
 8005f42:	f000 f88d 	bl	8006060 <I2C_IsAcknowledgeFailed>
 8005f46:	4603      	mov	r3, r0
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d001      	beq.n	8005f50 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	e02d      	b.n	8005fac <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f56:	d021      	beq.n	8005f9c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f58:	f7fe fda0 	bl	8004a9c <HAL_GetTick>
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	1ad3      	subs	r3, r2, r3
 8005f62:	68ba      	ldr	r2, [r7, #8]
 8005f64:	429a      	cmp	r2, r3
 8005f66:	d302      	bcc.n	8005f6e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d116      	bne.n	8005f9c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2200      	movs	r2, #0
 8005f72:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2220      	movs	r2, #32
 8005f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f88:	f043 0220 	orr.w	r2, r3, #32
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2200      	movs	r2, #0
 8005f94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	e007      	b.n	8005fac <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	695b      	ldr	r3, [r3, #20]
 8005fa2:	f003 0304 	and.w	r3, r3, #4
 8005fa6:	2b04      	cmp	r3, #4
 8005fa8:	d1ca      	bne.n	8005f40 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005faa:	2300      	movs	r3, #0
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	3710      	adds	r7, #16
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}

08005fb4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b084      	sub	sp, #16
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	60f8      	str	r0, [r7, #12]
 8005fbc:	60b9      	str	r1, [r7, #8]
 8005fbe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005fc0:	e042      	b.n	8006048 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	695b      	ldr	r3, [r3, #20]
 8005fc8:	f003 0310 	and.w	r3, r3, #16
 8005fcc:	2b10      	cmp	r3, #16
 8005fce:	d119      	bne.n	8006004 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f06f 0210 	mvn.w	r2, #16
 8005fd8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	2220      	movs	r2, #32
 8005fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	2200      	movs	r2, #0
 8005fec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006000:	2301      	movs	r3, #1
 8006002:	e029      	b.n	8006058 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006004:	f7fe fd4a 	bl	8004a9c <HAL_GetTick>
 8006008:	4602      	mov	r2, r0
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	1ad3      	subs	r3, r2, r3
 800600e:	68ba      	ldr	r2, [r7, #8]
 8006010:	429a      	cmp	r2, r3
 8006012:	d302      	bcc.n	800601a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d116      	bne.n	8006048 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2200      	movs	r2, #0
 800601e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2220      	movs	r2, #32
 8006024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2200      	movs	r2, #0
 800602c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006034:	f043 0220 	orr.w	r2, r3, #32
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	2200      	movs	r2, #0
 8006040:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006044:	2301      	movs	r3, #1
 8006046:	e007      	b.n	8006058 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	695b      	ldr	r3, [r3, #20]
 800604e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006052:	2b40      	cmp	r3, #64	; 0x40
 8006054:	d1b5      	bne.n	8005fc2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006056:	2300      	movs	r3, #0
}
 8006058:	4618      	mov	r0, r3
 800605a:	3710      	adds	r7, #16
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}

08006060 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006060:	b480      	push	{r7}
 8006062:	b083      	sub	sp, #12
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	695b      	ldr	r3, [r3, #20]
 800606e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006072:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006076:	d11b      	bne.n	80060b0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006080:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2200      	movs	r2, #0
 8006086:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2220      	movs	r2, #32
 800608c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2200      	movs	r2, #0
 8006094:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800609c:	f043 0204 	orr.w	r2, r3, #4
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2200      	movs	r2, #0
 80060a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80060ac:	2301      	movs	r3, #1
 80060ae:	e000      	b.n	80060b2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80060b0:	2300      	movs	r3, #0
}
 80060b2:	4618      	mov	r0, r3
 80060b4:	370c      	adds	r7, #12
 80060b6:	46bd      	mov	sp, r7
 80060b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060bc:	4770      	bx	lr
	...

080060c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b084      	sub	sp, #16
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
 80060c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d101      	bne.n	80060d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80060d0:	2301      	movs	r3, #1
 80060d2:	e0cc      	b.n	800626e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80060d4:	4b68      	ldr	r3, [pc, #416]	; (8006278 <HAL_RCC_ClockConfig+0x1b8>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f003 030f 	and.w	r3, r3, #15
 80060dc:	683a      	ldr	r2, [r7, #0]
 80060de:	429a      	cmp	r2, r3
 80060e0:	d90c      	bls.n	80060fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060e2:	4b65      	ldr	r3, [pc, #404]	; (8006278 <HAL_RCC_ClockConfig+0x1b8>)
 80060e4:	683a      	ldr	r2, [r7, #0]
 80060e6:	b2d2      	uxtb	r2, r2
 80060e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80060ea:	4b63      	ldr	r3, [pc, #396]	; (8006278 <HAL_RCC_ClockConfig+0x1b8>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f003 030f 	and.w	r3, r3, #15
 80060f2:	683a      	ldr	r2, [r7, #0]
 80060f4:	429a      	cmp	r2, r3
 80060f6:	d001      	beq.n	80060fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80060f8:	2301      	movs	r3, #1
 80060fa:	e0b8      	b.n	800626e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f003 0302 	and.w	r3, r3, #2
 8006104:	2b00      	cmp	r3, #0
 8006106:	d020      	beq.n	800614a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f003 0304 	and.w	r3, r3, #4
 8006110:	2b00      	cmp	r3, #0
 8006112:	d005      	beq.n	8006120 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006114:	4b59      	ldr	r3, [pc, #356]	; (800627c <HAL_RCC_ClockConfig+0x1bc>)
 8006116:	689b      	ldr	r3, [r3, #8]
 8006118:	4a58      	ldr	r2, [pc, #352]	; (800627c <HAL_RCC_ClockConfig+0x1bc>)
 800611a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800611e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f003 0308 	and.w	r3, r3, #8
 8006128:	2b00      	cmp	r3, #0
 800612a:	d005      	beq.n	8006138 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800612c:	4b53      	ldr	r3, [pc, #332]	; (800627c <HAL_RCC_ClockConfig+0x1bc>)
 800612e:	689b      	ldr	r3, [r3, #8]
 8006130:	4a52      	ldr	r2, [pc, #328]	; (800627c <HAL_RCC_ClockConfig+0x1bc>)
 8006132:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006136:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006138:	4b50      	ldr	r3, [pc, #320]	; (800627c <HAL_RCC_ClockConfig+0x1bc>)
 800613a:	689b      	ldr	r3, [r3, #8]
 800613c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	494d      	ldr	r1, [pc, #308]	; (800627c <HAL_RCC_ClockConfig+0x1bc>)
 8006146:	4313      	orrs	r3, r2
 8006148:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f003 0301 	and.w	r3, r3, #1
 8006152:	2b00      	cmp	r3, #0
 8006154:	d044      	beq.n	80061e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	685b      	ldr	r3, [r3, #4]
 800615a:	2b01      	cmp	r3, #1
 800615c:	d107      	bne.n	800616e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800615e:	4b47      	ldr	r3, [pc, #284]	; (800627c <HAL_RCC_ClockConfig+0x1bc>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006166:	2b00      	cmp	r3, #0
 8006168:	d119      	bne.n	800619e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800616a:	2301      	movs	r3, #1
 800616c:	e07f      	b.n	800626e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	2b02      	cmp	r3, #2
 8006174:	d003      	beq.n	800617e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800617a:	2b03      	cmp	r3, #3
 800617c:	d107      	bne.n	800618e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800617e:	4b3f      	ldr	r3, [pc, #252]	; (800627c <HAL_RCC_ClockConfig+0x1bc>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006186:	2b00      	cmp	r3, #0
 8006188:	d109      	bne.n	800619e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800618a:	2301      	movs	r3, #1
 800618c:	e06f      	b.n	800626e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800618e:	4b3b      	ldr	r3, [pc, #236]	; (800627c <HAL_RCC_ClockConfig+0x1bc>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f003 0302 	and.w	r3, r3, #2
 8006196:	2b00      	cmp	r3, #0
 8006198:	d101      	bne.n	800619e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800619a:	2301      	movs	r3, #1
 800619c:	e067      	b.n	800626e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800619e:	4b37      	ldr	r3, [pc, #220]	; (800627c <HAL_RCC_ClockConfig+0x1bc>)
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	f023 0203 	bic.w	r2, r3, #3
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	685b      	ldr	r3, [r3, #4]
 80061aa:	4934      	ldr	r1, [pc, #208]	; (800627c <HAL_RCC_ClockConfig+0x1bc>)
 80061ac:	4313      	orrs	r3, r2
 80061ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80061b0:	f7fe fc74 	bl	8004a9c <HAL_GetTick>
 80061b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061b6:	e00a      	b.n	80061ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061b8:	f7fe fc70 	bl	8004a9c <HAL_GetTick>
 80061bc:	4602      	mov	r2, r0
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	1ad3      	subs	r3, r2, r3
 80061c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d901      	bls.n	80061ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80061ca:	2303      	movs	r3, #3
 80061cc:	e04f      	b.n	800626e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061ce:	4b2b      	ldr	r3, [pc, #172]	; (800627c <HAL_RCC_ClockConfig+0x1bc>)
 80061d0:	689b      	ldr	r3, [r3, #8]
 80061d2:	f003 020c 	and.w	r2, r3, #12
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	009b      	lsls	r3, r3, #2
 80061dc:	429a      	cmp	r2, r3
 80061de:	d1eb      	bne.n	80061b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80061e0:	4b25      	ldr	r3, [pc, #148]	; (8006278 <HAL_RCC_ClockConfig+0x1b8>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f003 030f 	and.w	r3, r3, #15
 80061e8:	683a      	ldr	r2, [r7, #0]
 80061ea:	429a      	cmp	r2, r3
 80061ec:	d20c      	bcs.n	8006208 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061ee:	4b22      	ldr	r3, [pc, #136]	; (8006278 <HAL_RCC_ClockConfig+0x1b8>)
 80061f0:	683a      	ldr	r2, [r7, #0]
 80061f2:	b2d2      	uxtb	r2, r2
 80061f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80061f6:	4b20      	ldr	r3, [pc, #128]	; (8006278 <HAL_RCC_ClockConfig+0x1b8>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f003 030f 	and.w	r3, r3, #15
 80061fe:	683a      	ldr	r2, [r7, #0]
 8006200:	429a      	cmp	r2, r3
 8006202:	d001      	beq.n	8006208 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006204:	2301      	movs	r3, #1
 8006206:	e032      	b.n	800626e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f003 0304 	and.w	r3, r3, #4
 8006210:	2b00      	cmp	r3, #0
 8006212:	d008      	beq.n	8006226 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006214:	4b19      	ldr	r3, [pc, #100]	; (800627c <HAL_RCC_ClockConfig+0x1bc>)
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	68db      	ldr	r3, [r3, #12]
 8006220:	4916      	ldr	r1, [pc, #88]	; (800627c <HAL_RCC_ClockConfig+0x1bc>)
 8006222:	4313      	orrs	r3, r2
 8006224:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f003 0308 	and.w	r3, r3, #8
 800622e:	2b00      	cmp	r3, #0
 8006230:	d009      	beq.n	8006246 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006232:	4b12      	ldr	r3, [pc, #72]	; (800627c <HAL_RCC_ClockConfig+0x1bc>)
 8006234:	689b      	ldr	r3, [r3, #8]
 8006236:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	691b      	ldr	r3, [r3, #16]
 800623e:	00db      	lsls	r3, r3, #3
 8006240:	490e      	ldr	r1, [pc, #56]	; (800627c <HAL_RCC_ClockConfig+0x1bc>)
 8006242:	4313      	orrs	r3, r2
 8006244:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006246:	f000 f887 	bl	8006358 <HAL_RCC_GetSysClockFreq>
 800624a:	4602      	mov	r2, r0
 800624c:	4b0b      	ldr	r3, [pc, #44]	; (800627c <HAL_RCC_ClockConfig+0x1bc>)
 800624e:	689b      	ldr	r3, [r3, #8]
 8006250:	091b      	lsrs	r3, r3, #4
 8006252:	f003 030f 	and.w	r3, r3, #15
 8006256:	490a      	ldr	r1, [pc, #40]	; (8006280 <HAL_RCC_ClockConfig+0x1c0>)
 8006258:	5ccb      	ldrb	r3, [r1, r3]
 800625a:	fa22 f303 	lsr.w	r3, r2, r3
 800625e:	4a09      	ldr	r2, [pc, #36]	; (8006284 <HAL_RCC_ClockConfig+0x1c4>)
 8006260:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006262:	4b09      	ldr	r3, [pc, #36]	; (8006288 <HAL_RCC_ClockConfig+0x1c8>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4618      	mov	r0, r3
 8006268:	f7fe f9ce 	bl	8004608 <HAL_InitTick>

  return HAL_OK;
 800626c:	2300      	movs	r3, #0
}
 800626e:	4618      	mov	r0, r3
 8006270:	3710      	adds	r7, #16
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}
 8006276:	bf00      	nop
 8006278:	40023c00 	.word	0x40023c00
 800627c:	40023800 	.word	0x40023800
 8006280:	0800efe0 	.word	0x0800efe0
 8006284:	2000006c 	.word	0x2000006c
 8006288:	20000070 	.word	0x20000070

0800628c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800628c:	b480      	push	{r7}
 800628e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006290:	4b03      	ldr	r3, [pc, #12]	; (80062a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8006292:	681b      	ldr	r3, [r3, #0]
}
 8006294:	4618      	mov	r0, r3
 8006296:	46bd      	mov	sp, r7
 8006298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629c:	4770      	bx	lr
 800629e:	bf00      	nop
 80062a0:	2000006c 	.word	0x2000006c

080062a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80062a8:	f7ff fff0 	bl	800628c <HAL_RCC_GetHCLKFreq>
 80062ac:	4602      	mov	r2, r0
 80062ae:	4b05      	ldr	r3, [pc, #20]	; (80062c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80062b0:	689b      	ldr	r3, [r3, #8]
 80062b2:	0a9b      	lsrs	r3, r3, #10
 80062b4:	f003 0307 	and.w	r3, r3, #7
 80062b8:	4903      	ldr	r1, [pc, #12]	; (80062c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80062ba:	5ccb      	ldrb	r3, [r1, r3]
 80062bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	bd80      	pop	{r7, pc}
 80062c4:	40023800 	.word	0x40023800
 80062c8:	0800eff0 	.word	0x0800eff0

080062cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80062d0:	f7ff ffdc 	bl	800628c <HAL_RCC_GetHCLKFreq>
 80062d4:	4602      	mov	r2, r0
 80062d6:	4b05      	ldr	r3, [pc, #20]	; (80062ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80062d8:	689b      	ldr	r3, [r3, #8]
 80062da:	0b5b      	lsrs	r3, r3, #13
 80062dc:	f003 0307 	and.w	r3, r3, #7
 80062e0:	4903      	ldr	r1, [pc, #12]	; (80062f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80062e2:	5ccb      	ldrb	r3, [r1, r3]
 80062e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	bd80      	pop	{r7, pc}
 80062ec:	40023800 	.word	0x40023800
 80062f0:	0800eff0 	.word	0x0800eff0

080062f4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80062f4:	b480      	push	{r7}
 80062f6:	b083      	sub	sp, #12
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
 80062fc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	220f      	movs	r2, #15
 8006302:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006304:	4b12      	ldr	r3, [pc, #72]	; (8006350 <HAL_RCC_GetClockConfig+0x5c>)
 8006306:	689b      	ldr	r3, [r3, #8]
 8006308:	f003 0203 	and.w	r2, r3, #3
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006310:	4b0f      	ldr	r3, [pc, #60]	; (8006350 <HAL_RCC_GetClockConfig+0x5c>)
 8006312:	689b      	ldr	r3, [r3, #8]
 8006314:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800631c:	4b0c      	ldr	r3, [pc, #48]	; (8006350 <HAL_RCC_GetClockConfig+0x5c>)
 800631e:	689b      	ldr	r3, [r3, #8]
 8006320:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006328:	4b09      	ldr	r3, [pc, #36]	; (8006350 <HAL_RCC_GetClockConfig+0x5c>)
 800632a:	689b      	ldr	r3, [r3, #8]
 800632c:	08db      	lsrs	r3, r3, #3
 800632e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006336:	4b07      	ldr	r3, [pc, #28]	; (8006354 <HAL_RCC_GetClockConfig+0x60>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f003 020f 	and.w	r2, r3, #15
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	601a      	str	r2, [r3, #0]
}
 8006342:	bf00      	nop
 8006344:	370c      	adds	r7, #12
 8006346:	46bd      	mov	sp, r7
 8006348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634c:	4770      	bx	lr
 800634e:	bf00      	nop
 8006350:	40023800 	.word	0x40023800
 8006354:	40023c00 	.word	0x40023c00

08006358 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006358:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800635c:	b0a6      	sub	sp, #152	; 0x98
 800635e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006360:	2300      	movs	r3, #0
 8006362:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 8006366:	2300      	movs	r3, #0
 8006368:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 800636c:	2300      	movs	r3, #0
 800636e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 8006372:	2300      	movs	r3, #0
 8006374:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 8006378:	2300      	movs	r3, #0
 800637a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800637e:	4bc8      	ldr	r3, [pc, #800]	; (80066a0 <HAL_RCC_GetSysClockFreq+0x348>)
 8006380:	689b      	ldr	r3, [r3, #8]
 8006382:	f003 030c 	and.w	r3, r3, #12
 8006386:	2b0c      	cmp	r3, #12
 8006388:	f200 817e 	bhi.w	8006688 <HAL_RCC_GetSysClockFreq+0x330>
 800638c:	a201      	add	r2, pc, #4	; (adr r2, 8006394 <HAL_RCC_GetSysClockFreq+0x3c>)
 800638e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006392:	bf00      	nop
 8006394:	080063c9 	.word	0x080063c9
 8006398:	08006689 	.word	0x08006689
 800639c:	08006689 	.word	0x08006689
 80063a0:	08006689 	.word	0x08006689
 80063a4:	080063d1 	.word	0x080063d1
 80063a8:	08006689 	.word	0x08006689
 80063ac:	08006689 	.word	0x08006689
 80063b0:	08006689 	.word	0x08006689
 80063b4:	080063d9 	.word	0x080063d9
 80063b8:	08006689 	.word	0x08006689
 80063bc:	08006689 	.word	0x08006689
 80063c0:	08006689 	.word	0x08006689
 80063c4:	08006543 	.word	0x08006543
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80063c8:	4bb6      	ldr	r3, [pc, #728]	; (80066a4 <HAL_RCC_GetSysClockFreq+0x34c>)
 80063ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 80063ce:	e15f      	b.n	8006690 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80063d0:	4bb5      	ldr	r3, [pc, #724]	; (80066a8 <HAL_RCC_GetSysClockFreq+0x350>)
 80063d2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80063d6:	e15b      	b.n	8006690 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80063d8:	4bb1      	ldr	r3, [pc, #708]	; (80066a0 <HAL_RCC_GetSysClockFreq+0x348>)
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80063e0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80063e4:	4bae      	ldr	r3, [pc, #696]	; (80066a0 <HAL_RCC_GetSysClockFreq+0x348>)
 80063e6:	685b      	ldr	r3, [r3, #4]
 80063e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d031      	beq.n	8006454 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80063f0:	4bab      	ldr	r3, [pc, #684]	; (80066a0 <HAL_RCC_GetSysClockFreq+0x348>)
 80063f2:	685b      	ldr	r3, [r3, #4]
 80063f4:	099b      	lsrs	r3, r3, #6
 80063f6:	2200      	movs	r2, #0
 80063f8:	66bb      	str	r3, [r7, #104]	; 0x68
 80063fa:	66fa      	str	r2, [r7, #108]	; 0x6c
 80063fc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80063fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006402:	663b      	str	r3, [r7, #96]	; 0x60
 8006404:	2300      	movs	r3, #0
 8006406:	667b      	str	r3, [r7, #100]	; 0x64
 8006408:	4ba7      	ldr	r3, [pc, #668]	; (80066a8 <HAL_RCC_GetSysClockFreq+0x350>)
 800640a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800640e:	462a      	mov	r2, r5
 8006410:	fb03 f202 	mul.w	r2, r3, r2
 8006414:	2300      	movs	r3, #0
 8006416:	4621      	mov	r1, r4
 8006418:	fb01 f303 	mul.w	r3, r1, r3
 800641c:	4413      	add	r3, r2
 800641e:	4aa2      	ldr	r2, [pc, #648]	; (80066a8 <HAL_RCC_GetSysClockFreq+0x350>)
 8006420:	4621      	mov	r1, r4
 8006422:	fba1 1202 	umull	r1, r2, r1, r2
 8006426:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006428:	460a      	mov	r2, r1
 800642a:	67ba      	str	r2, [r7, #120]	; 0x78
 800642c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800642e:	4413      	add	r3, r2
 8006430:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006432:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006436:	2200      	movs	r2, #0
 8006438:	65bb      	str	r3, [r7, #88]	; 0x58
 800643a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800643c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006440:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8006444:	f7fa fc88 	bl	8000d58 <__aeabi_uldivmod>
 8006448:	4602      	mov	r2, r0
 800644a:	460b      	mov	r3, r1
 800644c:	4613      	mov	r3, r2
 800644e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006452:	e064      	b.n	800651e <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006454:	4b92      	ldr	r3, [pc, #584]	; (80066a0 <HAL_RCC_GetSysClockFreq+0x348>)
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	099b      	lsrs	r3, r3, #6
 800645a:	2200      	movs	r2, #0
 800645c:	653b      	str	r3, [r7, #80]	; 0x50
 800645e:	657a      	str	r2, [r7, #84]	; 0x54
 8006460:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006462:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006466:	64bb      	str	r3, [r7, #72]	; 0x48
 8006468:	2300      	movs	r3, #0
 800646a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800646c:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8006470:	4622      	mov	r2, r4
 8006472:	462b      	mov	r3, r5
 8006474:	f04f 0000 	mov.w	r0, #0
 8006478:	f04f 0100 	mov.w	r1, #0
 800647c:	0159      	lsls	r1, r3, #5
 800647e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006482:	0150      	lsls	r0, r2, #5
 8006484:	4602      	mov	r2, r0
 8006486:	460b      	mov	r3, r1
 8006488:	4621      	mov	r1, r4
 800648a:	1a51      	subs	r1, r2, r1
 800648c:	6139      	str	r1, [r7, #16]
 800648e:	4629      	mov	r1, r5
 8006490:	eb63 0301 	sbc.w	r3, r3, r1
 8006494:	617b      	str	r3, [r7, #20]
 8006496:	f04f 0200 	mov.w	r2, #0
 800649a:	f04f 0300 	mov.w	r3, #0
 800649e:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80064a2:	4659      	mov	r1, fp
 80064a4:	018b      	lsls	r3, r1, #6
 80064a6:	4651      	mov	r1, sl
 80064a8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80064ac:	4651      	mov	r1, sl
 80064ae:	018a      	lsls	r2, r1, #6
 80064b0:	4651      	mov	r1, sl
 80064b2:	ebb2 0801 	subs.w	r8, r2, r1
 80064b6:	4659      	mov	r1, fp
 80064b8:	eb63 0901 	sbc.w	r9, r3, r1
 80064bc:	f04f 0200 	mov.w	r2, #0
 80064c0:	f04f 0300 	mov.w	r3, #0
 80064c4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80064c8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80064cc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80064d0:	4690      	mov	r8, r2
 80064d2:	4699      	mov	r9, r3
 80064d4:	4623      	mov	r3, r4
 80064d6:	eb18 0303 	adds.w	r3, r8, r3
 80064da:	60bb      	str	r3, [r7, #8]
 80064dc:	462b      	mov	r3, r5
 80064de:	eb49 0303 	adc.w	r3, r9, r3
 80064e2:	60fb      	str	r3, [r7, #12]
 80064e4:	f04f 0200 	mov.w	r2, #0
 80064e8:	f04f 0300 	mov.w	r3, #0
 80064ec:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80064f0:	4629      	mov	r1, r5
 80064f2:	028b      	lsls	r3, r1, #10
 80064f4:	4621      	mov	r1, r4
 80064f6:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80064fa:	4621      	mov	r1, r4
 80064fc:	028a      	lsls	r2, r1, #10
 80064fe:	4610      	mov	r0, r2
 8006500:	4619      	mov	r1, r3
 8006502:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006506:	2200      	movs	r2, #0
 8006508:	643b      	str	r3, [r7, #64]	; 0x40
 800650a:	647a      	str	r2, [r7, #68]	; 0x44
 800650c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006510:	f7fa fc22 	bl	8000d58 <__aeabi_uldivmod>
 8006514:	4602      	mov	r2, r0
 8006516:	460b      	mov	r3, r1
 8006518:	4613      	mov	r3, r2
 800651a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800651e:	4b60      	ldr	r3, [pc, #384]	; (80066a0 <HAL_RCC_GetSysClockFreq+0x348>)
 8006520:	685b      	ldr	r3, [r3, #4]
 8006522:	0c1b      	lsrs	r3, r3, #16
 8006524:	f003 0303 	and.w	r3, r3, #3
 8006528:	3301      	adds	r3, #1
 800652a:	005b      	lsls	r3, r3, #1
 800652c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 8006530:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006534:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006538:	fbb2 f3f3 	udiv	r3, r2, r3
 800653c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8006540:	e0a6      	b.n	8006690 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006542:	4b57      	ldr	r3, [pc, #348]	; (80066a0 <HAL_RCC_GetSysClockFreq+0x348>)
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800654a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800654e:	4b54      	ldr	r3, [pc, #336]	; (80066a0 <HAL_RCC_GetSysClockFreq+0x348>)
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006556:	2b00      	cmp	r3, #0
 8006558:	d02a      	beq.n	80065b0 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800655a:	4b51      	ldr	r3, [pc, #324]	; (80066a0 <HAL_RCC_GetSysClockFreq+0x348>)
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	099b      	lsrs	r3, r3, #6
 8006560:	2200      	movs	r2, #0
 8006562:	63bb      	str	r3, [r7, #56]	; 0x38
 8006564:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006568:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800656c:	2100      	movs	r1, #0
 800656e:	4b4e      	ldr	r3, [pc, #312]	; (80066a8 <HAL_RCC_GetSysClockFreq+0x350>)
 8006570:	fb03 f201 	mul.w	r2, r3, r1
 8006574:	2300      	movs	r3, #0
 8006576:	fb00 f303 	mul.w	r3, r0, r3
 800657a:	4413      	add	r3, r2
 800657c:	4a4a      	ldr	r2, [pc, #296]	; (80066a8 <HAL_RCC_GetSysClockFreq+0x350>)
 800657e:	fba0 1202 	umull	r1, r2, r0, r2
 8006582:	677a      	str	r2, [r7, #116]	; 0x74
 8006584:	460a      	mov	r2, r1
 8006586:	673a      	str	r2, [r7, #112]	; 0x70
 8006588:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800658a:	4413      	add	r3, r2
 800658c:	677b      	str	r3, [r7, #116]	; 0x74
 800658e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006592:	2200      	movs	r2, #0
 8006594:	633b      	str	r3, [r7, #48]	; 0x30
 8006596:	637a      	str	r2, [r7, #52]	; 0x34
 8006598:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800659c:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80065a0:	f7fa fbda 	bl	8000d58 <__aeabi_uldivmod>
 80065a4:	4602      	mov	r2, r0
 80065a6:	460b      	mov	r3, r1
 80065a8:	4613      	mov	r3, r2
 80065aa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80065ae:	e05b      	b.n	8006668 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80065b0:	4b3b      	ldr	r3, [pc, #236]	; (80066a0 <HAL_RCC_GetSysClockFreq+0x348>)
 80065b2:	685b      	ldr	r3, [r3, #4]
 80065b4:	099b      	lsrs	r3, r3, #6
 80065b6:	2200      	movs	r2, #0
 80065b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80065ba:	62fa      	str	r2, [r7, #44]	; 0x2c
 80065bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065c2:	623b      	str	r3, [r7, #32]
 80065c4:	2300      	movs	r3, #0
 80065c6:	627b      	str	r3, [r7, #36]	; 0x24
 80065c8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80065cc:	4642      	mov	r2, r8
 80065ce:	464b      	mov	r3, r9
 80065d0:	f04f 0000 	mov.w	r0, #0
 80065d4:	f04f 0100 	mov.w	r1, #0
 80065d8:	0159      	lsls	r1, r3, #5
 80065da:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80065de:	0150      	lsls	r0, r2, #5
 80065e0:	4602      	mov	r2, r0
 80065e2:	460b      	mov	r3, r1
 80065e4:	4641      	mov	r1, r8
 80065e6:	ebb2 0a01 	subs.w	sl, r2, r1
 80065ea:	4649      	mov	r1, r9
 80065ec:	eb63 0b01 	sbc.w	fp, r3, r1
 80065f0:	f04f 0200 	mov.w	r2, #0
 80065f4:	f04f 0300 	mov.w	r3, #0
 80065f8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80065fc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006600:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006604:	ebb2 040a 	subs.w	r4, r2, sl
 8006608:	eb63 050b 	sbc.w	r5, r3, fp
 800660c:	f04f 0200 	mov.w	r2, #0
 8006610:	f04f 0300 	mov.w	r3, #0
 8006614:	00eb      	lsls	r3, r5, #3
 8006616:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800661a:	00e2      	lsls	r2, r4, #3
 800661c:	4614      	mov	r4, r2
 800661e:	461d      	mov	r5, r3
 8006620:	4643      	mov	r3, r8
 8006622:	18e3      	adds	r3, r4, r3
 8006624:	603b      	str	r3, [r7, #0]
 8006626:	464b      	mov	r3, r9
 8006628:	eb45 0303 	adc.w	r3, r5, r3
 800662c:	607b      	str	r3, [r7, #4]
 800662e:	f04f 0200 	mov.w	r2, #0
 8006632:	f04f 0300 	mov.w	r3, #0
 8006636:	e9d7 4500 	ldrd	r4, r5, [r7]
 800663a:	4629      	mov	r1, r5
 800663c:	028b      	lsls	r3, r1, #10
 800663e:	4621      	mov	r1, r4
 8006640:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006644:	4621      	mov	r1, r4
 8006646:	028a      	lsls	r2, r1, #10
 8006648:	4610      	mov	r0, r2
 800664a:	4619      	mov	r1, r3
 800664c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006650:	2200      	movs	r2, #0
 8006652:	61bb      	str	r3, [r7, #24]
 8006654:	61fa      	str	r2, [r7, #28]
 8006656:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800665a:	f7fa fb7d 	bl	8000d58 <__aeabi_uldivmod>
 800665e:	4602      	mov	r2, r0
 8006660:	460b      	mov	r3, r1
 8006662:	4613      	mov	r3, r2
 8006664:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8006668:	4b0d      	ldr	r3, [pc, #52]	; (80066a0 <HAL_RCC_GetSysClockFreq+0x348>)
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	0f1b      	lsrs	r3, r3, #28
 800666e:	f003 0307 	and.w	r3, r3, #7
 8006672:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 8006676:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800667a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800667e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006682:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8006686:	e003      	b.n	8006690 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006688:	4b06      	ldr	r3, [pc, #24]	; (80066a4 <HAL_RCC_GetSysClockFreq+0x34c>)
 800668a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 800668e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006690:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 8006694:	4618      	mov	r0, r3
 8006696:	3798      	adds	r7, #152	; 0x98
 8006698:	46bd      	mov	sp, r7
 800669a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800669e:	bf00      	nop
 80066a0:	40023800 	.word	0x40023800
 80066a4:	00f42400 	.word	0x00f42400
 80066a8:	017d7840 	.word	0x017d7840

080066ac <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b086      	sub	sp, #24
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d101      	bne.n	80066be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80066ba:	2301      	movs	r3, #1
 80066bc:	e28d      	b.n	8006bda <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f003 0301 	and.w	r3, r3, #1
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	f000 8083 	beq.w	80067d2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80066cc:	4b94      	ldr	r3, [pc, #592]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 80066ce:	689b      	ldr	r3, [r3, #8]
 80066d0:	f003 030c 	and.w	r3, r3, #12
 80066d4:	2b04      	cmp	r3, #4
 80066d6:	d019      	beq.n	800670c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80066d8:	4b91      	ldr	r3, [pc, #580]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 80066da:	689b      	ldr	r3, [r3, #8]
 80066dc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80066e0:	2b08      	cmp	r3, #8
 80066e2:	d106      	bne.n	80066f2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80066e4:	4b8e      	ldr	r3, [pc, #568]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 80066e6:	685b      	ldr	r3, [r3, #4]
 80066e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80066ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80066f0:	d00c      	beq.n	800670c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80066f2:	4b8b      	ldr	r3, [pc, #556]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 80066f4:	689b      	ldr	r3, [r3, #8]
 80066f6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80066fa:	2b0c      	cmp	r3, #12
 80066fc:	d112      	bne.n	8006724 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80066fe:	4b88      	ldr	r3, [pc, #544]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006706:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800670a:	d10b      	bne.n	8006724 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800670c:	4b84      	ldr	r3, [pc, #528]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006714:	2b00      	cmp	r3, #0
 8006716:	d05b      	beq.n	80067d0 <HAL_RCC_OscConfig+0x124>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d157      	bne.n	80067d0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8006720:	2301      	movs	r3, #1
 8006722:	e25a      	b.n	8006bda <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	685b      	ldr	r3, [r3, #4]
 8006728:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800672c:	d106      	bne.n	800673c <HAL_RCC_OscConfig+0x90>
 800672e:	4b7c      	ldr	r3, [pc, #496]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	4a7b      	ldr	r2, [pc, #492]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 8006734:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006738:	6013      	str	r3, [r2, #0]
 800673a:	e01d      	b.n	8006778 <HAL_RCC_OscConfig+0xcc>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	685b      	ldr	r3, [r3, #4]
 8006740:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006744:	d10c      	bne.n	8006760 <HAL_RCC_OscConfig+0xb4>
 8006746:	4b76      	ldr	r3, [pc, #472]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a75      	ldr	r2, [pc, #468]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 800674c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006750:	6013      	str	r3, [r2, #0]
 8006752:	4b73      	ldr	r3, [pc, #460]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4a72      	ldr	r2, [pc, #456]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 8006758:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800675c:	6013      	str	r3, [r2, #0]
 800675e:	e00b      	b.n	8006778 <HAL_RCC_OscConfig+0xcc>
 8006760:	4b6f      	ldr	r3, [pc, #444]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a6e      	ldr	r2, [pc, #440]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 8006766:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800676a:	6013      	str	r3, [r2, #0]
 800676c:	4b6c      	ldr	r3, [pc, #432]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a6b      	ldr	r2, [pc, #428]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 8006772:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006776:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	685b      	ldr	r3, [r3, #4]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d013      	beq.n	80067a8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006780:	f7fe f98c 	bl	8004a9c <HAL_GetTick>
 8006784:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006786:	e008      	b.n	800679a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006788:	f7fe f988 	bl	8004a9c <HAL_GetTick>
 800678c:	4602      	mov	r2, r0
 800678e:	693b      	ldr	r3, [r7, #16]
 8006790:	1ad3      	subs	r3, r2, r3
 8006792:	2b64      	cmp	r3, #100	; 0x64
 8006794:	d901      	bls.n	800679a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8006796:	2303      	movs	r3, #3
 8006798:	e21f      	b.n	8006bda <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800679a:	4b61      	ldr	r3, [pc, #388]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d0f0      	beq.n	8006788 <HAL_RCC_OscConfig+0xdc>
 80067a6:	e014      	b.n	80067d2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067a8:	f7fe f978 	bl	8004a9c <HAL_GetTick>
 80067ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80067ae:	e008      	b.n	80067c2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80067b0:	f7fe f974 	bl	8004a9c <HAL_GetTick>
 80067b4:	4602      	mov	r2, r0
 80067b6:	693b      	ldr	r3, [r7, #16]
 80067b8:	1ad3      	subs	r3, r2, r3
 80067ba:	2b64      	cmp	r3, #100	; 0x64
 80067bc:	d901      	bls.n	80067c2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80067be:	2303      	movs	r3, #3
 80067c0:	e20b      	b.n	8006bda <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80067c2:	4b57      	ldr	r3, [pc, #348]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d1f0      	bne.n	80067b0 <HAL_RCC_OscConfig+0x104>
 80067ce:	e000      	b.n	80067d2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f003 0302 	and.w	r3, r3, #2
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d06f      	beq.n	80068be <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80067de:	4b50      	ldr	r3, [pc, #320]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 80067e0:	689b      	ldr	r3, [r3, #8]
 80067e2:	f003 030c 	and.w	r3, r3, #12
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d017      	beq.n	800681a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80067ea:	4b4d      	ldr	r3, [pc, #308]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 80067ec:	689b      	ldr	r3, [r3, #8]
 80067ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80067f2:	2b08      	cmp	r3, #8
 80067f4:	d105      	bne.n	8006802 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80067f6:	4b4a      	ldr	r3, [pc, #296]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 80067f8:	685b      	ldr	r3, [r3, #4]
 80067fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d00b      	beq.n	800681a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006802:	4b47      	ldr	r3, [pc, #284]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 8006804:	689b      	ldr	r3, [r3, #8]
 8006806:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800680a:	2b0c      	cmp	r3, #12
 800680c:	d11c      	bne.n	8006848 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800680e:	4b44      	ldr	r3, [pc, #272]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 8006810:	685b      	ldr	r3, [r3, #4]
 8006812:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006816:	2b00      	cmp	r3, #0
 8006818:	d116      	bne.n	8006848 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800681a:	4b41      	ldr	r3, [pc, #260]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f003 0302 	and.w	r3, r3, #2
 8006822:	2b00      	cmp	r3, #0
 8006824:	d005      	beq.n	8006832 <HAL_RCC_OscConfig+0x186>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	68db      	ldr	r3, [r3, #12]
 800682a:	2b01      	cmp	r3, #1
 800682c:	d001      	beq.n	8006832 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800682e:	2301      	movs	r3, #1
 8006830:	e1d3      	b.n	8006bda <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006832:	4b3b      	ldr	r3, [pc, #236]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	691b      	ldr	r3, [r3, #16]
 800683e:	00db      	lsls	r3, r3, #3
 8006840:	4937      	ldr	r1, [pc, #220]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 8006842:	4313      	orrs	r3, r2
 8006844:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006846:	e03a      	b.n	80068be <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	68db      	ldr	r3, [r3, #12]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d020      	beq.n	8006892 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006850:	4b34      	ldr	r3, [pc, #208]	; (8006924 <HAL_RCC_OscConfig+0x278>)
 8006852:	2201      	movs	r2, #1
 8006854:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006856:	f7fe f921 	bl	8004a9c <HAL_GetTick>
 800685a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800685c:	e008      	b.n	8006870 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800685e:	f7fe f91d 	bl	8004a9c <HAL_GetTick>
 8006862:	4602      	mov	r2, r0
 8006864:	693b      	ldr	r3, [r7, #16]
 8006866:	1ad3      	subs	r3, r2, r3
 8006868:	2b02      	cmp	r3, #2
 800686a:	d901      	bls.n	8006870 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800686c:	2303      	movs	r3, #3
 800686e:	e1b4      	b.n	8006bda <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006870:	4b2b      	ldr	r3, [pc, #172]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f003 0302 	and.w	r3, r3, #2
 8006878:	2b00      	cmp	r3, #0
 800687a:	d0f0      	beq.n	800685e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800687c:	4b28      	ldr	r3, [pc, #160]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	691b      	ldr	r3, [r3, #16]
 8006888:	00db      	lsls	r3, r3, #3
 800688a:	4925      	ldr	r1, [pc, #148]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 800688c:	4313      	orrs	r3, r2
 800688e:	600b      	str	r3, [r1, #0]
 8006890:	e015      	b.n	80068be <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006892:	4b24      	ldr	r3, [pc, #144]	; (8006924 <HAL_RCC_OscConfig+0x278>)
 8006894:	2200      	movs	r2, #0
 8006896:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006898:	f7fe f900 	bl	8004a9c <HAL_GetTick>
 800689c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800689e:	e008      	b.n	80068b2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80068a0:	f7fe f8fc 	bl	8004a9c <HAL_GetTick>
 80068a4:	4602      	mov	r2, r0
 80068a6:	693b      	ldr	r3, [r7, #16]
 80068a8:	1ad3      	subs	r3, r2, r3
 80068aa:	2b02      	cmp	r3, #2
 80068ac:	d901      	bls.n	80068b2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80068ae:	2303      	movs	r3, #3
 80068b0:	e193      	b.n	8006bda <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80068b2:	4b1b      	ldr	r3, [pc, #108]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f003 0302 	and.w	r3, r3, #2
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d1f0      	bne.n	80068a0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f003 0308 	and.w	r3, r3, #8
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d036      	beq.n	8006938 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	695b      	ldr	r3, [r3, #20]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d016      	beq.n	8006900 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80068d2:	4b15      	ldr	r3, [pc, #84]	; (8006928 <HAL_RCC_OscConfig+0x27c>)
 80068d4:	2201      	movs	r2, #1
 80068d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068d8:	f7fe f8e0 	bl	8004a9c <HAL_GetTick>
 80068dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80068de:	e008      	b.n	80068f2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80068e0:	f7fe f8dc 	bl	8004a9c <HAL_GetTick>
 80068e4:	4602      	mov	r2, r0
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	1ad3      	subs	r3, r2, r3
 80068ea:	2b02      	cmp	r3, #2
 80068ec:	d901      	bls.n	80068f2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80068ee:	2303      	movs	r3, #3
 80068f0:	e173      	b.n	8006bda <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80068f2:	4b0b      	ldr	r3, [pc, #44]	; (8006920 <HAL_RCC_OscConfig+0x274>)
 80068f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80068f6:	f003 0302 	and.w	r3, r3, #2
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d0f0      	beq.n	80068e0 <HAL_RCC_OscConfig+0x234>
 80068fe:	e01b      	b.n	8006938 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006900:	4b09      	ldr	r3, [pc, #36]	; (8006928 <HAL_RCC_OscConfig+0x27c>)
 8006902:	2200      	movs	r2, #0
 8006904:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006906:	f7fe f8c9 	bl	8004a9c <HAL_GetTick>
 800690a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800690c:	e00e      	b.n	800692c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800690e:	f7fe f8c5 	bl	8004a9c <HAL_GetTick>
 8006912:	4602      	mov	r2, r0
 8006914:	693b      	ldr	r3, [r7, #16]
 8006916:	1ad3      	subs	r3, r2, r3
 8006918:	2b02      	cmp	r3, #2
 800691a:	d907      	bls.n	800692c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800691c:	2303      	movs	r3, #3
 800691e:	e15c      	b.n	8006bda <HAL_RCC_OscConfig+0x52e>
 8006920:	40023800 	.word	0x40023800
 8006924:	42470000 	.word	0x42470000
 8006928:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800692c:	4b8a      	ldr	r3, [pc, #552]	; (8006b58 <HAL_RCC_OscConfig+0x4ac>)
 800692e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006930:	f003 0302 	and.w	r3, r3, #2
 8006934:	2b00      	cmp	r3, #0
 8006936:	d1ea      	bne.n	800690e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f003 0304 	and.w	r3, r3, #4
 8006940:	2b00      	cmp	r3, #0
 8006942:	f000 8097 	beq.w	8006a74 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006946:	2300      	movs	r3, #0
 8006948:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800694a:	4b83      	ldr	r3, [pc, #524]	; (8006b58 <HAL_RCC_OscConfig+0x4ac>)
 800694c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800694e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006952:	2b00      	cmp	r3, #0
 8006954:	d10f      	bne.n	8006976 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006956:	2300      	movs	r3, #0
 8006958:	60bb      	str	r3, [r7, #8]
 800695a:	4b7f      	ldr	r3, [pc, #508]	; (8006b58 <HAL_RCC_OscConfig+0x4ac>)
 800695c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800695e:	4a7e      	ldr	r2, [pc, #504]	; (8006b58 <HAL_RCC_OscConfig+0x4ac>)
 8006960:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006964:	6413      	str	r3, [r2, #64]	; 0x40
 8006966:	4b7c      	ldr	r3, [pc, #496]	; (8006b58 <HAL_RCC_OscConfig+0x4ac>)
 8006968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800696a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800696e:	60bb      	str	r3, [r7, #8]
 8006970:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006972:	2301      	movs	r3, #1
 8006974:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006976:	4b79      	ldr	r3, [pc, #484]	; (8006b5c <HAL_RCC_OscConfig+0x4b0>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800697e:	2b00      	cmp	r3, #0
 8006980:	d118      	bne.n	80069b4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006982:	4b76      	ldr	r3, [pc, #472]	; (8006b5c <HAL_RCC_OscConfig+0x4b0>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4a75      	ldr	r2, [pc, #468]	; (8006b5c <HAL_RCC_OscConfig+0x4b0>)
 8006988:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800698c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800698e:	f7fe f885 	bl	8004a9c <HAL_GetTick>
 8006992:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006994:	e008      	b.n	80069a8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006996:	f7fe f881 	bl	8004a9c <HAL_GetTick>
 800699a:	4602      	mov	r2, r0
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	1ad3      	subs	r3, r2, r3
 80069a0:	2b02      	cmp	r3, #2
 80069a2:	d901      	bls.n	80069a8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80069a4:	2303      	movs	r3, #3
 80069a6:	e118      	b.n	8006bda <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069a8:	4b6c      	ldr	r3, [pc, #432]	; (8006b5c <HAL_RCC_OscConfig+0x4b0>)
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d0f0      	beq.n	8006996 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	689b      	ldr	r3, [r3, #8]
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d106      	bne.n	80069ca <HAL_RCC_OscConfig+0x31e>
 80069bc:	4b66      	ldr	r3, [pc, #408]	; (8006b58 <HAL_RCC_OscConfig+0x4ac>)
 80069be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069c0:	4a65      	ldr	r2, [pc, #404]	; (8006b58 <HAL_RCC_OscConfig+0x4ac>)
 80069c2:	f043 0301 	orr.w	r3, r3, #1
 80069c6:	6713      	str	r3, [r2, #112]	; 0x70
 80069c8:	e01c      	b.n	8006a04 <HAL_RCC_OscConfig+0x358>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	689b      	ldr	r3, [r3, #8]
 80069ce:	2b05      	cmp	r3, #5
 80069d0:	d10c      	bne.n	80069ec <HAL_RCC_OscConfig+0x340>
 80069d2:	4b61      	ldr	r3, [pc, #388]	; (8006b58 <HAL_RCC_OscConfig+0x4ac>)
 80069d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069d6:	4a60      	ldr	r2, [pc, #384]	; (8006b58 <HAL_RCC_OscConfig+0x4ac>)
 80069d8:	f043 0304 	orr.w	r3, r3, #4
 80069dc:	6713      	str	r3, [r2, #112]	; 0x70
 80069de:	4b5e      	ldr	r3, [pc, #376]	; (8006b58 <HAL_RCC_OscConfig+0x4ac>)
 80069e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069e2:	4a5d      	ldr	r2, [pc, #372]	; (8006b58 <HAL_RCC_OscConfig+0x4ac>)
 80069e4:	f043 0301 	orr.w	r3, r3, #1
 80069e8:	6713      	str	r3, [r2, #112]	; 0x70
 80069ea:	e00b      	b.n	8006a04 <HAL_RCC_OscConfig+0x358>
 80069ec:	4b5a      	ldr	r3, [pc, #360]	; (8006b58 <HAL_RCC_OscConfig+0x4ac>)
 80069ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069f0:	4a59      	ldr	r2, [pc, #356]	; (8006b58 <HAL_RCC_OscConfig+0x4ac>)
 80069f2:	f023 0301 	bic.w	r3, r3, #1
 80069f6:	6713      	str	r3, [r2, #112]	; 0x70
 80069f8:	4b57      	ldr	r3, [pc, #348]	; (8006b58 <HAL_RCC_OscConfig+0x4ac>)
 80069fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069fc:	4a56      	ldr	r2, [pc, #344]	; (8006b58 <HAL_RCC_OscConfig+0x4ac>)
 80069fe:	f023 0304 	bic.w	r3, r3, #4
 8006a02:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	689b      	ldr	r3, [r3, #8]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d015      	beq.n	8006a38 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a0c:	f7fe f846 	bl	8004a9c <HAL_GetTick>
 8006a10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a12:	e00a      	b.n	8006a2a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006a14:	f7fe f842 	bl	8004a9c <HAL_GetTick>
 8006a18:	4602      	mov	r2, r0
 8006a1a:	693b      	ldr	r3, [r7, #16]
 8006a1c:	1ad3      	subs	r3, r2, r3
 8006a1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d901      	bls.n	8006a2a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8006a26:	2303      	movs	r3, #3
 8006a28:	e0d7      	b.n	8006bda <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a2a:	4b4b      	ldr	r3, [pc, #300]	; (8006b58 <HAL_RCC_OscConfig+0x4ac>)
 8006a2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a2e:	f003 0302 	and.w	r3, r3, #2
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d0ee      	beq.n	8006a14 <HAL_RCC_OscConfig+0x368>
 8006a36:	e014      	b.n	8006a62 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a38:	f7fe f830 	bl	8004a9c <HAL_GetTick>
 8006a3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a3e:	e00a      	b.n	8006a56 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006a40:	f7fe f82c 	bl	8004a9c <HAL_GetTick>
 8006a44:	4602      	mov	r2, r0
 8006a46:	693b      	ldr	r3, [r7, #16]
 8006a48:	1ad3      	subs	r3, r2, r3
 8006a4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	d901      	bls.n	8006a56 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8006a52:	2303      	movs	r3, #3
 8006a54:	e0c1      	b.n	8006bda <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a56:	4b40      	ldr	r3, [pc, #256]	; (8006b58 <HAL_RCC_OscConfig+0x4ac>)
 8006a58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a5a:	f003 0302 	and.w	r3, r3, #2
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d1ee      	bne.n	8006a40 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006a62:	7dfb      	ldrb	r3, [r7, #23]
 8006a64:	2b01      	cmp	r3, #1
 8006a66:	d105      	bne.n	8006a74 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a68:	4b3b      	ldr	r3, [pc, #236]	; (8006b58 <HAL_RCC_OscConfig+0x4ac>)
 8006a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a6c:	4a3a      	ldr	r2, [pc, #232]	; (8006b58 <HAL_RCC_OscConfig+0x4ac>)
 8006a6e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006a72:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	699b      	ldr	r3, [r3, #24]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	f000 80ad 	beq.w	8006bd8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006a7e:	4b36      	ldr	r3, [pc, #216]	; (8006b58 <HAL_RCC_OscConfig+0x4ac>)
 8006a80:	689b      	ldr	r3, [r3, #8]
 8006a82:	f003 030c 	and.w	r3, r3, #12
 8006a86:	2b08      	cmp	r3, #8
 8006a88:	d060      	beq.n	8006b4c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	699b      	ldr	r3, [r3, #24]
 8006a8e:	2b02      	cmp	r3, #2
 8006a90:	d145      	bne.n	8006b1e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a92:	4b33      	ldr	r3, [pc, #204]	; (8006b60 <HAL_RCC_OscConfig+0x4b4>)
 8006a94:	2200      	movs	r2, #0
 8006a96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a98:	f7fe f800 	bl	8004a9c <HAL_GetTick>
 8006a9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a9e:	e008      	b.n	8006ab2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006aa0:	f7fd fffc 	bl	8004a9c <HAL_GetTick>
 8006aa4:	4602      	mov	r2, r0
 8006aa6:	693b      	ldr	r3, [r7, #16]
 8006aa8:	1ad3      	subs	r3, r2, r3
 8006aaa:	2b02      	cmp	r3, #2
 8006aac:	d901      	bls.n	8006ab2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8006aae:	2303      	movs	r3, #3
 8006ab0:	e093      	b.n	8006bda <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ab2:	4b29      	ldr	r3, [pc, #164]	; (8006b58 <HAL_RCC_OscConfig+0x4ac>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d1f0      	bne.n	8006aa0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	69da      	ldr	r2, [r3, #28]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6a1b      	ldr	r3, [r3, #32]
 8006ac6:	431a      	orrs	r2, r3
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006acc:	019b      	lsls	r3, r3, #6
 8006ace:	431a      	orrs	r2, r3
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ad4:	085b      	lsrs	r3, r3, #1
 8006ad6:	3b01      	subs	r3, #1
 8006ad8:	041b      	lsls	r3, r3, #16
 8006ada:	431a      	orrs	r2, r3
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ae0:	061b      	lsls	r3, r3, #24
 8006ae2:	431a      	orrs	r2, r3
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ae8:	071b      	lsls	r3, r3, #28
 8006aea:	491b      	ldr	r1, [pc, #108]	; (8006b58 <HAL_RCC_OscConfig+0x4ac>)
 8006aec:	4313      	orrs	r3, r2
 8006aee:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006af0:	4b1b      	ldr	r3, [pc, #108]	; (8006b60 <HAL_RCC_OscConfig+0x4b4>)
 8006af2:	2201      	movs	r2, #1
 8006af4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006af6:	f7fd ffd1 	bl	8004a9c <HAL_GetTick>
 8006afa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006afc:	e008      	b.n	8006b10 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006afe:	f7fd ffcd 	bl	8004a9c <HAL_GetTick>
 8006b02:	4602      	mov	r2, r0
 8006b04:	693b      	ldr	r3, [r7, #16]
 8006b06:	1ad3      	subs	r3, r2, r3
 8006b08:	2b02      	cmp	r3, #2
 8006b0a:	d901      	bls.n	8006b10 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8006b0c:	2303      	movs	r3, #3
 8006b0e:	e064      	b.n	8006bda <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b10:	4b11      	ldr	r3, [pc, #68]	; (8006b58 <HAL_RCC_OscConfig+0x4ac>)
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d0f0      	beq.n	8006afe <HAL_RCC_OscConfig+0x452>
 8006b1c:	e05c      	b.n	8006bd8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b1e:	4b10      	ldr	r3, [pc, #64]	; (8006b60 <HAL_RCC_OscConfig+0x4b4>)
 8006b20:	2200      	movs	r2, #0
 8006b22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b24:	f7fd ffba 	bl	8004a9c <HAL_GetTick>
 8006b28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b2a:	e008      	b.n	8006b3e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b2c:	f7fd ffb6 	bl	8004a9c <HAL_GetTick>
 8006b30:	4602      	mov	r2, r0
 8006b32:	693b      	ldr	r3, [r7, #16]
 8006b34:	1ad3      	subs	r3, r2, r3
 8006b36:	2b02      	cmp	r3, #2
 8006b38:	d901      	bls.n	8006b3e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8006b3a:	2303      	movs	r3, #3
 8006b3c:	e04d      	b.n	8006bda <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b3e:	4b06      	ldr	r3, [pc, #24]	; (8006b58 <HAL_RCC_OscConfig+0x4ac>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d1f0      	bne.n	8006b2c <HAL_RCC_OscConfig+0x480>
 8006b4a:	e045      	b.n	8006bd8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	699b      	ldr	r3, [r3, #24]
 8006b50:	2b01      	cmp	r3, #1
 8006b52:	d107      	bne.n	8006b64 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8006b54:	2301      	movs	r3, #1
 8006b56:	e040      	b.n	8006bda <HAL_RCC_OscConfig+0x52e>
 8006b58:	40023800 	.word	0x40023800
 8006b5c:	40007000 	.word	0x40007000
 8006b60:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006b64:	4b1f      	ldr	r3, [pc, #124]	; (8006be4 <HAL_RCC_OscConfig+0x538>)
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	699b      	ldr	r3, [r3, #24]
 8006b6e:	2b01      	cmp	r3, #1
 8006b70:	d030      	beq.n	8006bd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006b7c:	429a      	cmp	r2, r3
 8006b7e:	d129      	bne.n	8006bd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b8a:	429a      	cmp	r2, r3
 8006b8c:	d122      	bne.n	8006bd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006b8e:	68fa      	ldr	r2, [r7, #12]
 8006b90:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006b94:	4013      	ands	r3, r2
 8006b96:	687a      	ldr	r2, [r7, #4]
 8006b98:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006b9a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d119      	bne.n	8006bd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006baa:	085b      	lsrs	r3, r3, #1
 8006bac:	3b01      	subs	r3, #1
 8006bae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006bb0:	429a      	cmp	r2, r3
 8006bb2:	d10f      	bne.n	8006bd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bbe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006bc0:	429a      	cmp	r2, r3
 8006bc2:	d107      	bne.n	8006bd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bce:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d001      	beq.n	8006bd8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	e000      	b.n	8006bda <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8006bd8:	2300      	movs	r3, #0
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	3718      	adds	r7, #24
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}
 8006be2:	bf00      	nop
 8006be4:	40023800 	.word	0x40023800

08006be8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b082      	sub	sp, #8
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d101      	bne.n	8006bfa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	e041      	b.n	8006c7e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c00:	b2db      	uxtb	r3, r3
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d106      	bne.n	8006c14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	f7fd fc4c 	bl	80044ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2202      	movs	r2, #2
 8006c18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681a      	ldr	r2, [r3, #0]
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	3304      	adds	r3, #4
 8006c24:	4619      	mov	r1, r3
 8006c26:	4610      	mov	r0, r2
 8006c28:	f000 fa96 	bl	8007158 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2201      	movs	r2, #1
 8006c30:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2201      	movs	r2, #1
 8006c38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2201      	movs	r2, #1
 8006c40:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2201      	movs	r2, #1
 8006c48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2201      	movs	r2, #1
 8006c50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2201      	movs	r2, #1
 8006c58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2201      	movs	r2, #1
 8006c60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2201      	movs	r2, #1
 8006c68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2201      	movs	r2, #1
 8006c70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2201      	movs	r2, #1
 8006c78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006c7c:	2300      	movs	r3, #0
}
 8006c7e:	4618      	mov	r0, r3
 8006c80:	3708      	adds	r7, #8
 8006c82:	46bd      	mov	sp, r7
 8006c84:	bd80      	pop	{r7, pc}
	...

08006c88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b085      	sub	sp, #20
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c96:	b2db      	uxtb	r3, r3
 8006c98:	2b01      	cmp	r3, #1
 8006c9a:	d001      	beq.n	8006ca0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	e04e      	b.n	8006d3e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2202      	movs	r2, #2
 8006ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	68da      	ldr	r2, [r3, #12]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f042 0201 	orr.w	r2, r2, #1
 8006cb6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	4a23      	ldr	r2, [pc, #140]	; (8006d4c <HAL_TIM_Base_Start_IT+0xc4>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d022      	beq.n	8006d08 <HAL_TIM_Base_Start_IT+0x80>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cca:	d01d      	beq.n	8006d08 <HAL_TIM_Base_Start_IT+0x80>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a1f      	ldr	r2, [pc, #124]	; (8006d50 <HAL_TIM_Base_Start_IT+0xc8>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d018      	beq.n	8006d08 <HAL_TIM_Base_Start_IT+0x80>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	4a1e      	ldr	r2, [pc, #120]	; (8006d54 <HAL_TIM_Base_Start_IT+0xcc>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d013      	beq.n	8006d08 <HAL_TIM_Base_Start_IT+0x80>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a1c      	ldr	r2, [pc, #112]	; (8006d58 <HAL_TIM_Base_Start_IT+0xd0>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d00e      	beq.n	8006d08 <HAL_TIM_Base_Start_IT+0x80>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a1b      	ldr	r2, [pc, #108]	; (8006d5c <HAL_TIM_Base_Start_IT+0xd4>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d009      	beq.n	8006d08 <HAL_TIM_Base_Start_IT+0x80>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a19      	ldr	r2, [pc, #100]	; (8006d60 <HAL_TIM_Base_Start_IT+0xd8>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d004      	beq.n	8006d08 <HAL_TIM_Base_Start_IT+0x80>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a18      	ldr	r2, [pc, #96]	; (8006d64 <HAL_TIM_Base_Start_IT+0xdc>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d111      	bne.n	8006d2c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	689b      	ldr	r3, [r3, #8]
 8006d0e:	f003 0307 	and.w	r3, r3, #7
 8006d12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	2b06      	cmp	r3, #6
 8006d18:	d010      	beq.n	8006d3c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	681a      	ldr	r2, [r3, #0]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f042 0201 	orr.w	r2, r2, #1
 8006d28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d2a:	e007      	b.n	8006d3c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	681a      	ldr	r2, [r3, #0]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f042 0201 	orr.w	r2, r2, #1
 8006d3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006d3c:	2300      	movs	r3, #0
}
 8006d3e:	4618      	mov	r0, r3
 8006d40:	3714      	adds	r7, #20
 8006d42:	46bd      	mov	sp, r7
 8006d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d48:	4770      	bx	lr
 8006d4a:	bf00      	nop
 8006d4c:	40010000 	.word	0x40010000
 8006d50:	40000400 	.word	0x40000400
 8006d54:	40000800 	.word	0x40000800
 8006d58:	40000c00 	.word	0x40000c00
 8006d5c:	40010400 	.word	0x40010400
 8006d60:	40014000 	.word	0x40014000
 8006d64:	40001800 	.word	0x40001800

08006d68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b082      	sub	sp, #8
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	691b      	ldr	r3, [r3, #16]
 8006d76:	f003 0302 	and.w	r3, r3, #2
 8006d7a:	2b02      	cmp	r3, #2
 8006d7c:	d122      	bne.n	8006dc4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	68db      	ldr	r3, [r3, #12]
 8006d84:	f003 0302 	and.w	r3, r3, #2
 8006d88:	2b02      	cmp	r3, #2
 8006d8a:	d11b      	bne.n	8006dc4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f06f 0202 	mvn.w	r2, #2
 8006d94:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2201      	movs	r2, #1
 8006d9a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	699b      	ldr	r3, [r3, #24]
 8006da2:	f003 0303 	and.w	r3, r3, #3
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d003      	beq.n	8006db2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f000 f9b5 	bl	800711a <HAL_TIM_IC_CaptureCallback>
 8006db0:	e005      	b.n	8006dbe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006db2:	6878      	ldr	r0, [r7, #4]
 8006db4:	f000 f9a7 	bl	8007106 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006db8:	6878      	ldr	r0, [r7, #4]
 8006dba:	f000 f9b8 	bl	800712e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	691b      	ldr	r3, [r3, #16]
 8006dca:	f003 0304 	and.w	r3, r3, #4
 8006dce:	2b04      	cmp	r3, #4
 8006dd0:	d122      	bne.n	8006e18 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	68db      	ldr	r3, [r3, #12]
 8006dd8:	f003 0304 	and.w	r3, r3, #4
 8006ddc:	2b04      	cmp	r3, #4
 8006dde:	d11b      	bne.n	8006e18 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f06f 0204 	mvn.w	r2, #4
 8006de8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2202      	movs	r2, #2
 8006dee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	699b      	ldr	r3, [r3, #24]
 8006df6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d003      	beq.n	8006e06 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	f000 f98b 	bl	800711a <HAL_TIM_IC_CaptureCallback>
 8006e04:	e005      	b.n	8006e12 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e06:	6878      	ldr	r0, [r7, #4]
 8006e08:	f000 f97d 	bl	8007106 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	f000 f98e 	bl	800712e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2200      	movs	r2, #0
 8006e16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	691b      	ldr	r3, [r3, #16]
 8006e1e:	f003 0308 	and.w	r3, r3, #8
 8006e22:	2b08      	cmp	r3, #8
 8006e24:	d122      	bne.n	8006e6c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	68db      	ldr	r3, [r3, #12]
 8006e2c:	f003 0308 	and.w	r3, r3, #8
 8006e30:	2b08      	cmp	r3, #8
 8006e32:	d11b      	bne.n	8006e6c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f06f 0208 	mvn.w	r2, #8
 8006e3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2204      	movs	r2, #4
 8006e42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	69db      	ldr	r3, [r3, #28]
 8006e4a:	f003 0303 	and.w	r3, r3, #3
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d003      	beq.n	8006e5a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e52:	6878      	ldr	r0, [r7, #4]
 8006e54:	f000 f961 	bl	800711a <HAL_TIM_IC_CaptureCallback>
 8006e58:	e005      	b.n	8006e66 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f000 f953 	bl	8007106 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e60:	6878      	ldr	r0, [r7, #4]
 8006e62:	f000 f964 	bl	800712e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	691b      	ldr	r3, [r3, #16]
 8006e72:	f003 0310 	and.w	r3, r3, #16
 8006e76:	2b10      	cmp	r3, #16
 8006e78:	d122      	bne.n	8006ec0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	68db      	ldr	r3, [r3, #12]
 8006e80:	f003 0310 	and.w	r3, r3, #16
 8006e84:	2b10      	cmp	r3, #16
 8006e86:	d11b      	bne.n	8006ec0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f06f 0210 	mvn.w	r2, #16
 8006e90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	2208      	movs	r2, #8
 8006e96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	69db      	ldr	r3, [r3, #28]
 8006e9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d003      	beq.n	8006eae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ea6:	6878      	ldr	r0, [r7, #4]
 8006ea8:	f000 f937 	bl	800711a <HAL_TIM_IC_CaptureCallback>
 8006eac:	e005      	b.n	8006eba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f000 f929 	bl	8007106 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006eb4:	6878      	ldr	r0, [r7, #4]
 8006eb6:	f000 f93a 	bl	800712e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	691b      	ldr	r3, [r3, #16]
 8006ec6:	f003 0301 	and.w	r3, r3, #1
 8006eca:	2b01      	cmp	r3, #1
 8006ecc:	d10e      	bne.n	8006eec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	68db      	ldr	r3, [r3, #12]
 8006ed4:	f003 0301 	and.w	r3, r3, #1
 8006ed8:	2b01      	cmp	r3, #1
 8006eda:	d107      	bne.n	8006eec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f06f 0201 	mvn.w	r2, #1
 8006ee4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006ee6:	6878      	ldr	r0, [r7, #4]
 8006ee8:	f7fc fd9c 	bl	8003a24 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	691b      	ldr	r3, [r3, #16]
 8006ef2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ef6:	2b80      	cmp	r3, #128	; 0x80
 8006ef8:	d10e      	bne.n	8006f18 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	68db      	ldr	r3, [r3, #12]
 8006f00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f04:	2b80      	cmp	r3, #128	; 0x80
 8006f06:	d107      	bne.n	8006f18 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006f10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f000 fae0 	bl	80074d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	691b      	ldr	r3, [r3, #16]
 8006f1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f22:	2b40      	cmp	r3, #64	; 0x40
 8006f24:	d10e      	bne.n	8006f44 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	68db      	ldr	r3, [r3, #12]
 8006f2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f30:	2b40      	cmp	r3, #64	; 0x40
 8006f32:	d107      	bne.n	8006f44 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006f3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f000 f8ff 	bl	8007142 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	691b      	ldr	r3, [r3, #16]
 8006f4a:	f003 0320 	and.w	r3, r3, #32
 8006f4e:	2b20      	cmp	r3, #32
 8006f50:	d10e      	bne.n	8006f70 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	68db      	ldr	r3, [r3, #12]
 8006f58:	f003 0320 	and.w	r3, r3, #32
 8006f5c:	2b20      	cmp	r3, #32
 8006f5e:	d107      	bne.n	8006f70 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f06f 0220 	mvn.w	r2, #32
 8006f68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006f6a:	6878      	ldr	r0, [r7, #4]
 8006f6c:	f000 faaa 	bl	80074c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006f70:	bf00      	nop
 8006f72:	3708      	adds	r7, #8
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bd80      	pop	{r7, pc}

08006f78 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b084      	sub	sp, #16
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
 8006f80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f82:	2300      	movs	r3, #0
 8006f84:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f8c:	2b01      	cmp	r3, #1
 8006f8e:	d101      	bne.n	8006f94 <HAL_TIM_ConfigClockSource+0x1c>
 8006f90:	2302      	movs	r3, #2
 8006f92:	e0b4      	b.n	80070fe <HAL_TIM_ConfigClockSource+0x186>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2201      	movs	r2, #1
 8006f98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2202      	movs	r2, #2
 8006fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	689b      	ldr	r3, [r3, #8]
 8006faa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006fb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006fba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	68ba      	ldr	r2, [r7, #8]
 8006fc2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006fcc:	d03e      	beq.n	800704c <HAL_TIM_ConfigClockSource+0xd4>
 8006fce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006fd2:	f200 8087 	bhi.w	80070e4 <HAL_TIM_ConfigClockSource+0x16c>
 8006fd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006fda:	f000 8086 	beq.w	80070ea <HAL_TIM_ConfigClockSource+0x172>
 8006fde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006fe2:	d87f      	bhi.n	80070e4 <HAL_TIM_ConfigClockSource+0x16c>
 8006fe4:	2b70      	cmp	r3, #112	; 0x70
 8006fe6:	d01a      	beq.n	800701e <HAL_TIM_ConfigClockSource+0xa6>
 8006fe8:	2b70      	cmp	r3, #112	; 0x70
 8006fea:	d87b      	bhi.n	80070e4 <HAL_TIM_ConfigClockSource+0x16c>
 8006fec:	2b60      	cmp	r3, #96	; 0x60
 8006fee:	d050      	beq.n	8007092 <HAL_TIM_ConfigClockSource+0x11a>
 8006ff0:	2b60      	cmp	r3, #96	; 0x60
 8006ff2:	d877      	bhi.n	80070e4 <HAL_TIM_ConfigClockSource+0x16c>
 8006ff4:	2b50      	cmp	r3, #80	; 0x50
 8006ff6:	d03c      	beq.n	8007072 <HAL_TIM_ConfigClockSource+0xfa>
 8006ff8:	2b50      	cmp	r3, #80	; 0x50
 8006ffa:	d873      	bhi.n	80070e4 <HAL_TIM_ConfigClockSource+0x16c>
 8006ffc:	2b40      	cmp	r3, #64	; 0x40
 8006ffe:	d058      	beq.n	80070b2 <HAL_TIM_ConfigClockSource+0x13a>
 8007000:	2b40      	cmp	r3, #64	; 0x40
 8007002:	d86f      	bhi.n	80070e4 <HAL_TIM_ConfigClockSource+0x16c>
 8007004:	2b30      	cmp	r3, #48	; 0x30
 8007006:	d064      	beq.n	80070d2 <HAL_TIM_ConfigClockSource+0x15a>
 8007008:	2b30      	cmp	r3, #48	; 0x30
 800700a:	d86b      	bhi.n	80070e4 <HAL_TIM_ConfigClockSource+0x16c>
 800700c:	2b20      	cmp	r3, #32
 800700e:	d060      	beq.n	80070d2 <HAL_TIM_ConfigClockSource+0x15a>
 8007010:	2b20      	cmp	r3, #32
 8007012:	d867      	bhi.n	80070e4 <HAL_TIM_ConfigClockSource+0x16c>
 8007014:	2b00      	cmp	r3, #0
 8007016:	d05c      	beq.n	80070d2 <HAL_TIM_ConfigClockSource+0x15a>
 8007018:	2b10      	cmp	r3, #16
 800701a:	d05a      	beq.n	80070d2 <HAL_TIM_ConfigClockSource+0x15a>
 800701c:	e062      	b.n	80070e4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6818      	ldr	r0, [r3, #0]
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	6899      	ldr	r1, [r3, #8]
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	685a      	ldr	r2, [r3, #4]
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	68db      	ldr	r3, [r3, #12]
 800702e:	f000 f9ad 	bl	800738c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	689b      	ldr	r3, [r3, #8]
 8007038:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007040:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	68ba      	ldr	r2, [r7, #8]
 8007048:	609a      	str	r2, [r3, #8]
      break;
 800704a:	e04f      	b.n	80070ec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6818      	ldr	r0, [r3, #0]
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	6899      	ldr	r1, [r3, #8]
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	685a      	ldr	r2, [r3, #4]
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	68db      	ldr	r3, [r3, #12]
 800705c:	f000 f996 	bl	800738c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	689a      	ldr	r2, [r3, #8]
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800706e:	609a      	str	r2, [r3, #8]
      break;
 8007070:	e03c      	b.n	80070ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6818      	ldr	r0, [r3, #0]
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	6859      	ldr	r1, [r3, #4]
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	68db      	ldr	r3, [r3, #12]
 800707e:	461a      	mov	r2, r3
 8007080:	f000 f90a 	bl	8007298 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	2150      	movs	r1, #80	; 0x50
 800708a:	4618      	mov	r0, r3
 800708c:	f000 f963 	bl	8007356 <TIM_ITRx_SetConfig>
      break;
 8007090:	e02c      	b.n	80070ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6818      	ldr	r0, [r3, #0]
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	6859      	ldr	r1, [r3, #4]
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	68db      	ldr	r3, [r3, #12]
 800709e:	461a      	mov	r2, r3
 80070a0:	f000 f929 	bl	80072f6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	2160      	movs	r1, #96	; 0x60
 80070aa:	4618      	mov	r0, r3
 80070ac:	f000 f953 	bl	8007356 <TIM_ITRx_SetConfig>
      break;
 80070b0:	e01c      	b.n	80070ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6818      	ldr	r0, [r3, #0]
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	6859      	ldr	r1, [r3, #4]
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	68db      	ldr	r3, [r3, #12]
 80070be:	461a      	mov	r2, r3
 80070c0:	f000 f8ea 	bl	8007298 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	2140      	movs	r1, #64	; 0x40
 80070ca:	4618      	mov	r0, r3
 80070cc:	f000 f943 	bl	8007356 <TIM_ITRx_SetConfig>
      break;
 80070d0:	e00c      	b.n	80070ec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681a      	ldr	r2, [r3, #0]
 80070d6:	683b      	ldr	r3, [r7, #0]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4619      	mov	r1, r3
 80070dc:	4610      	mov	r0, r2
 80070de:	f000 f93a 	bl	8007356 <TIM_ITRx_SetConfig>
      break;
 80070e2:	e003      	b.n	80070ec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80070e4:	2301      	movs	r3, #1
 80070e6:	73fb      	strb	r3, [r7, #15]
      break;
 80070e8:	e000      	b.n	80070ec <HAL_TIM_ConfigClockSource+0x174>
      break;
 80070ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2201      	movs	r2, #1
 80070f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2200      	movs	r2, #0
 80070f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80070fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80070fe:	4618      	mov	r0, r3
 8007100:	3710      	adds	r7, #16
 8007102:	46bd      	mov	sp, r7
 8007104:	bd80      	pop	{r7, pc}

08007106 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007106:	b480      	push	{r7}
 8007108:	b083      	sub	sp, #12
 800710a:	af00      	add	r7, sp, #0
 800710c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800710e:	bf00      	nop
 8007110:	370c      	adds	r7, #12
 8007112:	46bd      	mov	sp, r7
 8007114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007118:	4770      	bx	lr

0800711a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800711a:	b480      	push	{r7}
 800711c:	b083      	sub	sp, #12
 800711e:	af00      	add	r7, sp, #0
 8007120:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007122:	bf00      	nop
 8007124:	370c      	adds	r7, #12
 8007126:	46bd      	mov	sp, r7
 8007128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712c:	4770      	bx	lr

0800712e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800712e:	b480      	push	{r7}
 8007130:	b083      	sub	sp, #12
 8007132:	af00      	add	r7, sp, #0
 8007134:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007136:	bf00      	nop
 8007138:	370c      	adds	r7, #12
 800713a:	46bd      	mov	sp, r7
 800713c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007140:	4770      	bx	lr

08007142 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007142:	b480      	push	{r7}
 8007144:	b083      	sub	sp, #12
 8007146:	af00      	add	r7, sp, #0
 8007148:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800714a:	bf00      	nop
 800714c:	370c      	adds	r7, #12
 800714e:	46bd      	mov	sp, r7
 8007150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007154:	4770      	bx	lr
	...

08007158 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007158:	b480      	push	{r7}
 800715a:	b085      	sub	sp, #20
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
 8007160:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	4a40      	ldr	r2, [pc, #256]	; (800726c <TIM_Base_SetConfig+0x114>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d013      	beq.n	8007198 <TIM_Base_SetConfig+0x40>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007176:	d00f      	beq.n	8007198 <TIM_Base_SetConfig+0x40>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	4a3d      	ldr	r2, [pc, #244]	; (8007270 <TIM_Base_SetConfig+0x118>)
 800717c:	4293      	cmp	r3, r2
 800717e:	d00b      	beq.n	8007198 <TIM_Base_SetConfig+0x40>
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	4a3c      	ldr	r2, [pc, #240]	; (8007274 <TIM_Base_SetConfig+0x11c>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d007      	beq.n	8007198 <TIM_Base_SetConfig+0x40>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	4a3b      	ldr	r2, [pc, #236]	; (8007278 <TIM_Base_SetConfig+0x120>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d003      	beq.n	8007198 <TIM_Base_SetConfig+0x40>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	4a3a      	ldr	r2, [pc, #232]	; (800727c <TIM_Base_SetConfig+0x124>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d108      	bne.n	80071aa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800719e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	685b      	ldr	r3, [r3, #4]
 80071a4:	68fa      	ldr	r2, [r7, #12]
 80071a6:	4313      	orrs	r3, r2
 80071a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	4a2f      	ldr	r2, [pc, #188]	; (800726c <TIM_Base_SetConfig+0x114>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d02b      	beq.n	800720a <TIM_Base_SetConfig+0xb2>
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071b8:	d027      	beq.n	800720a <TIM_Base_SetConfig+0xb2>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	4a2c      	ldr	r2, [pc, #176]	; (8007270 <TIM_Base_SetConfig+0x118>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d023      	beq.n	800720a <TIM_Base_SetConfig+0xb2>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	4a2b      	ldr	r2, [pc, #172]	; (8007274 <TIM_Base_SetConfig+0x11c>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d01f      	beq.n	800720a <TIM_Base_SetConfig+0xb2>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	4a2a      	ldr	r2, [pc, #168]	; (8007278 <TIM_Base_SetConfig+0x120>)
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d01b      	beq.n	800720a <TIM_Base_SetConfig+0xb2>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	4a29      	ldr	r2, [pc, #164]	; (800727c <TIM_Base_SetConfig+0x124>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d017      	beq.n	800720a <TIM_Base_SetConfig+0xb2>
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	4a28      	ldr	r2, [pc, #160]	; (8007280 <TIM_Base_SetConfig+0x128>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d013      	beq.n	800720a <TIM_Base_SetConfig+0xb2>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	4a27      	ldr	r2, [pc, #156]	; (8007284 <TIM_Base_SetConfig+0x12c>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d00f      	beq.n	800720a <TIM_Base_SetConfig+0xb2>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	4a26      	ldr	r2, [pc, #152]	; (8007288 <TIM_Base_SetConfig+0x130>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d00b      	beq.n	800720a <TIM_Base_SetConfig+0xb2>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	4a25      	ldr	r2, [pc, #148]	; (800728c <TIM_Base_SetConfig+0x134>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d007      	beq.n	800720a <TIM_Base_SetConfig+0xb2>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	4a24      	ldr	r2, [pc, #144]	; (8007290 <TIM_Base_SetConfig+0x138>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d003      	beq.n	800720a <TIM_Base_SetConfig+0xb2>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	4a23      	ldr	r2, [pc, #140]	; (8007294 <TIM_Base_SetConfig+0x13c>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d108      	bne.n	800721c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007210:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	68db      	ldr	r3, [r3, #12]
 8007216:	68fa      	ldr	r2, [r7, #12]
 8007218:	4313      	orrs	r3, r2
 800721a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	695b      	ldr	r3, [r3, #20]
 8007226:	4313      	orrs	r3, r2
 8007228:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	68fa      	ldr	r2, [r7, #12]
 800722e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	689a      	ldr	r2, [r3, #8]
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	681a      	ldr	r2, [r3, #0]
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	4a0a      	ldr	r2, [pc, #40]	; (800726c <TIM_Base_SetConfig+0x114>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d003      	beq.n	8007250 <TIM_Base_SetConfig+0xf8>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	4a0c      	ldr	r2, [pc, #48]	; (800727c <TIM_Base_SetConfig+0x124>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d103      	bne.n	8007258 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	691a      	ldr	r2, [r3, #16]
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2201      	movs	r2, #1
 800725c:	615a      	str	r2, [r3, #20]
}
 800725e:	bf00      	nop
 8007260:	3714      	adds	r7, #20
 8007262:	46bd      	mov	sp, r7
 8007264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007268:	4770      	bx	lr
 800726a:	bf00      	nop
 800726c:	40010000 	.word	0x40010000
 8007270:	40000400 	.word	0x40000400
 8007274:	40000800 	.word	0x40000800
 8007278:	40000c00 	.word	0x40000c00
 800727c:	40010400 	.word	0x40010400
 8007280:	40014000 	.word	0x40014000
 8007284:	40014400 	.word	0x40014400
 8007288:	40014800 	.word	0x40014800
 800728c:	40001800 	.word	0x40001800
 8007290:	40001c00 	.word	0x40001c00
 8007294:	40002000 	.word	0x40002000

08007298 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007298:	b480      	push	{r7}
 800729a:	b087      	sub	sp, #28
 800729c:	af00      	add	r7, sp, #0
 800729e:	60f8      	str	r0, [r7, #12]
 80072a0:	60b9      	str	r1, [r7, #8]
 80072a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	6a1b      	ldr	r3, [r3, #32]
 80072a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	6a1b      	ldr	r3, [r3, #32]
 80072ae:	f023 0201 	bic.w	r2, r3, #1
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	699b      	ldr	r3, [r3, #24]
 80072ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80072bc:	693b      	ldr	r3, [r7, #16]
 80072be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80072c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	011b      	lsls	r3, r3, #4
 80072c8:	693a      	ldr	r2, [r7, #16]
 80072ca:	4313      	orrs	r3, r2
 80072cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80072ce:	697b      	ldr	r3, [r7, #20]
 80072d0:	f023 030a 	bic.w	r3, r3, #10
 80072d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80072d6:	697a      	ldr	r2, [r7, #20]
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	4313      	orrs	r3, r2
 80072dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	693a      	ldr	r2, [r7, #16]
 80072e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	697a      	ldr	r2, [r7, #20]
 80072e8:	621a      	str	r2, [r3, #32]
}
 80072ea:	bf00      	nop
 80072ec:	371c      	adds	r7, #28
 80072ee:	46bd      	mov	sp, r7
 80072f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f4:	4770      	bx	lr

080072f6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80072f6:	b480      	push	{r7}
 80072f8:	b087      	sub	sp, #28
 80072fa:	af00      	add	r7, sp, #0
 80072fc:	60f8      	str	r0, [r7, #12]
 80072fe:	60b9      	str	r1, [r7, #8]
 8007300:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	6a1b      	ldr	r3, [r3, #32]
 8007306:	f023 0210 	bic.w	r2, r3, #16
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	699b      	ldr	r3, [r3, #24]
 8007312:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	6a1b      	ldr	r3, [r3, #32]
 8007318:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007320:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	031b      	lsls	r3, r3, #12
 8007326:	697a      	ldr	r2, [r7, #20]
 8007328:	4313      	orrs	r3, r2
 800732a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800732c:	693b      	ldr	r3, [r7, #16]
 800732e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007332:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	011b      	lsls	r3, r3, #4
 8007338:	693a      	ldr	r2, [r7, #16]
 800733a:	4313      	orrs	r3, r2
 800733c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	697a      	ldr	r2, [r7, #20]
 8007342:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	693a      	ldr	r2, [r7, #16]
 8007348:	621a      	str	r2, [r3, #32]
}
 800734a:	bf00      	nop
 800734c:	371c      	adds	r7, #28
 800734e:	46bd      	mov	sp, r7
 8007350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007354:	4770      	bx	lr

08007356 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007356:	b480      	push	{r7}
 8007358:	b085      	sub	sp, #20
 800735a:	af00      	add	r7, sp, #0
 800735c:	6078      	str	r0, [r7, #4]
 800735e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	689b      	ldr	r3, [r3, #8]
 8007364:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800736c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800736e:	683a      	ldr	r2, [r7, #0]
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	4313      	orrs	r3, r2
 8007374:	f043 0307 	orr.w	r3, r3, #7
 8007378:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	68fa      	ldr	r2, [r7, #12]
 800737e:	609a      	str	r2, [r3, #8]
}
 8007380:	bf00      	nop
 8007382:	3714      	adds	r7, #20
 8007384:	46bd      	mov	sp, r7
 8007386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738a:	4770      	bx	lr

0800738c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800738c:	b480      	push	{r7}
 800738e:	b087      	sub	sp, #28
 8007390:	af00      	add	r7, sp, #0
 8007392:	60f8      	str	r0, [r7, #12]
 8007394:	60b9      	str	r1, [r7, #8]
 8007396:	607a      	str	r2, [r7, #4]
 8007398:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	689b      	ldr	r3, [r3, #8]
 800739e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80073a0:	697b      	ldr	r3, [r7, #20]
 80073a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80073a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	021a      	lsls	r2, r3, #8
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	431a      	orrs	r2, r3
 80073b0:	68bb      	ldr	r3, [r7, #8]
 80073b2:	4313      	orrs	r3, r2
 80073b4:	697a      	ldr	r2, [r7, #20]
 80073b6:	4313      	orrs	r3, r2
 80073b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	697a      	ldr	r2, [r7, #20]
 80073be:	609a      	str	r2, [r3, #8]
}
 80073c0:	bf00      	nop
 80073c2:	371c      	adds	r7, #28
 80073c4:	46bd      	mov	sp, r7
 80073c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ca:	4770      	bx	lr

080073cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b085      	sub	sp, #20
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
 80073d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d101      	bne.n	80073e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80073e0:	2302      	movs	r3, #2
 80073e2:	e05a      	b.n	800749a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2201      	movs	r2, #1
 80073e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2202      	movs	r2, #2
 80073f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	689b      	ldr	r3, [r3, #8]
 8007402:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800740a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	68fa      	ldr	r2, [r7, #12]
 8007412:	4313      	orrs	r3, r2
 8007414:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	68fa      	ldr	r2, [r7, #12]
 800741c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	4a21      	ldr	r2, [pc, #132]	; (80074a8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d022      	beq.n	800746e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007430:	d01d      	beq.n	800746e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4a1d      	ldr	r2, [pc, #116]	; (80074ac <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007438:	4293      	cmp	r3, r2
 800743a:	d018      	beq.n	800746e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a1b      	ldr	r2, [pc, #108]	; (80074b0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d013      	beq.n	800746e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	4a1a      	ldr	r2, [pc, #104]	; (80074b4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d00e      	beq.n	800746e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a18      	ldr	r2, [pc, #96]	; (80074b8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d009      	beq.n	800746e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4a17      	ldr	r2, [pc, #92]	; (80074bc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d004      	beq.n	800746e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4a15      	ldr	r2, [pc, #84]	; (80074c0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d10c      	bne.n	8007488 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800746e:	68bb      	ldr	r3, [r7, #8]
 8007470:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007474:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	685b      	ldr	r3, [r3, #4]
 800747a:	68ba      	ldr	r2, [r7, #8]
 800747c:	4313      	orrs	r3, r2
 800747e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	68ba      	ldr	r2, [r7, #8]
 8007486:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2201      	movs	r2, #1
 800748c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2200      	movs	r2, #0
 8007494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007498:	2300      	movs	r3, #0
}
 800749a:	4618      	mov	r0, r3
 800749c:	3714      	adds	r7, #20
 800749e:	46bd      	mov	sp, r7
 80074a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a4:	4770      	bx	lr
 80074a6:	bf00      	nop
 80074a8:	40010000 	.word	0x40010000
 80074ac:	40000400 	.word	0x40000400
 80074b0:	40000800 	.word	0x40000800
 80074b4:	40000c00 	.word	0x40000c00
 80074b8:	40010400 	.word	0x40010400
 80074bc:	40014000 	.word	0x40014000
 80074c0:	40001800 	.word	0x40001800

080074c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b083      	sub	sp, #12
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80074cc:	bf00      	nop
 80074ce:	370c      	adds	r7, #12
 80074d0:	46bd      	mov	sp, r7
 80074d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d6:	4770      	bx	lr

080074d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80074d8:	b480      	push	{r7}
 80074da:	b083      	sub	sp, #12
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80074e0:	bf00      	nop
 80074e2:	370c      	adds	r7, #12
 80074e4:	46bd      	mov	sp, r7
 80074e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ea:	4770      	bx	lr

080074ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b082      	sub	sp, #8
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d101      	bne.n	80074fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80074fa:	2301      	movs	r3, #1
 80074fc:	e03f      	b.n	800757e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007504:	b2db      	uxtb	r3, r3
 8007506:	2b00      	cmp	r3, #0
 8007508:	d106      	bne.n	8007518 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2200      	movs	r2, #0
 800750e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007512:	6878      	ldr	r0, [r7, #4]
 8007514:	f7fc fff2 	bl	80044fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2224      	movs	r2, #36	; 0x24
 800751c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	68da      	ldr	r2, [r3, #12]
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800752e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007530:	6878      	ldr	r0, [r7, #4]
 8007532:	f000 fddf 	bl	80080f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	691a      	ldr	r2, [r3, #16]
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007544:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	695a      	ldr	r2, [r3, #20]
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007554:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	68da      	ldr	r2, [r3, #12]
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007564:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2200      	movs	r2, #0
 800756a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2220      	movs	r2, #32
 8007570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2220      	movs	r2, #32
 8007578:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800757c:	2300      	movs	r3, #0
}
 800757e:	4618      	mov	r0, r3
 8007580:	3708      	adds	r7, #8
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}

08007586 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007586:	b580      	push	{r7, lr}
 8007588:	b08a      	sub	sp, #40	; 0x28
 800758a:	af02      	add	r7, sp, #8
 800758c:	60f8      	str	r0, [r7, #12]
 800758e:	60b9      	str	r1, [r7, #8]
 8007590:	603b      	str	r3, [r7, #0]
 8007592:	4613      	mov	r3, r2
 8007594:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007596:	2300      	movs	r3, #0
 8007598:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075a0:	b2db      	uxtb	r3, r3
 80075a2:	2b20      	cmp	r3, #32
 80075a4:	d17c      	bne.n	80076a0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d002      	beq.n	80075b2 <HAL_UART_Transmit+0x2c>
 80075ac:	88fb      	ldrh	r3, [r7, #6]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d101      	bne.n	80075b6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80075b2:	2301      	movs	r3, #1
 80075b4:	e075      	b.n	80076a2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075bc:	2b01      	cmp	r3, #1
 80075be:	d101      	bne.n	80075c4 <HAL_UART_Transmit+0x3e>
 80075c0:	2302      	movs	r3, #2
 80075c2:	e06e      	b.n	80076a2 <HAL_UART_Transmit+0x11c>
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	2201      	movs	r2, #1
 80075c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	2200      	movs	r2, #0
 80075d0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	2221      	movs	r2, #33	; 0x21
 80075d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80075da:	f7fd fa5f 	bl	8004a9c <HAL_GetTick>
 80075de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	88fa      	ldrh	r2, [r7, #6]
 80075e4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	88fa      	ldrh	r2, [r7, #6]
 80075ea:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	689b      	ldr	r3, [r3, #8]
 80075f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075f4:	d108      	bne.n	8007608 <HAL_UART_Transmit+0x82>
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	691b      	ldr	r3, [r3, #16]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d104      	bne.n	8007608 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80075fe:	2300      	movs	r3, #0
 8007600:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	61bb      	str	r3, [r7, #24]
 8007606:	e003      	b.n	8007610 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800760c:	2300      	movs	r3, #0
 800760e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	2200      	movs	r2, #0
 8007614:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007618:	e02a      	b.n	8007670 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	9300      	str	r3, [sp, #0]
 800761e:	697b      	ldr	r3, [r7, #20]
 8007620:	2200      	movs	r2, #0
 8007622:	2180      	movs	r1, #128	; 0x80
 8007624:	68f8      	ldr	r0, [r7, #12]
 8007626:	f000 fb1f 	bl	8007c68 <UART_WaitOnFlagUntilTimeout>
 800762a:	4603      	mov	r3, r0
 800762c:	2b00      	cmp	r3, #0
 800762e:	d001      	beq.n	8007634 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007630:	2303      	movs	r3, #3
 8007632:	e036      	b.n	80076a2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007634:	69fb      	ldr	r3, [r7, #28]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d10b      	bne.n	8007652 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800763a:	69bb      	ldr	r3, [r7, #24]
 800763c:	881b      	ldrh	r3, [r3, #0]
 800763e:	461a      	mov	r2, r3
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007648:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800764a:	69bb      	ldr	r3, [r7, #24]
 800764c:	3302      	adds	r3, #2
 800764e:	61bb      	str	r3, [r7, #24]
 8007650:	e007      	b.n	8007662 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007652:	69fb      	ldr	r3, [r7, #28]
 8007654:	781a      	ldrb	r2, [r3, #0]
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800765c:	69fb      	ldr	r3, [r7, #28]
 800765e:	3301      	adds	r3, #1
 8007660:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007666:	b29b      	uxth	r3, r3
 8007668:	3b01      	subs	r3, #1
 800766a:	b29a      	uxth	r2, r3
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007674:	b29b      	uxth	r3, r3
 8007676:	2b00      	cmp	r3, #0
 8007678:	d1cf      	bne.n	800761a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	9300      	str	r3, [sp, #0]
 800767e:	697b      	ldr	r3, [r7, #20]
 8007680:	2200      	movs	r2, #0
 8007682:	2140      	movs	r1, #64	; 0x40
 8007684:	68f8      	ldr	r0, [r7, #12]
 8007686:	f000 faef 	bl	8007c68 <UART_WaitOnFlagUntilTimeout>
 800768a:	4603      	mov	r3, r0
 800768c:	2b00      	cmp	r3, #0
 800768e:	d001      	beq.n	8007694 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007690:	2303      	movs	r3, #3
 8007692:	e006      	b.n	80076a2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	2220      	movs	r2, #32
 8007698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800769c:	2300      	movs	r3, #0
 800769e:	e000      	b.n	80076a2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80076a0:	2302      	movs	r3, #2
  }
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	3720      	adds	r7, #32
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}

080076aa <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80076aa:	b580      	push	{r7, lr}
 80076ac:	b084      	sub	sp, #16
 80076ae:	af00      	add	r7, sp, #0
 80076b0:	60f8      	str	r0, [r7, #12]
 80076b2:	60b9      	str	r1, [r7, #8]
 80076b4:	4613      	mov	r3, r2
 80076b6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80076be:	b2db      	uxtb	r3, r3
 80076c0:	2b20      	cmp	r3, #32
 80076c2:	d11d      	bne.n	8007700 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80076c4:	68bb      	ldr	r3, [r7, #8]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d002      	beq.n	80076d0 <HAL_UART_Receive_IT+0x26>
 80076ca:	88fb      	ldrh	r3, [r7, #6]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d101      	bne.n	80076d4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80076d0:	2301      	movs	r3, #1
 80076d2:	e016      	b.n	8007702 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80076da:	2b01      	cmp	r3, #1
 80076dc:	d101      	bne.n	80076e2 <HAL_UART_Receive_IT+0x38>
 80076de:	2302      	movs	r3, #2
 80076e0:	e00f      	b.n	8007702 <HAL_UART_Receive_IT+0x58>
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	2201      	movs	r2, #1
 80076e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	2200      	movs	r2, #0
 80076ee:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80076f0:	88fb      	ldrh	r3, [r7, #6]
 80076f2:	461a      	mov	r2, r3
 80076f4:	68b9      	ldr	r1, [r7, #8]
 80076f6:	68f8      	ldr	r0, [r7, #12]
 80076f8:	f000 fb24 	bl	8007d44 <UART_Start_Receive_IT>
 80076fc:	4603      	mov	r3, r0
 80076fe:	e000      	b.n	8007702 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007700:	2302      	movs	r3, #2
  }
}
 8007702:	4618      	mov	r0, r3
 8007704:	3710      	adds	r7, #16
 8007706:	46bd      	mov	sp, r7
 8007708:	bd80      	pop	{r7, pc}
	...

0800770c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b0ba      	sub	sp, #232	; 0xe8
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	68db      	ldr	r3, [r3, #12]
 8007724:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	695b      	ldr	r3, [r3, #20]
 800772e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007732:	2300      	movs	r3, #0
 8007734:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007738:	2300      	movs	r3, #0
 800773a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800773e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007742:	f003 030f 	and.w	r3, r3, #15
 8007746:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800774a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800774e:	2b00      	cmp	r3, #0
 8007750:	d10f      	bne.n	8007772 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007752:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007756:	f003 0320 	and.w	r3, r3, #32
 800775a:	2b00      	cmp	r3, #0
 800775c:	d009      	beq.n	8007772 <HAL_UART_IRQHandler+0x66>
 800775e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007762:	f003 0320 	and.w	r3, r3, #32
 8007766:	2b00      	cmp	r3, #0
 8007768:	d003      	beq.n	8007772 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	f000 fc07 	bl	8007f7e <UART_Receive_IT>
      return;
 8007770:	e256      	b.n	8007c20 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007772:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007776:	2b00      	cmp	r3, #0
 8007778:	f000 80de 	beq.w	8007938 <HAL_UART_IRQHandler+0x22c>
 800777c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007780:	f003 0301 	and.w	r3, r3, #1
 8007784:	2b00      	cmp	r3, #0
 8007786:	d106      	bne.n	8007796 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007788:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800778c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007790:	2b00      	cmp	r3, #0
 8007792:	f000 80d1 	beq.w	8007938 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007796:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800779a:	f003 0301 	and.w	r3, r3, #1
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d00b      	beq.n	80077ba <HAL_UART_IRQHandler+0xae>
 80077a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80077a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d005      	beq.n	80077ba <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077b2:	f043 0201 	orr.w	r2, r3, #1
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80077ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077be:	f003 0304 	and.w	r3, r3, #4
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d00b      	beq.n	80077de <HAL_UART_IRQHandler+0xd2>
 80077c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80077ca:	f003 0301 	and.w	r3, r3, #1
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d005      	beq.n	80077de <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077d6:	f043 0202 	orr.w	r2, r3, #2
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80077de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077e2:	f003 0302 	and.w	r3, r3, #2
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d00b      	beq.n	8007802 <HAL_UART_IRQHandler+0xf6>
 80077ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80077ee:	f003 0301 	and.w	r3, r3, #1
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d005      	beq.n	8007802 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077fa:	f043 0204 	orr.w	r2, r3, #4
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007802:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007806:	f003 0308 	and.w	r3, r3, #8
 800780a:	2b00      	cmp	r3, #0
 800780c:	d011      	beq.n	8007832 <HAL_UART_IRQHandler+0x126>
 800780e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007812:	f003 0320 	and.w	r3, r3, #32
 8007816:	2b00      	cmp	r3, #0
 8007818:	d105      	bne.n	8007826 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800781a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800781e:	f003 0301 	and.w	r3, r3, #1
 8007822:	2b00      	cmp	r3, #0
 8007824:	d005      	beq.n	8007832 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800782a:	f043 0208 	orr.w	r2, r3, #8
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007836:	2b00      	cmp	r3, #0
 8007838:	f000 81ed 	beq.w	8007c16 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800783c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007840:	f003 0320 	and.w	r3, r3, #32
 8007844:	2b00      	cmp	r3, #0
 8007846:	d008      	beq.n	800785a <HAL_UART_IRQHandler+0x14e>
 8007848:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800784c:	f003 0320 	and.w	r3, r3, #32
 8007850:	2b00      	cmp	r3, #0
 8007852:	d002      	beq.n	800785a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	f000 fb92 	bl	8007f7e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	695b      	ldr	r3, [r3, #20]
 8007860:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007864:	2b40      	cmp	r3, #64	; 0x40
 8007866:	bf0c      	ite	eq
 8007868:	2301      	moveq	r3, #1
 800786a:	2300      	movne	r3, #0
 800786c:	b2db      	uxtb	r3, r3
 800786e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007876:	f003 0308 	and.w	r3, r3, #8
 800787a:	2b00      	cmp	r3, #0
 800787c:	d103      	bne.n	8007886 <HAL_UART_IRQHandler+0x17a>
 800787e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007882:	2b00      	cmp	r3, #0
 8007884:	d04f      	beq.n	8007926 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007886:	6878      	ldr	r0, [r7, #4]
 8007888:	f000 fa9a 	bl	8007dc0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	695b      	ldr	r3, [r3, #20]
 8007892:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007896:	2b40      	cmp	r3, #64	; 0x40
 8007898:	d141      	bne.n	800791e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	3314      	adds	r3, #20
 80078a0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80078a8:	e853 3f00 	ldrex	r3, [r3]
 80078ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80078b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80078b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80078b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	3314      	adds	r3, #20
 80078c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80078c6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80078ca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80078d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80078d6:	e841 2300 	strex	r3, r2, [r1]
 80078da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80078de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d1d9      	bne.n	800789a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d013      	beq.n	8007916 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078f2:	4a7d      	ldr	r2, [pc, #500]	; (8007ae8 <HAL_UART_IRQHandler+0x3dc>)
 80078f4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078fa:	4618      	mov	r0, r3
 80078fc:	f7fd fa50 	bl	8004da0 <HAL_DMA_Abort_IT>
 8007900:	4603      	mov	r3, r0
 8007902:	2b00      	cmp	r3, #0
 8007904:	d016      	beq.n	8007934 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800790a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800790c:	687a      	ldr	r2, [r7, #4]
 800790e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007910:	4610      	mov	r0, r2
 8007912:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007914:	e00e      	b.n	8007934 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007916:	6878      	ldr	r0, [r7, #4]
 8007918:	f000 f990 	bl	8007c3c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800791c:	e00a      	b.n	8007934 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800791e:	6878      	ldr	r0, [r7, #4]
 8007920:	f000 f98c 	bl	8007c3c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007924:	e006      	b.n	8007934 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007926:	6878      	ldr	r0, [r7, #4]
 8007928:	f000 f988 	bl	8007c3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2200      	movs	r2, #0
 8007930:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007932:	e170      	b.n	8007c16 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007934:	bf00      	nop
    return;
 8007936:	e16e      	b.n	8007c16 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800793c:	2b01      	cmp	r3, #1
 800793e:	f040 814a 	bne.w	8007bd6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007942:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007946:	f003 0310 	and.w	r3, r3, #16
 800794a:	2b00      	cmp	r3, #0
 800794c:	f000 8143 	beq.w	8007bd6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007950:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007954:	f003 0310 	and.w	r3, r3, #16
 8007958:	2b00      	cmp	r3, #0
 800795a:	f000 813c 	beq.w	8007bd6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800795e:	2300      	movs	r3, #0
 8007960:	60bb      	str	r3, [r7, #8]
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	60bb      	str	r3, [r7, #8]
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	60bb      	str	r3, [r7, #8]
 8007972:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	695b      	ldr	r3, [r3, #20]
 800797a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800797e:	2b40      	cmp	r3, #64	; 0x40
 8007980:	f040 80b4 	bne.w	8007aec <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	685b      	ldr	r3, [r3, #4]
 800798c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007990:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007994:	2b00      	cmp	r3, #0
 8007996:	f000 8140 	beq.w	8007c1a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800799e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80079a2:	429a      	cmp	r2, r3
 80079a4:	f080 8139 	bcs.w	8007c1a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80079ae:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079b4:	69db      	ldr	r3, [r3, #28]
 80079b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079ba:	f000 8088 	beq.w	8007ace <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	330c      	adds	r3, #12
 80079c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80079cc:	e853 3f00 	ldrex	r3, [r3]
 80079d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80079d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80079d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80079dc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	330c      	adds	r3, #12
 80079e6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80079ea:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80079ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80079f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80079fa:	e841 2300 	strex	r3, r2, [r1]
 80079fe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007a02:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d1d9      	bne.n	80079be <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	3314      	adds	r3, #20
 8007a10:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007a14:	e853 3f00 	ldrex	r3, [r3]
 8007a18:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007a1a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007a1c:	f023 0301 	bic.w	r3, r3, #1
 8007a20:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	3314      	adds	r3, #20
 8007a2a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007a2e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007a32:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a34:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007a36:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007a3a:	e841 2300 	strex	r3, r2, [r1]
 8007a3e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007a40:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d1e1      	bne.n	8007a0a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	3314      	adds	r3, #20
 8007a4c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a4e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007a50:	e853 3f00 	ldrex	r3, [r3]
 8007a54:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007a56:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007a58:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a5c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	3314      	adds	r3, #20
 8007a66:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007a6a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007a6c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a6e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007a70:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007a72:	e841 2300 	strex	r3, r2, [r1]
 8007a76:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007a78:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d1e3      	bne.n	8007a46 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2220      	movs	r2, #32
 8007a82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	330c      	adds	r3, #12
 8007a92:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a96:	e853 3f00 	ldrex	r3, [r3]
 8007a9a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007a9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007a9e:	f023 0310 	bic.w	r3, r3, #16
 8007aa2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	330c      	adds	r3, #12
 8007aac:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007ab0:	65ba      	str	r2, [r7, #88]	; 0x58
 8007ab2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ab4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007ab6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007ab8:	e841 2300 	strex	r3, r2, [r1]
 8007abc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007abe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d1e3      	bne.n	8007a8c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ac8:	4618      	mov	r0, r3
 8007aca:	f7fd f8f9 	bl	8004cc0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007ad6:	b29b      	uxth	r3, r3
 8007ad8:	1ad3      	subs	r3, r2, r3
 8007ada:	b29b      	uxth	r3, r3
 8007adc:	4619      	mov	r1, r3
 8007ade:	6878      	ldr	r0, [r7, #4]
 8007ae0:	f000 f8b6 	bl	8007c50 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007ae4:	e099      	b.n	8007c1a <HAL_UART_IRQHandler+0x50e>
 8007ae6:	bf00      	nop
 8007ae8:	08007e87 	.word	0x08007e87
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007af4:	b29b      	uxth	r3, r3
 8007af6:	1ad3      	subs	r3, r2, r3
 8007af8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007b00:	b29b      	uxth	r3, r3
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	f000 808b 	beq.w	8007c1e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007b08:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	f000 8086 	beq.w	8007c1e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	330c      	adds	r3, #12
 8007b18:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b1c:	e853 3f00 	ldrex	r3, [r3]
 8007b20:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007b22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b24:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007b28:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	330c      	adds	r3, #12
 8007b32:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007b36:	647a      	str	r2, [r7, #68]	; 0x44
 8007b38:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b3a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007b3c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007b3e:	e841 2300 	strex	r3, r2, [r1]
 8007b42:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007b44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d1e3      	bne.n	8007b12 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	3314      	adds	r3, #20
 8007b50:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b54:	e853 3f00 	ldrex	r3, [r3]
 8007b58:	623b      	str	r3, [r7, #32]
   return(result);
 8007b5a:	6a3b      	ldr	r3, [r7, #32]
 8007b5c:	f023 0301 	bic.w	r3, r3, #1
 8007b60:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	3314      	adds	r3, #20
 8007b6a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007b6e:	633a      	str	r2, [r7, #48]	; 0x30
 8007b70:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b72:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007b74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b76:	e841 2300 	strex	r3, r2, [r1]
 8007b7a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007b7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d1e3      	bne.n	8007b4a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2220      	movs	r2, #32
 8007b86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	330c      	adds	r3, #12
 8007b96:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b98:	693b      	ldr	r3, [r7, #16]
 8007b9a:	e853 3f00 	ldrex	r3, [r3]
 8007b9e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	f023 0310 	bic.w	r3, r3, #16
 8007ba6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	330c      	adds	r3, #12
 8007bb0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007bb4:	61fa      	str	r2, [r7, #28]
 8007bb6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bb8:	69b9      	ldr	r1, [r7, #24]
 8007bba:	69fa      	ldr	r2, [r7, #28]
 8007bbc:	e841 2300 	strex	r3, r2, [r1]
 8007bc0:	617b      	str	r3, [r7, #20]
   return(result);
 8007bc2:	697b      	ldr	r3, [r7, #20]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d1e3      	bne.n	8007b90 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007bc8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007bcc:	4619      	mov	r1, r3
 8007bce:	6878      	ldr	r0, [r7, #4]
 8007bd0:	f000 f83e 	bl	8007c50 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007bd4:	e023      	b.n	8007c1e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007bd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007bda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d009      	beq.n	8007bf6 <HAL_UART_IRQHandler+0x4ea>
 8007be2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007be6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d003      	beq.n	8007bf6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007bee:	6878      	ldr	r0, [r7, #4]
 8007bf0:	f000 f95d 	bl	8007eae <UART_Transmit_IT>
    return;
 8007bf4:	e014      	b.n	8007c20 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007bf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007bfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d00e      	beq.n	8007c20 <HAL_UART_IRQHandler+0x514>
 8007c02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d008      	beq.n	8007c20 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007c0e:	6878      	ldr	r0, [r7, #4]
 8007c10:	f000 f99d 	bl	8007f4e <UART_EndTransmit_IT>
    return;
 8007c14:	e004      	b.n	8007c20 <HAL_UART_IRQHandler+0x514>
    return;
 8007c16:	bf00      	nop
 8007c18:	e002      	b.n	8007c20 <HAL_UART_IRQHandler+0x514>
      return;
 8007c1a:	bf00      	nop
 8007c1c:	e000      	b.n	8007c20 <HAL_UART_IRQHandler+0x514>
      return;
 8007c1e:	bf00      	nop
  }
}
 8007c20:	37e8      	adds	r7, #232	; 0xe8
 8007c22:	46bd      	mov	sp, r7
 8007c24:	bd80      	pop	{r7, pc}
 8007c26:	bf00      	nop

08007c28 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007c28:	b480      	push	{r7}
 8007c2a:	b083      	sub	sp, #12
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007c30:	bf00      	nop
 8007c32:	370c      	adds	r7, #12
 8007c34:	46bd      	mov	sp, r7
 8007c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3a:	4770      	bx	lr

08007c3c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007c3c:	b480      	push	{r7}
 8007c3e:	b083      	sub	sp, #12
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007c44:	bf00      	nop
 8007c46:	370c      	adds	r7, #12
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4e:	4770      	bx	lr

08007c50 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007c50:	b480      	push	{r7}
 8007c52:	b083      	sub	sp, #12
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
 8007c58:	460b      	mov	r3, r1
 8007c5a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007c5c:	bf00      	nop
 8007c5e:	370c      	adds	r7, #12
 8007c60:	46bd      	mov	sp, r7
 8007c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c66:	4770      	bx	lr

08007c68 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007c68:	b580      	push	{r7, lr}
 8007c6a:	b090      	sub	sp, #64	; 0x40
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	60f8      	str	r0, [r7, #12]
 8007c70:	60b9      	str	r1, [r7, #8]
 8007c72:	603b      	str	r3, [r7, #0]
 8007c74:	4613      	mov	r3, r2
 8007c76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c78:	e050      	b.n	8007d1c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c80:	d04c      	beq.n	8007d1c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007c82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d007      	beq.n	8007c98 <UART_WaitOnFlagUntilTimeout+0x30>
 8007c88:	f7fc ff08 	bl	8004a9c <HAL_GetTick>
 8007c8c:	4602      	mov	r2, r0
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	1ad3      	subs	r3, r2, r3
 8007c92:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007c94:	429a      	cmp	r2, r3
 8007c96:	d241      	bcs.n	8007d1c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	330c      	adds	r3, #12
 8007c9e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ca2:	e853 3f00 	ldrex	r3, [r3]
 8007ca6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007caa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007cae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	330c      	adds	r3, #12
 8007cb6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007cb8:	637a      	str	r2, [r7, #52]	; 0x34
 8007cba:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cbc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007cbe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007cc0:	e841 2300 	strex	r3, r2, [r1]
 8007cc4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007cc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d1e5      	bne.n	8007c98 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	3314      	adds	r3, #20
 8007cd2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cd4:	697b      	ldr	r3, [r7, #20]
 8007cd6:	e853 3f00 	ldrex	r3, [r3]
 8007cda:	613b      	str	r3, [r7, #16]
   return(result);
 8007cdc:	693b      	ldr	r3, [r7, #16]
 8007cde:	f023 0301 	bic.w	r3, r3, #1
 8007ce2:	63bb      	str	r3, [r7, #56]	; 0x38
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	3314      	adds	r3, #20
 8007cea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007cec:	623a      	str	r2, [r7, #32]
 8007cee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cf0:	69f9      	ldr	r1, [r7, #28]
 8007cf2:	6a3a      	ldr	r2, [r7, #32]
 8007cf4:	e841 2300 	strex	r3, r2, [r1]
 8007cf8:	61bb      	str	r3, [r7, #24]
   return(result);
 8007cfa:	69bb      	ldr	r3, [r7, #24]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d1e5      	bne.n	8007ccc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	2220      	movs	r2, #32
 8007d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	2220      	movs	r2, #32
 8007d0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	2200      	movs	r2, #0
 8007d14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007d18:	2303      	movs	r3, #3
 8007d1a:	e00f      	b.n	8007d3c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	681a      	ldr	r2, [r3, #0]
 8007d22:	68bb      	ldr	r3, [r7, #8]
 8007d24:	4013      	ands	r3, r2
 8007d26:	68ba      	ldr	r2, [r7, #8]
 8007d28:	429a      	cmp	r2, r3
 8007d2a:	bf0c      	ite	eq
 8007d2c:	2301      	moveq	r3, #1
 8007d2e:	2300      	movne	r3, #0
 8007d30:	b2db      	uxtb	r3, r3
 8007d32:	461a      	mov	r2, r3
 8007d34:	79fb      	ldrb	r3, [r7, #7]
 8007d36:	429a      	cmp	r2, r3
 8007d38:	d09f      	beq.n	8007c7a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007d3a:	2300      	movs	r3, #0
}
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	3740      	adds	r7, #64	; 0x40
 8007d40:	46bd      	mov	sp, r7
 8007d42:	bd80      	pop	{r7, pc}

08007d44 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007d44:	b480      	push	{r7}
 8007d46:	b085      	sub	sp, #20
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	60f8      	str	r0, [r7, #12]
 8007d4c:	60b9      	str	r1, [r7, #8]
 8007d4e:	4613      	mov	r3, r2
 8007d50:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	68ba      	ldr	r2, [r7, #8]
 8007d56:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	88fa      	ldrh	r2, [r7, #6]
 8007d5c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	88fa      	ldrh	r2, [r7, #6]
 8007d62:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2200      	movs	r2, #0
 8007d68:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	2222      	movs	r2, #34	; 0x22
 8007d6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	2200      	movs	r2, #0
 8007d76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	691b      	ldr	r3, [r3, #16]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d007      	beq.n	8007d92 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	68da      	ldr	r2, [r3, #12]
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007d90:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	695a      	ldr	r2, [r3, #20]
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	f042 0201 	orr.w	r2, r2, #1
 8007da0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	68da      	ldr	r2, [r3, #12]
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f042 0220 	orr.w	r2, r2, #32
 8007db0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007db2:	2300      	movs	r3, #0
}
 8007db4:	4618      	mov	r0, r3
 8007db6:	3714      	adds	r7, #20
 8007db8:	46bd      	mov	sp, r7
 8007dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dbe:	4770      	bx	lr

08007dc0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007dc0:	b480      	push	{r7}
 8007dc2:	b095      	sub	sp, #84	; 0x54
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	330c      	adds	r3, #12
 8007dce:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dd2:	e853 3f00 	ldrex	r3, [r3]
 8007dd6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007dd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dda:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007dde:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	330c      	adds	r3, #12
 8007de6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007de8:	643a      	str	r2, [r7, #64]	; 0x40
 8007dea:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dec:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007dee:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007df0:	e841 2300 	strex	r3, r2, [r1]
 8007df4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007df6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d1e5      	bne.n	8007dc8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	3314      	adds	r3, #20
 8007e02:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e04:	6a3b      	ldr	r3, [r7, #32]
 8007e06:	e853 3f00 	ldrex	r3, [r3]
 8007e0a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e0c:	69fb      	ldr	r3, [r7, #28]
 8007e0e:	f023 0301 	bic.w	r3, r3, #1
 8007e12:	64bb      	str	r3, [r7, #72]	; 0x48
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	3314      	adds	r3, #20
 8007e1a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007e1c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007e1e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e20:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007e22:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007e24:	e841 2300 	strex	r3, r2, [r1]
 8007e28:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d1e5      	bne.n	8007dfc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e34:	2b01      	cmp	r3, #1
 8007e36:	d119      	bne.n	8007e6c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	330c      	adds	r3, #12
 8007e3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	e853 3f00 	ldrex	r3, [r3]
 8007e46:	60bb      	str	r3, [r7, #8]
   return(result);
 8007e48:	68bb      	ldr	r3, [r7, #8]
 8007e4a:	f023 0310 	bic.w	r3, r3, #16
 8007e4e:	647b      	str	r3, [r7, #68]	; 0x44
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	330c      	adds	r3, #12
 8007e56:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007e58:	61ba      	str	r2, [r7, #24]
 8007e5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e5c:	6979      	ldr	r1, [r7, #20]
 8007e5e:	69ba      	ldr	r2, [r7, #24]
 8007e60:	e841 2300 	strex	r3, r2, [r1]
 8007e64:	613b      	str	r3, [r7, #16]
   return(result);
 8007e66:	693b      	ldr	r3, [r7, #16]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d1e5      	bne.n	8007e38 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2220      	movs	r2, #32
 8007e70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2200      	movs	r2, #0
 8007e78:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007e7a:	bf00      	nop
 8007e7c:	3754      	adds	r7, #84	; 0x54
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e84:	4770      	bx	lr

08007e86 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007e86:	b580      	push	{r7, lr}
 8007e88:	b084      	sub	sp, #16
 8007e8a:	af00      	add	r7, sp, #0
 8007e8c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e92:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	2200      	movs	r2, #0
 8007e98:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007ea0:	68f8      	ldr	r0, [r7, #12]
 8007ea2:	f7ff fecb 	bl	8007c3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007ea6:	bf00      	nop
 8007ea8:	3710      	adds	r7, #16
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	bd80      	pop	{r7, pc}

08007eae <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007eae:	b480      	push	{r7}
 8007eb0:	b085      	sub	sp, #20
 8007eb2:	af00      	add	r7, sp, #0
 8007eb4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ebc:	b2db      	uxtb	r3, r3
 8007ebe:	2b21      	cmp	r3, #33	; 0x21
 8007ec0:	d13e      	bne.n	8007f40 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	689b      	ldr	r3, [r3, #8]
 8007ec6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007eca:	d114      	bne.n	8007ef6 <UART_Transmit_IT+0x48>
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	691b      	ldr	r3, [r3, #16]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d110      	bne.n	8007ef6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	6a1b      	ldr	r3, [r3, #32]
 8007ed8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	881b      	ldrh	r3, [r3, #0]
 8007ede:	461a      	mov	r2, r3
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007ee8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6a1b      	ldr	r3, [r3, #32]
 8007eee:	1c9a      	adds	r2, r3, #2
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	621a      	str	r2, [r3, #32]
 8007ef4:	e008      	b.n	8007f08 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	6a1b      	ldr	r3, [r3, #32]
 8007efa:	1c59      	adds	r1, r3, #1
 8007efc:	687a      	ldr	r2, [r7, #4]
 8007efe:	6211      	str	r1, [r2, #32]
 8007f00:	781a      	ldrb	r2, [r3, #0]
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007f0c:	b29b      	uxth	r3, r3
 8007f0e:	3b01      	subs	r3, #1
 8007f10:	b29b      	uxth	r3, r3
 8007f12:	687a      	ldr	r2, [r7, #4]
 8007f14:	4619      	mov	r1, r3
 8007f16:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d10f      	bne.n	8007f3c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	68da      	ldr	r2, [r3, #12]
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007f2a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	68da      	ldr	r2, [r3, #12]
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007f3a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	e000      	b.n	8007f42 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007f40:	2302      	movs	r3, #2
  }
}
 8007f42:	4618      	mov	r0, r3
 8007f44:	3714      	adds	r7, #20
 8007f46:	46bd      	mov	sp, r7
 8007f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4c:	4770      	bx	lr

08007f4e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007f4e:	b580      	push	{r7, lr}
 8007f50:	b082      	sub	sp, #8
 8007f52:	af00      	add	r7, sp, #0
 8007f54:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	68da      	ldr	r2, [r3, #12]
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007f64:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2220      	movs	r2, #32
 8007f6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	f7ff fe5a 	bl	8007c28 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007f74:	2300      	movs	r3, #0
}
 8007f76:	4618      	mov	r0, r3
 8007f78:	3708      	adds	r7, #8
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	bd80      	pop	{r7, pc}

08007f7e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007f7e:	b580      	push	{r7, lr}
 8007f80:	b08c      	sub	sp, #48	; 0x30
 8007f82:	af00      	add	r7, sp, #0
 8007f84:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007f8c:	b2db      	uxtb	r3, r3
 8007f8e:	2b22      	cmp	r3, #34	; 0x22
 8007f90:	f040 80ab 	bne.w	80080ea <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	689b      	ldr	r3, [r3, #8]
 8007f98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f9c:	d117      	bne.n	8007fce <UART_Receive_IT+0x50>
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	691b      	ldr	r3, [r3, #16]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d113      	bne.n	8007fce <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fae:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	685b      	ldr	r3, [r3, #4]
 8007fb6:	b29b      	uxth	r3, r3
 8007fb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fbc:	b29a      	uxth	r2, r3
 8007fbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fc0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fc6:	1c9a      	adds	r2, r3, #2
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	629a      	str	r2, [r3, #40]	; 0x28
 8007fcc:	e026      	b.n	800801c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fd2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	689b      	ldr	r3, [r3, #8]
 8007fdc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007fe0:	d007      	beq.n	8007ff2 <UART_Receive_IT+0x74>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	689b      	ldr	r3, [r3, #8]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d10a      	bne.n	8008000 <UART_Receive_IT+0x82>
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	691b      	ldr	r3, [r3, #16]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d106      	bne.n	8008000 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	685b      	ldr	r3, [r3, #4]
 8007ff8:	b2da      	uxtb	r2, r3
 8007ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ffc:	701a      	strb	r2, [r3, #0]
 8007ffe:	e008      	b.n	8008012 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	685b      	ldr	r3, [r3, #4]
 8008006:	b2db      	uxtb	r3, r3
 8008008:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800800c:	b2da      	uxtb	r2, r3
 800800e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008010:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008016:	1c5a      	adds	r2, r3, #1
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008020:	b29b      	uxth	r3, r3
 8008022:	3b01      	subs	r3, #1
 8008024:	b29b      	uxth	r3, r3
 8008026:	687a      	ldr	r2, [r7, #4]
 8008028:	4619      	mov	r1, r3
 800802a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800802c:	2b00      	cmp	r3, #0
 800802e:	d15a      	bne.n	80080e6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	68da      	ldr	r2, [r3, #12]
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f022 0220 	bic.w	r2, r2, #32
 800803e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	68da      	ldr	r2, [r3, #12]
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800804e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	695a      	ldr	r2, [r3, #20]
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f022 0201 	bic.w	r2, r2, #1
 800805e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2220      	movs	r2, #32
 8008064:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800806c:	2b01      	cmp	r3, #1
 800806e:	d135      	bne.n	80080dc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2200      	movs	r2, #0
 8008074:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	330c      	adds	r3, #12
 800807c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800807e:	697b      	ldr	r3, [r7, #20]
 8008080:	e853 3f00 	ldrex	r3, [r3]
 8008084:	613b      	str	r3, [r7, #16]
   return(result);
 8008086:	693b      	ldr	r3, [r7, #16]
 8008088:	f023 0310 	bic.w	r3, r3, #16
 800808c:	627b      	str	r3, [r7, #36]	; 0x24
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	330c      	adds	r3, #12
 8008094:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008096:	623a      	str	r2, [r7, #32]
 8008098:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800809a:	69f9      	ldr	r1, [r7, #28]
 800809c:	6a3a      	ldr	r2, [r7, #32]
 800809e:	e841 2300 	strex	r3, r2, [r1]
 80080a2:	61bb      	str	r3, [r7, #24]
   return(result);
 80080a4:	69bb      	ldr	r3, [r7, #24]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d1e5      	bne.n	8008076 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f003 0310 	and.w	r3, r3, #16
 80080b4:	2b10      	cmp	r3, #16
 80080b6:	d10a      	bne.n	80080ce <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80080b8:	2300      	movs	r3, #0
 80080ba:	60fb      	str	r3, [r7, #12]
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	60fb      	str	r3, [r7, #12]
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	685b      	ldr	r3, [r3, #4]
 80080ca:	60fb      	str	r3, [r7, #12]
 80080cc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80080d2:	4619      	mov	r1, r3
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f7ff fdbb 	bl	8007c50 <HAL_UARTEx_RxEventCallback>
 80080da:	e002      	b.n	80080e2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80080dc:	6878      	ldr	r0, [r7, #4]
 80080de:	f7fa fec7 	bl	8002e70 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80080e2:	2300      	movs	r3, #0
 80080e4:	e002      	b.n	80080ec <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80080e6:	2300      	movs	r3, #0
 80080e8:	e000      	b.n	80080ec <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80080ea:	2302      	movs	r3, #2
  }
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	3730      	adds	r7, #48	; 0x30
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd80      	pop	{r7, pc}

080080f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80080f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80080f8:	b0c0      	sub	sp, #256	; 0x100
 80080fa:	af00      	add	r7, sp, #0
 80080fc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	691b      	ldr	r3, [r3, #16]
 8008108:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800810c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008110:	68d9      	ldr	r1, [r3, #12]
 8008112:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008116:	681a      	ldr	r2, [r3, #0]
 8008118:	ea40 0301 	orr.w	r3, r0, r1
 800811c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800811e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008122:	689a      	ldr	r2, [r3, #8]
 8008124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008128:	691b      	ldr	r3, [r3, #16]
 800812a:	431a      	orrs	r2, r3
 800812c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008130:	695b      	ldr	r3, [r3, #20]
 8008132:	431a      	orrs	r2, r3
 8008134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008138:	69db      	ldr	r3, [r3, #28]
 800813a:	4313      	orrs	r3, r2
 800813c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008140:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	68db      	ldr	r3, [r3, #12]
 8008148:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800814c:	f021 010c 	bic.w	r1, r1, #12
 8008150:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008154:	681a      	ldr	r2, [r3, #0]
 8008156:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800815a:	430b      	orrs	r3, r1
 800815c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800815e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	695b      	ldr	r3, [r3, #20]
 8008166:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800816a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800816e:	6999      	ldr	r1, [r3, #24]
 8008170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008174:	681a      	ldr	r2, [r3, #0]
 8008176:	ea40 0301 	orr.w	r3, r0, r1
 800817a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800817c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008180:	681a      	ldr	r2, [r3, #0]
 8008182:	4b8f      	ldr	r3, [pc, #572]	; (80083c0 <UART_SetConfig+0x2cc>)
 8008184:	429a      	cmp	r2, r3
 8008186:	d005      	beq.n	8008194 <UART_SetConfig+0xa0>
 8008188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800818c:	681a      	ldr	r2, [r3, #0]
 800818e:	4b8d      	ldr	r3, [pc, #564]	; (80083c4 <UART_SetConfig+0x2d0>)
 8008190:	429a      	cmp	r2, r3
 8008192:	d104      	bne.n	800819e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008194:	f7fe f89a 	bl	80062cc <HAL_RCC_GetPCLK2Freq>
 8008198:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800819c:	e003      	b.n	80081a6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800819e:	f7fe f881 	bl	80062a4 <HAL_RCC_GetPCLK1Freq>
 80081a2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80081a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081aa:	69db      	ldr	r3, [r3, #28]
 80081ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80081b0:	f040 810c 	bne.w	80083cc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80081b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80081b8:	2200      	movs	r2, #0
 80081ba:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80081be:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80081c2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80081c6:	4622      	mov	r2, r4
 80081c8:	462b      	mov	r3, r5
 80081ca:	1891      	adds	r1, r2, r2
 80081cc:	65b9      	str	r1, [r7, #88]	; 0x58
 80081ce:	415b      	adcs	r3, r3
 80081d0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80081d2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80081d6:	4621      	mov	r1, r4
 80081d8:	eb12 0801 	adds.w	r8, r2, r1
 80081dc:	4629      	mov	r1, r5
 80081de:	eb43 0901 	adc.w	r9, r3, r1
 80081e2:	f04f 0200 	mov.w	r2, #0
 80081e6:	f04f 0300 	mov.w	r3, #0
 80081ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80081ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80081f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80081f6:	4690      	mov	r8, r2
 80081f8:	4699      	mov	r9, r3
 80081fa:	4623      	mov	r3, r4
 80081fc:	eb18 0303 	adds.w	r3, r8, r3
 8008200:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008204:	462b      	mov	r3, r5
 8008206:	eb49 0303 	adc.w	r3, r9, r3
 800820a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800820e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008212:	685b      	ldr	r3, [r3, #4]
 8008214:	2200      	movs	r2, #0
 8008216:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800821a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800821e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008222:	460b      	mov	r3, r1
 8008224:	18db      	adds	r3, r3, r3
 8008226:	653b      	str	r3, [r7, #80]	; 0x50
 8008228:	4613      	mov	r3, r2
 800822a:	eb42 0303 	adc.w	r3, r2, r3
 800822e:	657b      	str	r3, [r7, #84]	; 0x54
 8008230:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008234:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008238:	f7f8 fd8e 	bl	8000d58 <__aeabi_uldivmod>
 800823c:	4602      	mov	r2, r0
 800823e:	460b      	mov	r3, r1
 8008240:	4b61      	ldr	r3, [pc, #388]	; (80083c8 <UART_SetConfig+0x2d4>)
 8008242:	fba3 2302 	umull	r2, r3, r3, r2
 8008246:	095b      	lsrs	r3, r3, #5
 8008248:	011c      	lsls	r4, r3, #4
 800824a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800824e:	2200      	movs	r2, #0
 8008250:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008254:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008258:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800825c:	4642      	mov	r2, r8
 800825e:	464b      	mov	r3, r9
 8008260:	1891      	adds	r1, r2, r2
 8008262:	64b9      	str	r1, [r7, #72]	; 0x48
 8008264:	415b      	adcs	r3, r3
 8008266:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008268:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800826c:	4641      	mov	r1, r8
 800826e:	eb12 0a01 	adds.w	sl, r2, r1
 8008272:	4649      	mov	r1, r9
 8008274:	eb43 0b01 	adc.w	fp, r3, r1
 8008278:	f04f 0200 	mov.w	r2, #0
 800827c:	f04f 0300 	mov.w	r3, #0
 8008280:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008284:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008288:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800828c:	4692      	mov	sl, r2
 800828e:	469b      	mov	fp, r3
 8008290:	4643      	mov	r3, r8
 8008292:	eb1a 0303 	adds.w	r3, sl, r3
 8008296:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800829a:	464b      	mov	r3, r9
 800829c:	eb4b 0303 	adc.w	r3, fp, r3
 80082a0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80082a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082a8:	685b      	ldr	r3, [r3, #4]
 80082aa:	2200      	movs	r2, #0
 80082ac:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80082b0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80082b4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80082b8:	460b      	mov	r3, r1
 80082ba:	18db      	adds	r3, r3, r3
 80082bc:	643b      	str	r3, [r7, #64]	; 0x40
 80082be:	4613      	mov	r3, r2
 80082c0:	eb42 0303 	adc.w	r3, r2, r3
 80082c4:	647b      	str	r3, [r7, #68]	; 0x44
 80082c6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80082ca:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80082ce:	f7f8 fd43 	bl	8000d58 <__aeabi_uldivmod>
 80082d2:	4602      	mov	r2, r0
 80082d4:	460b      	mov	r3, r1
 80082d6:	4611      	mov	r1, r2
 80082d8:	4b3b      	ldr	r3, [pc, #236]	; (80083c8 <UART_SetConfig+0x2d4>)
 80082da:	fba3 2301 	umull	r2, r3, r3, r1
 80082de:	095b      	lsrs	r3, r3, #5
 80082e0:	2264      	movs	r2, #100	; 0x64
 80082e2:	fb02 f303 	mul.w	r3, r2, r3
 80082e6:	1acb      	subs	r3, r1, r3
 80082e8:	00db      	lsls	r3, r3, #3
 80082ea:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80082ee:	4b36      	ldr	r3, [pc, #216]	; (80083c8 <UART_SetConfig+0x2d4>)
 80082f0:	fba3 2302 	umull	r2, r3, r3, r2
 80082f4:	095b      	lsrs	r3, r3, #5
 80082f6:	005b      	lsls	r3, r3, #1
 80082f8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80082fc:	441c      	add	r4, r3
 80082fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008302:	2200      	movs	r2, #0
 8008304:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008308:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800830c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008310:	4642      	mov	r2, r8
 8008312:	464b      	mov	r3, r9
 8008314:	1891      	adds	r1, r2, r2
 8008316:	63b9      	str	r1, [r7, #56]	; 0x38
 8008318:	415b      	adcs	r3, r3
 800831a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800831c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008320:	4641      	mov	r1, r8
 8008322:	1851      	adds	r1, r2, r1
 8008324:	6339      	str	r1, [r7, #48]	; 0x30
 8008326:	4649      	mov	r1, r9
 8008328:	414b      	adcs	r3, r1
 800832a:	637b      	str	r3, [r7, #52]	; 0x34
 800832c:	f04f 0200 	mov.w	r2, #0
 8008330:	f04f 0300 	mov.w	r3, #0
 8008334:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008338:	4659      	mov	r1, fp
 800833a:	00cb      	lsls	r3, r1, #3
 800833c:	4651      	mov	r1, sl
 800833e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008342:	4651      	mov	r1, sl
 8008344:	00ca      	lsls	r2, r1, #3
 8008346:	4610      	mov	r0, r2
 8008348:	4619      	mov	r1, r3
 800834a:	4603      	mov	r3, r0
 800834c:	4642      	mov	r2, r8
 800834e:	189b      	adds	r3, r3, r2
 8008350:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008354:	464b      	mov	r3, r9
 8008356:	460a      	mov	r2, r1
 8008358:	eb42 0303 	adc.w	r3, r2, r3
 800835c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008360:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008364:	685b      	ldr	r3, [r3, #4]
 8008366:	2200      	movs	r2, #0
 8008368:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800836c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008370:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008374:	460b      	mov	r3, r1
 8008376:	18db      	adds	r3, r3, r3
 8008378:	62bb      	str	r3, [r7, #40]	; 0x28
 800837a:	4613      	mov	r3, r2
 800837c:	eb42 0303 	adc.w	r3, r2, r3
 8008380:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008382:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008386:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800838a:	f7f8 fce5 	bl	8000d58 <__aeabi_uldivmod>
 800838e:	4602      	mov	r2, r0
 8008390:	460b      	mov	r3, r1
 8008392:	4b0d      	ldr	r3, [pc, #52]	; (80083c8 <UART_SetConfig+0x2d4>)
 8008394:	fba3 1302 	umull	r1, r3, r3, r2
 8008398:	095b      	lsrs	r3, r3, #5
 800839a:	2164      	movs	r1, #100	; 0x64
 800839c:	fb01 f303 	mul.w	r3, r1, r3
 80083a0:	1ad3      	subs	r3, r2, r3
 80083a2:	00db      	lsls	r3, r3, #3
 80083a4:	3332      	adds	r3, #50	; 0x32
 80083a6:	4a08      	ldr	r2, [pc, #32]	; (80083c8 <UART_SetConfig+0x2d4>)
 80083a8:	fba2 2303 	umull	r2, r3, r2, r3
 80083ac:	095b      	lsrs	r3, r3, #5
 80083ae:	f003 0207 	and.w	r2, r3, #7
 80083b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	4422      	add	r2, r4
 80083ba:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80083bc:	e106      	b.n	80085cc <UART_SetConfig+0x4d8>
 80083be:	bf00      	nop
 80083c0:	40011000 	.word	0x40011000
 80083c4:	40011400 	.word	0x40011400
 80083c8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80083cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80083d0:	2200      	movs	r2, #0
 80083d2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80083d6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80083da:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80083de:	4642      	mov	r2, r8
 80083e0:	464b      	mov	r3, r9
 80083e2:	1891      	adds	r1, r2, r2
 80083e4:	6239      	str	r1, [r7, #32]
 80083e6:	415b      	adcs	r3, r3
 80083e8:	627b      	str	r3, [r7, #36]	; 0x24
 80083ea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80083ee:	4641      	mov	r1, r8
 80083f0:	1854      	adds	r4, r2, r1
 80083f2:	4649      	mov	r1, r9
 80083f4:	eb43 0501 	adc.w	r5, r3, r1
 80083f8:	f04f 0200 	mov.w	r2, #0
 80083fc:	f04f 0300 	mov.w	r3, #0
 8008400:	00eb      	lsls	r3, r5, #3
 8008402:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008406:	00e2      	lsls	r2, r4, #3
 8008408:	4614      	mov	r4, r2
 800840a:	461d      	mov	r5, r3
 800840c:	4643      	mov	r3, r8
 800840e:	18e3      	adds	r3, r4, r3
 8008410:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008414:	464b      	mov	r3, r9
 8008416:	eb45 0303 	adc.w	r3, r5, r3
 800841a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800841e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008422:	685b      	ldr	r3, [r3, #4]
 8008424:	2200      	movs	r2, #0
 8008426:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800842a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800842e:	f04f 0200 	mov.w	r2, #0
 8008432:	f04f 0300 	mov.w	r3, #0
 8008436:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800843a:	4629      	mov	r1, r5
 800843c:	008b      	lsls	r3, r1, #2
 800843e:	4621      	mov	r1, r4
 8008440:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008444:	4621      	mov	r1, r4
 8008446:	008a      	lsls	r2, r1, #2
 8008448:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800844c:	f7f8 fc84 	bl	8000d58 <__aeabi_uldivmod>
 8008450:	4602      	mov	r2, r0
 8008452:	460b      	mov	r3, r1
 8008454:	4b60      	ldr	r3, [pc, #384]	; (80085d8 <UART_SetConfig+0x4e4>)
 8008456:	fba3 2302 	umull	r2, r3, r3, r2
 800845a:	095b      	lsrs	r3, r3, #5
 800845c:	011c      	lsls	r4, r3, #4
 800845e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008462:	2200      	movs	r2, #0
 8008464:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008468:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800846c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008470:	4642      	mov	r2, r8
 8008472:	464b      	mov	r3, r9
 8008474:	1891      	adds	r1, r2, r2
 8008476:	61b9      	str	r1, [r7, #24]
 8008478:	415b      	adcs	r3, r3
 800847a:	61fb      	str	r3, [r7, #28]
 800847c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008480:	4641      	mov	r1, r8
 8008482:	1851      	adds	r1, r2, r1
 8008484:	6139      	str	r1, [r7, #16]
 8008486:	4649      	mov	r1, r9
 8008488:	414b      	adcs	r3, r1
 800848a:	617b      	str	r3, [r7, #20]
 800848c:	f04f 0200 	mov.w	r2, #0
 8008490:	f04f 0300 	mov.w	r3, #0
 8008494:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008498:	4659      	mov	r1, fp
 800849a:	00cb      	lsls	r3, r1, #3
 800849c:	4651      	mov	r1, sl
 800849e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80084a2:	4651      	mov	r1, sl
 80084a4:	00ca      	lsls	r2, r1, #3
 80084a6:	4610      	mov	r0, r2
 80084a8:	4619      	mov	r1, r3
 80084aa:	4603      	mov	r3, r0
 80084ac:	4642      	mov	r2, r8
 80084ae:	189b      	adds	r3, r3, r2
 80084b0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80084b4:	464b      	mov	r3, r9
 80084b6:	460a      	mov	r2, r1
 80084b8:	eb42 0303 	adc.w	r3, r2, r3
 80084bc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80084c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084c4:	685b      	ldr	r3, [r3, #4]
 80084c6:	2200      	movs	r2, #0
 80084c8:	67bb      	str	r3, [r7, #120]	; 0x78
 80084ca:	67fa      	str	r2, [r7, #124]	; 0x7c
 80084cc:	f04f 0200 	mov.w	r2, #0
 80084d0:	f04f 0300 	mov.w	r3, #0
 80084d4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80084d8:	4649      	mov	r1, r9
 80084da:	008b      	lsls	r3, r1, #2
 80084dc:	4641      	mov	r1, r8
 80084de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80084e2:	4641      	mov	r1, r8
 80084e4:	008a      	lsls	r2, r1, #2
 80084e6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80084ea:	f7f8 fc35 	bl	8000d58 <__aeabi_uldivmod>
 80084ee:	4602      	mov	r2, r0
 80084f0:	460b      	mov	r3, r1
 80084f2:	4611      	mov	r1, r2
 80084f4:	4b38      	ldr	r3, [pc, #224]	; (80085d8 <UART_SetConfig+0x4e4>)
 80084f6:	fba3 2301 	umull	r2, r3, r3, r1
 80084fa:	095b      	lsrs	r3, r3, #5
 80084fc:	2264      	movs	r2, #100	; 0x64
 80084fe:	fb02 f303 	mul.w	r3, r2, r3
 8008502:	1acb      	subs	r3, r1, r3
 8008504:	011b      	lsls	r3, r3, #4
 8008506:	3332      	adds	r3, #50	; 0x32
 8008508:	4a33      	ldr	r2, [pc, #204]	; (80085d8 <UART_SetConfig+0x4e4>)
 800850a:	fba2 2303 	umull	r2, r3, r2, r3
 800850e:	095b      	lsrs	r3, r3, #5
 8008510:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008514:	441c      	add	r4, r3
 8008516:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800851a:	2200      	movs	r2, #0
 800851c:	673b      	str	r3, [r7, #112]	; 0x70
 800851e:	677a      	str	r2, [r7, #116]	; 0x74
 8008520:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008524:	4642      	mov	r2, r8
 8008526:	464b      	mov	r3, r9
 8008528:	1891      	adds	r1, r2, r2
 800852a:	60b9      	str	r1, [r7, #8]
 800852c:	415b      	adcs	r3, r3
 800852e:	60fb      	str	r3, [r7, #12]
 8008530:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008534:	4641      	mov	r1, r8
 8008536:	1851      	adds	r1, r2, r1
 8008538:	6039      	str	r1, [r7, #0]
 800853a:	4649      	mov	r1, r9
 800853c:	414b      	adcs	r3, r1
 800853e:	607b      	str	r3, [r7, #4]
 8008540:	f04f 0200 	mov.w	r2, #0
 8008544:	f04f 0300 	mov.w	r3, #0
 8008548:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800854c:	4659      	mov	r1, fp
 800854e:	00cb      	lsls	r3, r1, #3
 8008550:	4651      	mov	r1, sl
 8008552:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008556:	4651      	mov	r1, sl
 8008558:	00ca      	lsls	r2, r1, #3
 800855a:	4610      	mov	r0, r2
 800855c:	4619      	mov	r1, r3
 800855e:	4603      	mov	r3, r0
 8008560:	4642      	mov	r2, r8
 8008562:	189b      	adds	r3, r3, r2
 8008564:	66bb      	str	r3, [r7, #104]	; 0x68
 8008566:	464b      	mov	r3, r9
 8008568:	460a      	mov	r2, r1
 800856a:	eb42 0303 	adc.w	r3, r2, r3
 800856e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008570:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008574:	685b      	ldr	r3, [r3, #4]
 8008576:	2200      	movs	r2, #0
 8008578:	663b      	str	r3, [r7, #96]	; 0x60
 800857a:	667a      	str	r2, [r7, #100]	; 0x64
 800857c:	f04f 0200 	mov.w	r2, #0
 8008580:	f04f 0300 	mov.w	r3, #0
 8008584:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008588:	4649      	mov	r1, r9
 800858a:	008b      	lsls	r3, r1, #2
 800858c:	4641      	mov	r1, r8
 800858e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008592:	4641      	mov	r1, r8
 8008594:	008a      	lsls	r2, r1, #2
 8008596:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800859a:	f7f8 fbdd 	bl	8000d58 <__aeabi_uldivmod>
 800859e:	4602      	mov	r2, r0
 80085a0:	460b      	mov	r3, r1
 80085a2:	4b0d      	ldr	r3, [pc, #52]	; (80085d8 <UART_SetConfig+0x4e4>)
 80085a4:	fba3 1302 	umull	r1, r3, r3, r2
 80085a8:	095b      	lsrs	r3, r3, #5
 80085aa:	2164      	movs	r1, #100	; 0x64
 80085ac:	fb01 f303 	mul.w	r3, r1, r3
 80085b0:	1ad3      	subs	r3, r2, r3
 80085b2:	011b      	lsls	r3, r3, #4
 80085b4:	3332      	adds	r3, #50	; 0x32
 80085b6:	4a08      	ldr	r2, [pc, #32]	; (80085d8 <UART_SetConfig+0x4e4>)
 80085b8:	fba2 2303 	umull	r2, r3, r2, r3
 80085bc:	095b      	lsrs	r3, r3, #5
 80085be:	f003 020f 	and.w	r2, r3, #15
 80085c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	4422      	add	r2, r4
 80085ca:	609a      	str	r2, [r3, #8]
}
 80085cc:	bf00      	nop
 80085ce:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80085d2:	46bd      	mov	sp, r7
 80085d4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80085d8:	51eb851f 	.word	0x51eb851f

080085dc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80085dc:	b480      	push	{r7}
 80085de:	b085      	sub	sp, #20
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	4603      	mov	r3, r0
 80085e4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80085e6:	2300      	movs	r3, #0
 80085e8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80085ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80085ee:	2b84      	cmp	r3, #132	; 0x84
 80085f0:	d005      	beq.n	80085fe <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80085f2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	4413      	add	r3, r2
 80085fa:	3303      	adds	r3, #3
 80085fc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80085fe:	68fb      	ldr	r3, [r7, #12]
}
 8008600:	4618      	mov	r0, r3
 8008602:	3714      	adds	r7, #20
 8008604:	46bd      	mov	sp, r7
 8008606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860a:	4770      	bx	lr

0800860c <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800860c:	b480      	push	{r7}
 800860e:	b083      	sub	sp, #12
 8008610:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008612:	f3ef 8305 	mrs	r3, IPSR
 8008616:	607b      	str	r3, [r7, #4]
  return(result);
 8008618:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800861a:	2b00      	cmp	r3, #0
 800861c:	bf14      	ite	ne
 800861e:	2301      	movne	r3, #1
 8008620:	2300      	moveq	r3, #0
 8008622:	b2db      	uxtb	r3, r3
}
 8008624:	4618      	mov	r0, r3
 8008626:	370c      	adds	r7, #12
 8008628:	46bd      	mov	sp, r7
 800862a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862e:	4770      	bx	lr

08008630 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008630:	b580      	push	{r7, lr}
 8008632:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008634:	f001 f98a 	bl	800994c <vTaskStartScheduler>
  
  return osOK;
 8008638:	2300      	movs	r3, #0
}
 800863a:	4618      	mov	r0, r3
 800863c:	bd80      	pop	{r7, pc}

0800863e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800863e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008640:	b089      	sub	sp, #36	; 0x24
 8008642:	af04      	add	r7, sp, #16
 8008644:	6078      	str	r0, [r7, #4]
 8008646:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	695b      	ldr	r3, [r3, #20]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d020      	beq.n	8008692 <osThreadCreate+0x54>
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	699b      	ldr	r3, [r3, #24]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d01c      	beq.n	8008692 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	685c      	ldr	r4, [r3, #4]
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	691e      	ldr	r6, [r3, #16]
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800866a:	4618      	mov	r0, r3
 800866c:	f7ff ffb6 	bl	80085dc <makeFreeRtosPriority>
 8008670:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	695b      	ldr	r3, [r3, #20]
 8008676:	687a      	ldr	r2, [r7, #4]
 8008678:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800867a:	9202      	str	r2, [sp, #8]
 800867c:	9301      	str	r3, [sp, #4]
 800867e:	9100      	str	r1, [sp, #0]
 8008680:	683b      	ldr	r3, [r7, #0]
 8008682:	4632      	mov	r2, r6
 8008684:	4629      	mov	r1, r5
 8008686:	4620      	mov	r0, r4
 8008688:	f000 ff82 	bl	8009590 <xTaskCreateStatic>
 800868c:	4603      	mov	r3, r0
 800868e:	60fb      	str	r3, [r7, #12]
 8008690:	e01c      	b.n	80086cc <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	685c      	ldr	r4, [r3, #4]
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800869e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80086a6:	4618      	mov	r0, r3
 80086a8:	f7ff ff98 	bl	80085dc <makeFreeRtosPriority>
 80086ac:	4602      	mov	r2, r0
 80086ae:	f107 030c 	add.w	r3, r7, #12
 80086b2:	9301      	str	r3, [sp, #4]
 80086b4:	9200      	str	r2, [sp, #0]
 80086b6:	683b      	ldr	r3, [r7, #0]
 80086b8:	4632      	mov	r2, r6
 80086ba:	4629      	mov	r1, r5
 80086bc:	4620      	mov	r0, r4
 80086be:	f000 ffc4 	bl	800964a <xTaskCreate>
 80086c2:	4603      	mov	r3, r0
 80086c4:	2b01      	cmp	r3, #1
 80086c6:	d001      	beq.n	80086cc <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80086c8:	2300      	movs	r3, #0
 80086ca:	e000      	b.n	80086ce <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80086cc:	68fb      	ldr	r3, [r7, #12]
}
 80086ce:	4618      	mov	r0, r3
 80086d0:	3714      	adds	r7, #20
 80086d2:	46bd      	mov	sp, r7
 80086d4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080086d6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80086d6:	b580      	push	{r7, lr}
 80086d8:	b084      	sub	sp, #16
 80086da:	af00      	add	r7, sp, #0
 80086dc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d001      	beq.n	80086ec <osDelay+0x16>
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	e000      	b.n	80086ee <osDelay+0x18>
 80086ec:	2301      	movs	r3, #1
 80086ee:	4618      	mov	r0, r3
 80086f0:	f001 f8f8 	bl	80098e4 <vTaskDelay>
  
  return osOK;
 80086f4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80086f6:	4618      	mov	r0, r3
 80086f8:	3710      	adds	r7, #16
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bd80      	pop	{r7, pc}

080086fe <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 80086fe:	b580      	push	{r7, lr}
 8008700:	b082      	sub	sp, #8
 8008702:	af00      	add	r7, sp, #0
 8008704:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	685b      	ldr	r3, [r3, #4]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d007      	beq.n	800871e <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	685b      	ldr	r3, [r3, #4]
 8008712:	4619      	mov	r1, r3
 8008714:	2001      	movs	r0, #1
 8008716:	f000 fae0 	bl	8008cda <xQueueCreateMutexStatic>
 800871a:	4603      	mov	r3, r0
 800871c:	e003      	b.n	8008726 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800871e:	2001      	movs	r0, #1
 8008720:	f000 fac3 	bl	8008caa <xQueueCreateMutex>
 8008724:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8008726:	4618      	mov	r0, r3
 8008728:	3708      	adds	r7, #8
 800872a:	46bd      	mov	sp, r7
 800872c:	bd80      	pop	{r7, pc}

0800872e <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800872e:	b580      	push	{r7, lr}
 8008730:	b086      	sub	sp, #24
 8008732:	af02      	add	r7, sp, #8
 8008734:	6078      	str	r0, [r7, #4]
 8008736:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	685b      	ldr	r3, [r3, #4]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d00f      	beq.n	8008760 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	2b01      	cmp	r3, #1
 8008744:	d10a      	bne.n	800875c <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	685b      	ldr	r3, [r3, #4]
 800874a:	2203      	movs	r2, #3
 800874c:	9200      	str	r2, [sp, #0]
 800874e:	2200      	movs	r2, #0
 8008750:	2100      	movs	r1, #0
 8008752:	2001      	movs	r0, #1
 8008754:	f000 f9be 	bl	8008ad4 <xQueueGenericCreateStatic>
 8008758:	4603      	mov	r3, r0
 800875a:	e016      	b.n	800878a <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800875c:	2300      	movs	r3, #0
 800875e:	e014      	b.n	800878a <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8008760:	683b      	ldr	r3, [r7, #0]
 8008762:	2b01      	cmp	r3, #1
 8008764:	d110      	bne.n	8008788 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8008766:	2203      	movs	r2, #3
 8008768:	2100      	movs	r1, #0
 800876a:	2001      	movs	r0, #1
 800876c:	f000 fa2a 	bl	8008bc4 <xQueueGenericCreate>
 8008770:	60f8      	str	r0, [r7, #12]
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d005      	beq.n	8008784 <osSemaphoreCreate+0x56>
 8008778:	2300      	movs	r3, #0
 800877a:	2200      	movs	r2, #0
 800877c:	2100      	movs	r1, #0
 800877e:	68f8      	ldr	r0, [r7, #12]
 8008780:	f000 fac6 	bl	8008d10 <xQueueGenericSend>
      return sema;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	e000      	b.n	800878a <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8008788:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800878a:	4618      	mov	r0, r3
 800878c:	3710      	adds	r7, #16
 800878e:	46bd      	mov	sp, r7
 8008790:	bd80      	pop	{r7, pc}
	...

08008794 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8008794:	b580      	push	{r7, lr}
 8008796:	b084      	sub	sp, #16
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
 800879c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800879e:	2300      	movs	r3, #0
 80087a0:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d101      	bne.n	80087ac <osSemaphoreWait+0x18>
    return osErrorParameter;
 80087a8:	2380      	movs	r3, #128	; 0x80
 80087aa:	e03a      	b.n	8008822 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 80087ac:	2300      	movs	r3, #0
 80087ae:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087b6:	d103      	bne.n	80087c0 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 80087b8:	f04f 33ff 	mov.w	r3, #4294967295
 80087bc:	60fb      	str	r3, [r7, #12]
 80087be:	e009      	b.n	80087d4 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d006      	beq.n	80087d4 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d101      	bne.n	80087d4 <osSemaphoreWait+0x40>
      ticks = 1;
 80087d0:	2301      	movs	r3, #1
 80087d2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80087d4:	f7ff ff1a 	bl	800860c <inHandlerMode>
 80087d8:	4603      	mov	r3, r0
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d017      	beq.n	800880e <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80087de:	f107 0308 	add.w	r3, r7, #8
 80087e2:	461a      	mov	r2, r3
 80087e4:	2100      	movs	r1, #0
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	f000 fd2a 	bl	8009240 <xQueueReceiveFromISR>
 80087ec:	4603      	mov	r3, r0
 80087ee:	2b01      	cmp	r3, #1
 80087f0:	d001      	beq.n	80087f6 <osSemaphoreWait+0x62>
      return osErrorOS;
 80087f2:	23ff      	movs	r3, #255	; 0xff
 80087f4:	e015      	b.n	8008822 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80087f6:	68bb      	ldr	r3, [r7, #8]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d011      	beq.n	8008820 <osSemaphoreWait+0x8c>
 80087fc:	4b0b      	ldr	r3, [pc, #44]	; (800882c <osSemaphoreWait+0x98>)
 80087fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008802:	601a      	str	r2, [r3, #0]
 8008804:	f3bf 8f4f 	dsb	sy
 8008808:	f3bf 8f6f 	isb	sy
 800880c:	e008      	b.n	8008820 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800880e:	68f9      	ldr	r1, [r7, #12]
 8008810:	6878      	ldr	r0, [r7, #4]
 8008812:	f000 fc09 	bl	8009028 <xQueueSemaphoreTake>
 8008816:	4603      	mov	r3, r0
 8008818:	2b01      	cmp	r3, #1
 800881a:	d001      	beq.n	8008820 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800881c:	23ff      	movs	r3, #255	; 0xff
 800881e:	e000      	b.n	8008822 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8008820:	2300      	movs	r3, #0
}
 8008822:	4618      	mov	r0, r3
 8008824:	3710      	adds	r7, #16
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}
 800882a:	bf00      	nop
 800882c:	e000ed04 	.word	0xe000ed04

08008830 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8008830:	b580      	push	{r7, lr}
 8008832:	b084      	sub	sp, #16
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8008838:	2300      	movs	r3, #0
 800883a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800883c:	2300      	movs	r3, #0
 800883e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8008840:	f7ff fee4 	bl	800860c <inHandlerMode>
 8008844:	4603      	mov	r3, r0
 8008846:	2b00      	cmp	r3, #0
 8008848:	d016      	beq.n	8008878 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800884a:	f107 0308 	add.w	r3, r7, #8
 800884e:	4619      	mov	r1, r3
 8008850:	6878      	ldr	r0, [r7, #4]
 8008852:	f000 fb5b 	bl	8008f0c <xQueueGiveFromISR>
 8008856:	4603      	mov	r3, r0
 8008858:	2b01      	cmp	r3, #1
 800885a:	d001      	beq.n	8008860 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800885c:	23ff      	movs	r3, #255	; 0xff
 800885e:	e017      	b.n	8008890 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8008860:	68bb      	ldr	r3, [r7, #8]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d013      	beq.n	800888e <osSemaphoreRelease+0x5e>
 8008866:	4b0c      	ldr	r3, [pc, #48]	; (8008898 <osSemaphoreRelease+0x68>)
 8008868:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800886c:	601a      	str	r2, [r3, #0]
 800886e:	f3bf 8f4f 	dsb	sy
 8008872:	f3bf 8f6f 	isb	sy
 8008876:	e00a      	b.n	800888e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8008878:	2300      	movs	r3, #0
 800887a:	2200      	movs	r2, #0
 800887c:	2100      	movs	r1, #0
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f000 fa46 	bl	8008d10 <xQueueGenericSend>
 8008884:	4603      	mov	r3, r0
 8008886:	2b01      	cmp	r3, #1
 8008888:	d001      	beq.n	800888e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800888a:	23ff      	movs	r3, #255	; 0xff
 800888c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800888e:	68fb      	ldr	r3, [r7, #12]
}
 8008890:	4618      	mov	r0, r3
 8008892:	3710      	adds	r7, #16
 8008894:	46bd      	mov	sp, r7
 8008896:	bd80      	pop	{r7, pc}
 8008898:	e000ed04 	.word	0xe000ed04

0800889c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800889c:	b480      	push	{r7}
 800889e:	b083      	sub	sp, #12
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	f103 0208 	add.w	r2, r3, #8
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	f04f 32ff 	mov.w	r2, #4294967295
 80088b4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	f103 0208 	add.w	r2, r3, #8
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	f103 0208 	add.w	r2, r3, #8
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2200      	movs	r2, #0
 80088ce:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80088d0:	bf00      	nop
 80088d2:	370c      	adds	r7, #12
 80088d4:	46bd      	mov	sp, r7
 80088d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088da:	4770      	bx	lr

080088dc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80088dc:	b480      	push	{r7}
 80088de:	b083      	sub	sp, #12
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2200      	movs	r2, #0
 80088e8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80088ea:	bf00      	nop
 80088ec:	370c      	adds	r7, #12
 80088ee:	46bd      	mov	sp, r7
 80088f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f4:	4770      	bx	lr

080088f6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80088f6:	b480      	push	{r7}
 80088f8:	b085      	sub	sp, #20
 80088fa:	af00      	add	r7, sp, #0
 80088fc:	6078      	str	r0, [r7, #4]
 80088fe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	685b      	ldr	r3, [r3, #4]
 8008904:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008906:	683b      	ldr	r3, [r7, #0]
 8008908:	68fa      	ldr	r2, [r7, #12]
 800890a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	689a      	ldr	r2, [r3, #8]
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	689b      	ldr	r3, [r3, #8]
 8008918:	683a      	ldr	r2, [r7, #0]
 800891a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	683a      	ldr	r2, [r7, #0]
 8008920:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	687a      	ldr	r2, [r7, #4]
 8008926:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	1c5a      	adds	r2, r3, #1
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	601a      	str	r2, [r3, #0]
}
 8008932:	bf00      	nop
 8008934:	3714      	adds	r7, #20
 8008936:	46bd      	mov	sp, r7
 8008938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893c:	4770      	bx	lr

0800893e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800893e:	b480      	push	{r7}
 8008940:	b085      	sub	sp, #20
 8008942:	af00      	add	r7, sp, #0
 8008944:	6078      	str	r0, [r7, #4]
 8008946:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008954:	d103      	bne.n	800895e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	691b      	ldr	r3, [r3, #16]
 800895a:	60fb      	str	r3, [r7, #12]
 800895c:	e00c      	b.n	8008978 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	3308      	adds	r3, #8
 8008962:	60fb      	str	r3, [r7, #12]
 8008964:	e002      	b.n	800896c <vListInsert+0x2e>
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	685b      	ldr	r3, [r3, #4]
 800896a:	60fb      	str	r3, [r7, #12]
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	685b      	ldr	r3, [r3, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	68ba      	ldr	r2, [r7, #8]
 8008974:	429a      	cmp	r2, r3
 8008976:	d2f6      	bcs.n	8008966 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	685a      	ldr	r2, [r3, #4]
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008980:	683b      	ldr	r3, [r7, #0]
 8008982:	685b      	ldr	r3, [r3, #4]
 8008984:	683a      	ldr	r2, [r7, #0]
 8008986:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	68fa      	ldr	r2, [r7, #12]
 800898c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	683a      	ldr	r2, [r7, #0]
 8008992:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008994:	683b      	ldr	r3, [r7, #0]
 8008996:	687a      	ldr	r2, [r7, #4]
 8008998:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	1c5a      	adds	r2, r3, #1
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	601a      	str	r2, [r3, #0]
}
 80089a4:	bf00      	nop
 80089a6:	3714      	adds	r7, #20
 80089a8:	46bd      	mov	sp, r7
 80089aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ae:	4770      	bx	lr

080089b0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80089b0:	b480      	push	{r7}
 80089b2:	b085      	sub	sp, #20
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	691b      	ldr	r3, [r3, #16]
 80089bc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	685b      	ldr	r3, [r3, #4]
 80089c2:	687a      	ldr	r2, [r7, #4]
 80089c4:	6892      	ldr	r2, [r2, #8]
 80089c6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	689b      	ldr	r3, [r3, #8]
 80089cc:	687a      	ldr	r2, [r7, #4]
 80089ce:	6852      	ldr	r2, [r2, #4]
 80089d0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	685b      	ldr	r3, [r3, #4]
 80089d6:	687a      	ldr	r2, [r7, #4]
 80089d8:	429a      	cmp	r2, r3
 80089da:	d103      	bne.n	80089e4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	689a      	ldr	r2, [r3, #8]
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	2200      	movs	r2, #0
 80089e8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	1e5a      	subs	r2, r3, #1
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
}
 80089f8:	4618      	mov	r0, r3
 80089fa:	3714      	adds	r7, #20
 80089fc:	46bd      	mov	sp, r7
 80089fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a02:	4770      	bx	lr

08008a04 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b084      	sub	sp, #16
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
 8008a0c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d10a      	bne.n	8008a2e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008a18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a1c:	f383 8811 	msr	BASEPRI, r3
 8008a20:	f3bf 8f6f 	isb	sy
 8008a24:	f3bf 8f4f 	dsb	sy
 8008a28:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008a2a:	bf00      	nop
 8008a2c:	e7fe      	b.n	8008a2c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008a2e:	f001 fef1 	bl	800a814 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	681a      	ldr	r2, [r3, #0]
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a3a:	68f9      	ldr	r1, [r7, #12]
 8008a3c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008a3e:	fb01 f303 	mul.w	r3, r1, r3
 8008a42:	441a      	add	r2, r3
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681a      	ldr	r2, [r3, #0]
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	681a      	ldr	r2, [r3, #0]
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a5e:	3b01      	subs	r3, #1
 8008a60:	68f9      	ldr	r1, [r7, #12]
 8008a62:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008a64:	fb01 f303 	mul.w	r3, r1, r3
 8008a68:	441a      	add	r2, r3
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	22ff      	movs	r2, #255	; 0xff
 8008a72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	22ff      	movs	r2, #255	; 0xff
 8008a7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008a7e:	683b      	ldr	r3, [r7, #0]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d114      	bne.n	8008aae <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	691b      	ldr	r3, [r3, #16]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d01a      	beq.n	8008ac2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	3310      	adds	r3, #16
 8008a90:	4618      	mov	r0, r3
 8008a92:	f001 f9ad 	bl	8009df0 <xTaskRemoveFromEventList>
 8008a96:	4603      	mov	r3, r0
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d012      	beq.n	8008ac2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008a9c:	4b0c      	ldr	r3, [pc, #48]	; (8008ad0 <xQueueGenericReset+0xcc>)
 8008a9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008aa2:	601a      	str	r2, [r3, #0]
 8008aa4:	f3bf 8f4f 	dsb	sy
 8008aa8:	f3bf 8f6f 	isb	sy
 8008aac:	e009      	b.n	8008ac2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	3310      	adds	r3, #16
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	f7ff fef2 	bl	800889c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	3324      	adds	r3, #36	; 0x24
 8008abc:	4618      	mov	r0, r3
 8008abe:	f7ff feed 	bl	800889c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008ac2:	f001 fed7 	bl	800a874 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008ac6:	2301      	movs	r3, #1
}
 8008ac8:	4618      	mov	r0, r3
 8008aca:	3710      	adds	r7, #16
 8008acc:	46bd      	mov	sp, r7
 8008ace:	bd80      	pop	{r7, pc}
 8008ad0:	e000ed04 	.word	0xe000ed04

08008ad4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b08e      	sub	sp, #56	; 0x38
 8008ad8:	af02      	add	r7, sp, #8
 8008ada:	60f8      	str	r0, [r7, #12]
 8008adc:	60b9      	str	r1, [r7, #8]
 8008ade:	607a      	str	r2, [r7, #4]
 8008ae0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d10a      	bne.n	8008afe <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8008ae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aec:	f383 8811 	msr	BASEPRI, r3
 8008af0:	f3bf 8f6f 	isb	sy
 8008af4:	f3bf 8f4f 	dsb	sy
 8008af8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008afa:	bf00      	nop
 8008afc:	e7fe      	b.n	8008afc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d10a      	bne.n	8008b1a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8008b04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b08:	f383 8811 	msr	BASEPRI, r3
 8008b0c:	f3bf 8f6f 	isb	sy
 8008b10:	f3bf 8f4f 	dsb	sy
 8008b14:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008b16:	bf00      	nop
 8008b18:	e7fe      	b.n	8008b18 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d002      	beq.n	8008b26 <xQueueGenericCreateStatic+0x52>
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d001      	beq.n	8008b2a <xQueueGenericCreateStatic+0x56>
 8008b26:	2301      	movs	r3, #1
 8008b28:	e000      	b.n	8008b2c <xQueueGenericCreateStatic+0x58>
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d10a      	bne.n	8008b46 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8008b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b34:	f383 8811 	msr	BASEPRI, r3
 8008b38:	f3bf 8f6f 	isb	sy
 8008b3c:	f3bf 8f4f 	dsb	sy
 8008b40:	623b      	str	r3, [r7, #32]
}
 8008b42:	bf00      	nop
 8008b44:	e7fe      	b.n	8008b44 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d102      	bne.n	8008b52 <xQueueGenericCreateStatic+0x7e>
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d101      	bne.n	8008b56 <xQueueGenericCreateStatic+0x82>
 8008b52:	2301      	movs	r3, #1
 8008b54:	e000      	b.n	8008b58 <xQueueGenericCreateStatic+0x84>
 8008b56:	2300      	movs	r3, #0
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d10a      	bne.n	8008b72 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8008b5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b60:	f383 8811 	msr	BASEPRI, r3
 8008b64:	f3bf 8f6f 	isb	sy
 8008b68:	f3bf 8f4f 	dsb	sy
 8008b6c:	61fb      	str	r3, [r7, #28]
}
 8008b6e:	bf00      	nop
 8008b70:	e7fe      	b.n	8008b70 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008b72:	2348      	movs	r3, #72	; 0x48
 8008b74:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008b76:	697b      	ldr	r3, [r7, #20]
 8008b78:	2b48      	cmp	r3, #72	; 0x48
 8008b7a:	d00a      	beq.n	8008b92 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8008b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b80:	f383 8811 	msr	BASEPRI, r3
 8008b84:	f3bf 8f6f 	isb	sy
 8008b88:	f3bf 8f4f 	dsb	sy
 8008b8c:	61bb      	str	r3, [r7, #24]
}
 8008b8e:	bf00      	nop
 8008b90:	e7fe      	b.n	8008b90 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008b92:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008b94:	683b      	ldr	r3, [r7, #0]
 8008b96:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008b98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d00d      	beq.n	8008bba <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008b9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ba0:	2201      	movs	r2, #1
 8008ba2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008ba6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008baa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bac:	9300      	str	r3, [sp, #0]
 8008bae:	4613      	mov	r3, r2
 8008bb0:	687a      	ldr	r2, [r7, #4]
 8008bb2:	68b9      	ldr	r1, [r7, #8]
 8008bb4:	68f8      	ldr	r0, [r7, #12]
 8008bb6:	f000 f83f 	bl	8008c38 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008bba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	3730      	adds	r7, #48	; 0x30
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	bd80      	pop	{r7, pc}

08008bc4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b08a      	sub	sp, #40	; 0x28
 8008bc8:	af02      	add	r7, sp, #8
 8008bca:	60f8      	str	r0, [r7, #12]
 8008bcc:	60b9      	str	r1, [r7, #8]
 8008bce:	4613      	mov	r3, r2
 8008bd0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d10a      	bne.n	8008bee <xQueueGenericCreate+0x2a>
	__asm volatile
 8008bd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bdc:	f383 8811 	msr	BASEPRI, r3
 8008be0:	f3bf 8f6f 	isb	sy
 8008be4:	f3bf 8f4f 	dsb	sy
 8008be8:	613b      	str	r3, [r7, #16]
}
 8008bea:	bf00      	nop
 8008bec:	e7fe      	b.n	8008bec <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	68ba      	ldr	r2, [r7, #8]
 8008bf2:	fb02 f303 	mul.w	r3, r2, r3
 8008bf6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008bf8:	69fb      	ldr	r3, [r7, #28]
 8008bfa:	3348      	adds	r3, #72	; 0x48
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	f001 ff2b 	bl	800aa58 <pvPortMalloc>
 8008c02:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008c04:	69bb      	ldr	r3, [r7, #24]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d011      	beq.n	8008c2e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008c0a:	69bb      	ldr	r3, [r7, #24]
 8008c0c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008c0e:	697b      	ldr	r3, [r7, #20]
 8008c10:	3348      	adds	r3, #72	; 0x48
 8008c12:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008c14:	69bb      	ldr	r3, [r7, #24]
 8008c16:	2200      	movs	r2, #0
 8008c18:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008c1c:	79fa      	ldrb	r2, [r7, #7]
 8008c1e:	69bb      	ldr	r3, [r7, #24]
 8008c20:	9300      	str	r3, [sp, #0]
 8008c22:	4613      	mov	r3, r2
 8008c24:	697a      	ldr	r2, [r7, #20]
 8008c26:	68b9      	ldr	r1, [r7, #8]
 8008c28:	68f8      	ldr	r0, [r7, #12]
 8008c2a:	f000 f805 	bl	8008c38 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008c2e:	69bb      	ldr	r3, [r7, #24]
	}
 8008c30:	4618      	mov	r0, r3
 8008c32:	3720      	adds	r7, #32
 8008c34:	46bd      	mov	sp, r7
 8008c36:	bd80      	pop	{r7, pc}

08008c38 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008c38:	b580      	push	{r7, lr}
 8008c3a:	b084      	sub	sp, #16
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	60f8      	str	r0, [r7, #12]
 8008c40:	60b9      	str	r1, [r7, #8]
 8008c42:	607a      	str	r2, [r7, #4]
 8008c44:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008c46:	68bb      	ldr	r3, [r7, #8]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d103      	bne.n	8008c54 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008c4c:	69bb      	ldr	r3, [r7, #24]
 8008c4e:	69ba      	ldr	r2, [r7, #24]
 8008c50:	601a      	str	r2, [r3, #0]
 8008c52:	e002      	b.n	8008c5a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008c54:	69bb      	ldr	r3, [r7, #24]
 8008c56:	687a      	ldr	r2, [r7, #4]
 8008c58:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008c5a:	69bb      	ldr	r3, [r7, #24]
 8008c5c:	68fa      	ldr	r2, [r7, #12]
 8008c5e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008c60:	69bb      	ldr	r3, [r7, #24]
 8008c62:	68ba      	ldr	r2, [r7, #8]
 8008c64:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008c66:	2101      	movs	r1, #1
 8008c68:	69b8      	ldr	r0, [r7, #24]
 8008c6a:	f7ff fecb 	bl	8008a04 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008c6e:	bf00      	nop
 8008c70:	3710      	adds	r7, #16
 8008c72:	46bd      	mov	sp, r7
 8008c74:	bd80      	pop	{r7, pc}

08008c76 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8008c76:	b580      	push	{r7, lr}
 8008c78:	b082      	sub	sp, #8
 8008c7a:	af00      	add	r7, sp, #0
 8008c7c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d00e      	beq.n	8008ca2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2200      	movs	r2, #0
 8008c88:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2200      	movs	r2, #0
 8008c94:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8008c96:	2300      	movs	r3, #0
 8008c98:	2200      	movs	r2, #0
 8008c9a:	2100      	movs	r1, #0
 8008c9c:	6878      	ldr	r0, [r7, #4]
 8008c9e:	f000 f837 	bl	8008d10 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8008ca2:	bf00      	nop
 8008ca4:	3708      	adds	r7, #8
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	bd80      	pop	{r7, pc}

08008caa <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8008caa:	b580      	push	{r7, lr}
 8008cac:	b086      	sub	sp, #24
 8008cae:	af00      	add	r7, sp, #0
 8008cb0:	4603      	mov	r3, r0
 8008cb2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8008cb4:	2301      	movs	r3, #1
 8008cb6:	617b      	str	r3, [r7, #20]
 8008cb8:	2300      	movs	r3, #0
 8008cba:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8008cbc:	79fb      	ldrb	r3, [r7, #7]
 8008cbe:	461a      	mov	r2, r3
 8008cc0:	6939      	ldr	r1, [r7, #16]
 8008cc2:	6978      	ldr	r0, [r7, #20]
 8008cc4:	f7ff ff7e 	bl	8008bc4 <xQueueGenericCreate>
 8008cc8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8008cca:	68f8      	ldr	r0, [r7, #12]
 8008ccc:	f7ff ffd3 	bl	8008c76 <prvInitialiseMutex>

		return xNewQueue;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
	}
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	3718      	adds	r7, #24
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	bd80      	pop	{r7, pc}

08008cda <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8008cda:	b580      	push	{r7, lr}
 8008cdc:	b088      	sub	sp, #32
 8008cde:	af02      	add	r7, sp, #8
 8008ce0:	4603      	mov	r3, r0
 8008ce2:	6039      	str	r1, [r7, #0]
 8008ce4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8008ce6:	2301      	movs	r3, #1
 8008ce8:	617b      	str	r3, [r7, #20]
 8008cea:	2300      	movs	r3, #0
 8008cec:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8008cee:	79fb      	ldrb	r3, [r7, #7]
 8008cf0:	9300      	str	r3, [sp, #0]
 8008cf2:	683b      	ldr	r3, [r7, #0]
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	6939      	ldr	r1, [r7, #16]
 8008cf8:	6978      	ldr	r0, [r7, #20]
 8008cfa:	f7ff feeb 	bl	8008ad4 <xQueueGenericCreateStatic>
 8008cfe:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8008d00:	68f8      	ldr	r0, [r7, #12]
 8008d02:	f7ff ffb8 	bl	8008c76 <prvInitialiseMutex>

		return xNewQueue;
 8008d06:	68fb      	ldr	r3, [r7, #12]
	}
 8008d08:	4618      	mov	r0, r3
 8008d0a:	3718      	adds	r7, #24
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	bd80      	pop	{r7, pc}

08008d10 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b08e      	sub	sp, #56	; 0x38
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	60f8      	str	r0, [r7, #12]
 8008d18:	60b9      	str	r1, [r7, #8]
 8008d1a:	607a      	str	r2, [r7, #4]
 8008d1c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008d1e:	2300      	movs	r3, #0
 8008d20:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d10a      	bne.n	8008d42 <xQueueGenericSend+0x32>
	__asm volatile
 8008d2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d30:	f383 8811 	msr	BASEPRI, r3
 8008d34:	f3bf 8f6f 	isb	sy
 8008d38:	f3bf 8f4f 	dsb	sy
 8008d3c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008d3e:	bf00      	nop
 8008d40:	e7fe      	b.n	8008d40 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008d42:	68bb      	ldr	r3, [r7, #8]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d103      	bne.n	8008d50 <xQueueGenericSend+0x40>
 8008d48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d101      	bne.n	8008d54 <xQueueGenericSend+0x44>
 8008d50:	2301      	movs	r3, #1
 8008d52:	e000      	b.n	8008d56 <xQueueGenericSend+0x46>
 8008d54:	2300      	movs	r3, #0
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d10a      	bne.n	8008d70 <xQueueGenericSend+0x60>
	__asm volatile
 8008d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d5e:	f383 8811 	msr	BASEPRI, r3
 8008d62:	f3bf 8f6f 	isb	sy
 8008d66:	f3bf 8f4f 	dsb	sy
 8008d6a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008d6c:	bf00      	nop
 8008d6e:	e7fe      	b.n	8008d6e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	2b02      	cmp	r3, #2
 8008d74:	d103      	bne.n	8008d7e <xQueueGenericSend+0x6e>
 8008d76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d7a:	2b01      	cmp	r3, #1
 8008d7c:	d101      	bne.n	8008d82 <xQueueGenericSend+0x72>
 8008d7e:	2301      	movs	r3, #1
 8008d80:	e000      	b.n	8008d84 <xQueueGenericSend+0x74>
 8008d82:	2300      	movs	r3, #0
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d10a      	bne.n	8008d9e <xQueueGenericSend+0x8e>
	__asm volatile
 8008d88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d8c:	f383 8811 	msr	BASEPRI, r3
 8008d90:	f3bf 8f6f 	isb	sy
 8008d94:	f3bf 8f4f 	dsb	sy
 8008d98:	623b      	str	r3, [r7, #32]
}
 8008d9a:	bf00      	nop
 8008d9c:	e7fe      	b.n	8008d9c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008d9e:	f001 f9e7 	bl	800a170 <xTaskGetSchedulerState>
 8008da2:	4603      	mov	r3, r0
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d102      	bne.n	8008dae <xQueueGenericSend+0x9e>
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d101      	bne.n	8008db2 <xQueueGenericSend+0xa2>
 8008dae:	2301      	movs	r3, #1
 8008db0:	e000      	b.n	8008db4 <xQueueGenericSend+0xa4>
 8008db2:	2300      	movs	r3, #0
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d10a      	bne.n	8008dce <xQueueGenericSend+0xbe>
	__asm volatile
 8008db8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dbc:	f383 8811 	msr	BASEPRI, r3
 8008dc0:	f3bf 8f6f 	isb	sy
 8008dc4:	f3bf 8f4f 	dsb	sy
 8008dc8:	61fb      	str	r3, [r7, #28]
}
 8008dca:	bf00      	nop
 8008dcc:	e7fe      	b.n	8008dcc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008dce:	f001 fd21 	bl	800a814 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008dd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008dda:	429a      	cmp	r2, r3
 8008ddc:	d302      	bcc.n	8008de4 <xQueueGenericSend+0xd4>
 8008dde:	683b      	ldr	r3, [r7, #0]
 8008de0:	2b02      	cmp	r3, #2
 8008de2:	d129      	bne.n	8008e38 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008de4:	683a      	ldr	r2, [r7, #0]
 8008de6:	68b9      	ldr	r1, [r7, #8]
 8008de8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008dea:	f000 fac1 	bl	8009370 <prvCopyDataToQueue>
 8008dee:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008df0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d010      	beq.n	8008e1a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008df8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dfa:	3324      	adds	r3, #36	; 0x24
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	f000 fff7 	bl	8009df0 <xTaskRemoveFromEventList>
 8008e02:	4603      	mov	r3, r0
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d013      	beq.n	8008e30 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008e08:	4b3f      	ldr	r3, [pc, #252]	; (8008f08 <xQueueGenericSend+0x1f8>)
 8008e0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e0e:	601a      	str	r2, [r3, #0]
 8008e10:	f3bf 8f4f 	dsb	sy
 8008e14:	f3bf 8f6f 	isb	sy
 8008e18:	e00a      	b.n	8008e30 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008e1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d007      	beq.n	8008e30 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008e20:	4b39      	ldr	r3, [pc, #228]	; (8008f08 <xQueueGenericSend+0x1f8>)
 8008e22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e26:	601a      	str	r2, [r3, #0]
 8008e28:	f3bf 8f4f 	dsb	sy
 8008e2c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008e30:	f001 fd20 	bl	800a874 <vPortExitCritical>
				return pdPASS;
 8008e34:	2301      	movs	r3, #1
 8008e36:	e063      	b.n	8008f00 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d103      	bne.n	8008e46 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008e3e:	f001 fd19 	bl	800a874 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008e42:	2300      	movs	r3, #0
 8008e44:	e05c      	b.n	8008f00 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008e46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d106      	bne.n	8008e5a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008e4c:	f107 0314 	add.w	r3, r7, #20
 8008e50:	4618      	mov	r0, r3
 8008e52:	f001 f82f 	bl	8009eb4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008e56:	2301      	movs	r3, #1
 8008e58:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008e5a:	f001 fd0b 	bl	800a874 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008e5e:	f000 fddf 	bl	8009a20 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008e62:	f001 fcd7 	bl	800a814 <vPortEnterCritical>
 8008e66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e68:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008e6c:	b25b      	sxtb	r3, r3
 8008e6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e72:	d103      	bne.n	8008e7c <xQueueGenericSend+0x16c>
 8008e74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e76:	2200      	movs	r2, #0
 8008e78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e7e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008e82:	b25b      	sxtb	r3, r3
 8008e84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e88:	d103      	bne.n	8008e92 <xQueueGenericSend+0x182>
 8008e8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008e92:	f001 fcef 	bl	800a874 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008e96:	1d3a      	adds	r2, r7, #4
 8008e98:	f107 0314 	add.w	r3, r7, #20
 8008e9c:	4611      	mov	r1, r2
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	f001 f81e 	bl	8009ee0 <xTaskCheckForTimeOut>
 8008ea4:	4603      	mov	r3, r0
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d124      	bne.n	8008ef4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008eaa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008eac:	f000 fb58 	bl	8009560 <prvIsQueueFull>
 8008eb0:	4603      	mov	r3, r0
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d018      	beq.n	8008ee8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eb8:	3310      	adds	r3, #16
 8008eba:	687a      	ldr	r2, [r7, #4]
 8008ebc:	4611      	mov	r1, r2
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	f000 ff72 	bl	8009da8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008ec4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008ec6:	f000 fae3 	bl	8009490 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008eca:	f000 fdb7 	bl	8009a3c <xTaskResumeAll>
 8008ece:	4603      	mov	r3, r0
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	f47f af7c 	bne.w	8008dce <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8008ed6:	4b0c      	ldr	r3, [pc, #48]	; (8008f08 <xQueueGenericSend+0x1f8>)
 8008ed8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008edc:	601a      	str	r2, [r3, #0]
 8008ede:	f3bf 8f4f 	dsb	sy
 8008ee2:	f3bf 8f6f 	isb	sy
 8008ee6:	e772      	b.n	8008dce <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008ee8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008eea:	f000 fad1 	bl	8009490 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008eee:	f000 fda5 	bl	8009a3c <xTaskResumeAll>
 8008ef2:	e76c      	b.n	8008dce <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008ef4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008ef6:	f000 facb 	bl	8009490 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008efa:	f000 fd9f 	bl	8009a3c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008efe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008f00:	4618      	mov	r0, r3
 8008f02:	3738      	adds	r7, #56	; 0x38
 8008f04:	46bd      	mov	sp, r7
 8008f06:	bd80      	pop	{r7, pc}
 8008f08:	e000ed04 	.word	0xe000ed04

08008f0c <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b08e      	sub	sp, #56	; 0x38
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
 8008f14:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8008f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d10a      	bne.n	8008f36 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8008f20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f24:	f383 8811 	msr	BASEPRI, r3
 8008f28:	f3bf 8f6f 	isb	sy
 8008f2c:	f3bf 8f4f 	dsb	sy
 8008f30:	623b      	str	r3, [r7, #32]
}
 8008f32:	bf00      	nop
 8008f34:	e7fe      	b.n	8008f34 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008f36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d00a      	beq.n	8008f54 <xQueueGiveFromISR+0x48>
	__asm volatile
 8008f3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f42:	f383 8811 	msr	BASEPRI, r3
 8008f46:	f3bf 8f6f 	isb	sy
 8008f4a:	f3bf 8f4f 	dsb	sy
 8008f4e:	61fb      	str	r3, [r7, #28]
}
 8008f50:	bf00      	nop
 8008f52:	e7fe      	b.n	8008f52 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008f54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d103      	bne.n	8008f64 <xQueueGiveFromISR+0x58>
 8008f5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f5e:	689b      	ldr	r3, [r3, #8]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d101      	bne.n	8008f68 <xQueueGiveFromISR+0x5c>
 8008f64:	2301      	movs	r3, #1
 8008f66:	e000      	b.n	8008f6a <xQueueGiveFromISR+0x5e>
 8008f68:	2300      	movs	r3, #0
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d10a      	bne.n	8008f84 <xQueueGiveFromISR+0x78>
	__asm volatile
 8008f6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f72:	f383 8811 	msr	BASEPRI, r3
 8008f76:	f3bf 8f6f 	isb	sy
 8008f7a:	f3bf 8f4f 	dsb	sy
 8008f7e:	61bb      	str	r3, [r7, #24]
}
 8008f80:	bf00      	nop
 8008f82:	e7fe      	b.n	8008f82 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008f84:	f001 fd28 	bl	800a9d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008f88:	f3ef 8211 	mrs	r2, BASEPRI
 8008f8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f90:	f383 8811 	msr	BASEPRI, r3
 8008f94:	f3bf 8f6f 	isb	sy
 8008f98:	f3bf 8f4f 	dsb	sy
 8008f9c:	617a      	str	r2, [r7, #20]
 8008f9e:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008fa0:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008fa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fa8:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008faa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008fb0:	429a      	cmp	r2, r3
 8008fb2:	d22b      	bcs.n	800900c <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008fb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fb6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008fba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008fbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fc0:	1c5a      	adds	r2, r3, #1
 8008fc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fc4:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008fc6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008fca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fce:	d112      	bne.n	8008ff6 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d016      	beq.n	8009006 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008fd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fda:	3324      	adds	r3, #36	; 0x24
 8008fdc:	4618      	mov	r0, r3
 8008fde:	f000 ff07 	bl	8009df0 <xTaskRemoveFromEventList>
 8008fe2:	4603      	mov	r3, r0
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d00e      	beq.n	8009006 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008fe8:	683b      	ldr	r3, [r7, #0]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d00b      	beq.n	8009006 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008fee:	683b      	ldr	r3, [r7, #0]
 8008ff0:	2201      	movs	r2, #1
 8008ff2:	601a      	str	r2, [r3, #0]
 8008ff4:	e007      	b.n	8009006 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008ff6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008ffa:	3301      	adds	r3, #1
 8008ffc:	b2db      	uxtb	r3, r3
 8008ffe:	b25a      	sxtb	r2, r3
 8009000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009002:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009006:	2301      	movs	r3, #1
 8009008:	637b      	str	r3, [r7, #52]	; 0x34
 800900a:	e001      	b.n	8009010 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800900c:	2300      	movs	r3, #0
 800900e:	637b      	str	r3, [r7, #52]	; 0x34
 8009010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009012:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800901a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800901c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800901e:	4618      	mov	r0, r3
 8009020:	3738      	adds	r7, #56	; 0x38
 8009022:	46bd      	mov	sp, r7
 8009024:	bd80      	pop	{r7, pc}
	...

08009028 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009028:	b580      	push	{r7, lr}
 800902a:	b08e      	sub	sp, #56	; 0x38
 800902c:	af00      	add	r7, sp, #0
 800902e:	6078      	str	r0, [r7, #4]
 8009030:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009032:	2300      	movs	r3, #0
 8009034:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800903a:	2300      	movs	r3, #0
 800903c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800903e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009040:	2b00      	cmp	r3, #0
 8009042:	d10a      	bne.n	800905a <xQueueSemaphoreTake+0x32>
	__asm volatile
 8009044:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009048:	f383 8811 	msr	BASEPRI, r3
 800904c:	f3bf 8f6f 	isb	sy
 8009050:	f3bf 8f4f 	dsb	sy
 8009054:	623b      	str	r3, [r7, #32]
}
 8009056:	bf00      	nop
 8009058:	e7fe      	b.n	8009058 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800905a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800905c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800905e:	2b00      	cmp	r3, #0
 8009060:	d00a      	beq.n	8009078 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8009062:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009066:	f383 8811 	msr	BASEPRI, r3
 800906a:	f3bf 8f6f 	isb	sy
 800906e:	f3bf 8f4f 	dsb	sy
 8009072:	61fb      	str	r3, [r7, #28]
}
 8009074:	bf00      	nop
 8009076:	e7fe      	b.n	8009076 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009078:	f001 f87a 	bl	800a170 <xTaskGetSchedulerState>
 800907c:	4603      	mov	r3, r0
 800907e:	2b00      	cmp	r3, #0
 8009080:	d102      	bne.n	8009088 <xQueueSemaphoreTake+0x60>
 8009082:	683b      	ldr	r3, [r7, #0]
 8009084:	2b00      	cmp	r3, #0
 8009086:	d101      	bne.n	800908c <xQueueSemaphoreTake+0x64>
 8009088:	2301      	movs	r3, #1
 800908a:	e000      	b.n	800908e <xQueueSemaphoreTake+0x66>
 800908c:	2300      	movs	r3, #0
 800908e:	2b00      	cmp	r3, #0
 8009090:	d10a      	bne.n	80090a8 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8009092:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009096:	f383 8811 	msr	BASEPRI, r3
 800909a:	f3bf 8f6f 	isb	sy
 800909e:	f3bf 8f4f 	dsb	sy
 80090a2:	61bb      	str	r3, [r7, #24]
}
 80090a4:	bf00      	nop
 80090a6:	e7fe      	b.n	80090a6 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80090a8:	f001 fbb4 	bl	800a814 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80090ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090b0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80090b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d024      	beq.n	8009102 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80090b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090ba:	1e5a      	subs	r2, r3, #1
 80090bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090be:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80090c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d104      	bne.n	80090d2 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80090c8:	f001 f9fa 	bl	800a4c0 <pvTaskIncrementMutexHeldCount>
 80090cc:	4602      	mov	r2, r0
 80090ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090d0:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80090d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090d4:	691b      	ldr	r3, [r3, #16]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d00f      	beq.n	80090fa <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80090da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090dc:	3310      	adds	r3, #16
 80090de:	4618      	mov	r0, r3
 80090e0:	f000 fe86 	bl	8009df0 <xTaskRemoveFromEventList>
 80090e4:	4603      	mov	r3, r0
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d007      	beq.n	80090fa <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80090ea:	4b54      	ldr	r3, [pc, #336]	; (800923c <xQueueSemaphoreTake+0x214>)
 80090ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80090f0:	601a      	str	r2, [r3, #0]
 80090f2:	f3bf 8f4f 	dsb	sy
 80090f6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80090fa:	f001 fbbb 	bl	800a874 <vPortExitCritical>
				return pdPASS;
 80090fe:	2301      	movs	r3, #1
 8009100:	e097      	b.n	8009232 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	2b00      	cmp	r3, #0
 8009106:	d111      	bne.n	800912c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8009108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800910a:	2b00      	cmp	r3, #0
 800910c:	d00a      	beq.n	8009124 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800910e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009112:	f383 8811 	msr	BASEPRI, r3
 8009116:	f3bf 8f6f 	isb	sy
 800911a:	f3bf 8f4f 	dsb	sy
 800911e:	617b      	str	r3, [r7, #20]
}
 8009120:	bf00      	nop
 8009122:	e7fe      	b.n	8009122 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8009124:	f001 fba6 	bl	800a874 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009128:	2300      	movs	r3, #0
 800912a:	e082      	b.n	8009232 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800912c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800912e:	2b00      	cmp	r3, #0
 8009130:	d106      	bne.n	8009140 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009132:	f107 030c 	add.w	r3, r7, #12
 8009136:	4618      	mov	r0, r3
 8009138:	f000 febc 	bl	8009eb4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800913c:	2301      	movs	r3, #1
 800913e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009140:	f001 fb98 	bl	800a874 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009144:	f000 fc6c 	bl	8009a20 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009148:	f001 fb64 	bl	800a814 <vPortEnterCritical>
 800914c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800914e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009152:	b25b      	sxtb	r3, r3
 8009154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009158:	d103      	bne.n	8009162 <xQueueSemaphoreTake+0x13a>
 800915a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800915c:	2200      	movs	r2, #0
 800915e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009164:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009168:	b25b      	sxtb	r3, r3
 800916a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800916e:	d103      	bne.n	8009178 <xQueueSemaphoreTake+0x150>
 8009170:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009172:	2200      	movs	r2, #0
 8009174:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009178:	f001 fb7c 	bl	800a874 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800917c:	463a      	mov	r2, r7
 800917e:	f107 030c 	add.w	r3, r7, #12
 8009182:	4611      	mov	r1, r2
 8009184:	4618      	mov	r0, r3
 8009186:	f000 feab 	bl	8009ee0 <xTaskCheckForTimeOut>
 800918a:	4603      	mov	r3, r0
 800918c:	2b00      	cmp	r3, #0
 800918e:	d132      	bne.n	80091f6 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009190:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009192:	f000 f9cf 	bl	8009534 <prvIsQueueEmpty>
 8009196:	4603      	mov	r3, r0
 8009198:	2b00      	cmp	r3, #0
 800919a:	d026      	beq.n	80091ea <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800919c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d109      	bne.n	80091b8 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80091a4:	f001 fb36 	bl	800a814 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80091a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091aa:	689b      	ldr	r3, [r3, #8]
 80091ac:	4618      	mov	r0, r3
 80091ae:	f000 fffd 	bl	800a1ac <xTaskPriorityInherit>
 80091b2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80091b4:	f001 fb5e 	bl	800a874 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80091b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091ba:	3324      	adds	r3, #36	; 0x24
 80091bc:	683a      	ldr	r2, [r7, #0]
 80091be:	4611      	mov	r1, r2
 80091c0:	4618      	mov	r0, r3
 80091c2:	f000 fdf1 	bl	8009da8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80091c6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80091c8:	f000 f962 	bl	8009490 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80091cc:	f000 fc36 	bl	8009a3c <xTaskResumeAll>
 80091d0:	4603      	mov	r3, r0
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	f47f af68 	bne.w	80090a8 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80091d8:	4b18      	ldr	r3, [pc, #96]	; (800923c <xQueueSemaphoreTake+0x214>)
 80091da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80091de:	601a      	str	r2, [r3, #0]
 80091e0:	f3bf 8f4f 	dsb	sy
 80091e4:	f3bf 8f6f 	isb	sy
 80091e8:	e75e      	b.n	80090a8 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80091ea:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80091ec:	f000 f950 	bl	8009490 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80091f0:	f000 fc24 	bl	8009a3c <xTaskResumeAll>
 80091f4:	e758      	b.n	80090a8 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80091f6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80091f8:	f000 f94a 	bl	8009490 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80091fc:	f000 fc1e 	bl	8009a3c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009200:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009202:	f000 f997 	bl	8009534 <prvIsQueueEmpty>
 8009206:	4603      	mov	r3, r0
 8009208:	2b00      	cmp	r3, #0
 800920a:	f43f af4d 	beq.w	80090a8 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800920e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009210:	2b00      	cmp	r3, #0
 8009212:	d00d      	beq.n	8009230 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8009214:	f001 fafe 	bl	800a814 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009218:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800921a:	f000 f891 	bl	8009340 <prvGetDisinheritPriorityAfterTimeout>
 800921e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009222:	689b      	ldr	r3, [r3, #8]
 8009224:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009226:	4618      	mov	r0, r3
 8009228:	f001 f8bc 	bl	800a3a4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800922c:	f001 fb22 	bl	800a874 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009230:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009232:	4618      	mov	r0, r3
 8009234:	3738      	adds	r7, #56	; 0x38
 8009236:	46bd      	mov	sp, r7
 8009238:	bd80      	pop	{r7, pc}
 800923a:	bf00      	nop
 800923c:	e000ed04 	.word	0xe000ed04

08009240 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009240:	b580      	push	{r7, lr}
 8009242:	b08e      	sub	sp, #56	; 0x38
 8009244:	af00      	add	r7, sp, #0
 8009246:	60f8      	str	r0, [r7, #12]
 8009248:	60b9      	str	r1, [r7, #8]
 800924a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009250:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009252:	2b00      	cmp	r3, #0
 8009254:	d10a      	bne.n	800926c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8009256:	f04f 0350 	mov.w	r3, #80	; 0x50
 800925a:	f383 8811 	msr	BASEPRI, r3
 800925e:	f3bf 8f6f 	isb	sy
 8009262:	f3bf 8f4f 	dsb	sy
 8009266:	623b      	str	r3, [r7, #32]
}
 8009268:	bf00      	nop
 800926a:	e7fe      	b.n	800926a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800926c:	68bb      	ldr	r3, [r7, #8]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d103      	bne.n	800927a <xQueueReceiveFromISR+0x3a>
 8009272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009276:	2b00      	cmp	r3, #0
 8009278:	d101      	bne.n	800927e <xQueueReceiveFromISR+0x3e>
 800927a:	2301      	movs	r3, #1
 800927c:	e000      	b.n	8009280 <xQueueReceiveFromISR+0x40>
 800927e:	2300      	movs	r3, #0
 8009280:	2b00      	cmp	r3, #0
 8009282:	d10a      	bne.n	800929a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8009284:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009288:	f383 8811 	msr	BASEPRI, r3
 800928c:	f3bf 8f6f 	isb	sy
 8009290:	f3bf 8f4f 	dsb	sy
 8009294:	61fb      	str	r3, [r7, #28]
}
 8009296:	bf00      	nop
 8009298:	e7fe      	b.n	8009298 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800929a:	f001 fb9d 	bl	800a9d8 <vPortValidateInterruptPriority>
	__asm volatile
 800929e:	f3ef 8211 	mrs	r2, BASEPRI
 80092a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092a6:	f383 8811 	msr	BASEPRI, r3
 80092aa:	f3bf 8f6f 	isb	sy
 80092ae:	f3bf 8f4f 	dsb	sy
 80092b2:	61ba      	str	r2, [r7, #24]
 80092b4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80092b6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80092b8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80092ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092be:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80092c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d02f      	beq.n	8009326 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80092c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092c8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80092cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80092d0:	68b9      	ldr	r1, [r7, #8]
 80092d2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80092d4:	f000 f8b6 	bl	8009444 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80092d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092da:	1e5a      	subs	r2, r3, #1
 80092dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092de:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80092e0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80092e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092e8:	d112      	bne.n	8009310 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80092ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092ec:	691b      	ldr	r3, [r3, #16]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d016      	beq.n	8009320 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80092f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092f4:	3310      	adds	r3, #16
 80092f6:	4618      	mov	r0, r3
 80092f8:	f000 fd7a 	bl	8009df0 <xTaskRemoveFromEventList>
 80092fc:	4603      	mov	r3, r0
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d00e      	beq.n	8009320 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d00b      	beq.n	8009320 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2201      	movs	r2, #1
 800930c:	601a      	str	r2, [r3, #0]
 800930e:	e007      	b.n	8009320 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009310:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009314:	3301      	adds	r3, #1
 8009316:	b2db      	uxtb	r3, r3
 8009318:	b25a      	sxtb	r2, r3
 800931a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800931c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8009320:	2301      	movs	r3, #1
 8009322:	637b      	str	r3, [r7, #52]	; 0x34
 8009324:	e001      	b.n	800932a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8009326:	2300      	movs	r3, #0
 8009328:	637b      	str	r3, [r7, #52]	; 0x34
 800932a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800932c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800932e:	693b      	ldr	r3, [r7, #16]
 8009330:	f383 8811 	msr	BASEPRI, r3
}
 8009334:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009336:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009338:	4618      	mov	r0, r3
 800933a:	3738      	adds	r7, #56	; 0x38
 800933c:	46bd      	mov	sp, r7
 800933e:	bd80      	pop	{r7, pc}

08009340 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009340:	b480      	push	{r7}
 8009342:	b085      	sub	sp, #20
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800934c:	2b00      	cmp	r3, #0
 800934e:	d006      	beq.n	800935e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	f1c3 0307 	rsb	r3, r3, #7
 800935a:	60fb      	str	r3, [r7, #12]
 800935c:	e001      	b.n	8009362 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800935e:	2300      	movs	r3, #0
 8009360:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8009362:	68fb      	ldr	r3, [r7, #12]
	}
 8009364:	4618      	mov	r0, r3
 8009366:	3714      	adds	r7, #20
 8009368:	46bd      	mov	sp, r7
 800936a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936e:	4770      	bx	lr

08009370 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009370:	b580      	push	{r7, lr}
 8009372:	b086      	sub	sp, #24
 8009374:	af00      	add	r7, sp, #0
 8009376:	60f8      	str	r0, [r7, #12]
 8009378:	60b9      	str	r1, [r7, #8]
 800937a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800937c:	2300      	movs	r3, #0
 800937e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009384:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800938a:	2b00      	cmp	r3, #0
 800938c:	d10d      	bne.n	80093aa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d14d      	bne.n	8009432 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	689b      	ldr	r3, [r3, #8]
 800939a:	4618      	mov	r0, r3
 800939c:	f000 ff7c 	bl	800a298 <xTaskPriorityDisinherit>
 80093a0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	2200      	movs	r2, #0
 80093a6:	609a      	str	r2, [r3, #8]
 80093a8:	e043      	b.n	8009432 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d119      	bne.n	80093e4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	6858      	ldr	r0, [r3, #4]
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093b8:	461a      	mov	r2, r3
 80093ba:	68b9      	ldr	r1, [r7, #8]
 80093bc:	f002 fd39 	bl	800be32 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	685a      	ldr	r2, [r3, #4]
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093c8:	441a      	add	r2, r3
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	685a      	ldr	r2, [r3, #4]
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	689b      	ldr	r3, [r3, #8]
 80093d6:	429a      	cmp	r2, r3
 80093d8:	d32b      	bcc.n	8009432 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	681a      	ldr	r2, [r3, #0]
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	605a      	str	r2, [r3, #4]
 80093e2:	e026      	b.n	8009432 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	68d8      	ldr	r0, [r3, #12]
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093ec:	461a      	mov	r2, r3
 80093ee:	68b9      	ldr	r1, [r7, #8]
 80093f0:	f002 fd1f 	bl	800be32 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	68da      	ldr	r2, [r3, #12]
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093fc:	425b      	negs	r3, r3
 80093fe:	441a      	add	r2, r3
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	68da      	ldr	r2, [r3, #12]
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	429a      	cmp	r2, r3
 800940e:	d207      	bcs.n	8009420 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	689a      	ldr	r2, [r3, #8]
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009418:	425b      	negs	r3, r3
 800941a:	441a      	add	r2, r3
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	2b02      	cmp	r3, #2
 8009424:	d105      	bne.n	8009432 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009426:	693b      	ldr	r3, [r7, #16]
 8009428:	2b00      	cmp	r3, #0
 800942a:	d002      	beq.n	8009432 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800942c:	693b      	ldr	r3, [r7, #16]
 800942e:	3b01      	subs	r3, #1
 8009430:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009432:	693b      	ldr	r3, [r7, #16]
 8009434:	1c5a      	adds	r2, r3, #1
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800943a:	697b      	ldr	r3, [r7, #20]
}
 800943c:	4618      	mov	r0, r3
 800943e:	3718      	adds	r7, #24
 8009440:	46bd      	mov	sp, r7
 8009442:	bd80      	pop	{r7, pc}

08009444 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009444:	b580      	push	{r7, lr}
 8009446:	b082      	sub	sp, #8
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
 800944c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009452:	2b00      	cmp	r3, #0
 8009454:	d018      	beq.n	8009488 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	68da      	ldr	r2, [r3, #12]
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800945e:	441a      	add	r2, r3
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	68da      	ldr	r2, [r3, #12]
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	689b      	ldr	r3, [r3, #8]
 800946c:	429a      	cmp	r2, r3
 800946e:	d303      	bcc.n	8009478 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681a      	ldr	r2, [r3, #0]
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	68d9      	ldr	r1, [r3, #12]
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009480:	461a      	mov	r2, r3
 8009482:	6838      	ldr	r0, [r7, #0]
 8009484:	f002 fcd5 	bl	800be32 <memcpy>
	}
}
 8009488:	bf00      	nop
 800948a:	3708      	adds	r7, #8
 800948c:	46bd      	mov	sp, r7
 800948e:	bd80      	pop	{r7, pc}

08009490 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009490:	b580      	push	{r7, lr}
 8009492:	b084      	sub	sp, #16
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009498:	f001 f9bc 	bl	800a814 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80094a2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80094a4:	e011      	b.n	80094ca <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d012      	beq.n	80094d4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	3324      	adds	r3, #36	; 0x24
 80094b2:	4618      	mov	r0, r3
 80094b4:	f000 fc9c 	bl	8009df0 <xTaskRemoveFromEventList>
 80094b8:	4603      	mov	r3, r0
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d001      	beq.n	80094c2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80094be:	f000 fd71 	bl	8009fa4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80094c2:	7bfb      	ldrb	r3, [r7, #15]
 80094c4:	3b01      	subs	r3, #1
 80094c6:	b2db      	uxtb	r3, r3
 80094c8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80094ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	dce9      	bgt.n	80094a6 <prvUnlockQueue+0x16>
 80094d2:	e000      	b.n	80094d6 <prvUnlockQueue+0x46>
					break;
 80094d4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	22ff      	movs	r2, #255	; 0xff
 80094da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80094de:	f001 f9c9 	bl	800a874 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80094e2:	f001 f997 	bl	800a814 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80094ec:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80094ee:	e011      	b.n	8009514 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	691b      	ldr	r3, [r3, #16]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d012      	beq.n	800951e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	3310      	adds	r3, #16
 80094fc:	4618      	mov	r0, r3
 80094fe:	f000 fc77 	bl	8009df0 <xTaskRemoveFromEventList>
 8009502:	4603      	mov	r3, r0
 8009504:	2b00      	cmp	r3, #0
 8009506:	d001      	beq.n	800950c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009508:	f000 fd4c 	bl	8009fa4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800950c:	7bbb      	ldrb	r3, [r7, #14]
 800950e:	3b01      	subs	r3, #1
 8009510:	b2db      	uxtb	r3, r3
 8009512:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009514:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009518:	2b00      	cmp	r3, #0
 800951a:	dce9      	bgt.n	80094f0 <prvUnlockQueue+0x60>
 800951c:	e000      	b.n	8009520 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800951e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	22ff      	movs	r2, #255	; 0xff
 8009524:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8009528:	f001 f9a4 	bl	800a874 <vPortExitCritical>
}
 800952c:	bf00      	nop
 800952e:	3710      	adds	r7, #16
 8009530:	46bd      	mov	sp, r7
 8009532:	bd80      	pop	{r7, pc}

08009534 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b084      	sub	sp, #16
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800953c:	f001 f96a 	bl	800a814 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009544:	2b00      	cmp	r3, #0
 8009546:	d102      	bne.n	800954e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009548:	2301      	movs	r3, #1
 800954a:	60fb      	str	r3, [r7, #12]
 800954c:	e001      	b.n	8009552 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800954e:	2300      	movs	r3, #0
 8009550:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009552:	f001 f98f 	bl	800a874 <vPortExitCritical>

	return xReturn;
 8009556:	68fb      	ldr	r3, [r7, #12]
}
 8009558:	4618      	mov	r0, r3
 800955a:	3710      	adds	r7, #16
 800955c:	46bd      	mov	sp, r7
 800955e:	bd80      	pop	{r7, pc}

08009560 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b084      	sub	sp, #16
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009568:	f001 f954 	bl	800a814 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009574:	429a      	cmp	r2, r3
 8009576:	d102      	bne.n	800957e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009578:	2301      	movs	r3, #1
 800957a:	60fb      	str	r3, [r7, #12]
 800957c:	e001      	b.n	8009582 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800957e:	2300      	movs	r3, #0
 8009580:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009582:	f001 f977 	bl	800a874 <vPortExitCritical>

	return xReturn;
 8009586:	68fb      	ldr	r3, [r7, #12]
}
 8009588:	4618      	mov	r0, r3
 800958a:	3710      	adds	r7, #16
 800958c:	46bd      	mov	sp, r7
 800958e:	bd80      	pop	{r7, pc}

08009590 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009590:	b580      	push	{r7, lr}
 8009592:	b08e      	sub	sp, #56	; 0x38
 8009594:	af04      	add	r7, sp, #16
 8009596:	60f8      	str	r0, [r7, #12]
 8009598:	60b9      	str	r1, [r7, #8]
 800959a:	607a      	str	r2, [r7, #4]
 800959c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800959e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d10a      	bne.n	80095ba <xTaskCreateStatic+0x2a>
	__asm volatile
 80095a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095a8:	f383 8811 	msr	BASEPRI, r3
 80095ac:	f3bf 8f6f 	isb	sy
 80095b0:	f3bf 8f4f 	dsb	sy
 80095b4:	623b      	str	r3, [r7, #32]
}
 80095b6:	bf00      	nop
 80095b8:	e7fe      	b.n	80095b8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80095ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d10a      	bne.n	80095d6 <xTaskCreateStatic+0x46>
	__asm volatile
 80095c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095c4:	f383 8811 	msr	BASEPRI, r3
 80095c8:	f3bf 8f6f 	isb	sy
 80095cc:	f3bf 8f4f 	dsb	sy
 80095d0:	61fb      	str	r3, [r7, #28]
}
 80095d2:	bf00      	nop
 80095d4:	e7fe      	b.n	80095d4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80095d6:	23a0      	movs	r3, #160	; 0xa0
 80095d8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80095da:	693b      	ldr	r3, [r7, #16]
 80095dc:	2ba0      	cmp	r3, #160	; 0xa0
 80095de:	d00a      	beq.n	80095f6 <xTaskCreateStatic+0x66>
	__asm volatile
 80095e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095e4:	f383 8811 	msr	BASEPRI, r3
 80095e8:	f3bf 8f6f 	isb	sy
 80095ec:	f3bf 8f4f 	dsb	sy
 80095f0:	61bb      	str	r3, [r7, #24]
}
 80095f2:	bf00      	nop
 80095f4:	e7fe      	b.n	80095f4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80095f6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80095f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d01e      	beq.n	800963c <xTaskCreateStatic+0xac>
 80095fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009600:	2b00      	cmp	r3, #0
 8009602:	d01b      	beq.n	800963c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009606:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800960a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800960c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800960e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009610:	2202      	movs	r2, #2
 8009612:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009616:	2300      	movs	r3, #0
 8009618:	9303      	str	r3, [sp, #12]
 800961a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800961c:	9302      	str	r3, [sp, #8]
 800961e:	f107 0314 	add.w	r3, r7, #20
 8009622:	9301      	str	r3, [sp, #4]
 8009624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009626:	9300      	str	r3, [sp, #0]
 8009628:	683b      	ldr	r3, [r7, #0]
 800962a:	687a      	ldr	r2, [r7, #4]
 800962c:	68b9      	ldr	r1, [r7, #8]
 800962e:	68f8      	ldr	r0, [r7, #12]
 8009630:	f000 f850 	bl	80096d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009634:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009636:	f000 f8eb 	bl	8009810 <prvAddNewTaskToReadyList>
 800963a:	e001      	b.n	8009640 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800963c:	2300      	movs	r3, #0
 800963e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009640:	697b      	ldr	r3, [r7, #20]
	}
 8009642:	4618      	mov	r0, r3
 8009644:	3728      	adds	r7, #40	; 0x28
 8009646:	46bd      	mov	sp, r7
 8009648:	bd80      	pop	{r7, pc}

0800964a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800964a:	b580      	push	{r7, lr}
 800964c:	b08c      	sub	sp, #48	; 0x30
 800964e:	af04      	add	r7, sp, #16
 8009650:	60f8      	str	r0, [r7, #12]
 8009652:	60b9      	str	r1, [r7, #8]
 8009654:	603b      	str	r3, [r7, #0]
 8009656:	4613      	mov	r3, r2
 8009658:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800965a:	88fb      	ldrh	r3, [r7, #6]
 800965c:	009b      	lsls	r3, r3, #2
 800965e:	4618      	mov	r0, r3
 8009660:	f001 f9fa 	bl	800aa58 <pvPortMalloc>
 8009664:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009666:	697b      	ldr	r3, [r7, #20]
 8009668:	2b00      	cmp	r3, #0
 800966a:	d00e      	beq.n	800968a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800966c:	20a0      	movs	r0, #160	; 0xa0
 800966e:	f001 f9f3 	bl	800aa58 <pvPortMalloc>
 8009672:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009674:	69fb      	ldr	r3, [r7, #28]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d003      	beq.n	8009682 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800967a:	69fb      	ldr	r3, [r7, #28]
 800967c:	697a      	ldr	r2, [r7, #20]
 800967e:	631a      	str	r2, [r3, #48]	; 0x30
 8009680:	e005      	b.n	800968e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009682:	6978      	ldr	r0, [r7, #20]
 8009684:	f001 fab4 	bl	800abf0 <vPortFree>
 8009688:	e001      	b.n	800968e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800968a:	2300      	movs	r3, #0
 800968c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800968e:	69fb      	ldr	r3, [r7, #28]
 8009690:	2b00      	cmp	r3, #0
 8009692:	d017      	beq.n	80096c4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009694:	69fb      	ldr	r3, [r7, #28]
 8009696:	2200      	movs	r2, #0
 8009698:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800969c:	88fa      	ldrh	r2, [r7, #6]
 800969e:	2300      	movs	r3, #0
 80096a0:	9303      	str	r3, [sp, #12]
 80096a2:	69fb      	ldr	r3, [r7, #28]
 80096a4:	9302      	str	r3, [sp, #8]
 80096a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096a8:	9301      	str	r3, [sp, #4]
 80096aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096ac:	9300      	str	r3, [sp, #0]
 80096ae:	683b      	ldr	r3, [r7, #0]
 80096b0:	68b9      	ldr	r1, [r7, #8]
 80096b2:	68f8      	ldr	r0, [r7, #12]
 80096b4:	f000 f80e 	bl	80096d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80096b8:	69f8      	ldr	r0, [r7, #28]
 80096ba:	f000 f8a9 	bl	8009810 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80096be:	2301      	movs	r3, #1
 80096c0:	61bb      	str	r3, [r7, #24]
 80096c2:	e002      	b.n	80096ca <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80096c4:	f04f 33ff 	mov.w	r3, #4294967295
 80096c8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80096ca:	69bb      	ldr	r3, [r7, #24]
	}
 80096cc:	4618      	mov	r0, r3
 80096ce:	3720      	adds	r7, #32
 80096d0:	46bd      	mov	sp, r7
 80096d2:	bd80      	pop	{r7, pc}

080096d4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80096d4:	b580      	push	{r7, lr}
 80096d6:	b088      	sub	sp, #32
 80096d8:	af00      	add	r7, sp, #0
 80096da:	60f8      	str	r0, [r7, #12]
 80096dc:	60b9      	str	r1, [r7, #8]
 80096de:	607a      	str	r2, [r7, #4]
 80096e0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80096e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80096ec:	3b01      	subs	r3, #1
 80096ee:	009b      	lsls	r3, r3, #2
 80096f0:	4413      	add	r3, r2
 80096f2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80096f4:	69bb      	ldr	r3, [r7, #24]
 80096f6:	f023 0307 	bic.w	r3, r3, #7
 80096fa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80096fc:	69bb      	ldr	r3, [r7, #24]
 80096fe:	f003 0307 	and.w	r3, r3, #7
 8009702:	2b00      	cmp	r3, #0
 8009704:	d00a      	beq.n	800971c <prvInitialiseNewTask+0x48>
	__asm volatile
 8009706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800970a:	f383 8811 	msr	BASEPRI, r3
 800970e:	f3bf 8f6f 	isb	sy
 8009712:	f3bf 8f4f 	dsb	sy
 8009716:	617b      	str	r3, [r7, #20]
}
 8009718:	bf00      	nop
 800971a:	e7fe      	b.n	800971a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800971c:	68bb      	ldr	r3, [r7, #8]
 800971e:	2b00      	cmp	r3, #0
 8009720:	d01f      	beq.n	8009762 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009722:	2300      	movs	r3, #0
 8009724:	61fb      	str	r3, [r7, #28]
 8009726:	e012      	b.n	800974e <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009728:	68ba      	ldr	r2, [r7, #8]
 800972a:	69fb      	ldr	r3, [r7, #28]
 800972c:	4413      	add	r3, r2
 800972e:	7819      	ldrb	r1, [r3, #0]
 8009730:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009732:	69fb      	ldr	r3, [r7, #28]
 8009734:	4413      	add	r3, r2
 8009736:	3334      	adds	r3, #52	; 0x34
 8009738:	460a      	mov	r2, r1
 800973a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800973c:	68ba      	ldr	r2, [r7, #8]
 800973e:	69fb      	ldr	r3, [r7, #28]
 8009740:	4413      	add	r3, r2
 8009742:	781b      	ldrb	r3, [r3, #0]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d006      	beq.n	8009756 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009748:	69fb      	ldr	r3, [r7, #28]
 800974a:	3301      	adds	r3, #1
 800974c:	61fb      	str	r3, [r7, #28]
 800974e:	69fb      	ldr	r3, [r7, #28]
 8009750:	2b0f      	cmp	r3, #15
 8009752:	d9e9      	bls.n	8009728 <prvInitialiseNewTask+0x54>
 8009754:	e000      	b.n	8009758 <prvInitialiseNewTask+0x84>
			{
				break;
 8009756:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800975a:	2200      	movs	r2, #0
 800975c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009760:	e003      	b.n	800976a <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009764:	2200      	movs	r2, #0
 8009766:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800976a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800976c:	2b06      	cmp	r3, #6
 800976e:	d901      	bls.n	8009774 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009770:	2306      	movs	r3, #6
 8009772:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009776:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009778:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800977a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800977c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800977e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009780:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009782:	2200      	movs	r2, #0
 8009784:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009788:	3304      	adds	r3, #4
 800978a:	4618      	mov	r0, r3
 800978c:	f7ff f8a6 	bl	80088dc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009792:	3318      	adds	r3, #24
 8009794:	4618      	mov	r0, r3
 8009796:	f7ff f8a1 	bl	80088dc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800979a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800979c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800979e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80097a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097a2:	f1c3 0207 	rsb	r2, r3, #7
 80097a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097a8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80097aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80097ae:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80097b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097b2:	2200      	movs	r2, #0
 80097b4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80097b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097ba:	2200      	movs	r2, #0
 80097bc:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80097c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097c2:	334c      	adds	r3, #76	; 0x4c
 80097c4:	224c      	movs	r2, #76	; 0x4c
 80097c6:	2100      	movs	r1, #0
 80097c8:	4618      	mov	r0, r3
 80097ca:	f002 fa4e 	bl	800bc6a <memset>
 80097ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097d0:	4a0c      	ldr	r2, [pc, #48]	; (8009804 <prvInitialiseNewTask+0x130>)
 80097d2:	651a      	str	r2, [r3, #80]	; 0x50
 80097d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097d6:	4a0c      	ldr	r2, [pc, #48]	; (8009808 <prvInitialiseNewTask+0x134>)
 80097d8:	655a      	str	r2, [r3, #84]	; 0x54
 80097da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097dc:	4a0b      	ldr	r2, [pc, #44]	; (800980c <prvInitialiseNewTask+0x138>)
 80097de:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80097e0:	683a      	ldr	r2, [r7, #0]
 80097e2:	68f9      	ldr	r1, [r7, #12]
 80097e4:	69b8      	ldr	r0, [r7, #24]
 80097e6:	f000 fee5 	bl	800a5b4 <pxPortInitialiseStack>
 80097ea:	4602      	mov	r2, r0
 80097ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097ee:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80097f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d002      	beq.n	80097fc <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80097f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80097fa:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80097fc:	bf00      	nop
 80097fe:	3720      	adds	r7, #32
 8009800:	46bd      	mov	sp, r7
 8009802:	bd80      	pop	{r7, pc}
 8009804:	20004764 	.word	0x20004764
 8009808:	200047cc 	.word	0x200047cc
 800980c:	20004834 	.word	0x20004834

08009810 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009810:	b580      	push	{r7, lr}
 8009812:	b082      	sub	sp, #8
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009818:	f000 fffc 	bl	800a814 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800981c:	4b2a      	ldr	r3, [pc, #168]	; (80098c8 <prvAddNewTaskToReadyList+0xb8>)
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	3301      	adds	r3, #1
 8009822:	4a29      	ldr	r2, [pc, #164]	; (80098c8 <prvAddNewTaskToReadyList+0xb8>)
 8009824:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009826:	4b29      	ldr	r3, [pc, #164]	; (80098cc <prvAddNewTaskToReadyList+0xbc>)
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d109      	bne.n	8009842 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800982e:	4a27      	ldr	r2, [pc, #156]	; (80098cc <prvAddNewTaskToReadyList+0xbc>)
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009834:	4b24      	ldr	r3, [pc, #144]	; (80098c8 <prvAddNewTaskToReadyList+0xb8>)
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	2b01      	cmp	r3, #1
 800983a:	d110      	bne.n	800985e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800983c:	f000 fbd6 	bl	8009fec <prvInitialiseTaskLists>
 8009840:	e00d      	b.n	800985e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009842:	4b23      	ldr	r3, [pc, #140]	; (80098d0 <prvAddNewTaskToReadyList+0xc0>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d109      	bne.n	800985e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800984a:	4b20      	ldr	r3, [pc, #128]	; (80098cc <prvAddNewTaskToReadyList+0xbc>)
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009854:	429a      	cmp	r2, r3
 8009856:	d802      	bhi.n	800985e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009858:	4a1c      	ldr	r2, [pc, #112]	; (80098cc <prvAddNewTaskToReadyList+0xbc>)
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800985e:	4b1d      	ldr	r3, [pc, #116]	; (80098d4 <prvAddNewTaskToReadyList+0xc4>)
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	3301      	adds	r3, #1
 8009864:	4a1b      	ldr	r2, [pc, #108]	; (80098d4 <prvAddNewTaskToReadyList+0xc4>)
 8009866:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800986c:	2201      	movs	r2, #1
 800986e:	409a      	lsls	r2, r3
 8009870:	4b19      	ldr	r3, [pc, #100]	; (80098d8 <prvAddNewTaskToReadyList+0xc8>)
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	4313      	orrs	r3, r2
 8009876:	4a18      	ldr	r2, [pc, #96]	; (80098d8 <prvAddNewTaskToReadyList+0xc8>)
 8009878:	6013      	str	r3, [r2, #0]
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800987e:	4613      	mov	r3, r2
 8009880:	009b      	lsls	r3, r3, #2
 8009882:	4413      	add	r3, r2
 8009884:	009b      	lsls	r3, r3, #2
 8009886:	4a15      	ldr	r2, [pc, #84]	; (80098dc <prvAddNewTaskToReadyList+0xcc>)
 8009888:	441a      	add	r2, r3
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	3304      	adds	r3, #4
 800988e:	4619      	mov	r1, r3
 8009890:	4610      	mov	r0, r2
 8009892:	f7ff f830 	bl	80088f6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009896:	f000 ffed 	bl	800a874 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800989a:	4b0d      	ldr	r3, [pc, #52]	; (80098d0 <prvAddNewTaskToReadyList+0xc0>)
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d00e      	beq.n	80098c0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80098a2:	4b0a      	ldr	r3, [pc, #40]	; (80098cc <prvAddNewTaskToReadyList+0xbc>)
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098ac:	429a      	cmp	r2, r3
 80098ae:	d207      	bcs.n	80098c0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80098b0:	4b0b      	ldr	r3, [pc, #44]	; (80098e0 <prvAddNewTaskToReadyList+0xd0>)
 80098b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80098b6:	601a      	str	r2, [r3, #0]
 80098b8:	f3bf 8f4f 	dsb	sy
 80098bc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80098c0:	bf00      	nop
 80098c2:	3708      	adds	r7, #8
 80098c4:	46bd      	mov	sp, r7
 80098c6:	bd80      	pop	{r7, pc}
 80098c8:	20000b10 	.word	0x20000b10
 80098cc:	20000a10 	.word	0x20000a10
 80098d0:	20000b1c 	.word	0x20000b1c
 80098d4:	20000b2c 	.word	0x20000b2c
 80098d8:	20000b18 	.word	0x20000b18
 80098dc:	20000a14 	.word	0x20000a14
 80098e0:	e000ed04 	.word	0xe000ed04

080098e4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b084      	sub	sp, #16
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80098ec:	2300      	movs	r3, #0
 80098ee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d017      	beq.n	8009926 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80098f6:	4b13      	ldr	r3, [pc, #76]	; (8009944 <vTaskDelay+0x60>)
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d00a      	beq.n	8009914 <vTaskDelay+0x30>
	__asm volatile
 80098fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009902:	f383 8811 	msr	BASEPRI, r3
 8009906:	f3bf 8f6f 	isb	sy
 800990a:	f3bf 8f4f 	dsb	sy
 800990e:	60bb      	str	r3, [r7, #8]
}
 8009910:	bf00      	nop
 8009912:	e7fe      	b.n	8009912 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009914:	f000 f884 	bl	8009a20 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009918:	2100      	movs	r1, #0
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	f000 fde4 	bl	800a4e8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009920:	f000 f88c 	bl	8009a3c <xTaskResumeAll>
 8009924:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	2b00      	cmp	r3, #0
 800992a:	d107      	bne.n	800993c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800992c:	4b06      	ldr	r3, [pc, #24]	; (8009948 <vTaskDelay+0x64>)
 800992e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009932:	601a      	str	r2, [r3, #0]
 8009934:	f3bf 8f4f 	dsb	sy
 8009938:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800993c:	bf00      	nop
 800993e:	3710      	adds	r7, #16
 8009940:	46bd      	mov	sp, r7
 8009942:	bd80      	pop	{r7, pc}
 8009944:	20000b38 	.word	0x20000b38
 8009948:	e000ed04 	.word	0xe000ed04

0800994c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b08a      	sub	sp, #40	; 0x28
 8009950:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009952:	2300      	movs	r3, #0
 8009954:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009956:	2300      	movs	r3, #0
 8009958:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800995a:	463a      	mov	r2, r7
 800995c:	1d39      	adds	r1, r7, #4
 800995e:	f107 0308 	add.w	r3, r7, #8
 8009962:	4618      	mov	r0, r3
 8009964:	f7f8 fcfc 	bl	8002360 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009968:	6839      	ldr	r1, [r7, #0]
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	68ba      	ldr	r2, [r7, #8]
 800996e:	9202      	str	r2, [sp, #8]
 8009970:	9301      	str	r3, [sp, #4]
 8009972:	2300      	movs	r3, #0
 8009974:	9300      	str	r3, [sp, #0]
 8009976:	2300      	movs	r3, #0
 8009978:	460a      	mov	r2, r1
 800997a:	4921      	ldr	r1, [pc, #132]	; (8009a00 <vTaskStartScheduler+0xb4>)
 800997c:	4821      	ldr	r0, [pc, #132]	; (8009a04 <vTaskStartScheduler+0xb8>)
 800997e:	f7ff fe07 	bl	8009590 <xTaskCreateStatic>
 8009982:	4603      	mov	r3, r0
 8009984:	4a20      	ldr	r2, [pc, #128]	; (8009a08 <vTaskStartScheduler+0xbc>)
 8009986:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009988:	4b1f      	ldr	r3, [pc, #124]	; (8009a08 <vTaskStartScheduler+0xbc>)
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d002      	beq.n	8009996 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009990:	2301      	movs	r3, #1
 8009992:	617b      	str	r3, [r7, #20]
 8009994:	e001      	b.n	800999a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009996:	2300      	movs	r3, #0
 8009998:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800999a:	697b      	ldr	r3, [r7, #20]
 800999c:	2b01      	cmp	r3, #1
 800999e:	d11b      	bne.n	80099d8 <vTaskStartScheduler+0x8c>
	__asm volatile
 80099a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099a4:	f383 8811 	msr	BASEPRI, r3
 80099a8:	f3bf 8f6f 	isb	sy
 80099ac:	f3bf 8f4f 	dsb	sy
 80099b0:	613b      	str	r3, [r7, #16]
}
 80099b2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80099b4:	4b15      	ldr	r3, [pc, #84]	; (8009a0c <vTaskStartScheduler+0xc0>)
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	334c      	adds	r3, #76	; 0x4c
 80099ba:	4a15      	ldr	r2, [pc, #84]	; (8009a10 <vTaskStartScheduler+0xc4>)
 80099bc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80099be:	4b15      	ldr	r3, [pc, #84]	; (8009a14 <vTaskStartScheduler+0xc8>)
 80099c0:	f04f 32ff 	mov.w	r2, #4294967295
 80099c4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80099c6:	4b14      	ldr	r3, [pc, #80]	; (8009a18 <vTaskStartScheduler+0xcc>)
 80099c8:	2201      	movs	r2, #1
 80099ca:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80099cc:	4b13      	ldr	r3, [pc, #76]	; (8009a1c <vTaskStartScheduler+0xd0>)
 80099ce:	2200      	movs	r2, #0
 80099d0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80099d2:	f000 fe7d 	bl	800a6d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80099d6:	e00e      	b.n	80099f6 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80099d8:	697b      	ldr	r3, [r7, #20]
 80099da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099de:	d10a      	bne.n	80099f6 <vTaskStartScheduler+0xaa>
	__asm volatile
 80099e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099e4:	f383 8811 	msr	BASEPRI, r3
 80099e8:	f3bf 8f6f 	isb	sy
 80099ec:	f3bf 8f4f 	dsb	sy
 80099f0:	60fb      	str	r3, [r7, #12]
}
 80099f2:	bf00      	nop
 80099f4:	e7fe      	b.n	80099f4 <vTaskStartScheduler+0xa8>
}
 80099f6:	bf00      	nop
 80099f8:	3718      	adds	r7, #24
 80099fa:	46bd      	mov	sp, r7
 80099fc:	bd80      	pop	{r7, pc}
 80099fe:	bf00      	nop
 8009a00:	0800ef94 	.word	0x0800ef94
 8009a04:	08009fbd 	.word	0x08009fbd
 8009a08:	20000b34 	.word	0x20000b34
 8009a0c:	20000a10 	.word	0x20000a10
 8009a10:	20000240 	.word	0x20000240
 8009a14:	20000b30 	.word	0x20000b30
 8009a18:	20000b1c 	.word	0x20000b1c
 8009a1c:	20000b14 	.word	0x20000b14

08009a20 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009a20:	b480      	push	{r7}
 8009a22:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009a24:	4b04      	ldr	r3, [pc, #16]	; (8009a38 <vTaskSuspendAll+0x18>)
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	3301      	adds	r3, #1
 8009a2a:	4a03      	ldr	r2, [pc, #12]	; (8009a38 <vTaskSuspendAll+0x18>)
 8009a2c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009a2e:	bf00      	nop
 8009a30:	46bd      	mov	sp, r7
 8009a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a36:	4770      	bx	lr
 8009a38:	20000b38 	.word	0x20000b38

08009a3c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	b084      	sub	sp, #16
 8009a40:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009a42:	2300      	movs	r3, #0
 8009a44:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009a46:	2300      	movs	r3, #0
 8009a48:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009a4a:	4b41      	ldr	r3, [pc, #260]	; (8009b50 <xTaskResumeAll+0x114>)
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d10a      	bne.n	8009a68 <xTaskResumeAll+0x2c>
	__asm volatile
 8009a52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a56:	f383 8811 	msr	BASEPRI, r3
 8009a5a:	f3bf 8f6f 	isb	sy
 8009a5e:	f3bf 8f4f 	dsb	sy
 8009a62:	603b      	str	r3, [r7, #0]
}
 8009a64:	bf00      	nop
 8009a66:	e7fe      	b.n	8009a66 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009a68:	f000 fed4 	bl	800a814 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009a6c:	4b38      	ldr	r3, [pc, #224]	; (8009b50 <xTaskResumeAll+0x114>)
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	3b01      	subs	r3, #1
 8009a72:	4a37      	ldr	r2, [pc, #220]	; (8009b50 <xTaskResumeAll+0x114>)
 8009a74:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a76:	4b36      	ldr	r3, [pc, #216]	; (8009b50 <xTaskResumeAll+0x114>)
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d161      	bne.n	8009b42 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009a7e:	4b35      	ldr	r3, [pc, #212]	; (8009b54 <xTaskResumeAll+0x118>)
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d05d      	beq.n	8009b42 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009a86:	e02e      	b.n	8009ae6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a88:	4b33      	ldr	r3, [pc, #204]	; (8009b58 <xTaskResumeAll+0x11c>)
 8009a8a:	68db      	ldr	r3, [r3, #12]
 8009a8c:	68db      	ldr	r3, [r3, #12]
 8009a8e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	3318      	adds	r3, #24
 8009a94:	4618      	mov	r0, r3
 8009a96:	f7fe ff8b 	bl	80089b0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	3304      	adds	r3, #4
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	f7fe ff86 	bl	80089b0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009aa8:	2201      	movs	r2, #1
 8009aaa:	409a      	lsls	r2, r3
 8009aac:	4b2b      	ldr	r3, [pc, #172]	; (8009b5c <xTaskResumeAll+0x120>)
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	4313      	orrs	r3, r2
 8009ab2:	4a2a      	ldr	r2, [pc, #168]	; (8009b5c <xTaskResumeAll+0x120>)
 8009ab4:	6013      	str	r3, [r2, #0]
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009aba:	4613      	mov	r3, r2
 8009abc:	009b      	lsls	r3, r3, #2
 8009abe:	4413      	add	r3, r2
 8009ac0:	009b      	lsls	r3, r3, #2
 8009ac2:	4a27      	ldr	r2, [pc, #156]	; (8009b60 <xTaskResumeAll+0x124>)
 8009ac4:	441a      	add	r2, r3
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	3304      	adds	r3, #4
 8009aca:	4619      	mov	r1, r3
 8009acc:	4610      	mov	r0, r2
 8009ace:	f7fe ff12 	bl	80088f6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ad6:	4b23      	ldr	r3, [pc, #140]	; (8009b64 <xTaskResumeAll+0x128>)
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009adc:	429a      	cmp	r2, r3
 8009ade:	d302      	bcc.n	8009ae6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8009ae0:	4b21      	ldr	r3, [pc, #132]	; (8009b68 <xTaskResumeAll+0x12c>)
 8009ae2:	2201      	movs	r2, #1
 8009ae4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009ae6:	4b1c      	ldr	r3, [pc, #112]	; (8009b58 <xTaskResumeAll+0x11c>)
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d1cc      	bne.n	8009a88 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d001      	beq.n	8009af8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009af4:	f000 fb1c 	bl	800a130 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009af8:	4b1c      	ldr	r3, [pc, #112]	; (8009b6c <xTaskResumeAll+0x130>)
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d010      	beq.n	8009b26 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009b04:	f000 f836 	bl	8009b74 <xTaskIncrementTick>
 8009b08:	4603      	mov	r3, r0
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d002      	beq.n	8009b14 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8009b0e:	4b16      	ldr	r3, [pc, #88]	; (8009b68 <xTaskResumeAll+0x12c>)
 8009b10:	2201      	movs	r2, #1
 8009b12:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	3b01      	subs	r3, #1
 8009b18:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d1f1      	bne.n	8009b04 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8009b20:	4b12      	ldr	r3, [pc, #72]	; (8009b6c <xTaskResumeAll+0x130>)
 8009b22:	2200      	movs	r2, #0
 8009b24:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009b26:	4b10      	ldr	r3, [pc, #64]	; (8009b68 <xTaskResumeAll+0x12c>)
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d009      	beq.n	8009b42 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009b2e:	2301      	movs	r3, #1
 8009b30:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009b32:	4b0f      	ldr	r3, [pc, #60]	; (8009b70 <xTaskResumeAll+0x134>)
 8009b34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b38:	601a      	str	r2, [r3, #0]
 8009b3a:	f3bf 8f4f 	dsb	sy
 8009b3e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009b42:	f000 fe97 	bl	800a874 <vPortExitCritical>

	return xAlreadyYielded;
 8009b46:	68bb      	ldr	r3, [r7, #8]
}
 8009b48:	4618      	mov	r0, r3
 8009b4a:	3710      	adds	r7, #16
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	bd80      	pop	{r7, pc}
 8009b50:	20000b38 	.word	0x20000b38
 8009b54:	20000b10 	.word	0x20000b10
 8009b58:	20000ad0 	.word	0x20000ad0
 8009b5c:	20000b18 	.word	0x20000b18
 8009b60:	20000a14 	.word	0x20000a14
 8009b64:	20000a10 	.word	0x20000a10
 8009b68:	20000b24 	.word	0x20000b24
 8009b6c:	20000b20 	.word	0x20000b20
 8009b70:	e000ed04 	.word	0xe000ed04

08009b74 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009b74:	b580      	push	{r7, lr}
 8009b76:	b086      	sub	sp, #24
 8009b78:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b7e:	4b4e      	ldr	r3, [pc, #312]	; (8009cb8 <xTaskIncrementTick+0x144>)
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	f040 808e 	bne.w	8009ca4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009b88:	4b4c      	ldr	r3, [pc, #304]	; (8009cbc <xTaskIncrementTick+0x148>)
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	3301      	adds	r3, #1
 8009b8e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009b90:	4a4a      	ldr	r2, [pc, #296]	; (8009cbc <xTaskIncrementTick+0x148>)
 8009b92:	693b      	ldr	r3, [r7, #16]
 8009b94:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009b96:	693b      	ldr	r3, [r7, #16]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d120      	bne.n	8009bde <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009b9c:	4b48      	ldr	r3, [pc, #288]	; (8009cc0 <xTaskIncrementTick+0x14c>)
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d00a      	beq.n	8009bbc <xTaskIncrementTick+0x48>
	__asm volatile
 8009ba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009baa:	f383 8811 	msr	BASEPRI, r3
 8009bae:	f3bf 8f6f 	isb	sy
 8009bb2:	f3bf 8f4f 	dsb	sy
 8009bb6:	603b      	str	r3, [r7, #0]
}
 8009bb8:	bf00      	nop
 8009bba:	e7fe      	b.n	8009bba <xTaskIncrementTick+0x46>
 8009bbc:	4b40      	ldr	r3, [pc, #256]	; (8009cc0 <xTaskIncrementTick+0x14c>)
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	60fb      	str	r3, [r7, #12]
 8009bc2:	4b40      	ldr	r3, [pc, #256]	; (8009cc4 <xTaskIncrementTick+0x150>)
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	4a3e      	ldr	r2, [pc, #248]	; (8009cc0 <xTaskIncrementTick+0x14c>)
 8009bc8:	6013      	str	r3, [r2, #0]
 8009bca:	4a3e      	ldr	r2, [pc, #248]	; (8009cc4 <xTaskIncrementTick+0x150>)
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	6013      	str	r3, [r2, #0]
 8009bd0:	4b3d      	ldr	r3, [pc, #244]	; (8009cc8 <xTaskIncrementTick+0x154>)
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	3301      	adds	r3, #1
 8009bd6:	4a3c      	ldr	r2, [pc, #240]	; (8009cc8 <xTaskIncrementTick+0x154>)
 8009bd8:	6013      	str	r3, [r2, #0]
 8009bda:	f000 faa9 	bl	800a130 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009bde:	4b3b      	ldr	r3, [pc, #236]	; (8009ccc <xTaskIncrementTick+0x158>)
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	693a      	ldr	r2, [r7, #16]
 8009be4:	429a      	cmp	r2, r3
 8009be6:	d348      	bcc.n	8009c7a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009be8:	4b35      	ldr	r3, [pc, #212]	; (8009cc0 <xTaskIncrementTick+0x14c>)
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d104      	bne.n	8009bfc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009bf2:	4b36      	ldr	r3, [pc, #216]	; (8009ccc <xTaskIncrementTick+0x158>)
 8009bf4:	f04f 32ff 	mov.w	r2, #4294967295
 8009bf8:	601a      	str	r2, [r3, #0]
					break;
 8009bfa:	e03e      	b.n	8009c7a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009bfc:	4b30      	ldr	r3, [pc, #192]	; (8009cc0 <xTaskIncrementTick+0x14c>)
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	68db      	ldr	r3, [r3, #12]
 8009c02:	68db      	ldr	r3, [r3, #12]
 8009c04:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009c06:	68bb      	ldr	r3, [r7, #8]
 8009c08:	685b      	ldr	r3, [r3, #4]
 8009c0a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009c0c:	693a      	ldr	r2, [r7, #16]
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	429a      	cmp	r2, r3
 8009c12:	d203      	bcs.n	8009c1c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009c14:	4a2d      	ldr	r2, [pc, #180]	; (8009ccc <xTaskIncrementTick+0x158>)
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009c1a:	e02e      	b.n	8009c7a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009c1c:	68bb      	ldr	r3, [r7, #8]
 8009c1e:	3304      	adds	r3, #4
 8009c20:	4618      	mov	r0, r3
 8009c22:	f7fe fec5 	bl	80089b0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009c26:	68bb      	ldr	r3, [r7, #8]
 8009c28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d004      	beq.n	8009c38 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009c2e:	68bb      	ldr	r3, [r7, #8]
 8009c30:	3318      	adds	r3, #24
 8009c32:	4618      	mov	r0, r3
 8009c34:	f7fe febc 	bl	80089b0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009c38:	68bb      	ldr	r3, [r7, #8]
 8009c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c3c:	2201      	movs	r2, #1
 8009c3e:	409a      	lsls	r2, r3
 8009c40:	4b23      	ldr	r3, [pc, #140]	; (8009cd0 <xTaskIncrementTick+0x15c>)
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	4313      	orrs	r3, r2
 8009c46:	4a22      	ldr	r2, [pc, #136]	; (8009cd0 <xTaskIncrementTick+0x15c>)
 8009c48:	6013      	str	r3, [r2, #0]
 8009c4a:	68bb      	ldr	r3, [r7, #8]
 8009c4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c4e:	4613      	mov	r3, r2
 8009c50:	009b      	lsls	r3, r3, #2
 8009c52:	4413      	add	r3, r2
 8009c54:	009b      	lsls	r3, r3, #2
 8009c56:	4a1f      	ldr	r2, [pc, #124]	; (8009cd4 <xTaskIncrementTick+0x160>)
 8009c58:	441a      	add	r2, r3
 8009c5a:	68bb      	ldr	r3, [r7, #8]
 8009c5c:	3304      	adds	r3, #4
 8009c5e:	4619      	mov	r1, r3
 8009c60:	4610      	mov	r0, r2
 8009c62:	f7fe fe48 	bl	80088f6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009c66:	68bb      	ldr	r3, [r7, #8]
 8009c68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c6a:	4b1b      	ldr	r3, [pc, #108]	; (8009cd8 <xTaskIncrementTick+0x164>)
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c70:	429a      	cmp	r2, r3
 8009c72:	d3b9      	bcc.n	8009be8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8009c74:	2301      	movs	r3, #1
 8009c76:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009c78:	e7b6      	b.n	8009be8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009c7a:	4b17      	ldr	r3, [pc, #92]	; (8009cd8 <xTaskIncrementTick+0x164>)
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c80:	4914      	ldr	r1, [pc, #80]	; (8009cd4 <xTaskIncrementTick+0x160>)
 8009c82:	4613      	mov	r3, r2
 8009c84:	009b      	lsls	r3, r3, #2
 8009c86:	4413      	add	r3, r2
 8009c88:	009b      	lsls	r3, r3, #2
 8009c8a:	440b      	add	r3, r1
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	2b01      	cmp	r3, #1
 8009c90:	d901      	bls.n	8009c96 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8009c92:	2301      	movs	r3, #1
 8009c94:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009c96:	4b11      	ldr	r3, [pc, #68]	; (8009cdc <xTaskIncrementTick+0x168>)
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d007      	beq.n	8009cae <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8009c9e:	2301      	movs	r3, #1
 8009ca0:	617b      	str	r3, [r7, #20]
 8009ca2:	e004      	b.n	8009cae <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009ca4:	4b0e      	ldr	r3, [pc, #56]	; (8009ce0 <xTaskIncrementTick+0x16c>)
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	3301      	adds	r3, #1
 8009caa:	4a0d      	ldr	r2, [pc, #52]	; (8009ce0 <xTaskIncrementTick+0x16c>)
 8009cac:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009cae:	697b      	ldr	r3, [r7, #20]
}
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	3718      	adds	r7, #24
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	bd80      	pop	{r7, pc}
 8009cb8:	20000b38 	.word	0x20000b38
 8009cbc:	20000b14 	.word	0x20000b14
 8009cc0:	20000ac8 	.word	0x20000ac8
 8009cc4:	20000acc 	.word	0x20000acc
 8009cc8:	20000b28 	.word	0x20000b28
 8009ccc:	20000b30 	.word	0x20000b30
 8009cd0:	20000b18 	.word	0x20000b18
 8009cd4:	20000a14 	.word	0x20000a14
 8009cd8:	20000a10 	.word	0x20000a10
 8009cdc:	20000b24 	.word	0x20000b24
 8009ce0:	20000b20 	.word	0x20000b20

08009ce4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009ce4:	b480      	push	{r7}
 8009ce6:	b087      	sub	sp, #28
 8009ce8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009cea:	4b29      	ldr	r3, [pc, #164]	; (8009d90 <vTaskSwitchContext+0xac>)
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d003      	beq.n	8009cfa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009cf2:	4b28      	ldr	r3, [pc, #160]	; (8009d94 <vTaskSwitchContext+0xb0>)
 8009cf4:	2201      	movs	r2, #1
 8009cf6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009cf8:	e044      	b.n	8009d84 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8009cfa:	4b26      	ldr	r3, [pc, #152]	; (8009d94 <vTaskSwitchContext+0xb0>)
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d00:	4b25      	ldr	r3, [pc, #148]	; (8009d98 <vTaskSwitchContext+0xb4>)
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	fab3 f383 	clz	r3, r3
 8009d0c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009d0e:	7afb      	ldrb	r3, [r7, #11]
 8009d10:	f1c3 031f 	rsb	r3, r3, #31
 8009d14:	617b      	str	r3, [r7, #20]
 8009d16:	4921      	ldr	r1, [pc, #132]	; (8009d9c <vTaskSwitchContext+0xb8>)
 8009d18:	697a      	ldr	r2, [r7, #20]
 8009d1a:	4613      	mov	r3, r2
 8009d1c:	009b      	lsls	r3, r3, #2
 8009d1e:	4413      	add	r3, r2
 8009d20:	009b      	lsls	r3, r3, #2
 8009d22:	440b      	add	r3, r1
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d10a      	bne.n	8009d40 <vTaskSwitchContext+0x5c>
	__asm volatile
 8009d2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d2e:	f383 8811 	msr	BASEPRI, r3
 8009d32:	f3bf 8f6f 	isb	sy
 8009d36:	f3bf 8f4f 	dsb	sy
 8009d3a:	607b      	str	r3, [r7, #4]
}
 8009d3c:	bf00      	nop
 8009d3e:	e7fe      	b.n	8009d3e <vTaskSwitchContext+0x5a>
 8009d40:	697a      	ldr	r2, [r7, #20]
 8009d42:	4613      	mov	r3, r2
 8009d44:	009b      	lsls	r3, r3, #2
 8009d46:	4413      	add	r3, r2
 8009d48:	009b      	lsls	r3, r3, #2
 8009d4a:	4a14      	ldr	r2, [pc, #80]	; (8009d9c <vTaskSwitchContext+0xb8>)
 8009d4c:	4413      	add	r3, r2
 8009d4e:	613b      	str	r3, [r7, #16]
 8009d50:	693b      	ldr	r3, [r7, #16]
 8009d52:	685b      	ldr	r3, [r3, #4]
 8009d54:	685a      	ldr	r2, [r3, #4]
 8009d56:	693b      	ldr	r3, [r7, #16]
 8009d58:	605a      	str	r2, [r3, #4]
 8009d5a:	693b      	ldr	r3, [r7, #16]
 8009d5c:	685a      	ldr	r2, [r3, #4]
 8009d5e:	693b      	ldr	r3, [r7, #16]
 8009d60:	3308      	adds	r3, #8
 8009d62:	429a      	cmp	r2, r3
 8009d64:	d104      	bne.n	8009d70 <vTaskSwitchContext+0x8c>
 8009d66:	693b      	ldr	r3, [r7, #16]
 8009d68:	685b      	ldr	r3, [r3, #4]
 8009d6a:	685a      	ldr	r2, [r3, #4]
 8009d6c:	693b      	ldr	r3, [r7, #16]
 8009d6e:	605a      	str	r2, [r3, #4]
 8009d70:	693b      	ldr	r3, [r7, #16]
 8009d72:	685b      	ldr	r3, [r3, #4]
 8009d74:	68db      	ldr	r3, [r3, #12]
 8009d76:	4a0a      	ldr	r2, [pc, #40]	; (8009da0 <vTaskSwitchContext+0xbc>)
 8009d78:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009d7a:	4b09      	ldr	r3, [pc, #36]	; (8009da0 <vTaskSwitchContext+0xbc>)
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	334c      	adds	r3, #76	; 0x4c
 8009d80:	4a08      	ldr	r2, [pc, #32]	; (8009da4 <vTaskSwitchContext+0xc0>)
 8009d82:	6013      	str	r3, [r2, #0]
}
 8009d84:	bf00      	nop
 8009d86:	371c      	adds	r7, #28
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8e:	4770      	bx	lr
 8009d90:	20000b38 	.word	0x20000b38
 8009d94:	20000b24 	.word	0x20000b24
 8009d98:	20000b18 	.word	0x20000b18
 8009d9c:	20000a14 	.word	0x20000a14
 8009da0:	20000a10 	.word	0x20000a10
 8009da4:	20000240 	.word	0x20000240

08009da8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b084      	sub	sp, #16
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	6078      	str	r0, [r7, #4]
 8009db0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d10a      	bne.n	8009dce <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8009db8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dbc:	f383 8811 	msr	BASEPRI, r3
 8009dc0:	f3bf 8f6f 	isb	sy
 8009dc4:	f3bf 8f4f 	dsb	sy
 8009dc8:	60fb      	str	r3, [r7, #12]
}
 8009dca:	bf00      	nop
 8009dcc:	e7fe      	b.n	8009dcc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009dce:	4b07      	ldr	r3, [pc, #28]	; (8009dec <vTaskPlaceOnEventList+0x44>)
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	3318      	adds	r3, #24
 8009dd4:	4619      	mov	r1, r3
 8009dd6:	6878      	ldr	r0, [r7, #4]
 8009dd8:	f7fe fdb1 	bl	800893e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009ddc:	2101      	movs	r1, #1
 8009dde:	6838      	ldr	r0, [r7, #0]
 8009de0:	f000 fb82 	bl	800a4e8 <prvAddCurrentTaskToDelayedList>
}
 8009de4:	bf00      	nop
 8009de6:	3710      	adds	r7, #16
 8009de8:	46bd      	mov	sp, r7
 8009dea:	bd80      	pop	{r7, pc}
 8009dec:	20000a10 	.word	0x20000a10

08009df0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b086      	sub	sp, #24
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	68db      	ldr	r3, [r3, #12]
 8009dfc:	68db      	ldr	r3, [r3, #12]
 8009dfe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009e00:	693b      	ldr	r3, [r7, #16]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d10a      	bne.n	8009e1c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8009e06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e0a:	f383 8811 	msr	BASEPRI, r3
 8009e0e:	f3bf 8f6f 	isb	sy
 8009e12:	f3bf 8f4f 	dsb	sy
 8009e16:	60fb      	str	r3, [r7, #12]
}
 8009e18:	bf00      	nop
 8009e1a:	e7fe      	b.n	8009e1a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009e1c:	693b      	ldr	r3, [r7, #16]
 8009e1e:	3318      	adds	r3, #24
 8009e20:	4618      	mov	r0, r3
 8009e22:	f7fe fdc5 	bl	80089b0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e26:	4b1d      	ldr	r3, [pc, #116]	; (8009e9c <xTaskRemoveFromEventList+0xac>)
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d11c      	bne.n	8009e68 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009e2e:	693b      	ldr	r3, [r7, #16]
 8009e30:	3304      	adds	r3, #4
 8009e32:	4618      	mov	r0, r3
 8009e34:	f7fe fdbc 	bl	80089b0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009e38:	693b      	ldr	r3, [r7, #16]
 8009e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e3c:	2201      	movs	r2, #1
 8009e3e:	409a      	lsls	r2, r3
 8009e40:	4b17      	ldr	r3, [pc, #92]	; (8009ea0 <xTaskRemoveFromEventList+0xb0>)
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	4313      	orrs	r3, r2
 8009e46:	4a16      	ldr	r2, [pc, #88]	; (8009ea0 <xTaskRemoveFromEventList+0xb0>)
 8009e48:	6013      	str	r3, [r2, #0]
 8009e4a:	693b      	ldr	r3, [r7, #16]
 8009e4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e4e:	4613      	mov	r3, r2
 8009e50:	009b      	lsls	r3, r3, #2
 8009e52:	4413      	add	r3, r2
 8009e54:	009b      	lsls	r3, r3, #2
 8009e56:	4a13      	ldr	r2, [pc, #76]	; (8009ea4 <xTaskRemoveFromEventList+0xb4>)
 8009e58:	441a      	add	r2, r3
 8009e5a:	693b      	ldr	r3, [r7, #16]
 8009e5c:	3304      	adds	r3, #4
 8009e5e:	4619      	mov	r1, r3
 8009e60:	4610      	mov	r0, r2
 8009e62:	f7fe fd48 	bl	80088f6 <vListInsertEnd>
 8009e66:	e005      	b.n	8009e74 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009e68:	693b      	ldr	r3, [r7, #16]
 8009e6a:	3318      	adds	r3, #24
 8009e6c:	4619      	mov	r1, r3
 8009e6e:	480e      	ldr	r0, [pc, #56]	; (8009ea8 <xTaskRemoveFromEventList+0xb8>)
 8009e70:	f7fe fd41 	bl	80088f6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009e74:	693b      	ldr	r3, [r7, #16]
 8009e76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e78:	4b0c      	ldr	r3, [pc, #48]	; (8009eac <xTaskRemoveFromEventList+0xbc>)
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e7e:	429a      	cmp	r2, r3
 8009e80:	d905      	bls.n	8009e8e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009e82:	2301      	movs	r3, #1
 8009e84:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009e86:	4b0a      	ldr	r3, [pc, #40]	; (8009eb0 <xTaskRemoveFromEventList+0xc0>)
 8009e88:	2201      	movs	r2, #1
 8009e8a:	601a      	str	r2, [r3, #0]
 8009e8c:	e001      	b.n	8009e92 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8009e8e:	2300      	movs	r3, #0
 8009e90:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009e92:	697b      	ldr	r3, [r7, #20]
}
 8009e94:	4618      	mov	r0, r3
 8009e96:	3718      	adds	r7, #24
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	bd80      	pop	{r7, pc}
 8009e9c:	20000b38 	.word	0x20000b38
 8009ea0:	20000b18 	.word	0x20000b18
 8009ea4:	20000a14 	.word	0x20000a14
 8009ea8:	20000ad0 	.word	0x20000ad0
 8009eac:	20000a10 	.word	0x20000a10
 8009eb0:	20000b24 	.word	0x20000b24

08009eb4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009eb4:	b480      	push	{r7}
 8009eb6:	b083      	sub	sp, #12
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009ebc:	4b06      	ldr	r3, [pc, #24]	; (8009ed8 <vTaskInternalSetTimeOutState+0x24>)
 8009ebe:	681a      	ldr	r2, [r3, #0]
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009ec4:	4b05      	ldr	r3, [pc, #20]	; (8009edc <vTaskInternalSetTimeOutState+0x28>)
 8009ec6:	681a      	ldr	r2, [r3, #0]
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	605a      	str	r2, [r3, #4]
}
 8009ecc:	bf00      	nop
 8009ece:	370c      	adds	r7, #12
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed6:	4770      	bx	lr
 8009ed8:	20000b28 	.word	0x20000b28
 8009edc:	20000b14 	.word	0x20000b14

08009ee0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009ee0:	b580      	push	{r7, lr}
 8009ee2:	b088      	sub	sp, #32
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	6078      	str	r0, [r7, #4]
 8009ee8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d10a      	bne.n	8009f06 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8009ef0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ef4:	f383 8811 	msr	BASEPRI, r3
 8009ef8:	f3bf 8f6f 	isb	sy
 8009efc:	f3bf 8f4f 	dsb	sy
 8009f00:	613b      	str	r3, [r7, #16]
}
 8009f02:	bf00      	nop
 8009f04:	e7fe      	b.n	8009f04 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009f06:	683b      	ldr	r3, [r7, #0]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d10a      	bne.n	8009f22 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8009f0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f10:	f383 8811 	msr	BASEPRI, r3
 8009f14:	f3bf 8f6f 	isb	sy
 8009f18:	f3bf 8f4f 	dsb	sy
 8009f1c:	60fb      	str	r3, [r7, #12]
}
 8009f1e:	bf00      	nop
 8009f20:	e7fe      	b.n	8009f20 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8009f22:	f000 fc77 	bl	800a814 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009f26:	4b1d      	ldr	r3, [pc, #116]	; (8009f9c <xTaskCheckForTimeOut+0xbc>)
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	685b      	ldr	r3, [r3, #4]
 8009f30:	69ba      	ldr	r2, [r7, #24]
 8009f32:	1ad3      	subs	r3, r2, r3
 8009f34:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009f36:	683b      	ldr	r3, [r7, #0]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f3e:	d102      	bne.n	8009f46 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009f40:	2300      	movs	r3, #0
 8009f42:	61fb      	str	r3, [r7, #28]
 8009f44:	e023      	b.n	8009f8e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681a      	ldr	r2, [r3, #0]
 8009f4a:	4b15      	ldr	r3, [pc, #84]	; (8009fa0 <xTaskCheckForTimeOut+0xc0>)
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	429a      	cmp	r2, r3
 8009f50:	d007      	beq.n	8009f62 <xTaskCheckForTimeOut+0x82>
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	685b      	ldr	r3, [r3, #4]
 8009f56:	69ba      	ldr	r2, [r7, #24]
 8009f58:	429a      	cmp	r2, r3
 8009f5a:	d302      	bcc.n	8009f62 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009f5c:	2301      	movs	r3, #1
 8009f5e:	61fb      	str	r3, [r7, #28]
 8009f60:	e015      	b.n	8009f8e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009f62:	683b      	ldr	r3, [r7, #0]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	697a      	ldr	r2, [r7, #20]
 8009f68:	429a      	cmp	r2, r3
 8009f6a:	d20b      	bcs.n	8009f84 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009f6c:	683b      	ldr	r3, [r7, #0]
 8009f6e:	681a      	ldr	r2, [r3, #0]
 8009f70:	697b      	ldr	r3, [r7, #20]
 8009f72:	1ad2      	subs	r2, r2, r3
 8009f74:	683b      	ldr	r3, [r7, #0]
 8009f76:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009f78:	6878      	ldr	r0, [r7, #4]
 8009f7a:	f7ff ff9b 	bl	8009eb4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009f7e:	2300      	movs	r3, #0
 8009f80:	61fb      	str	r3, [r7, #28]
 8009f82:	e004      	b.n	8009f8e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8009f84:	683b      	ldr	r3, [r7, #0]
 8009f86:	2200      	movs	r2, #0
 8009f88:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009f8a:	2301      	movs	r3, #1
 8009f8c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009f8e:	f000 fc71 	bl	800a874 <vPortExitCritical>

	return xReturn;
 8009f92:	69fb      	ldr	r3, [r7, #28]
}
 8009f94:	4618      	mov	r0, r3
 8009f96:	3720      	adds	r7, #32
 8009f98:	46bd      	mov	sp, r7
 8009f9a:	bd80      	pop	{r7, pc}
 8009f9c:	20000b14 	.word	0x20000b14
 8009fa0:	20000b28 	.word	0x20000b28

08009fa4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009fa4:	b480      	push	{r7}
 8009fa6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009fa8:	4b03      	ldr	r3, [pc, #12]	; (8009fb8 <vTaskMissedYield+0x14>)
 8009faa:	2201      	movs	r2, #1
 8009fac:	601a      	str	r2, [r3, #0]
}
 8009fae:	bf00      	nop
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb6:	4770      	bx	lr
 8009fb8:	20000b24 	.word	0x20000b24

08009fbc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b082      	sub	sp, #8
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009fc4:	f000 f852 	bl	800a06c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009fc8:	4b06      	ldr	r3, [pc, #24]	; (8009fe4 <prvIdleTask+0x28>)
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	2b01      	cmp	r3, #1
 8009fce:	d9f9      	bls.n	8009fc4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009fd0:	4b05      	ldr	r3, [pc, #20]	; (8009fe8 <prvIdleTask+0x2c>)
 8009fd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009fd6:	601a      	str	r2, [r3, #0]
 8009fd8:	f3bf 8f4f 	dsb	sy
 8009fdc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009fe0:	e7f0      	b.n	8009fc4 <prvIdleTask+0x8>
 8009fe2:	bf00      	nop
 8009fe4:	20000a14 	.word	0x20000a14
 8009fe8:	e000ed04 	.word	0xe000ed04

08009fec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009fec:	b580      	push	{r7, lr}
 8009fee:	b082      	sub	sp, #8
 8009ff0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	607b      	str	r3, [r7, #4]
 8009ff6:	e00c      	b.n	800a012 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009ff8:	687a      	ldr	r2, [r7, #4]
 8009ffa:	4613      	mov	r3, r2
 8009ffc:	009b      	lsls	r3, r3, #2
 8009ffe:	4413      	add	r3, r2
 800a000:	009b      	lsls	r3, r3, #2
 800a002:	4a12      	ldr	r2, [pc, #72]	; (800a04c <prvInitialiseTaskLists+0x60>)
 800a004:	4413      	add	r3, r2
 800a006:	4618      	mov	r0, r3
 800a008:	f7fe fc48 	bl	800889c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	3301      	adds	r3, #1
 800a010:	607b      	str	r3, [r7, #4]
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	2b06      	cmp	r3, #6
 800a016:	d9ef      	bls.n	8009ff8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a018:	480d      	ldr	r0, [pc, #52]	; (800a050 <prvInitialiseTaskLists+0x64>)
 800a01a:	f7fe fc3f 	bl	800889c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a01e:	480d      	ldr	r0, [pc, #52]	; (800a054 <prvInitialiseTaskLists+0x68>)
 800a020:	f7fe fc3c 	bl	800889c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a024:	480c      	ldr	r0, [pc, #48]	; (800a058 <prvInitialiseTaskLists+0x6c>)
 800a026:	f7fe fc39 	bl	800889c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a02a:	480c      	ldr	r0, [pc, #48]	; (800a05c <prvInitialiseTaskLists+0x70>)
 800a02c:	f7fe fc36 	bl	800889c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a030:	480b      	ldr	r0, [pc, #44]	; (800a060 <prvInitialiseTaskLists+0x74>)
 800a032:	f7fe fc33 	bl	800889c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a036:	4b0b      	ldr	r3, [pc, #44]	; (800a064 <prvInitialiseTaskLists+0x78>)
 800a038:	4a05      	ldr	r2, [pc, #20]	; (800a050 <prvInitialiseTaskLists+0x64>)
 800a03a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a03c:	4b0a      	ldr	r3, [pc, #40]	; (800a068 <prvInitialiseTaskLists+0x7c>)
 800a03e:	4a05      	ldr	r2, [pc, #20]	; (800a054 <prvInitialiseTaskLists+0x68>)
 800a040:	601a      	str	r2, [r3, #0]
}
 800a042:	bf00      	nop
 800a044:	3708      	adds	r7, #8
 800a046:	46bd      	mov	sp, r7
 800a048:	bd80      	pop	{r7, pc}
 800a04a:	bf00      	nop
 800a04c:	20000a14 	.word	0x20000a14
 800a050:	20000aa0 	.word	0x20000aa0
 800a054:	20000ab4 	.word	0x20000ab4
 800a058:	20000ad0 	.word	0x20000ad0
 800a05c:	20000ae4 	.word	0x20000ae4
 800a060:	20000afc 	.word	0x20000afc
 800a064:	20000ac8 	.word	0x20000ac8
 800a068:	20000acc 	.word	0x20000acc

0800a06c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a06c:	b580      	push	{r7, lr}
 800a06e:	b082      	sub	sp, #8
 800a070:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a072:	e019      	b.n	800a0a8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a074:	f000 fbce 	bl	800a814 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a078:	4b10      	ldr	r3, [pc, #64]	; (800a0bc <prvCheckTasksWaitingTermination+0x50>)
 800a07a:	68db      	ldr	r3, [r3, #12]
 800a07c:	68db      	ldr	r3, [r3, #12]
 800a07e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	3304      	adds	r3, #4
 800a084:	4618      	mov	r0, r3
 800a086:	f7fe fc93 	bl	80089b0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a08a:	4b0d      	ldr	r3, [pc, #52]	; (800a0c0 <prvCheckTasksWaitingTermination+0x54>)
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	3b01      	subs	r3, #1
 800a090:	4a0b      	ldr	r2, [pc, #44]	; (800a0c0 <prvCheckTasksWaitingTermination+0x54>)
 800a092:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a094:	4b0b      	ldr	r3, [pc, #44]	; (800a0c4 <prvCheckTasksWaitingTermination+0x58>)
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	3b01      	subs	r3, #1
 800a09a:	4a0a      	ldr	r2, [pc, #40]	; (800a0c4 <prvCheckTasksWaitingTermination+0x58>)
 800a09c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a09e:	f000 fbe9 	bl	800a874 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a0a2:	6878      	ldr	r0, [r7, #4]
 800a0a4:	f000 f810 	bl	800a0c8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a0a8:	4b06      	ldr	r3, [pc, #24]	; (800a0c4 <prvCheckTasksWaitingTermination+0x58>)
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d1e1      	bne.n	800a074 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a0b0:	bf00      	nop
 800a0b2:	bf00      	nop
 800a0b4:	3708      	adds	r7, #8
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	bd80      	pop	{r7, pc}
 800a0ba:	bf00      	nop
 800a0bc:	20000ae4 	.word	0x20000ae4
 800a0c0:	20000b10 	.word	0x20000b10
 800a0c4:	20000af8 	.word	0x20000af8

0800a0c8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b084      	sub	sp, #16
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	334c      	adds	r3, #76	; 0x4c
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	f001 fdf3 	bl	800bcc0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d108      	bne.n	800a0f6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a0e8:	4618      	mov	r0, r3
 800a0ea:	f000 fd81 	bl	800abf0 <vPortFree>
				vPortFree( pxTCB );
 800a0ee:	6878      	ldr	r0, [r7, #4]
 800a0f0:	f000 fd7e 	bl	800abf0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a0f4:	e018      	b.n	800a128 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 800a0fc:	2b01      	cmp	r3, #1
 800a0fe:	d103      	bne.n	800a108 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a100:	6878      	ldr	r0, [r7, #4]
 800a102:	f000 fd75 	bl	800abf0 <vPortFree>
	}
 800a106:	e00f      	b.n	800a128 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 800a10e:	2b02      	cmp	r3, #2
 800a110:	d00a      	beq.n	800a128 <prvDeleteTCB+0x60>
	__asm volatile
 800a112:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a116:	f383 8811 	msr	BASEPRI, r3
 800a11a:	f3bf 8f6f 	isb	sy
 800a11e:	f3bf 8f4f 	dsb	sy
 800a122:	60fb      	str	r3, [r7, #12]
}
 800a124:	bf00      	nop
 800a126:	e7fe      	b.n	800a126 <prvDeleteTCB+0x5e>
	}
 800a128:	bf00      	nop
 800a12a:	3710      	adds	r7, #16
 800a12c:	46bd      	mov	sp, r7
 800a12e:	bd80      	pop	{r7, pc}

0800a130 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a130:	b480      	push	{r7}
 800a132:	b083      	sub	sp, #12
 800a134:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a136:	4b0c      	ldr	r3, [pc, #48]	; (800a168 <prvResetNextTaskUnblockTime+0x38>)
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d104      	bne.n	800a14a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a140:	4b0a      	ldr	r3, [pc, #40]	; (800a16c <prvResetNextTaskUnblockTime+0x3c>)
 800a142:	f04f 32ff 	mov.w	r2, #4294967295
 800a146:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a148:	e008      	b.n	800a15c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a14a:	4b07      	ldr	r3, [pc, #28]	; (800a168 <prvResetNextTaskUnblockTime+0x38>)
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	68db      	ldr	r3, [r3, #12]
 800a150:	68db      	ldr	r3, [r3, #12]
 800a152:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	685b      	ldr	r3, [r3, #4]
 800a158:	4a04      	ldr	r2, [pc, #16]	; (800a16c <prvResetNextTaskUnblockTime+0x3c>)
 800a15a:	6013      	str	r3, [r2, #0]
}
 800a15c:	bf00      	nop
 800a15e:	370c      	adds	r7, #12
 800a160:	46bd      	mov	sp, r7
 800a162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a166:	4770      	bx	lr
 800a168:	20000ac8 	.word	0x20000ac8
 800a16c:	20000b30 	.word	0x20000b30

0800a170 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a170:	b480      	push	{r7}
 800a172:	b083      	sub	sp, #12
 800a174:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a176:	4b0b      	ldr	r3, [pc, #44]	; (800a1a4 <xTaskGetSchedulerState+0x34>)
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d102      	bne.n	800a184 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a17e:	2301      	movs	r3, #1
 800a180:	607b      	str	r3, [r7, #4]
 800a182:	e008      	b.n	800a196 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a184:	4b08      	ldr	r3, [pc, #32]	; (800a1a8 <xTaskGetSchedulerState+0x38>)
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d102      	bne.n	800a192 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a18c:	2302      	movs	r3, #2
 800a18e:	607b      	str	r3, [r7, #4]
 800a190:	e001      	b.n	800a196 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a192:	2300      	movs	r3, #0
 800a194:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a196:	687b      	ldr	r3, [r7, #4]
	}
 800a198:	4618      	mov	r0, r3
 800a19a:	370c      	adds	r7, #12
 800a19c:	46bd      	mov	sp, r7
 800a19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a2:	4770      	bx	lr
 800a1a4:	20000b1c 	.word	0x20000b1c
 800a1a8:	20000b38 	.word	0x20000b38

0800a1ac <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b084      	sub	sp, #16
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a1b8:	2300      	movs	r3, #0
 800a1ba:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d05e      	beq.n	800a280 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a1c2:	68bb      	ldr	r3, [r7, #8]
 800a1c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1c6:	4b31      	ldr	r3, [pc, #196]	; (800a28c <xTaskPriorityInherit+0xe0>)
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1cc:	429a      	cmp	r2, r3
 800a1ce:	d24e      	bcs.n	800a26e <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a1d0:	68bb      	ldr	r3, [r7, #8]
 800a1d2:	699b      	ldr	r3, [r3, #24]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	db06      	blt.n	800a1e6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a1d8:	4b2c      	ldr	r3, [pc, #176]	; (800a28c <xTaskPriorityInherit+0xe0>)
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1de:	f1c3 0207 	rsb	r2, r3, #7
 800a1e2:	68bb      	ldr	r3, [r7, #8]
 800a1e4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a1e6:	68bb      	ldr	r3, [r7, #8]
 800a1e8:	6959      	ldr	r1, [r3, #20]
 800a1ea:	68bb      	ldr	r3, [r7, #8]
 800a1ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1ee:	4613      	mov	r3, r2
 800a1f0:	009b      	lsls	r3, r3, #2
 800a1f2:	4413      	add	r3, r2
 800a1f4:	009b      	lsls	r3, r3, #2
 800a1f6:	4a26      	ldr	r2, [pc, #152]	; (800a290 <xTaskPriorityInherit+0xe4>)
 800a1f8:	4413      	add	r3, r2
 800a1fa:	4299      	cmp	r1, r3
 800a1fc:	d12f      	bne.n	800a25e <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a1fe:	68bb      	ldr	r3, [r7, #8]
 800a200:	3304      	adds	r3, #4
 800a202:	4618      	mov	r0, r3
 800a204:	f7fe fbd4 	bl	80089b0 <uxListRemove>
 800a208:	4603      	mov	r3, r0
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d10a      	bne.n	800a224 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800a20e:	68bb      	ldr	r3, [r7, #8]
 800a210:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a212:	2201      	movs	r2, #1
 800a214:	fa02 f303 	lsl.w	r3, r2, r3
 800a218:	43da      	mvns	r2, r3
 800a21a:	4b1e      	ldr	r3, [pc, #120]	; (800a294 <xTaskPriorityInherit+0xe8>)
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	4013      	ands	r3, r2
 800a220:	4a1c      	ldr	r2, [pc, #112]	; (800a294 <xTaskPriorityInherit+0xe8>)
 800a222:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a224:	4b19      	ldr	r3, [pc, #100]	; (800a28c <xTaskPriorityInherit+0xe0>)
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a22a:	68bb      	ldr	r3, [r7, #8]
 800a22c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a22e:	68bb      	ldr	r3, [r7, #8]
 800a230:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a232:	2201      	movs	r2, #1
 800a234:	409a      	lsls	r2, r3
 800a236:	4b17      	ldr	r3, [pc, #92]	; (800a294 <xTaskPriorityInherit+0xe8>)
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	4313      	orrs	r3, r2
 800a23c:	4a15      	ldr	r2, [pc, #84]	; (800a294 <xTaskPriorityInherit+0xe8>)
 800a23e:	6013      	str	r3, [r2, #0]
 800a240:	68bb      	ldr	r3, [r7, #8]
 800a242:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a244:	4613      	mov	r3, r2
 800a246:	009b      	lsls	r3, r3, #2
 800a248:	4413      	add	r3, r2
 800a24a:	009b      	lsls	r3, r3, #2
 800a24c:	4a10      	ldr	r2, [pc, #64]	; (800a290 <xTaskPriorityInherit+0xe4>)
 800a24e:	441a      	add	r2, r3
 800a250:	68bb      	ldr	r3, [r7, #8]
 800a252:	3304      	adds	r3, #4
 800a254:	4619      	mov	r1, r3
 800a256:	4610      	mov	r0, r2
 800a258:	f7fe fb4d 	bl	80088f6 <vListInsertEnd>
 800a25c:	e004      	b.n	800a268 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a25e:	4b0b      	ldr	r3, [pc, #44]	; (800a28c <xTaskPriorityInherit+0xe0>)
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a264:	68bb      	ldr	r3, [r7, #8]
 800a266:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a268:	2301      	movs	r3, #1
 800a26a:	60fb      	str	r3, [r7, #12]
 800a26c:	e008      	b.n	800a280 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a26e:	68bb      	ldr	r3, [r7, #8]
 800a270:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a272:	4b06      	ldr	r3, [pc, #24]	; (800a28c <xTaskPriorityInherit+0xe0>)
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a278:	429a      	cmp	r2, r3
 800a27a:	d201      	bcs.n	800a280 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a27c:	2301      	movs	r3, #1
 800a27e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a280:	68fb      	ldr	r3, [r7, #12]
	}
 800a282:	4618      	mov	r0, r3
 800a284:	3710      	adds	r7, #16
 800a286:	46bd      	mov	sp, r7
 800a288:	bd80      	pop	{r7, pc}
 800a28a:	bf00      	nop
 800a28c:	20000a10 	.word	0x20000a10
 800a290:	20000a14 	.word	0x20000a14
 800a294:	20000b18 	.word	0x20000b18

0800a298 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a298:	b580      	push	{r7, lr}
 800a29a:	b086      	sub	sp, #24
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d06e      	beq.n	800a38c <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a2ae:	4b3a      	ldr	r3, [pc, #232]	; (800a398 <xTaskPriorityDisinherit+0x100>)
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	693a      	ldr	r2, [r7, #16]
 800a2b4:	429a      	cmp	r2, r3
 800a2b6:	d00a      	beq.n	800a2ce <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800a2b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2bc:	f383 8811 	msr	BASEPRI, r3
 800a2c0:	f3bf 8f6f 	isb	sy
 800a2c4:	f3bf 8f4f 	dsb	sy
 800a2c8:	60fb      	str	r3, [r7, #12]
}
 800a2ca:	bf00      	nop
 800a2cc:	e7fe      	b.n	800a2cc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a2ce:	693b      	ldr	r3, [r7, #16]
 800a2d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d10a      	bne.n	800a2ec <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800a2d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2da:	f383 8811 	msr	BASEPRI, r3
 800a2de:	f3bf 8f6f 	isb	sy
 800a2e2:	f3bf 8f4f 	dsb	sy
 800a2e6:	60bb      	str	r3, [r7, #8]
}
 800a2e8:	bf00      	nop
 800a2ea:	e7fe      	b.n	800a2ea <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800a2ec:	693b      	ldr	r3, [r7, #16]
 800a2ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a2f0:	1e5a      	subs	r2, r3, #1
 800a2f2:	693b      	ldr	r3, [r7, #16]
 800a2f4:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a2f6:	693b      	ldr	r3, [r7, #16]
 800a2f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2fa:	693b      	ldr	r3, [r7, #16]
 800a2fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a2fe:	429a      	cmp	r2, r3
 800a300:	d044      	beq.n	800a38c <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a302:	693b      	ldr	r3, [r7, #16]
 800a304:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a306:	2b00      	cmp	r3, #0
 800a308:	d140      	bne.n	800a38c <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a30a:	693b      	ldr	r3, [r7, #16]
 800a30c:	3304      	adds	r3, #4
 800a30e:	4618      	mov	r0, r3
 800a310:	f7fe fb4e 	bl	80089b0 <uxListRemove>
 800a314:	4603      	mov	r3, r0
 800a316:	2b00      	cmp	r3, #0
 800a318:	d115      	bne.n	800a346 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a31a:	693b      	ldr	r3, [r7, #16]
 800a31c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a31e:	491f      	ldr	r1, [pc, #124]	; (800a39c <xTaskPriorityDisinherit+0x104>)
 800a320:	4613      	mov	r3, r2
 800a322:	009b      	lsls	r3, r3, #2
 800a324:	4413      	add	r3, r2
 800a326:	009b      	lsls	r3, r3, #2
 800a328:	440b      	add	r3, r1
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d10a      	bne.n	800a346 <xTaskPriorityDisinherit+0xae>
 800a330:	693b      	ldr	r3, [r7, #16]
 800a332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a334:	2201      	movs	r2, #1
 800a336:	fa02 f303 	lsl.w	r3, r2, r3
 800a33a:	43da      	mvns	r2, r3
 800a33c:	4b18      	ldr	r3, [pc, #96]	; (800a3a0 <xTaskPriorityDisinherit+0x108>)
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	4013      	ands	r3, r2
 800a342:	4a17      	ldr	r2, [pc, #92]	; (800a3a0 <xTaskPriorityDisinherit+0x108>)
 800a344:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a346:	693b      	ldr	r3, [r7, #16]
 800a348:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a34a:	693b      	ldr	r3, [r7, #16]
 800a34c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a34e:	693b      	ldr	r3, [r7, #16]
 800a350:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a352:	f1c3 0207 	rsb	r2, r3, #7
 800a356:	693b      	ldr	r3, [r7, #16]
 800a358:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a35a:	693b      	ldr	r3, [r7, #16]
 800a35c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a35e:	2201      	movs	r2, #1
 800a360:	409a      	lsls	r2, r3
 800a362:	4b0f      	ldr	r3, [pc, #60]	; (800a3a0 <xTaskPriorityDisinherit+0x108>)
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	4313      	orrs	r3, r2
 800a368:	4a0d      	ldr	r2, [pc, #52]	; (800a3a0 <xTaskPriorityDisinherit+0x108>)
 800a36a:	6013      	str	r3, [r2, #0]
 800a36c:	693b      	ldr	r3, [r7, #16]
 800a36e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a370:	4613      	mov	r3, r2
 800a372:	009b      	lsls	r3, r3, #2
 800a374:	4413      	add	r3, r2
 800a376:	009b      	lsls	r3, r3, #2
 800a378:	4a08      	ldr	r2, [pc, #32]	; (800a39c <xTaskPriorityDisinherit+0x104>)
 800a37a:	441a      	add	r2, r3
 800a37c:	693b      	ldr	r3, [r7, #16]
 800a37e:	3304      	adds	r3, #4
 800a380:	4619      	mov	r1, r3
 800a382:	4610      	mov	r0, r2
 800a384:	f7fe fab7 	bl	80088f6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a388:	2301      	movs	r3, #1
 800a38a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a38c:	697b      	ldr	r3, [r7, #20]
	}
 800a38e:	4618      	mov	r0, r3
 800a390:	3718      	adds	r7, #24
 800a392:	46bd      	mov	sp, r7
 800a394:	bd80      	pop	{r7, pc}
 800a396:	bf00      	nop
 800a398:	20000a10 	.word	0x20000a10
 800a39c:	20000a14 	.word	0x20000a14
 800a3a0:	20000b18 	.word	0x20000b18

0800a3a4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	b088      	sub	sp, #32
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
 800a3ac:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a3b2:	2301      	movs	r3, #1
 800a3b4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d077      	beq.n	800a4ac <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a3bc:	69bb      	ldr	r3, [r7, #24]
 800a3be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d10a      	bne.n	800a3da <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800a3c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3c8:	f383 8811 	msr	BASEPRI, r3
 800a3cc:	f3bf 8f6f 	isb	sy
 800a3d0:	f3bf 8f4f 	dsb	sy
 800a3d4:	60fb      	str	r3, [r7, #12]
}
 800a3d6:	bf00      	nop
 800a3d8:	e7fe      	b.n	800a3d8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a3da:	69bb      	ldr	r3, [r7, #24]
 800a3dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a3de:	683a      	ldr	r2, [r7, #0]
 800a3e0:	429a      	cmp	r2, r3
 800a3e2:	d902      	bls.n	800a3ea <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a3e4:	683b      	ldr	r3, [r7, #0]
 800a3e6:	61fb      	str	r3, [r7, #28]
 800a3e8:	e002      	b.n	800a3f0 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a3ea:	69bb      	ldr	r3, [r7, #24]
 800a3ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a3ee:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a3f0:	69bb      	ldr	r3, [r7, #24]
 800a3f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3f4:	69fa      	ldr	r2, [r7, #28]
 800a3f6:	429a      	cmp	r2, r3
 800a3f8:	d058      	beq.n	800a4ac <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a3fa:	69bb      	ldr	r3, [r7, #24]
 800a3fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a3fe:	697a      	ldr	r2, [r7, #20]
 800a400:	429a      	cmp	r2, r3
 800a402:	d153      	bne.n	800a4ac <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a404:	4b2b      	ldr	r3, [pc, #172]	; (800a4b4 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	69ba      	ldr	r2, [r7, #24]
 800a40a:	429a      	cmp	r2, r3
 800a40c:	d10a      	bne.n	800a424 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800a40e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a412:	f383 8811 	msr	BASEPRI, r3
 800a416:	f3bf 8f6f 	isb	sy
 800a41a:	f3bf 8f4f 	dsb	sy
 800a41e:	60bb      	str	r3, [r7, #8]
}
 800a420:	bf00      	nop
 800a422:	e7fe      	b.n	800a422 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a424:	69bb      	ldr	r3, [r7, #24]
 800a426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a428:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a42a:	69bb      	ldr	r3, [r7, #24]
 800a42c:	69fa      	ldr	r2, [r7, #28]
 800a42e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a430:	69bb      	ldr	r3, [r7, #24]
 800a432:	699b      	ldr	r3, [r3, #24]
 800a434:	2b00      	cmp	r3, #0
 800a436:	db04      	blt.n	800a442 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a438:	69fb      	ldr	r3, [r7, #28]
 800a43a:	f1c3 0207 	rsb	r2, r3, #7
 800a43e:	69bb      	ldr	r3, [r7, #24]
 800a440:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a442:	69bb      	ldr	r3, [r7, #24]
 800a444:	6959      	ldr	r1, [r3, #20]
 800a446:	693a      	ldr	r2, [r7, #16]
 800a448:	4613      	mov	r3, r2
 800a44a:	009b      	lsls	r3, r3, #2
 800a44c:	4413      	add	r3, r2
 800a44e:	009b      	lsls	r3, r3, #2
 800a450:	4a19      	ldr	r2, [pc, #100]	; (800a4b8 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800a452:	4413      	add	r3, r2
 800a454:	4299      	cmp	r1, r3
 800a456:	d129      	bne.n	800a4ac <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a458:	69bb      	ldr	r3, [r7, #24]
 800a45a:	3304      	adds	r3, #4
 800a45c:	4618      	mov	r0, r3
 800a45e:	f7fe faa7 	bl	80089b0 <uxListRemove>
 800a462:	4603      	mov	r3, r0
 800a464:	2b00      	cmp	r3, #0
 800a466:	d10a      	bne.n	800a47e <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800a468:	69bb      	ldr	r3, [r7, #24]
 800a46a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a46c:	2201      	movs	r2, #1
 800a46e:	fa02 f303 	lsl.w	r3, r2, r3
 800a472:	43da      	mvns	r2, r3
 800a474:	4b11      	ldr	r3, [pc, #68]	; (800a4bc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	4013      	ands	r3, r2
 800a47a:	4a10      	ldr	r2, [pc, #64]	; (800a4bc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a47c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a47e:	69bb      	ldr	r3, [r7, #24]
 800a480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a482:	2201      	movs	r2, #1
 800a484:	409a      	lsls	r2, r3
 800a486:	4b0d      	ldr	r3, [pc, #52]	; (800a4bc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	4313      	orrs	r3, r2
 800a48c:	4a0b      	ldr	r2, [pc, #44]	; (800a4bc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a48e:	6013      	str	r3, [r2, #0]
 800a490:	69bb      	ldr	r3, [r7, #24]
 800a492:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a494:	4613      	mov	r3, r2
 800a496:	009b      	lsls	r3, r3, #2
 800a498:	4413      	add	r3, r2
 800a49a:	009b      	lsls	r3, r3, #2
 800a49c:	4a06      	ldr	r2, [pc, #24]	; (800a4b8 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800a49e:	441a      	add	r2, r3
 800a4a0:	69bb      	ldr	r3, [r7, #24]
 800a4a2:	3304      	adds	r3, #4
 800a4a4:	4619      	mov	r1, r3
 800a4a6:	4610      	mov	r0, r2
 800a4a8:	f7fe fa25 	bl	80088f6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a4ac:	bf00      	nop
 800a4ae:	3720      	adds	r7, #32
 800a4b0:	46bd      	mov	sp, r7
 800a4b2:	bd80      	pop	{r7, pc}
 800a4b4:	20000a10 	.word	0x20000a10
 800a4b8:	20000a14 	.word	0x20000a14
 800a4bc:	20000b18 	.word	0x20000b18

0800a4c0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a4c0:	b480      	push	{r7}
 800a4c2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a4c4:	4b07      	ldr	r3, [pc, #28]	; (800a4e4 <pvTaskIncrementMutexHeldCount+0x24>)
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d004      	beq.n	800a4d6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a4cc:	4b05      	ldr	r3, [pc, #20]	; (800a4e4 <pvTaskIncrementMutexHeldCount+0x24>)
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a4d2:	3201      	adds	r2, #1
 800a4d4:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800a4d6:	4b03      	ldr	r3, [pc, #12]	; (800a4e4 <pvTaskIncrementMutexHeldCount+0x24>)
 800a4d8:	681b      	ldr	r3, [r3, #0]
	}
 800a4da:	4618      	mov	r0, r3
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e2:	4770      	bx	lr
 800a4e4:	20000a10 	.word	0x20000a10

0800a4e8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a4e8:	b580      	push	{r7, lr}
 800a4ea:	b084      	sub	sp, #16
 800a4ec:	af00      	add	r7, sp, #0
 800a4ee:	6078      	str	r0, [r7, #4]
 800a4f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a4f2:	4b29      	ldr	r3, [pc, #164]	; (800a598 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a4f8:	4b28      	ldr	r3, [pc, #160]	; (800a59c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	3304      	adds	r3, #4
 800a4fe:	4618      	mov	r0, r3
 800a500:	f7fe fa56 	bl	80089b0 <uxListRemove>
 800a504:	4603      	mov	r3, r0
 800a506:	2b00      	cmp	r3, #0
 800a508:	d10b      	bne.n	800a522 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a50a:	4b24      	ldr	r3, [pc, #144]	; (800a59c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a510:	2201      	movs	r2, #1
 800a512:	fa02 f303 	lsl.w	r3, r2, r3
 800a516:	43da      	mvns	r2, r3
 800a518:	4b21      	ldr	r3, [pc, #132]	; (800a5a0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	4013      	ands	r3, r2
 800a51e:	4a20      	ldr	r2, [pc, #128]	; (800a5a0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a520:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a528:	d10a      	bne.n	800a540 <prvAddCurrentTaskToDelayedList+0x58>
 800a52a:	683b      	ldr	r3, [r7, #0]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d007      	beq.n	800a540 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a530:	4b1a      	ldr	r3, [pc, #104]	; (800a59c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	3304      	adds	r3, #4
 800a536:	4619      	mov	r1, r3
 800a538:	481a      	ldr	r0, [pc, #104]	; (800a5a4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800a53a:	f7fe f9dc 	bl	80088f6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a53e:	e026      	b.n	800a58e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a540:	68fa      	ldr	r2, [r7, #12]
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	4413      	add	r3, r2
 800a546:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a548:	4b14      	ldr	r3, [pc, #80]	; (800a59c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	68ba      	ldr	r2, [r7, #8]
 800a54e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a550:	68ba      	ldr	r2, [r7, #8]
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	429a      	cmp	r2, r3
 800a556:	d209      	bcs.n	800a56c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a558:	4b13      	ldr	r3, [pc, #76]	; (800a5a8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a55a:	681a      	ldr	r2, [r3, #0]
 800a55c:	4b0f      	ldr	r3, [pc, #60]	; (800a59c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	3304      	adds	r3, #4
 800a562:	4619      	mov	r1, r3
 800a564:	4610      	mov	r0, r2
 800a566:	f7fe f9ea 	bl	800893e <vListInsert>
}
 800a56a:	e010      	b.n	800a58e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a56c:	4b0f      	ldr	r3, [pc, #60]	; (800a5ac <prvAddCurrentTaskToDelayedList+0xc4>)
 800a56e:	681a      	ldr	r2, [r3, #0]
 800a570:	4b0a      	ldr	r3, [pc, #40]	; (800a59c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	3304      	adds	r3, #4
 800a576:	4619      	mov	r1, r3
 800a578:	4610      	mov	r0, r2
 800a57a:	f7fe f9e0 	bl	800893e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a57e:	4b0c      	ldr	r3, [pc, #48]	; (800a5b0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	68ba      	ldr	r2, [r7, #8]
 800a584:	429a      	cmp	r2, r3
 800a586:	d202      	bcs.n	800a58e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a588:	4a09      	ldr	r2, [pc, #36]	; (800a5b0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a58a:	68bb      	ldr	r3, [r7, #8]
 800a58c:	6013      	str	r3, [r2, #0]
}
 800a58e:	bf00      	nop
 800a590:	3710      	adds	r7, #16
 800a592:	46bd      	mov	sp, r7
 800a594:	bd80      	pop	{r7, pc}
 800a596:	bf00      	nop
 800a598:	20000b14 	.word	0x20000b14
 800a59c:	20000a10 	.word	0x20000a10
 800a5a0:	20000b18 	.word	0x20000b18
 800a5a4:	20000afc 	.word	0x20000afc
 800a5a8:	20000acc 	.word	0x20000acc
 800a5ac:	20000ac8 	.word	0x20000ac8
 800a5b0:	20000b30 	.word	0x20000b30

0800a5b4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a5b4:	b480      	push	{r7}
 800a5b6:	b085      	sub	sp, #20
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	60f8      	str	r0, [r7, #12]
 800a5bc:	60b9      	str	r1, [r7, #8]
 800a5be:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	3b04      	subs	r3, #4
 800a5c4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a5cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	3b04      	subs	r3, #4
 800a5d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a5d4:	68bb      	ldr	r3, [r7, #8]
 800a5d6:	f023 0201 	bic.w	r2, r3, #1
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	3b04      	subs	r3, #4
 800a5e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a5e4:	4a0c      	ldr	r2, [pc, #48]	; (800a618 <pxPortInitialiseStack+0x64>)
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	3b14      	subs	r3, #20
 800a5ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a5f0:	687a      	ldr	r2, [r7, #4]
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	3b04      	subs	r3, #4
 800a5fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	f06f 0202 	mvn.w	r2, #2
 800a602:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	3b20      	subs	r3, #32
 800a608:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a60a:	68fb      	ldr	r3, [r7, #12]
}
 800a60c:	4618      	mov	r0, r3
 800a60e:	3714      	adds	r7, #20
 800a610:	46bd      	mov	sp, r7
 800a612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a616:	4770      	bx	lr
 800a618:	0800a61d 	.word	0x0800a61d

0800a61c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a61c:	b480      	push	{r7}
 800a61e:	b085      	sub	sp, #20
 800a620:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a622:	2300      	movs	r3, #0
 800a624:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a626:	4b12      	ldr	r3, [pc, #72]	; (800a670 <prvTaskExitError+0x54>)
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a62e:	d00a      	beq.n	800a646 <prvTaskExitError+0x2a>
	__asm volatile
 800a630:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a634:	f383 8811 	msr	BASEPRI, r3
 800a638:	f3bf 8f6f 	isb	sy
 800a63c:	f3bf 8f4f 	dsb	sy
 800a640:	60fb      	str	r3, [r7, #12]
}
 800a642:	bf00      	nop
 800a644:	e7fe      	b.n	800a644 <prvTaskExitError+0x28>
	__asm volatile
 800a646:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a64a:	f383 8811 	msr	BASEPRI, r3
 800a64e:	f3bf 8f6f 	isb	sy
 800a652:	f3bf 8f4f 	dsb	sy
 800a656:	60bb      	str	r3, [r7, #8]
}
 800a658:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a65a:	bf00      	nop
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d0fc      	beq.n	800a65c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a662:	bf00      	nop
 800a664:	bf00      	nop
 800a666:	3714      	adds	r7, #20
 800a668:	46bd      	mov	sp, r7
 800a66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66e:	4770      	bx	lr
 800a670:	20000078 	.word	0x20000078
	...

0800a680 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a680:	4b07      	ldr	r3, [pc, #28]	; (800a6a0 <pxCurrentTCBConst2>)
 800a682:	6819      	ldr	r1, [r3, #0]
 800a684:	6808      	ldr	r0, [r1, #0]
 800a686:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a68a:	f380 8809 	msr	PSP, r0
 800a68e:	f3bf 8f6f 	isb	sy
 800a692:	f04f 0000 	mov.w	r0, #0
 800a696:	f380 8811 	msr	BASEPRI, r0
 800a69a:	4770      	bx	lr
 800a69c:	f3af 8000 	nop.w

0800a6a0 <pxCurrentTCBConst2>:
 800a6a0:	20000a10 	.word	0x20000a10
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a6a4:	bf00      	nop
 800a6a6:	bf00      	nop

0800a6a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a6a8:	4808      	ldr	r0, [pc, #32]	; (800a6cc <prvPortStartFirstTask+0x24>)
 800a6aa:	6800      	ldr	r0, [r0, #0]
 800a6ac:	6800      	ldr	r0, [r0, #0]
 800a6ae:	f380 8808 	msr	MSP, r0
 800a6b2:	f04f 0000 	mov.w	r0, #0
 800a6b6:	f380 8814 	msr	CONTROL, r0
 800a6ba:	b662      	cpsie	i
 800a6bc:	b661      	cpsie	f
 800a6be:	f3bf 8f4f 	dsb	sy
 800a6c2:	f3bf 8f6f 	isb	sy
 800a6c6:	df00      	svc	0
 800a6c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a6ca:	bf00      	nop
 800a6cc:	e000ed08 	.word	0xe000ed08

0800a6d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b086      	sub	sp, #24
 800a6d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a6d6:	4b46      	ldr	r3, [pc, #280]	; (800a7f0 <xPortStartScheduler+0x120>)
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	4a46      	ldr	r2, [pc, #280]	; (800a7f4 <xPortStartScheduler+0x124>)
 800a6dc:	4293      	cmp	r3, r2
 800a6de:	d10a      	bne.n	800a6f6 <xPortStartScheduler+0x26>
	__asm volatile
 800a6e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6e4:	f383 8811 	msr	BASEPRI, r3
 800a6e8:	f3bf 8f6f 	isb	sy
 800a6ec:	f3bf 8f4f 	dsb	sy
 800a6f0:	613b      	str	r3, [r7, #16]
}
 800a6f2:	bf00      	nop
 800a6f4:	e7fe      	b.n	800a6f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a6f6:	4b3e      	ldr	r3, [pc, #248]	; (800a7f0 <xPortStartScheduler+0x120>)
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	4a3f      	ldr	r2, [pc, #252]	; (800a7f8 <xPortStartScheduler+0x128>)
 800a6fc:	4293      	cmp	r3, r2
 800a6fe:	d10a      	bne.n	800a716 <xPortStartScheduler+0x46>
	__asm volatile
 800a700:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a704:	f383 8811 	msr	BASEPRI, r3
 800a708:	f3bf 8f6f 	isb	sy
 800a70c:	f3bf 8f4f 	dsb	sy
 800a710:	60fb      	str	r3, [r7, #12]
}
 800a712:	bf00      	nop
 800a714:	e7fe      	b.n	800a714 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a716:	4b39      	ldr	r3, [pc, #228]	; (800a7fc <xPortStartScheduler+0x12c>)
 800a718:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a71a:	697b      	ldr	r3, [r7, #20]
 800a71c:	781b      	ldrb	r3, [r3, #0]
 800a71e:	b2db      	uxtb	r3, r3
 800a720:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a722:	697b      	ldr	r3, [r7, #20]
 800a724:	22ff      	movs	r2, #255	; 0xff
 800a726:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a728:	697b      	ldr	r3, [r7, #20]
 800a72a:	781b      	ldrb	r3, [r3, #0]
 800a72c:	b2db      	uxtb	r3, r3
 800a72e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a730:	78fb      	ldrb	r3, [r7, #3]
 800a732:	b2db      	uxtb	r3, r3
 800a734:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a738:	b2da      	uxtb	r2, r3
 800a73a:	4b31      	ldr	r3, [pc, #196]	; (800a800 <xPortStartScheduler+0x130>)
 800a73c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a73e:	4b31      	ldr	r3, [pc, #196]	; (800a804 <xPortStartScheduler+0x134>)
 800a740:	2207      	movs	r2, #7
 800a742:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a744:	e009      	b.n	800a75a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a746:	4b2f      	ldr	r3, [pc, #188]	; (800a804 <xPortStartScheduler+0x134>)
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	3b01      	subs	r3, #1
 800a74c:	4a2d      	ldr	r2, [pc, #180]	; (800a804 <xPortStartScheduler+0x134>)
 800a74e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a750:	78fb      	ldrb	r3, [r7, #3]
 800a752:	b2db      	uxtb	r3, r3
 800a754:	005b      	lsls	r3, r3, #1
 800a756:	b2db      	uxtb	r3, r3
 800a758:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a75a:	78fb      	ldrb	r3, [r7, #3]
 800a75c:	b2db      	uxtb	r3, r3
 800a75e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a762:	2b80      	cmp	r3, #128	; 0x80
 800a764:	d0ef      	beq.n	800a746 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a766:	4b27      	ldr	r3, [pc, #156]	; (800a804 <xPortStartScheduler+0x134>)
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	f1c3 0307 	rsb	r3, r3, #7
 800a76e:	2b04      	cmp	r3, #4
 800a770:	d00a      	beq.n	800a788 <xPortStartScheduler+0xb8>
	__asm volatile
 800a772:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a776:	f383 8811 	msr	BASEPRI, r3
 800a77a:	f3bf 8f6f 	isb	sy
 800a77e:	f3bf 8f4f 	dsb	sy
 800a782:	60bb      	str	r3, [r7, #8]
}
 800a784:	bf00      	nop
 800a786:	e7fe      	b.n	800a786 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a788:	4b1e      	ldr	r3, [pc, #120]	; (800a804 <xPortStartScheduler+0x134>)
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	021b      	lsls	r3, r3, #8
 800a78e:	4a1d      	ldr	r2, [pc, #116]	; (800a804 <xPortStartScheduler+0x134>)
 800a790:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a792:	4b1c      	ldr	r3, [pc, #112]	; (800a804 <xPortStartScheduler+0x134>)
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a79a:	4a1a      	ldr	r2, [pc, #104]	; (800a804 <xPortStartScheduler+0x134>)
 800a79c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	b2da      	uxtb	r2, r3
 800a7a2:	697b      	ldr	r3, [r7, #20]
 800a7a4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a7a6:	4b18      	ldr	r3, [pc, #96]	; (800a808 <xPortStartScheduler+0x138>)
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	4a17      	ldr	r2, [pc, #92]	; (800a808 <xPortStartScheduler+0x138>)
 800a7ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a7b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a7b2:	4b15      	ldr	r3, [pc, #84]	; (800a808 <xPortStartScheduler+0x138>)
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	4a14      	ldr	r2, [pc, #80]	; (800a808 <xPortStartScheduler+0x138>)
 800a7b8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a7bc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a7be:	f000 f8dd 	bl	800a97c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a7c2:	4b12      	ldr	r3, [pc, #72]	; (800a80c <xPortStartScheduler+0x13c>)
 800a7c4:	2200      	movs	r2, #0
 800a7c6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a7c8:	f000 f8fc 	bl	800a9c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a7cc:	4b10      	ldr	r3, [pc, #64]	; (800a810 <xPortStartScheduler+0x140>)
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	4a0f      	ldr	r2, [pc, #60]	; (800a810 <xPortStartScheduler+0x140>)
 800a7d2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a7d6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a7d8:	f7ff ff66 	bl	800a6a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a7dc:	f7ff fa82 	bl	8009ce4 <vTaskSwitchContext>
	prvTaskExitError();
 800a7e0:	f7ff ff1c 	bl	800a61c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a7e4:	2300      	movs	r3, #0
}
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	3718      	adds	r7, #24
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	bd80      	pop	{r7, pc}
 800a7ee:	bf00      	nop
 800a7f0:	e000ed00 	.word	0xe000ed00
 800a7f4:	410fc271 	.word	0x410fc271
 800a7f8:	410fc270 	.word	0x410fc270
 800a7fc:	e000e400 	.word	0xe000e400
 800a800:	20000b3c 	.word	0x20000b3c
 800a804:	20000b40 	.word	0x20000b40
 800a808:	e000ed20 	.word	0xe000ed20
 800a80c:	20000078 	.word	0x20000078
 800a810:	e000ef34 	.word	0xe000ef34

0800a814 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a814:	b480      	push	{r7}
 800a816:	b083      	sub	sp, #12
 800a818:	af00      	add	r7, sp, #0
	__asm volatile
 800a81a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a81e:	f383 8811 	msr	BASEPRI, r3
 800a822:	f3bf 8f6f 	isb	sy
 800a826:	f3bf 8f4f 	dsb	sy
 800a82a:	607b      	str	r3, [r7, #4]
}
 800a82c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a82e:	4b0f      	ldr	r3, [pc, #60]	; (800a86c <vPortEnterCritical+0x58>)
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	3301      	adds	r3, #1
 800a834:	4a0d      	ldr	r2, [pc, #52]	; (800a86c <vPortEnterCritical+0x58>)
 800a836:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a838:	4b0c      	ldr	r3, [pc, #48]	; (800a86c <vPortEnterCritical+0x58>)
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	2b01      	cmp	r3, #1
 800a83e:	d10f      	bne.n	800a860 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a840:	4b0b      	ldr	r3, [pc, #44]	; (800a870 <vPortEnterCritical+0x5c>)
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	b2db      	uxtb	r3, r3
 800a846:	2b00      	cmp	r3, #0
 800a848:	d00a      	beq.n	800a860 <vPortEnterCritical+0x4c>
	__asm volatile
 800a84a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a84e:	f383 8811 	msr	BASEPRI, r3
 800a852:	f3bf 8f6f 	isb	sy
 800a856:	f3bf 8f4f 	dsb	sy
 800a85a:	603b      	str	r3, [r7, #0]
}
 800a85c:	bf00      	nop
 800a85e:	e7fe      	b.n	800a85e <vPortEnterCritical+0x4a>
	}
}
 800a860:	bf00      	nop
 800a862:	370c      	adds	r7, #12
 800a864:	46bd      	mov	sp, r7
 800a866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a86a:	4770      	bx	lr
 800a86c:	20000078 	.word	0x20000078
 800a870:	e000ed04 	.word	0xe000ed04

0800a874 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a874:	b480      	push	{r7}
 800a876:	b083      	sub	sp, #12
 800a878:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a87a:	4b12      	ldr	r3, [pc, #72]	; (800a8c4 <vPortExitCritical+0x50>)
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d10a      	bne.n	800a898 <vPortExitCritical+0x24>
	__asm volatile
 800a882:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a886:	f383 8811 	msr	BASEPRI, r3
 800a88a:	f3bf 8f6f 	isb	sy
 800a88e:	f3bf 8f4f 	dsb	sy
 800a892:	607b      	str	r3, [r7, #4]
}
 800a894:	bf00      	nop
 800a896:	e7fe      	b.n	800a896 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a898:	4b0a      	ldr	r3, [pc, #40]	; (800a8c4 <vPortExitCritical+0x50>)
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	3b01      	subs	r3, #1
 800a89e:	4a09      	ldr	r2, [pc, #36]	; (800a8c4 <vPortExitCritical+0x50>)
 800a8a0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a8a2:	4b08      	ldr	r3, [pc, #32]	; (800a8c4 <vPortExitCritical+0x50>)
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d105      	bne.n	800a8b6 <vPortExitCritical+0x42>
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a8ae:	683b      	ldr	r3, [r7, #0]
 800a8b0:	f383 8811 	msr	BASEPRI, r3
}
 800a8b4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a8b6:	bf00      	nop
 800a8b8:	370c      	adds	r7, #12
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c0:	4770      	bx	lr
 800a8c2:	bf00      	nop
 800a8c4:	20000078 	.word	0x20000078
	...

0800a8d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a8d0:	f3ef 8009 	mrs	r0, PSP
 800a8d4:	f3bf 8f6f 	isb	sy
 800a8d8:	4b15      	ldr	r3, [pc, #84]	; (800a930 <pxCurrentTCBConst>)
 800a8da:	681a      	ldr	r2, [r3, #0]
 800a8dc:	f01e 0f10 	tst.w	lr, #16
 800a8e0:	bf08      	it	eq
 800a8e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a8e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8ea:	6010      	str	r0, [r2, #0]
 800a8ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a8f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a8f4:	f380 8811 	msr	BASEPRI, r0
 800a8f8:	f3bf 8f4f 	dsb	sy
 800a8fc:	f3bf 8f6f 	isb	sy
 800a900:	f7ff f9f0 	bl	8009ce4 <vTaskSwitchContext>
 800a904:	f04f 0000 	mov.w	r0, #0
 800a908:	f380 8811 	msr	BASEPRI, r0
 800a90c:	bc09      	pop	{r0, r3}
 800a90e:	6819      	ldr	r1, [r3, #0]
 800a910:	6808      	ldr	r0, [r1, #0]
 800a912:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a916:	f01e 0f10 	tst.w	lr, #16
 800a91a:	bf08      	it	eq
 800a91c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a920:	f380 8809 	msr	PSP, r0
 800a924:	f3bf 8f6f 	isb	sy
 800a928:	4770      	bx	lr
 800a92a:	bf00      	nop
 800a92c:	f3af 8000 	nop.w

0800a930 <pxCurrentTCBConst>:
 800a930:	20000a10 	.word	0x20000a10
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a934:	bf00      	nop
 800a936:	bf00      	nop

0800a938 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b082      	sub	sp, #8
 800a93c:	af00      	add	r7, sp, #0
	__asm volatile
 800a93e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a942:	f383 8811 	msr	BASEPRI, r3
 800a946:	f3bf 8f6f 	isb	sy
 800a94a:	f3bf 8f4f 	dsb	sy
 800a94e:	607b      	str	r3, [r7, #4]
}
 800a950:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a952:	f7ff f90f 	bl	8009b74 <xTaskIncrementTick>
 800a956:	4603      	mov	r3, r0
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d003      	beq.n	800a964 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a95c:	4b06      	ldr	r3, [pc, #24]	; (800a978 <SysTick_Handler+0x40>)
 800a95e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a962:	601a      	str	r2, [r3, #0]
 800a964:	2300      	movs	r3, #0
 800a966:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a968:	683b      	ldr	r3, [r7, #0]
 800a96a:	f383 8811 	msr	BASEPRI, r3
}
 800a96e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a970:	bf00      	nop
 800a972:	3708      	adds	r7, #8
 800a974:	46bd      	mov	sp, r7
 800a976:	bd80      	pop	{r7, pc}
 800a978:	e000ed04 	.word	0xe000ed04

0800a97c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a97c:	b480      	push	{r7}
 800a97e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a980:	4b0b      	ldr	r3, [pc, #44]	; (800a9b0 <vPortSetupTimerInterrupt+0x34>)
 800a982:	2200      	movs	r2, #0
 800a984:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a986:	4b0b      	ldr	r3, [pc, #44]	; (800a9b4 <vPortSetupTimerInterrupt+0x38>)
 800a988:	2200      	movs	r2, #0
 800a98a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a98c:	4b0a      	ldr	r3, [pc, #40]	; (800a9b8 <vPortSetupTimerInterrupt+0x3c>)
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	4a0a      	ldr	r2, [pc, #40]	; (800a9bc <vPortSetupTimerInterrupt+0x40>)
 800a992:	fba2 2303 	umull	r2, r3, r2, r3
 800a996:	099b      	lsrs	r3, r3, #6
 800a998:	4a09      	ldr	r2, [pc, #36]	; (800a9c0 <vPortSetupTimerInterrupt+0x44>)
 800a99a:	3b01      	subs	r3, #1
 800a99c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a99e:	4b04      	ldr	r3, [pc, #16]	; (800a9b0 <vPortSetupTimerInterrupt+0x34>)
 800a9a0:	2207      	movs	r2, #7
 800a9a2:	601a      	str	r2, [r3, #0]
}
 800a9a4:	bf00      	nop
 800a9a6:	46bd      	mov	sp, r7
 800a9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ac:	4770      	bx	lr
 800a9ae:	bf00      	nop
 800a9b0:	e000e010 	.word	0xe000e010
 800a9b4:	e000e018 	.word	0xe000e018
 800a9b8:	2000006c 	.word	0x2000006c
 800a9bc:	10624dd3 	.word	0x10624dd3
 800a9c0:	e000e014 	.word	0xe000e014

0800a9c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a9c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a9d4 <vPortEnableVFP+0x10>
 800a9c8:	6801      	ldr	r1, [r0, #0]
 800a9ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a9ce:	6001      	str	r1, [r0, #0]
 800a9d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a9d2:	bf00      	nop
 800a9d4:	e000ed88 	.word	0xe000ed88

0800a9d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a9d8:	b480      	push	{r7}
 800a9da:	b085      	sub	sp, #20
 800a9dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a9de:	f3ef 8305 	mrs	r3, IPSR
 800a9e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	2b0f      	cmp	r3, #15
 800a9e8:	d914      	bls.n	800aa14 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a9ea:	4a17      	ldr	r2, [pc, #92]	; (800aa48 <vPortValidateInterruptPriority+0x70>)
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	4413      	add	r3, r2
 800a9f0:	781b      	ldrb	r3, [r3, #0]
 800a9f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a9f4:	4b15      	ldr	r3, [pc, #84]	; (800aa4c <vPortValidateInterruptPriority+0x74>)
 800a9f6:	781b      	ldrb	r3, [r3, #0]
 800a9f8:	7afa      	ldrb	r2, [r7, #11]
 800a9fa:	429a      	cmp	r2, r3
 800a9fc:	d20a      	bcs.n	800aa14 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a9fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa02:	f383 8811 	msr	BASEPRI, r3
 800aa06:	f3bf 8f6f 	isb	sy
 800aa0a:	f3bf 8f4f 	dsb	sy
 800aa0e:	607b      	str	r3, [r7, #4]
}
 800aa10:	bf00      	nop
 800aa12:	e7fe      	b.n	800aa12 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800aa14:	4b0e      	ldr	r3, [pc, #56]	; (800aa50 <vPortValidateInterruptPriority+0x78>)
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800aa1c:	4b0d      	ldr	r3, [pc, #52]	; (800aa54 <vPortValidateInterruptPriority+0x7c>)
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	429a      	cmp	r2, r3
 800aa22:	d90a      	bls.n	800aa3a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800aa24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa28:	f383 8811 	msr	BASEPRI, r3
 800aa2c:	f3bf 8f6f 	isb	sy
 800aa30:	f3bf 8f4f 	dsb	sy
 800aa34:	603b      	str	r3, [r7, #0]
}
 800aa36:	bf00      	nop
 800aa38:	e7fe      	b.n	800aa38 <vPortValidateInterruptPriority+0x60>
	}
 800aa3a:	bf00      	nop
 800aa3c:	3714      	adds	r7, #20
 800aa3e:	46bd      	mov	sp, r7
 800aa40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa44:	4770      	bx	lr
 800aa46:	bf00      	nop
 800aa48:	e000e3f0 	.word	0xe000e3f0
 800aa4c:	20000b3c 	.word	0x20000b3c
 800aa50:	e000ed0c 	.word	0xe000ed0c
 800aa54:	20000b40 	.word	0x20000b40

0800aa58 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800aa58:	b580      	push	{r7, lr}
 800aa5a:	b08a      	sub	sp, #40	; 0x28
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800aa60:	2300      	movs	r3, #0
 800aa62:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800aa64:	f7fe ffdc 	bl	8009a20 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800aa68:	4b5b      	ldr	r3, [pc, #364]	; (800abd8 <pvPortMalloc+0x180>)
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d101      	bne.n	800aa74 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800aa70:	f000 f920 	bl	800acb4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800aa74:	4b59      	ldr	r3, [pc, #356]	; (800abdc <pvPortMalloc+0x184>)
 800aa76:	681a      	ldr	r2, [r3, #0]
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	4013      	ands	r3, r2
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	f040 8093 	bne.w	800aba8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d01d      	beq.n	800aac4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800aa88:	2208      	movs	r2, #8
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	4413      	add	r3, r2
 800aa8e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	f003 0307 	and.w	r3, r3, #7
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d014      	beq.n	800aac4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	f023 0307 	bic.w	r3, r3, #7
 800aaa0:	3308      	adds	r3, #8
 800aaa2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	f003 0307 	and.w	r3, r3, #7
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d00a      	beq.n	800aac4 <pvPortMalloc+0x6c>
	__asm volatile
 800aaae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aab2:	f383 8811 	msr	BASEPRI, r3
 800aab6:	f3bf 8f6f 	isb	sy
 800aaba:	f3bf 8f4f 	dsb	sy
 800aabe:	617b      	str	r3, [r7, #20]
}
 800aac0:	bf00      	nop
 800aac2:	e7fe      	b.n	800aac2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d06e      	beq.n	800aba8 <pvPortMalloc+0x150>
 800aaca:	4b45      	ldr	r3, [pc, #276]	; (800abe0 <pvPortMalloc+0x188>)
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	687a      	ldr	r2, [r7, #4]
 800aad0:	429a      	cmp	r2, r3
 800aad2:	d869      	bhi.n	800aba8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800aad4:	4b43      	ldr	r3, [pc, #268]	; (800abe4 <pvPortMalloc+0x18c>)
 800aad6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800aad8:	4b42      	ldr	r3, [pc, #264]	; (800abe4 <pvPortMalloc+0x18c>)
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800aade:	e004      	b.n	800aaea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800aae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aae2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800aae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800aaea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaec:	685b      	ldr	r3, [r3, #4]
 800aaee:	687a      	ldr	r2, [r7, #4]
 800aaf0:	429a      	cmp	r2, r3
 800aaf2:	d903      	bls.n	800aafc <pvPortMalloc+0xa4>
 800aaf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d1f1      	bne.n	800aae0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800aafc:	4b36      	ldr	r3, [pc, #216]	; (800abd8 <pvPortMalloc+0x180>)
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ab02:	429a      	cmp	r2, r3
 800ab04:	d050      	beq.n	800aba8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ab06:	6a3b      	ldr	r3, [r7, #32]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	2208      	movs	r2, #8
 800ab0c:	4413      	add	r3, r2
 800ab0e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ab10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab12:	681a      	ldr	r2, [r3, #0]
 800ab14:	6a3b      	ldr	r3, [r7, #32]
 800ab16:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ab18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab1a:	685a      	ldr	r2, [r3, #4]
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	1ad2      	subs	r2, r2, r3
 800ab20:	2308      	movs	r3, #8
 800ab22:	005b      	lsls	r3, r3, #1
 800ab24:	429a      	cmp	r2, r3
 800ab26:	d91f      	bls.n	800ab68 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ab28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	4413      	add	r3, r2
 800ab2e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ab30:	69bb      	ldr	r3, [r7, #24]
 800ab32:	f003 0307 	and.w	r3, r3, #7
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d00a      	beq.n	800ab50 <pvPortMalloc+0xf8>
	__asm volatile
 800ab3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab3e:	f383 8811 	msr	BASEPRI, r3
 800ab42:	f3bf 8f6f 	isb	sy
 800ab46:	f3bf 8f4f 	dsb	sy
 800ab4a:	613b      	str	r3, [r7, #16]
}
 800ab4c:	bf00      	nop
 800ab4e:	e7fe      	b.n	800ab4e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ab50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab52:	685a      	ldr	r2, [r3, #4]
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	1ad2      	subs	r2, r2, r3
 800ab58:	69bb      	ldr	r3, [r7, #24]
 800ab5a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ab5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab5e:	687a      	ldr	r2, [r7, #4]
 800ab60:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ab62:	69b8      	ldr	r0, [r7, #24]
 800ab64:	f000 f908 	bl	800ad78 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ab68:	4b1d      	ldr	r3, [pc, #116]	; (800abe0 <pvPortMalloc+0x188>)
 800ab6a:	681a      	ldr	r2, [r3, #0]
 800ab6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab6e:	685b      	ldr	r3, [r3, #4]
 800ab70:	1ad3      	subs	r3, r2, r3
 800ab72:	4a1b      	ldr	r2, [pc, #108]	; (800abe0 <pvPortMalloc+0x188>)
 800ab74:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ab76:	4b1a      	ldr	r3, [pc, #104]	; (800abe0 <pvPortMalloc+0x188>)
 800ab78:	681a      	ldr	r2, [r3, #0]
 800ab7a:	4b1b      	ldr	r3, [pc, #108]	; (800abe8 <pvPortMalloc+0x190>)
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	429a      	cmp	r2, r3
 800ab80:	d203      	bcs.n	800ab8a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ab82:	4b17      	ldr	r3, [pc, #92]	; (800abe0 <pvPortMalloc+0x188>)
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	4a18      	ldr	r2, [pc, #96]	; (800abe8 <pvPortMalloc+0x190>)
 800ab88:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ab8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab8c:	685a      	ldr	r2, [r3, #4]
 800ab8e:	4b13      	ldr	r3, [pc, #76]	; (800abdc <pvPortMalloc+0x184>)
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	431a      	orrs	r2, r3
 800ab94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab96:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ab98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab9a:	2200      	movs	r2, #0
 800ab9c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ab9e:	4b13      	ldr	r3, [pc, #76]	; (800abec <pvPortMalloc+0x194>)
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	3301      	adds	r3, #1
 800aba4:	4a11      	ldr	r2, [pc, #68]	; (800abec <pvPortMalloc+0x194>)
 800aba6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800aba8:	f7fe ff48 	bl	8009a3c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800abac:	69fb      	ldr	r3, [r7, #28]
 800abae:	f003 0307 	and.w	r3, r3, #7
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d00a      	beq.n	800abcc <pvPortMalloc+0x174>
	__asm volatile
 800abb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abba:	f383 8811 	msr	BASEPRI, r3
 800abbe:	f3bf 8f6f 	isb	sy
 800abc2:	f3bf 8f4f 	dsb	sy
 800abc6:	60fb      	str	r3, [r7, #12]
}
 800abc8:	bf00      	nop
 800abca:	e7fe      	b.n	800abca <pvPortMalloc+0x172>
	return pvReturn;
 800abcc:	69fb      	ldr	r3, [r7, #28]
}
 800abce:	4618      	mov	r0, r3
 800abd0:	3728      	adds	r7, #40	; 0x28
 800abd2:	46bd      	mov	sp, r7
 800abd4:	bd80      	pop	{r7, pc}
 800abd6:	bf00      	nop
 800abd8:	2000474c 	.word	0x2000474c
 800abdc:	20004760 	.word	0x20004760
 800abe0:	20004750 	.word	0x20004750
 800abe4:	20004744 	.word	0x20004744
 800abe8:	20004754 	.word	0x20004754
 800abec:	20004758 	.word	0x20004758

0800abf0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b086      	sub	sp, #24
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d04d      	beq.n	800ac9e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ac02:	2308      	movs	r3, #8
 800ac04:	425b      	negs	r3, r3
 800ac06:	697a      	ldr	r2, [r7, #20]
 800ac08:	4413      	add	r3, r2
 800ac0a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ac0c:	697b      	ldr	r3, [r7, #20]
 800ac0e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ac10:	693b      	ldr	r3, [r7, #16]
 800ac12:	685a      	ldr	r2, [r3, #4]
 800ac14:	4b24      	ldr	r3, [pc, #144]	; (800aca8 <vPortFree+0xb8>)
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	4013      	ands	r3, r2
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d10a      	bne.n	800ac34 <vPortFree+0x44>
	__asm volatile
 800ac1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac22:	f383 8811 	msr	BASEPRI, r3
 800ac26:	f3bf 8f6f 	isb	sy
 800ac2a:	f3bf 8f4f 	dsb	sy
 800ac2e:	60fb      	str	r3, [r7, #12]
}
 800ac30:	bf00      	nop
 800ac32:	e7fe      	b.n	800ac32 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ac34:	693b      	ldr	r3, [r7, #16]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d00a      	beq.n	800ac52 <vPortFree+0x62>
	__asm volatile
 800ac3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac40:	f383 8811 	msr	BASEPRI, r3
 800ac44:	f3bf 8f6f 	isb	sy
 800ac48:	f3bf 8f4f 	dsb	sy
 800ac4c:	60bb      	str	r3, [r7, #8]
}
 800ac4e:	bf00      	nop
 800ac50:	e7fe      	b.n	800ac50 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ac52:	693b      	ldr	r3, [r7, #16]
 800ac54:	685a      	ldr	r2, [r3, #4]
 800ac56:	4b14      	ldr	r3, [pc, #80]	; (800aca8 <vPortFree+0xb8>)
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	4013      	ands	r3, r2
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d01e      	beq.n	800ac9e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ac60:	693b      	ldr	r3, [r7, #16]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d11a      	bne.n	800ac9e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ac68:	693b      	ldr	r3, [r7, #16]
 800ac6a:	685a      	ldr	r2, [r3, #4]
 800ac6c:	4b0e      	ldr	r3, [pc, #56]	; (800aca8 <vPortFree+0xb8>)
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	43db      	mvns	r3, r3
 800ac72:	401a      	ands	r2, r3
 800ac74:	693b      	ldr	r3, [r7, #16]
 800ac76:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ac78:	f7fe fed2 	bl	8009a20 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ac7c:	693b      	ldr	r3, [r7, #16]
 800ac7e:	685a      	ldr	r2, [r3, #4]
 800ac80:	4b0a      	ldr	r3, [pc, #40]	; (800acac <vPortFree+0xbc>)
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	4413      	add	r3, r2
 800ac86:	4a09      	ldr	r2, [pc, #36]	; (800acac <vPortFree+0xbc>)
 800ac88:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ac8a:	6938      	ldr	r0, [r7, #16]
 800ac8c:	f000 f874 	bl	800ad78 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ac90:	4b07      	ldr	r3, [pc, #28]	; (800acb0 <vPortFree+0xc0>)
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	3301      	adds	r3, #1
 800ac96:	4a06      	ldr	r2, [pc, #24]	; (800acb0 <vPortFree+0xc0>)
 800ac98:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ac9a:	f7fe fecf 	bl	8009a3c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ac9e:	bf00      	nop
 800aca0:	3718      	adds	r7, #24
 800aca2:	46bd      	mov	sp, r7
 800aca4:	bd80      	pop	{r7, pc}
 800aca6:	bf00      	nop
 800aca8:	20004760 	.word	0x20004760
 800acac:	20004750 	.word	0x20004750
 800acb0:	2000475c 	.word	0x2000475c

0800acb4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800acb4:	b480      	push	{r7}
 800acb6:	b085      	sub	sp, #20
 800acb8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800acba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800acbe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800acc0:	4b27      	ldr	r3, [pc, #156]	; (800ad60 <prvHeapInit+0xac>)
 800acc2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	f003 0307 	and.w	r3, r3, #7
 800acca:	2b00      	cmp	r3, #0
 800accc:	d00c      	beq.n	800ace8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	3307      	adds	r3, #7
 800acd2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	f023 0307 	bic.w	r3, r3, #7
 800acda:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800acdc:	68ba      	ldr	r2, [r7, #8]
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	1ad3      	subs	r3, r2, r3
 800ace2:	4a1f      	ldr	r2, [pc, #124]	; (800ad60 <prvHeapInit+0xac>)
 800ace4:	4413      	add	r3, r2
 800ace6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800acec:	4a1d      	ldr	r2, [pc, #116]	; (800ad64 <prvHeapInit+0xb0>)
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800acf2:	4b1c      	ldr	r3, [pc, #112]	; (800ad64 <prvHeapInit+0xb0>)
 800acf4:	2200      	movs	r2, #0
 800acf6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	68ba      	ldr	r2, [r7, #8]
 800acfc:	4413      	add	r3, r2
 800acfe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ad00:	2208      	movs	r2, #8
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	1a9b      	subs	r3, r3, r2
 800ad06:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	f023 0307 	bic.w	r3, r3, #7
 800ad0e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	4a15      	ldr	r2, [pc, #84]	; (800ad68 <prvHeapInit+0xb4>)
 800ad14:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ad16:	4b14      	ldr	r3, [pc, #80]	; (800ad68 <prvHeapInit+0xb4>)
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ad1e:	4b12      	ldr	r3, [pc, #72]	; (800ad68 <prvHeapInit+0xb4>)
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	2200      	movs	r2, #0
 800ad24:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ad2a:	683b      	ldr	r3, [r7, #0]
 800ad2c:	68fa      	ldr	r2, [r7, #12]
 800ad2e:	1ad2      	subs	r2, r2, r3
 800ad30:	683b      	ldr	r3, [r7, #0]
 800ad32:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ad34:	4b0c      	ldr	r3, [pc, #48]	; (800ad68 <prvHeapInit+0xb4>)
 800ad36:	681a      	ldr	r2, [r3, #0]
 800ad38:	683b      	ldr	r3, [r7, #0]
 800ad3a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ad3c:	683b      	ldr	r3, [r7, #0]
 800ad3e:	685b      	ldr	r3, [r3, #4]
 800ad40:	4a0a      	ldr	r2, [pc, #40]	; (800ad6c <prvHeapInit+0xb8>)
 800ad42:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ad44:	683b      	ldr	r3, [r7, #0]
 800ad46:	685b      	ldr	r3, [r3, #4]
 800ad48:	4a09      	ldr	r2, [pc, #36]	; (800ad70 <prvHeapInit+0xbc>)
 800ad4a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ad4c:	4b09      	ldr	r3, [pc, #36]	; (800ad74 <prvHeapInit+0xc0>)
 800ad4e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800ad52:	601a      	str	r2, [r3, #0]
}
 800ad54:	bf00      	nop
 800ad56:	3714      	adds	r7, #20
 800ad58:	46bd      	mov	sp, r7
 800ad5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad5e:	4770      	bx	lr
 800ad60:	20000b44 	.word	0x20000b44
 800ad64:	20004744 	.word	0x20004744
 800ad68:	2000474c 	.word	0x2000474c
 800ad6c:	20004754 	.word	0x20004754
 800ad70:	20004750 	.word	0x20004750
 800ad74:	20004760 	.word	0x20004760

0800ad78 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ad78:	b480      	push	{r7}
 800ad7a:	b085      	sub	sp, #20
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ad80:	4b28      	ldr	r3, [pc, #160]	; (800ae24 <prvInsertBlockIntoFreeList+0xac>)
 800ad82:	60fb      	str	r3, [r7, #12]
 800ad84:	e002      	b.n	800ad8c <prvInsertBlockIntoFreeList+0x14>
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	60fb      	str	r3, [r7, #12]
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	687a      	ldr	r2, [r7, #4]
 800ad92:	429a      	cmp	r2, r3
 800ad94:	d8f7      	bhi.n	800ad86 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	685b      	ldr	r3, [r3, #4]
 800ad9e:	68ba      	ldr	r2, [r7, #8]
 800ada0:	4413      	add	r3, r2
 800ada2:	687a      	ldr	r2, [r7, #4]
 800ada4:	429a      	cmp	r2, r3
 800ada6:	d108      	bne.n	800adba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	685a      	ldr	r2, [r3, #4]
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	685b      	ldr	r3, [r3, #4]
 800adb0:	441a      	add	r2, r3
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	685b      	ldr	r3, [r3, #4]
 800adc2:	68ba      	ldr	r2, [r7, #8]
 800adc4:	441a      	add	r2, r3
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	429a      	cmp	r2, r3
 800adcc:	d118      	bne.n	800ae00 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	681a      	ldr	r2, [r3, #0]
 800add2:	4b15      	ldr	r3, [pc, #84]	; (800ae28 <prvInsertBlockIntoFreeList+0xb0>)
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	429a      	cmp	r2, r3
 800add8:	d00d      	beq.n	800adf6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	685a      	ldr	r2, [r3, #4]
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	685b      	ldr	r3, [r3, #4]
 800ade4:	441a      	add	r2, r3
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	681a      	ldr	r2, [r3, #0]
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	601a      	str	r2, [r3, #0]
 800adf4:	e008      	b.n	800ae08 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800adf6:	4b0c      	ldr	r3, [pc, #48]	; (800ae28 <prvInsertBlockIntoFreeList+0xb0>)
 800adf8:	681a      	ldr	r2, [r3, #0]
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	601a      	str	r2, [r3, #0]
 800adfe:	e003      	b.n	800ae08 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	681a      	ldr	r2, [r3, #0]
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ae08:	68fa      	ldr	r2, [r7, #12]
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	429a      	cmp	r2, r3
 800ae0e:	d002      	beq.n	800ae16 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	687a      	ldr	r2, [r7, #4]
 800ae14:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ae16:	bf00      	nop
 800ae18:	3714      	adds	r7, #20
 800ae1a:	46bd      	mov	sp, r7
 800ae1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae20:	4770      	bx	lr
 800ae22:	bf00      	nop
 800ae24:	20004744 	.word	0x20004744
 800ae28:	2000474c 	.word	0x2000474c

0800ae2c <sulp>:
 800ae2c:	b570      	push	{r4, r5, r6, lr}
 800ae2e:	4604      	mov	r4, r0
 800ae30:	460d      	mov	r5, r1
 800ae32:	ec45 4b10 	vmov	d0, r4, r5
 800ae36:	4616      	mov	r6, r2
 800ae38:	f001 ffe0 	bl	800cdfc <__ulp>
 800ae3c:	ec51 0b10 	vmov	r0, r1, d0
 800ae40:	b17e      	cbz	r6, 800ae62 <sulp+0x36>
 800ae42:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ae46:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	dd09      	ble.n	800ae62 <sulp+0x36>
 800ae4e:	051b      	lsls	r3, r3, #20
 800ae50:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800ae54:	2400      	movs	r4, #0
 800ae56:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800ae5a:	4622      	mov	r2, r4
 800ae5c:	462b      	mov	r3, r5
 800ae5e:	f7f5 fbe3 	bl	8000628 <__aeabi_dmul>
 800ae62:	bd70      	pop	{r4, r5, r6, pc}
 800ae64:	0000      	movs	r0, r0
	...

0800ae68 <_strtod_l>:
 800ae68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae6c:	ed2d 8b02 	vpush	{d8}
 800ae70:	b09b      	sub	sp, #108	; 0x6c
 800ae72:	4604      	mov	r4, r0
 800ae74:	9213      	str	r2, [sp, #76]	; 0x4c
 800ae76:	2200      	movs	r2, #0
 800ae78:	9216      	str	r2, [sp, #88]	; 0x58
 800ae7a:	460d      	mov	r5, r1
 800ae7c:	f04f 0800 	mov.w	r8, #0
 800ae80:	f04f 0900 	mov.w	r9, #0
 800ae84:	460a      	mov	r2, r1
 800ae86:	9215      	str	r2, [sp, #84]	; 0x54
 800ae88:	7811      	ldrb	r1, [r2, #0]
 800ae8a:	292b      	cmp	r1, #43	; 0x2b
 800ae8c:	d04c      	beq.n	800af28 <_strtod_l+0xc0>
 800ae8e:	d83a      	bhi.n	800af06 <_strtod_l+0x9e>
 800ae90:	290d      	cmp	r1, #13
 800ae92:	d834      	bhi.n	800aefe <_strtod_l+0x96>
 800ae94:	2908      	cmp	r1, #8
 800ae96:	d834      	bhi.n	800af02 <_strtod_l+0x9a>
 800ae98:	2900      	cmp	r1, #0
 800ae9a:	d03d      	beq.n	800af18 <_strtod_l+0xb0>
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	920a      	str	r2, [sp, #40]	; 0x28
 800aea0:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800aea2:	7832      	ldrb	r2, [r6, #0]
 800aea4:	2a30      	cmp	r2, #48	; 0x30
 800aea6:	f040 80b4 	bne.w	800b012 <_strtod_l+0x1aa>
 800aeaa:	7872      	ldrb	r2, [r6, #1]
 800aeac:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800aeb0:	2a58      	cmp	r2, #88	; 0x58
 800aeb2:	d170      	bne.n	800af96 <_strtod_l+0x12e>
 800aeb4:	9302      	str	r3, [sp, #8]
 800aeb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aeb8:	9301      	str	r3, [sp, #4]
 800aeba:	ab16      	add	r3, sp, #88	; 0x58
 800aebc:	9300      	str	r3, [sp, #0]
 800aebe:	4a8e      	ldr	r2, [pc, #568]	; (800b0f8 <_strtod_l+0x290>)
 800aec0:	ab17      	add	r3, sp, #92	; 0x5c
 800aec2:	a915      	add	r1, sp, #84	; 0x54
 800aec4:	4620      	mov	r0, r4
 800aec6:	f001 f87f 	bl	800bfc8 <__gethex>
 800aeca:	f010 070f 	ands.w	r7, r0, #15
 800aece:	4605      	mov	r5, r0
 800aed0:	d005      	beq.n	800aede <_strtod_l+0x76>
 800aed2:	2f06      	cmp	r7, #6
 800aed4:	d12a      	bne.n	800af2c <_strtod_l+0xc4>
 800aed6:	3601      	adds	r6, #1
 800aed8:	2300      	movs	r3, #0
 800aeda:	9615      	str	r6, [sp, #84]	; 0x54
 800aedc:	930a      	str	r3, [sp, #40]	; 0x28
 800aede:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	f040 857f 	bne.w	800b9e4 <_strtod_l+0xb7c>
 800aee6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aee8:	b1db      	cbz	r3, 800af22 <_strtod_l+0xba>
 800aeea:	4642      	mov	r2, r8
 800aeec:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800aef0:	ec43 2b10 	vmov	d0, r2, r3
 800aef4:	b01b      	add	sp, #108	; 0x6c
 800aef6:	ecbd 8b02 	vpop	{d8}
 800aefa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aefe:	2920      	cmp	r1, #32
 800af00:	d1cc      	bne.n	800ae9c <_strtod_l+0x34>
 800af02:	3201      	adds	r2, #1
 800af04:	e7bf      	b.n	800ae86 <_strtod_l+0x1e>
 800af06:	292d      	cmp	r1, #45	; 0x2d
 800af08:	d1c8      	bne.n	800ae9c <_strtod_l+0x34>
 800af0a:	2101      	movs	r1, #1
 800af0c:	910a      	str	r1, [sp, #40]	; 0x28
 800af0e:	1c51      	adds	r1, r2, #1
 800af10:	9115      	str	r1, [sp, #84]	; 0x54
 800af12:	7852      	ldrb	r2, [r2, #1]
 800af14:	2a00      	cmp	r2, #0
 800af16:	d1c3      	bne.n	800aea0 <_strtod_l+0x38>
 800af18:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800af1a:	9515      	str	r5, [sp, #84]	; 0x54
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	f040 855f 	bne.w	800b9e0 <_strtod_l+0xb78>
 800af22:	4642      	mov	r2, r8
 800af24:	464b      	mov	r3, r9
 800af26:	e7e3      	b.n	800aef0 <_strtod_l+0x88>
 800af28:	2100      	movs	r1, #0
 800af2a:	e7ef      	b.n	800af0c <_strtod_l+0xa4>
 800af2c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800af2e:	b13a      	cbz	r2, 800af40 <_strtod_l+0xd8>
 800af30:	2135      	movs	r1, #53	; 0x35
 800af32:	a818      	add	r0, sp, #96	; 0x60
 800af34:	f002 f85f 	bl	800cff6 <__copybits>
 800af38:	9916      	ldr	r1, [sp, #88]	; 0x58
 800af3a:	4620      	mov	r0, r4
 800af3c:	f001 fc32 	bl	800c7a4 <_Bfree>
 800af40:	3f01      	subs	r7, #1
 800af42:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800af44:	2f04      	cmp	r7, #4
 800af46:	d806      	bhi.n	800af56 <_strtod_l+0xee>
 800af48:	e8df f007 	tbb	[pc, r7]
 800af4c:	201d0314 	.word	0x201d0314
 800af50:	14          	.byte	0x14
 800af51:	00          	.byte	0x00
 800af52:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800af56:	05e9      	lsls	r1, r5, #23
 800af58:	bf48      	it	mi
 800af5a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800af5e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800af62:	0d1b      	lsrs	r3, r3, #20
 800af64:	051b      	lsls	r3, r3, #20
 800af66:	2b00      	cmp	r3, #0
 800af68:	d1b9      	bne.n	800aede <_strtod_l+0x76>
 800af6a:	f000 ff35 	bl	800bdd8 <__errno>
 800af6e:	2322      	movs	r3, #34	; 0x22
 800af70:	6003      	str	r3, [r0, #0]
 800af72:	e7b4      	b.n	800aede <_strtod_l+0x76>
 800af74:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800af78:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800af7c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800af80:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800af84:	e7e7      	b.n	800af56 <_strtod_l+0xee>
 800af86:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800b100 <_strtod_l+0x298>
 800af8a:	e7e4      	b.n	800af56 <_strtod_l+0xee>
 800af8c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800af90:	f04f 38ff 	mov.w	r8, #4294967295
 800af94:	e7df      	b.n	800af56 <_strtod_l+0xee>
 800af96:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800af98:	1c5a      	adds	r2, r3, #1
 800af9a:	9215      	str	r2, [sp, #84]	; 0x54
 800af9c:	785b      	ldrb	r3, [r3, #1]
 800af9e:	2b30      	cmp	r3, #48	; 0x30
 800afa0:	d0f9      	beq.n	800af96 <_strtod_l+0x12e>
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d09b      	beq.n	800aede <_strtod_l+0x76>
 800afa6:	2301      	movs	r3, #1
 800afa8:	f04f 0a00 	mov.w	sl, #0
 800afac:	9304      	str	r3, [sp, #16]
 800afae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800afb0:	930b      	str	r3, [sp, #44]	; 0x2c
 800afb2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800afb6:	46d3      	mov	fp, sl
 800afb8:	220a      	movs	r2, #10
 800afba:	9815      	ldr	r0, [sp, #84]	; 0x54
 800afbc:	7806      	ldrb	r6, [r0, #0]
 800afbe:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800afc2:	b2d9      	uxtb	r1, r3
 800afc4:	2909      	cmp	r1, #9
 800afc6:	d926      	bls.n	800b016 <_strtod_l+0x1ae>
 800afc8:	494c      	ldr	r1, [pc, #304]	; (800b0fc <_strtod_l+0x294>)
 800afca:	2201      	movs	r2, #1
 800afcc:	f000 fe55 	bl	800bc7a <strncmp>
 800afd0:	2800      	cmp	r0, #0
 800afd2:	d030      	beq.n	800b036 <_strtod_l+0x1ce>
 800afd4:	2000      	movs	r0, #0
 800afd6:	4632      	mov	r2, r6
 800afd8:	9005      	str	r0, [sp, #20]
 800afda:	465e      	mov	r6, fp
 800afdc:	4603      	mov	r3, r0
 800afde:	2a65      	cmp	r2, #101	; 0x65
 800afe0:	d001      	beq.n	800afe6 <_strtod_l+0x17e>
 800afe2:	2a45      	cmp	r2, #69	; 0x45
 800afe4:	d113      	bne.n	800b00e <_strtod_l+0x1a6>
 800afe6:	b91e      	cbnz	r6, 800aff0 <_strtod_l+0x188>
 800afe8:	9a04      	ldr	r2, [sp, #16]
 800afea:	4302      	orrs	r2, r0
 800afec:	d094      	beq.n	800af18 <_strtod_l+0xb0>
 800afee:	2600      	movs	r6, #0
 800aff0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800aff2:	1c6a      	adds	r2, r5, #1
 800aff4:	9215      	str	r2, [sp, #84]	; 0x54
 800aff6:	786a      	ldrb	r2, [r5, #1]
 800aff8:	2a2b      	cmp	r2, #43	; 0x2b
 800affa:	d074      	beq.n	800b0e6 <_strtod_l+0x27e>
 800affc:	2a2d      	cmp	r2, #45	; 0x2d
 800affe:	d078      	beq.n	800b0f2 <_strtod_l+0x28a>
 800b000:	f04f 0c00 	mov.w	ip, #0
 800b004:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800b008:	2909      	cmp	r1, #9
 800b00a:	d97f      	bls.n	800b10c <_strtod_l+0x2a4>
 800b00c:	9515      	str	r5, [sp, #84]	; 0x54
 800b00e:	2700      	movs	r7, #0
 800b010:	e09e      	b.n	800b150 <_strtod_l+0x2e8>
 800b012:	2300      	movs	r3, #0
 800b014:	e7c8      	b.n	800afa8 <_strtod_l+0x140>
 800b016:	f1bb 0f08 	cmp.w	fp, #8
 800b01a:	bfd8      	it	le
 800b01c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800b01e:	f100 0001 	add.w	r0, r0, #1
 800b022:	bfda      	itte	le
 800b024:	fb02 3301 	mlale	r3, r2, r1, r3
 800b028:	9309      	strle	r3, [sp, #36]	; 0x24
 800b02a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800b02e:	f10b 0b01 	add.w	fp, fp, #1
 800b032:	9015      	str	r0, [sp, #84]	; 0x54
 800b034:	e7c1      	b.n	800afba <_strtod_l+0x152>
 800b036:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b038:	1c5a      	adds	r2, r3, #1
 800b03a:	9215      	str	r2, [sp, #84]	; 0x54
 800b03c:	785a      	ldrb	r2, [r3, #1]
 800b03e:	f1bb 0f00 	cmp.w	fp, #0
 800b042:	d037      	beq.n	800b0b4 <_strtod_l+0x24c>
 800b044:	9005      	str	r0, [sp, #20]
 800b046:	465e      	mov	r6, fp
 800b048:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800b04c:	2b09      	cmp	r3, #9
 800b04e:	d912      	bls.n	800b076 <_strtod_l+0x20e>
 800b050:	2301      	movs	r3, #1
 800b052:	e7c4      	b.n	800afde <_strtod_l+0x176>
 800b054:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b056:	1c5a      	adds	r2, r3, #1
 800b058:	9215      	str	r2, [sp, #84]	; 0x54
 800b05a:	785a      	ldrb	r2, [r3, #1]
 800b05c:	3001      	adds	r0, #1
 800b05e:	2a30      	cmp	r2, #48	; 0x30
 800b060:	d0f8      	beq.n	800b054 <_strtod_l+0x1ec>
 800b062:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800b066:	2b08      	cmp	r3, #8
 800b068:	f200 84c1 	bhi.w	800b9ee <_strtod_l+0xb86>
 800b06c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b06e:	9005      	str	r0, [sp, #20]
 800b070:	2000      	movs	r0, #0
 800b072:	930b      	str	r3, [sp, #44]	; 0x2c
 800b074:	4606      	mov	r6, r0
 800b076:	3a30      	subs	r2, #48	; 0x30
 800b078:	f100 0301 	add.w	r3, r0, #1
 800b07c:	d014      	beq.n	800b0a8 <_strtod_l+0x240>
 800b07e:	9905      	ldr	r1, [sp, #20]
 800b080:	4419      	add	r1, r3
 800b082:	9105      	str	r1, [sp, #20]
 800b084:	4633      	mov	r3, r6
 800b086:	eb00 0c06 	add.w	ip, r0, r6
 800b08a:	210a      	movs	r1, #10
 800b08c:	4563      	cmp	r3, ip
 800b08e:	d113      	bne.n	800b0b8 <_strtod_l+0x250>
 800b090:	1833      	adds	r3, r6, r0
 800b092:	2b08      	cmp	r3, #8
 800b094:	f106 0601 	add.w	r6, r6, #1
 800b098:	4406      	add	r6, r0
 800b09a:	dc1a      	bgt.n	800b0d2 <_strtod_l+0x26a>
 800b09c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b09e:	230a      	movs	r3, #10
 800b0a0:	fb03 2301 	mla	r3, r3, r1, r2
 800b0a4:	9309      	str	r3, [sp, #36]	; 0x24
 800b0a6:	2300      	movs	r3, #0
 800b0a8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b0aa:	1c51      	adds	r1, r2, #1
 800b0ac:	9115      	str	r1, [sp, #84]	; 0x54
 800b0ae:	7852      	ldrb	r2, [r2, #1]
 800b0b0:	4618      	mov	r0, r3
 800b0b2:	e7c9      	b.n	800b048 <_strtod_l+0x1e0>
 800b0b4:	4658      	mov	r0, fp
 800b0b6:	e7d2      	b.n	800b05e <_strtod_l+0x1f6>
 800b0b8:	2b08      	cmp	r3, #8
 800b0ba:	f103 0301 	add.w	r3, r3, #1
 800b0be:	dc03      	bgt.n	800b0c8 <_strtod_l+0x260>
 800b0c0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b0c2:	434f      	muls	r7, r1
 800b0c4:	9709      	str	r7, [sp, #36]	; 0x24
 800b0c6:	e7e1      	b.n	800b08c <_strtod_l+0x224>
 800b0c8:	2b10      	cmp	r3, #16
 800b0ca:	bfd8      	it	le
 800b0cc:	fb01 fa0a 	mulle.w	sl, r1, sl
 800b0d0:	e7dc      	b.n	800b08c <_strtod_l+0x224>
 800b0d2:	2e10      	cmp	r6, #16
 800b0d4:	bfdc      	itt	le
 800b0d6:	230a      	movle	r3, #10
 800b0d8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800b0dc:	e7e3      	b.n	800b0a6 <_strtod_l+0x23e>
 800b0de:	2300      	movs	r3, #0
 800b0e0:	9305      	str	r3, [sp, #20]
 800b0e2:	2301      	movs	r3, #1
 800b0e4:	e780      	b.n	800afe8 <_strtod_l+0x180>
 800b0e6:	f04f 0c00 	mov.w	ip, #0
 800b0ea:	1caa      	adds	r2, r5, #2
 800b0ec:	9215      	str	r2, [sp, #84]	; 0x54
 800b0ee:	78aa      	ldrb	r2, [r5, #2]
 800b0f0:	e788      	b.n	800b004 <_strtod_l+0x19c>
 800b0f2:	f04f 0c01 	mov.w	ip, #1
 800b0f6:	e7f8      	b.n	800b0ea <_strtod_l+0x282>
 800b0f8:	0800f008 	.word	0x0800f008
 800b0fc:	0800eff8 	.word	0x0800eff8
 800b100:	7ff00000 	.word	0x7ff00000
 800b104:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b106:	1c51      	adds	r1, r2, #1
 800b108:	9115      	str	r1, [sp, #84]	; 0x54
 800b10a:	7852      	ldrb	r2, [r2, #1]
 800b10c:	2a30      	cmp	r2, #48	; 0x30
 800b10e:	d0f9      	beq.n	800b104 <_strtod_l+0x29c>
 800b110:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800b114:	2908      	cmp	r1, #8
 800b116:	f63f af7a 	bhi.w	800b00e <_strtod_l+0x1a6>
 800b11a:	3a30      	subs	r2, #48	; 0x30
 800b11c:	9208      	str	r2, [sp, #32]
 800b11e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b120:	920c      	str	r2, [sp, #48]	; 0x30
 800b122:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b124:	1c57      	adds	r7, r2, #1
 800b126:	9715      	str	r7, [sp, #84]	; 0x54
 800b128:	7852      	ldrb	r2, [r2, #1]
 800b12a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800b12e:	f1be 0f09 	cmp.w	lr, #9
 800b132:	d938      	bls.n	800b1a6 <_strtod_l+0x33e>
 800b134:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b136:	1a7f      	subs	r7, r7, r1
 800b138:	2f08      	cmp	r7, #8
 800b13a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800b13e:	dc03      	bgt.n	800b148 <_strtod_l+0x2e0>
 800b140:	9908      	ldr	r1, [sp, #32]
 800b142:	428f      	cmp	r7, r1
 800b144:	bfa8      	it	ge
 800b146:	460f      	movge	r7, r1
 800b148:	f1bc 0f00 	cmp.w	ip, #0
 800b14c:	d000      	beq.n	800b150 <_strtod_l+0x2e8>
 800b14e:	427f      	negs	r7, r7
 800b150:	2e00      	cmp	r6, #0
 800b152:	d14f      	bne.n	800b1f4 <_strtod_l+0x38c>
 800b154:	9904      	ldr	r1, [sp, #16]
 800b156:	4301      	orrs	r1, r0
 800b158:	f47f aec1 	bne.w	800aede <_strtod_l+0x76>
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	f47f aedb 	bne.w	800af18 <_strtod_l+0xb0>
 800b162:	2a69      	cmp	r2, #105	; 0x69
 800b164:	d029      	beq.n	800b1ba <_strtod_l+0x352>
 800b166:	dc26      	bgt.n	800b1b6 <_strtod_l+0x34e>
 800b168:	2a49      	cmp	r2, #73	; 0x49
 800b16a:	d026      	beq.n	800b1ba <_strtod_l+0x352>
 800b16c:	2a4e      	cmp	r2, #78	; 0x4e
 800b16e:	f47f aed3 	bne.w	800af18 <_strtod_l+0xb0>
 800b172:	499b      	ldr	r1, [pc, #620]	; (800b3e0 <_strtod_l+0x578>)
 800b174:	a815      	add	r0, sp, #84	; 0x54
 800b176:	f001 f967 	bl	800c448 <__match>
 800b17a:	2800      	cmp	r0, #0
 800b17c:	f43f aecc 	beq.w	800af18 <_strtod_l+0xb0>
 800b180:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b182:	781b      	ldrb	r3, [r3, #0]
 800b184:	2b28      	cmp	r3, #40	; 0x28
 800b186:	d12f      	bne.n	800b1e8 <_strtod_l+0x380>
 800b188:	4996      	ldr	r1, [pc, #600]	; (800b3e4 <_strtod_l+0x57c>)
 800b18a:	aa18      	add	r2, sp, #96	; 0x60
 800b18c:	a815      	add	r0, sp, #84	; 0x54
 800b18e:	f001 f96f 	bl	800c470 <__hexnan>
 800b192:	2805      	cmp	r0, #5
 800b194:	d128      	bne.n	800b1e8 <_strtod_l+0x380>
 800b196:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b198:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b19c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800b1a0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800b1a4:	e69b      	b.n	800aede <_strtod_l+0x76>
 800b1a6:	9f08      	ldr	r7, [sp, #32]
 800b1a8:	210a      	movs	r1, #10
 800b1aa:	fb01 2107 	mla	r1, r1, r7, r2
 800b1ae:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800b1b2:	9208      	str	r2, [sp, #32]
 800b1b4:	e7b5      	b.n	800b122 <_strtod_l+0x2ba>
 800b1b6:	2a6e      	cmp	r2, #110	; 0x6e
 800b1b8:	e7d9      	b.n	800b16e <_strtod_l+0x306>
 800b1ba:	498b      	ldr	r1, [pc, #556]	; (800b3e8 <_strtod_l+0x580>)
 800b1bc:	a815      	add	r0, sp, #84	; 0x54
 800b1be:	f001 f943 	bl	800c448 <__match>
 800b1c2:	2800      	cmp	r0, #0
 800b1c4:	f43f aea8 	beq.w	800af18 <_strtod_l+0xb0>
 800b1c8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b1ca:	4988      	ldr	r1, [pc, #544]	; (800b3ec <_strtod_l+0x584>)
 800b1cc:	3b01      	subs	r3, #1
 800b1ce:	a815      	add	r0, sp, #84	; 0x54
 800b1d0:	9315      	str	r3, [sp, #84]	; 0x54
 800b1d2:	f001 f939 	bl	800c448 <__match>
 800b1d6:	b910      	cbnz	r0, 800b1de <_strtod_l+0x376>
 800b1d8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b1da:	3301      	adds	r3, #1
 800b1dc:	9315      	str	r3, [sp, #84]	; 0x54
 800b1de:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800b3fc <_strtod_l+0x594>
 800b1e2:	f04f 0800 	mov.w	r8, #0
 800b1e6:	e67a      	b.n	800aede <_strtod_l+0x76>
 800b1e8:	4881      	ldr	r0, [pc, #516]	; (800b3f0 <_strtod_l+0x588>)
 800b1ea:	f000 fe31 	bl	800be50 <nan>
 800b1ee:	ec59 8b10 	vmov	r8, r9, d0
 800b1f2:	e674      	b.n	800aede <_strtod_l+0x76>
 800b1f4:	9b05      	ldr	r3, [sp, #20]
 800b1f6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b1f8:	1afb      	subs	r3, r7, r3
 800b1fa:	f1bb 0f00 	cmp.w	fp, #0
 800b1fe:	bf08      	it	eq
 800b200:	46b3      	moveq	fp, r6
 800b202:	2e10      	cmp	r6, #16
 800b204:	9308      	str	r3, [sp, #32]
 800b206:	4635      	mov	r5, r6
 800b208:	bfa8      	it	ge
 800b20a:	2510      	movge	r5, #16
 800b20c:	f7f5 f992 	bl	8000534 <__aeabi_ui2d>
 800b210:	2e09      	cmp	r6, #9
 800b212:	4680      	mov	r8, r0
 800b214:	4689      	mov	r9, r1
 800b216:	dd13      	ble.n	800b240 <_strtod_l+0x3d8>
 800b218:	4b76      	ldr	r3, [pc, #472]	; (800b3f4 <_strtod_l+0x58c>)
 800b21a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800b21e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800b222:	f7f5 fa01 	bl	8000628 <__aeabi_dmul>
 800b226:	4680      	mov	r8, r0
 800b228:	4650      	mov	r0, sl
 800b22a:	4689      	mov	r9, r1
 800b22c:	f7f5 f982 	bl	8000534 <__aeabi_ui2d>
 800b230:	4602      	mov	r2, r0
 800b232:	460b      	mov	r3, r1
 800b234:	4640      	mov	r0, r8
 800b236:	4649      	mov	r1, r9
 800b238:	f7f5 f840 	bl	80002bc <__adddf3>
 800b23c:	4680      	mov	r8, r0
 800b23e:	4689      	mov	r9, r1
 800b240:	2e0f      	cmp	r6, #15
 800b242:	dc38      	bgt.n	800b2b6 <_strtod_l+0x44e>
 800b244:	9b08      	ldr	r3, [sp, #32]
 800b246:	2b00      	cmp	r3, #0
 800b248:	f43f ae49 	beq.w	800aede <_strtod_l+0x76>
 800b24c:	dd24      	ble.n	800b298 <_strtod_l+0x430>
 800b24e:	2b16      	cmp	r3, #22
 800b250:	dc0b      	bgt.n	800b26a <_strtod_l+0x402>
 800b252:	4968      	ldr	r1, [pc, #416]	; (800b3f4 <_strtod_l+0x58c>)
 800b254:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b258:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b25c:	4642      	mov	r2, r8
 800b25e:	464b      	mov	r3, r9
 800b260:	f7f5 f9e2 	bl	8000628 <__aeabi_dmul>
 800b264:	4680      	mov	r8, r0
 800b266:	4689      	mov	r9, r1
 800b268:	e639      	b.n	800aede <_strtod_l+0x76>
 800b26a:	9a08      	ldr	r2, [sp, #32]
 800b26c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800b270:	4293      	cmp	r3, r2
 800b272:	db20      	blt.n	800b2b6 <_strtod_l+0x44e>
 800b274:	4c5f      	ldr	r4, [pc, #380]	; (800b3f4 <_strtod_l+0x58c>)
 800b276:	f1c6 060f 	rsb	r6, r6, #15
 800b27a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800b27e:	4642      	mov	r2, r8
 800b280:	464b      	mov	r3, r9
 800b282:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b286:	f7f5 f9cf 	bl	8000628 <__aeabi_dmul>
 800b28a:	9b08      	ldr	r3, [sp, #32]
 800b28c:	1b9e      	subs	r6, r3, r6
 800b28e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800b292:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b296:	e7e3      	b.n	800b260 <_strtod_l+0x3f8>
 800b298:	9b08      	ldr	r3, [sp, #32]
 800b29a:	3316      	adds	r3, #22
 800b29c:	db0b      	blt.n	800b2b6 <_strtod_l+0x44e>
 800b29e:	9b05      	ldr	r3, [sp, #20]
 800b2a0:	1bdf      	subs	r7, r3, r7
 800b2a2:	4b54      	ldr	r3, [pc, #336]	; (800b3f4 <_strtod_l+0x58c>)
 800b2a4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800b2a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b2ac:	4640      	mov	r0, r8
 800b2ae:	4649      	mov	r1, r9
 800b2b0:	f7f5 fae4 	bl	800087c <__aeabi_ddiv>
 800b2b4:	e7d6      	b.n	800b264 <_strtod_l+0x3fc>
 800b2b6:	9b08      	ldr	r3, [sp, #32]
 800b2b8:	1b75      	subs	r5, r6, r5
 800b2ba:	441d      	add	r5, r3
 800b2bc:	2d00      	cmp	r5, #0
 800b2be:	dd70      	ble.n	800b3a2 <_strtod_l+0x53a>
 800b2c0:	f015 030f 	ands.w	r3, r5, #15
 800b2c4:	d00a      	beq.n	800b2dc <_strtod_l+0x474>
 800b2c6:	494b      	ldr	r1, [pc, #300]	; (800b3f4 <_strtod_l+0x58c>)
 800b2c8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b2cc:	4642      	mov	r2, r8
 800b2ce:	464b      	mov	r3, r9
 800b2d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2d4:	f7f5 f9a8 	bl	8000628 <__aeabi_dmul>
 800b2d8:	4680      	mov	r8, r0
 800b2da:	4689      	mov	r9, r1
 800b2dc:	f035 050f 	bics.w	r5, r5, #15
 800b2e0:	d04d      	beq.n	800b37e <_strtod_l+0x516>
 800b2e2:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800b2e6:	dd22      	ble.n	800b32e <_strtod_l+0x4c6>
 800b2e8:	2500      	movs	r5, #0
 800b2ea:	46ab      	mov	fp, r5
 800b2ec:	9509      	str	r5, [sp, #36]	; 0x24
 800b2ee:	9505      	str	r5, [sp, #20]
 800b2f0:	2322      	movs	r3, #34	; 0x22
 800b2f2:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800b3fc <_strtod_l+0x594>
 800b2f6:	6023      	str	r3, [r4, #0]
 800b2f8:	f04f 0800 	mov.w	r8, #0
 800b2fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	f43f aded 	beq.w	800aede <_strtod_l+0x76>
 800b304:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b306:	4620      	mov	r0, r4
 800b308:	f001 fa4c 	bl	800c7a4 <_Bfree>
 800b30c:	9905      	ldr	r1, [sp, #20]
 800b30e:	4620      	mov	r0, r4
 800b310:	f001 fa48 	bl	800c7a4 <_Bfree>
 800b314:	4659      	mov	r1, fp
 800b316:	4620      	mov	r0, r4
 800b318:	f001 fa44 	bl	800c7a4 <_Bfree>
 800b31c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b31e:	4620      	mov	r0, r4
 800b320:	f001 fa40 	bl	800c7a4 <_Bfree>
 800b324:	4629      	mov	r1, r5
 800b326:	4620      	mov	r0, r4
 800b328:	f001 fa3c 	bl	800c7a4 <_Bfree>
 800b32c:	e5d7      	b.n	800aede <_strtod_l+0x76>
 800b32e:	4b32      	ldr	r3, [pc, #200]	; (800b3f8 <_strtod_l+0x590>)
 800b330:	9304      	str	r3, [sp, #16]
 800b332:	2300      	movs	r3, #0
 800b334:	112d      	asrs	r5, r5, #4
 800b336:	4640      	mov	r0, r8
 800b338:	4649      	mov	r1, r9
 800b33a:	469a      	mov	sl, r3
 800b33c:	2d01      	cmp	r5, #1
 800b33e:	dc21      	bgt.n	800b384 <_strtod_l+0x51c>
 800b340:	b10b      	cbz	r3, 800b346 <_strtod_l+0x4de>
 800b342:	4680      	mov	r8, r0
 800b344:	4689      	mov	r9, r1
 800b346:	492c      	ldr	r1, [pc, #176]	; (800b3f8 <_strtod_l+0x590>)
 800b348:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800b34c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800b350:	4642      	mov	r2, r8
 800b352:	464b      	mov	r3, r9
 800b354:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b358:	f7f5 f966 	bl	8000628 <__aeabi_dmul>
 800b35c:	4b27      	ldr	r3, [pc, #156]	; (800b3fc <_strtod_l+0x594>)
 800b35e:	460a      	mov	r2, r1
 800b360:	400b      	ands	r3, r1
 800b362:	4927      	ldr	r1, [pc, #156]	; (800b400 <_strtod_l+0x598>)
 800b364:	428b      	cmp	r3, r1
 800b366:	4680      	mov	r8, r0
 800b368:	d8be      	bhi.n	800b2e8 <_strtod_l+0x480>
 800b36a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800b36e:	428b      	cmp	r3, r1
 800b370:	bf86      	itte	hi
 800b372:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800b404 <_strtod_l+0x59c>
 800b376:	f04f 38ff 	movhi.w	r8, #4294967295
 800b37a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800b37e:	2300      	movs	r3, #0
 800b380:	9304      	str	r3, [sp, #16]
 800b382:	e07b      	b.n	800b47c <_strtod_l+0x614>
 800b384:	07ea      	lsls	r2, r5, #31
 800b386:	d505      	bpl.n	800b394 <_strtod_l+0x52c>
 800b388:	9b04      	ldr	r3, [sp, #16]
 800b38a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b38e:	f7f5 f94b 	bl	8000628 <__aeabi_dmul>
 800b392:	2301      	movs	r3, #1
 800b394:	9a04      	ldr	r2, [sp, #16]
 800b396:	3208      	adds	r2, #8
 800b398:	f10a 0a01 	add.w	sl, sl, #1
 800b39c:	106d      	asrs	r5, r5, #1
 800b39e:	9204      	str	r2, [sp, #16]
 800b3a0:	e7cc      	b.n	800b33c <_strtod_l+0x4d4>
 800b3a2:	d0ec      	beq.n	800b37e <_strtod_l+0x516>
 800b3a4:	426d      	negs	r5, r5
 800b3a6:	f015 020f 	ands.w	r2, r5, #15
 800b3aa:	d00a      	beq.n	800b3c2 <_strtod_l+0x55a>
 800b3ac:	4b11      	ldr	r3, [pc, #68]	; (800b3f4 <_strtod_l+0x58c>)
 800b3ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b3b2:	4640      	mov	r0, r8
 800b3b4:	4649      	mov	r1, r9
 800b3b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ba:	f7f5 fa5f 	bl	800087c <__aeabi_ddiv>
 800b3be:	4680      	mov	r8, r0
 800b3c0:	4689      	mov	r9, r1
 800b3c2:	112d      	asrs	r5, r5, #4
 800b3c4:	d0db      	beq.n	800b37e <_strtod_l+0x516>
 800b3c6:	2d1f      	cmp	r5, #31
 800b3c8:	dd1e      	ble.n	800b408 <_strtod_l+0x5a0>
 800b3ca:	2500      	movs	r5, #0
 800b3cc:	46ab      	mov	fp, r5
 800b3ce:	9509      	str	r5, [sp, #36]	; 0x24
 800b3d0:	9505      	str	r5, [sp, #20]
 800b3d2:	2322      	movs	r3, #34	; 0x22
 800b3d4:	f04f 0800 	mov.w	r8, #0
 800b3d8:	f04f 0900 	mov.w	r9, #0
 800b3dc:	6023      	str	r3, [r4, #0]
 800b3de:	e78d      	b.n	800b2fc <_strtod_l+0x494>
 800b3e0:	0800f003 	.word	0x0800f003
 800b3e4:	0800f01c 	.word	0x0800f01c
 800b3e8:	0800effa 	.word	0x0800effa
 800b3ec:	0800effd 	.word	0x0800effd
 800b3f0:	0800f380 	.word	0x0800f380
 800b3f4:	0800f170 	.word	0x0800f170
 800b3f8:	0800f148 	.word	0x0800f148
 800b3fc:	7ff00000 	.word	0x7ff00000
 800b400:	7ca00000 	.word	0x7ca00000
 800b404:	7fefffff 	.word	0x7fefffff
 800b408:	f015 0310 	ands.w	r3, r5, #16
 800b40c:	bf18      	it	ne
 800b40e:	236a      	movne	r3, #106	; 0x6a
 800b410:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800b7b4 <_strtod_l+0x94c>
 800b414:	9304      	str	r3, [sp, #16]
 800b416:	4640      	mov	r0, r8
 800b418:	4649      	mov	r1, r9
 800b41a:	2300      	movs	r3, #0
 800b41c:	07ea      	lsls	r2, r5, #31
 800b41e:	d504      	bpl.n	800b42a <_strtod_l+0x5c2>
 800b420:	e9da 2300 	ldrd	r2, r3, [sl]
 800b424:	f7f5 f900 	bl	8000628 <__aeabi_dmul>
 800b428:	2301      	movs	r3, #1
 800b42a:	106d      	asrs	r5, r5, #1
 800b42c:	f10a 0a08 	add.w	sl, sl, #8
 800b430:	d1f4      	bne.n	800b41c <_strtod_l+0x5b4>
 800b432:	b10b      	cbz	r3, 800b438 <_strtod_l+0x5d0>
 800b434:	4680      	mov	r8, r0
 800b436:	4689      	mov	r9, r1
 800b438:	9b04      	ldr	r3, [sp, #16]
 800b43a:	b1bb      	cbz	r3, 800b46c <_strtod_l+0x604>
 800b43c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800b440:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800b444:	2b00      	cmp	r3, #0
 800b446:	4649      	mov	r1, r9
 800b448:	dd10      	ble.n	800b46c <_strtod_l+0x604>
 800b44a:	2b1f      	cmp	r3, #31
 800b44c:	f340 811e 	ble.w	800b68c <_strtod_l+0x824>
 800b450:	2b34      	cmp	r3, #52	; 0x34
 800b452:	bfde      	ittt	le
 800b454:	f04f 33ff 	movle.w	r3, #4294967295
 800b458:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800b45c:	4093      	lslle	r3, r2
 800b45e:	f04f 0800 	mov.w	r8, #0
 800b462:	bfcc      	ite	gt
 800b464:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800b468:	ea03 0901 	andle.w	r9, r3, r1
 800b46c:	2200      	movs	r2, #0
 800b46e:	2300      	movs	r3, #0
 800b470:	4640      	mov	r0, r8
 800b472:	4649      	mov	r1, r9
 800b474:	f7f5 fb40 	bl	8000af8 <__aeabi_dcmpeq>
 800b478:	2800      	cmp	r0, #0
 800b47a:	d1a6      	bne.n	800b3ca <_strtod_l+0x562>
 800b47c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b47e:	9300      	str	r3, [sp, #0]
 800b480:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b482:	4633      	mov	r3, r6
 800b484:	465a      	mov	r2, fp
 800b486:	4620      	mov	r0, r4
 800b488:	f001 f9f4 	bl	800c874 <__s2b>
 800b48c:	9009      	str	r0, [sp, #36]	; 0x24
 800b48e:	2800      	cmp	r0, #0
 800b490:	f43f af2a 	beq.w	800b2e8 <_strtod_l+0x480>
 800b494:	9a08      	ldr	r2, [sp, #32]
 800b496:	9b05      	ldr	r3, [sp, #20]
 800b498:	2a00      	cmp	r2, #0
 800b49a:	eba3 0307 	sub.w	r3, r3, r7
 800b49e:	bfa8      	it	ge
 800b4a0:	2300      	movge	r3, #0
 800b4a2:	930c      	str	r3, [sp, #48]	; 0x30
 800b4a4:	2500      	movs	r5, #0
 800b4a6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b4aa:	9312      	str	r3, [sp, #72]	; 0x48
 800b4ac:	46ab      	mov	fp, r5
 800b4ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4b0:	4620      	mov	r0, r4
 800b4b2:	6859      	ldr	r1, [r3, #4]
 800b4b4:	f001 f936 	bl	800c724 <_Balloc>
 800b4b8:	9005      	str	r0, [sp, #20]
 800b4ba:	2800      	cmp	r0, #0
 800b4bc:	f43f af18 	beq.w	800b2f0 <_strtod_l+0x488>
 800b4c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4c2:	691a      	ldr	r2, [r3, #16]
 800b4c4:	3202      	adds	r2, #2
 800b4c6:	f103 010c 	add.w	r1, r3, #12
 800b4ca:	0092      	lsls	r2, r2, #2
 800b4cc:	300c      	adds	r0, #12
 800b4ce:	f000 fcb0 	bl	800be32 <memcpy>
 800b4d2:	ec49 8b10 	vmov	d0, r8, r9
 800b4d6:	aa18      	add	r2, sp, #96	; 0x60
 800b4d8:	a917      	add	r1, sp, #92	; 0x5c
 800b4da:	4620      	mov	r0, r4
 800b4dc:	f001 fcfe 	bl	800cedc <__d2b>
 800b4e0:	ec49 8b18 	vmov	d8, r8, r9
 800b4e4:	9016      	str	r0, [sp, #88]	; 0x58
 800b4e6:	2800      	cmp	r0, #0
 800b4e8:	f43f af02 	beq.w	800b2f0 <_strtod_l+0x488>
 800b4ec:	2101      	movs	r1, #1
 800b4ee:	4620      	mov	r0, r4
 800b4f0:	f001 fa58 	bl	800c9a4 <__i2b>
 800b4f4:	4683      	mov	fp, r0
 800b4f6:	2800      	cmp	r0, #0
 800b4f8:	f43f aefa 	beq.w	800b2f0 <_strtod_l+0x488>
 800b4fc:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800b4fe:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b500:	2e00      	cmp	r6, #0
 800b502:	bfab      	itete	ge
 800b504:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800b506:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800b508:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800b50a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800b50e:	bfac      	ite	ge
 800b510:	eb06 0a03 	addge.w	sl, r6, r3
 800b514:	1b9f      	sublt	r7, r3, r6
 800b516:	9b04      	ldr	r3, [sp, #16]
 800b518:	1af6      	subs	r6, r6, r3
 800b51a:	4416      	add	r6, r2
 800b51c:	4ba0      	ldr	r3, [pc, #640]	; (800b7a0 <_strtod_l+0x938>)
 800b51e:	3e01      	subs	r6, #1
 800b520:	429e      	cmp	r6, r3
 800b522:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b526:	f280 80c4 	bge.w	800b6b2 <_strtod_l+0x84a>
 800b52a:	1b9b      	subs	r3, r3, r6
 800b52c:	2b1f      	cmp	r3, #31
 800b52e:	eba2 0203 	sub.w	r2, r2, r3
 800b532:	f04f 0101 	mov.w	r1, #1
 800b536:	f300 80b0 	bgt.w	800b69a <_strtod_l+0x832>
 800b53a:	fa01 f303 	lsl.w	r3, r1, r3
 800b53e:	930e      	str	r3, [sp, #56]	; 0x38
 800b540:	2300      	movs	r3, #0
 800b542:	930d      	str	r3, [sp, #52]	; 0x34
 800b544:	eb0a 0602 	add.w	r6, sl, r2
 800b548:	9b04      	ldr	r3, [sp, #16]
 800b54a:	45b2      	cmp	sl, r6
 800b54c:	4417      	add	r7, r2
 800b54e:	441f      	add	r7, r3
 800b550:	4653      	mov	r3, sl
 800b552:	bfa8      	it	ge
 800b554:	4633      	movge	r3, r6
 800b556:	42bb      	cmp	r3, r7
 800b558:	bfa8      	it	ge
 800b55a:	463b      	movge	r3, r7
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	bfc2      	ittt	gt
 800b560:	1af6      	subgt	r6, r6, r3
 800b562:	1aff      	subgt	r7, r7, r3
 800b564:	ebaa 0a03 	subgt.w	sl, sl, r3
 800b568:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	dd17      	ble.n	800b59e <_strtod_l+0x736>
 800b56e:	4659      	mov	r1, fp
 800b570:	461a      	mov	r2, r3
 800b572:	4620      	mov	r0, r4
 800b574:	f001 fad6 	bl	800cb24 <__pow5mult>
 800b578:	4683      	mov	fp, r0
 800b57a:	2800      	cmp	r0, #0
 800b57c:	f43f aeb8 	beq.w	800b2f0 <_strtod_l+0x488>
 800b580:	4601      	mov	r1, r0
 800b582:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b584:	4620      	mov	r0, r4
 800b586:	f001 fa23 	bl	800c9d0 <__multiply>
 800b58a:	900b      	str	r0, [sp, #44]	; 0x2c
 800b58c:	2800      	cmp	r0, #0
 800b58e:	f43f aeaf 	beq.w	800b2f0 <_strtod_l+0x488>
 800b592:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b594:	4620      	mov	r0, r4
 800b596:	f001 f905 	bl	800c7a4 <_Bfree>
 800b59a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b59c:	9316      	str	r3, [sp, #88]	; 0x58
 800b59e:	2e00      	cmp	r6, #0
 800b5a0:	f300 808c 	bgt.w	800b6bc <_strtod_l+0x854>
 800b5a4:	9b08      	ldr	r3, [sp, #32]
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	dd08      	ble.n	800b5bc <_strtod_l+0x754>
 800b5aa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b5ac:	9905      	ldr	r1, [sp, #20]
 800b5ae:	4620      	mov	r0, r4
 800b5b0:	f001 fab8 	bl	800cb24 <__pow5mult>
 800b5b4:	9005      	str	r0, [sp, #20]
 800b5b6:	2800      	cmp	r0, #0
 800b5b8:	f43f ae9a 	beq.w	800b2f0 <_strtod_l+0x488>
 800b5bc:	2f00      	cmp	r7, #0
 800b5be:	dd08      	ble.n	800b5d2 <_strtod_l+0x76a>
 800b5c0:	9905      	ldr	r1, [sp, #20]
 800b5c2:	463a      	mov	r2, r7
 800b5c4:	4620      	mov	r0, r4
 800b5c6:	f001 fb07 	bl	800cbd8 <__lshift>
 800b5ca:	9005      	str	r0, [sp, #20]
 800b5cc:	2800      	cmp	r0, #0
 800b5ce:	f43f ae8f 	beq.w	800b2f0 <_strtod_l+0x488>
 800b5d2:	f1ba 0f00 	cmp.w	sl, #0
 800b5d6:	dd08      	ble.n	800b5ea <_strtod_l+0x782>
 800b5d8:	4659      	mov	r1, fp
 800b5da:	4652      	mov	r2, sl
 800b5dc:	4620      	mov	r0, r4
 800b5de:	f001 fafb 	bl	800cbd8 <__lshift>
 800b5e2:	4683      	mov	fp, r0
 800b5e4:	2800      	cmp	r0, #0
 800b5e6:	f43f ae83 	beq.w	800b2f0 <_strtod_l+0x488>
 800b5ea:	9a05      	ldr	r2, [sp, #20]
 800b5ec:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b5ee:	4620      	mov	r0, r4
 800b5f0:	f001 fb7a 	bl	800cce8 <__mdiff>
 800b5f4:	4605      	mov	r5, r0
 800b5f6:	2800      	cmp	r0, #0
 800b5f8:	f43f ae7a 	beq.w	800b2f0 <_strtod_l+0x488>
 800b5fc:	68c3      	ldr	r3, [r0, #12]
 800b5fe:	930b      	str	r3, [sp, #44]	; 0x2c
 800b600:	2300      	movs	r3, #0
 800b602:	60c3      	str	r3, [r0, #12]
 800b604:	4659      	mov	r1, fp
 800b606:	f001 fb53 	bl	800ccb0 <__mcmp>
 800b60a:	2800      	cmp	r0, #0
 800b60c:	da60      	bge.n	800b6d0 <_strtod_l+0x868>
 800b60e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b610:	ea53 0308 	orrs.w	r3, r3, r8
 800b614:	f040 8084 	bne.w	800b720 <_strtod_l+0x8b8>
 800b618:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d17f      	bne.n	800b720 <_strtod_l+0x8b8>
 800b620:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b624:	0d1b      	lsrs	r3, r3, #20
 800b626:	051b      	lsls	r3, r3, #20
 800b628:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800b62c:	d978      	bls.n	800b720 <_strtod_l+0x8b8>
 800b62e:	696b      	ldr	r3, [r5, #20]
 800b630:	b913      	cbnz	r3, 800b638 <_strtod_l+0x7d0>
 800b632:	692b      	ldr	r3, [r5, #16]
 800b634:	2b01      	cmp	r3, #1
 800b636:	dd73      	ble.n	800b720 <_strtod_l+0x8b8>
 800b638:	4629      	mov	r1, r5
 800b63a:	2201      	movs	r2, #1
 800b63c:	4620      	mov	r0, r4
 800b63e:	f001 facb 	bl	800cbd8 <__lshift>
 800b642:	4659      	mov	r1, fp
 800b644:	4605      	mov	r5, r0
 800b646:	f001 fb33 	bl	800ccb0 <__mcmp>
 800b64a:	2800      	cmp	r0, #0
 800b64c:	dd68      	ble.n	800b720 <_strtod_l+0x8b8>
 800b64e:	9904      	ldr	r1, [sp, #16]
 800b650:	4a54      	ldr	r2, [pc, #336]	; (800b7a4 <_strtod_l+0x93c>)
 800b652:	464b      	mov	r3, r9
 800b654:	2900      	cmp	r1, #0
 800b656:	f000 8084 	beq.w	800b762 <_strtod_l+0x8fa>
 800b65a:	ea02 0109 	and.w	r1, r2, r9
 800b65e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800b662:	dc7e      	bgt.n	800b762 <_strtod_l+0x8fa>
 800b664:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b668:	f77f aeb3 	ble.w	800b3d2 <_strtod_l+0x56a>
 800b66c:	4b4e      	ldr	r3, [pc, #312]	; (800b7a8 <_strtod_l+0x940>)
 800b66e:	4640      	mov	r0, r8
 800b670:	4649      	mov	r1, r9
 800b672:	2200      	movs	r2, #0
 800b674:	f7f4 ffd8 	bl	8000628 <__aeabi_dmul>
 800b678:	4b4a      	ldr	r3, [pc, #296]	; (800b7a4 <_strtod_l+0x93c>)
 800b67a:	400b      	ands	r3, r1
 800b67c:	4680      	mov	r8, r0
 800b67e:	4689      	mov	r9, r1
 800b680:	2b00      	cmp	r3, #0
 800b682:	f47f ae3f 	bne.w	800b304 <_strtod_l+0x49c>
 800b686:	2322      	movs	r3, #34	; 0x22
 800b688:	6023      	str	r3, [r4, #0]
 800b68a:	e63b      	b.n	800b304 <_strtod_l+0x49c>
 800b68c:	f04f 32ff 	mov.w	r2, #4294967295
 800b690:	fa02 f303 	lsl.w	r3, r2, r3
 800b694:	ea03 0808 	and.w	r8, r3, r8
 800b698:	e6e8      	b.n	800b46c <_strtod_l+0x604>
 800b69a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800b69e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800b6a2:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800b6a6:	36e2      	adds	r6, #226	; 0xe2
 800b6a8:	fa01 f306 	lsl.w	r3, r1, r6
 800b6ac:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800b6b0:	e748      	b.n	800b544 <_strtod_l+0x6dc>
 800b6b2:	2100      	movs	r1, #0
 800b6b4:	2301      	movs	r3, #1
 800b6b6:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800b6ba:	e743      	b.n	800b544 <_strtod_l+0x6dc>
 800b6bc:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b6be:	4632      	mov	r2, r6
 800b6c0:	4620      	mov	r0, r4
 800b6c2:	f001 fa89 	bl	800cbd8 <__lshift>
 800b6c6:	9016      	str	r0, [sp, #88]	; 0x58
 800b6c8:	2800      	cmp	r0, #0
 800b6ca:	f47f af6b 	bne.w	800b5a4 <_strtod_l+0x73c>
 800b6ce:	e60f      	b.n	800b2f0 <_strtod_l+0x488>
 800b6d0:	46ca      	mov	sl, r9
 800b6d2:	d171      	bne.n	800b7b8 <_strtod_l+0x950>
 800b6d4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b6d6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b6da:	b352      	cbz	r2, 800b732 <_strtod_l+0x8ca>
 800b6dc:	4a33      	ldr	r2, [pc, #204]	; (800b7ac <_strtod_l+0x944>)
 800b6de:	4293      	cmp	r3, r2
 800b6e0:	d12a      	bne.n	800b738 <_strtod_l+0x8d0>
 800b6e2:	9b04      	ldr	r3, [sp, #16]
 800b6e4:	4641      	mov	r1, r8
 800b6e6:	b1fb      	cbz	r3, 800b728 <_strtod_l+0x8c0>
 800b6e8:	4b2e      	ldr	r3, [pc, #184]	; (800b7a4 <_strtod_l+0x93c>)
 800b6ea:	ea09 0303 	and.w	r3, r9, r3
 800b6ee:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b6f2:	f04f 32ff 	mov.w	r2, #4294967295
 800b6f6:	d81a      	bhi.n	800b72e <_strtod_l+0x8c6>
 800b6f8:	0d1b      	lsrs	r3, r3, #20
 800b6fa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b6fe:	fa02 f303 	lsl.w	r3, r2, r3
 800b702:	4299      	cmp	r1, r3
 800b704:	d118      	bne.n	800b738 <_strtod_l+0x8d0>
 800b706:	4b2a      	ldr	r3, [pc, #168]	; (800b7b0 <_strtod_l+0x948>)
 800b708:	459a      	cmp	sl, r3
 800b70a:	d102      	bne.n	800b712 <_strtod_l+0x8aa>
 800b70c:	3101      	adds	r1, #1
 800b70e:	f43f adef 	beq.w	800b2f0 <_strtod_l+0x488>
 800b712:	4b24      	ldr	r3, [pc, #144]	; (800b7a4 <_strtod_l+0x93c>)
 800b714:	ea0a 0303 	and.w	r3, sl, r3
 800b718:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800b71c:	f04f 0800 	mov.w	r8, #0
 800b720:	9b04      	ldr	r3, [sp, #16]
 800b722:	2b00      	cmp	r3, #0
 800b724:	d1a2      	bne.n	800b66c <_strtod_l+0x804>
 800b726:	e5ed      	b.n	800b304 <_strtod_l+0x49c>
 800b728:	f04f 33ff 	mov.w	r3, #4294967295
 800b72c:	e7e9      	b.n	800b702 <_strtod_l+0x89a>
 800b72e:	4613      	mov	r3, r2
 800b730:	e7e7      	b.n	800b702 <_strtod_l+0x89a>
 800b732:	ea53 0308 	orrs.w	r3, r3, r8
 800b736:	d08a      	beq.n	800b64e <_strtod_l+0x7e6>
 800b738:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b73a:	b1e3      	cbz	r3, 800b776 <_strtod_l+0x90e>
 800b73c:	ea13 0f0a 	tst.w	r3, sl
 800b740:	d0ee      	beq.n	800b720 <_strtod_l+0x8b8>
 800b742:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b744:	9a04      	ldr	r2, [sp, #16]
 800b746:	4640      	mov	r0, r8
 800b748:	4649      	mov	r1, r9
 800b74a:	b1c3      	cbz	r3, 800b77e <_strtod_l+0x916>
 800b74c:	f7ff fb6e 	bl	800ae2c <sulp>
 800b750:	4602      	mov	r2, r0
 800b752:	460b      	mov	r3, r1
 800b754:	ec51 0b18 	vmov	r0, r1, d8
 800b758:	f7f4 fdb0 	bl	80002bc <__adddf3>
 800b75c:	4680      	mov	r8, r0
 800b75e:	4689      	mov	r9, r1
 800b760:	e7de      	b.n	800b720 <_strtod_l+0x8b8>
 800b762:	4013      	ands	r3, r2
 800b764:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b768:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800b76c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800b770:	f04f 38ff 	mov.w	r8, #4294967295
 800b774:	e7d4      	b.n	800b720 <_strtod_l+0x8b8>
 800b776:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b778:	ea13 0f08 	tst.w	r3, r8
 800b77c:	e7e0      	b.n	800b740 <_strtod_l+0x8d8>
 800b77e:	f7ff fb55 	bl	800ae2c <sulp>
 800b782:	4602      	mov	r2, r0
 800b784:	460b      	mov	r3, r1
 800b786:	ec51 0b18 	vmov	r0, r1, d8
 800b78a:	f7f4 fd95 	bl	80002b8 <__aeabi_dsub>
 800b78e:	2200      	movs	r2, #0
 800b790:	2300      	movs	r3, #0
 800b792:	4680      	mov	r8, r0
 800b794:	4689      	mov	r9, r1
 800b796:	f7f5 f9af 	bl	8000af8 <__aeabi_dcmpeq>
 800b79a:	2800      	cmp	r0, #0
 800b79c:	d0c0      	beq.n	800b720 <_strtod_l+0x8b8>
 800b79e:	e618      	b.n	800b3d2 <_strtod_l+0x56a>
 800b7a0:	fffffc02 	.word	0xfffffc02
 800b7a4:	7ff00000 	.word	0x7ff00000
 800b7a8:	39500000 	.word	0x39500000
 800b7ac:	000fffff 	.word	0x000fffff
 800b7b0:	7fefffff 	.word	0x7fefffff
 800b7b4:	0800f030 	.word	0x0800f030
 800b7b8:	4659      	mov	r1, fp
 800b7ba:	4628      	mov	r0, r5
 800b7bc:	f001 fbe8 	bl	800cf90 <__ratio>
 800b7c0:	ec57 6b10 	vmov	r6, r7, d0
 800b7c4:	ee10 0a10 	vmov	r0, s0
 800b7c8:	2200      	movs	r2, #0
 800b7ca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b7ce:	4639      	mov	r1, r7
 800b7d0:	f7f5 f9a6 	bl	8000b20 <__aeabi_dcmple>
 800b7d4:	2800      	cmp	r0, #0
 800b7d6:	d071      	beq.n	800b8bc <_strtod_l+0xa54>
 800b7d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d17c      	bne.n	800b8d8 <_strtod_l+0xa70>
 800b7de:	f1b8 0f00 	cmp.w	r8, #0
 800b7e2:	d15a      	bne.n	800b89a <_strtod_l+0xa32>
 800b7e4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d15d      	bne.n	800b8a8 <_strtod_l+0xa40>
 800b7ec:	4b90      	ldr	r3, [pc, #576]	; (800ba30 <_strtod_l+0xbc8>)
 800b7ee:	2200      	movs	r2, #0
 800b7f0:	4630      	mov	r0, r6
 800b7f2:	4639      	mov	r1, r7
 800b7f4:	f7f5 f98a 	bl	8000b0c <__aeabi_dcmplt>
 800b7f8:	2800      	cmp	r0, #0
 800b7fa:	d15c      	bne.n	800b8b6 <_strtod_l+0xa4e>
 800b7fc:	4630      	mov	r0, r6
 800b7fe:	4639      	mov	r1, r7
 800b800:	4b8c      	ldr	r3, [pc, #560]	; (800ba34 <_strtod_l+0xbcc>)
 800b802:	2200      	movs	r2, #0
 800b804:	f7f4 ff10 	bl	8000628 <__aeabi_dmul>
 800b808:	4606      	mov	r6, r0
 800b80a:	460f      	mov	r7, r1
 800b80c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800b810:	9606      	str	r6, [sp, #24]
 800b812:	9307      	str	r3, [sp, #28]
 800b814:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b818:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800b81c:	4b86      	ldr	r3, [pc, #536]	; (800ba38 <_strtod_l+0xbd0>)
 800b81e:	ea0a 0303 	and.w	r3, sl, r3
 800b822:	930d      	str	r3, [sp, #52]	; 0x34
 800b824:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b826:	4b85      	ldr	r3, [pc, #532]	; (800ba3c <_strtod_l+0xbd4>)
 800b828:	429a      	cmp	r2, r3
 800b82a:	f040 8090 	bne.w	800b94e <_strtod_l+0xae6>
 800b82e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800b832:	ec49 8b10 	vmov	d0, r8, r9
 800b836:	f001 fae1 	bl	800cdfc <__ulp>
 800b83a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b83e:	ec51 0b10 	vmov	r0, r1, d0
 800b842:	f7f4 fef1 	bl	8000628 <__aeabi_dmul>
 800b846:	4642      	mov	r2, r8
 800b848:	464b      	mov	r3, r9
 800b84a:	f7f4 fd37 	bl	80002bc <__adddf3>
 800b84e:	460b      	mov	r3, r1
 800b850:	4979      	ldr	r1, [pc, #484]	; (800ba38 <_strtod_l+0xbd0>)
 800b852:	4a7b      	ldr	r2, [pc, #492]	; (800ba40 <_strtod_l+0xbd8>)
 800b854:	4019      	ands	r1, r3
 800b856:	4291      	cmp	r1, r2
 800b858:	4680      	mov	r8, r0
 800b85a:	d944      	bls.n	800b8e6 <_strtod_l+0xa7e>
 800b85c:	ee18 2a90 	vmov	r2, s17
 800b860:	4b78      	ldr	r3, [pc, #480]	; (800ba44 <_strtod_l+0xbdc>)
 800b862:	429a      	cmp	r2, r3
 800b864:	d104      	bne.n	800b870 <_strtod_l+0xa08>
 800b866:	ee18 3a10 	vmov	r3, s16
 800b86a:	3301      	adds	r3, #1
 800b86c:	f43f ad40 	beq.w	800b2f0 <_strtod_l+0x488>
 800b870:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800ba44 <_strtod_l+0xbdc>
 800b874:	f04f 38ff 	mov.w	r8, #4294967295
 800b878:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b87a:	4620      	mov	r0, r4
 800b87c:	f000 ff92 	bl	800c7a4 <_Bfree>
 800b880:	9905      	ldr	r1, [sp, #20]
 800b882:	4620      	mov	r0, r4
 800b884:	f000 ff8e 	bl	800c7a4 <_Bfree>
 800b888:	4659      	mov	r1, fp
 800b88a:	4620      	mov	r0, r4
 800b88c:	f000 ff8a 	bl	800c7a4 <_Bfree>
 800b890:	4629      	mov	r1, r5
 800b892:	4620      	mov	r0, r4
 800b894:	f000 ff86 	bl	800c7a4 <_Bfree>
 800b898:	e609      	b.n	800b4ae <_strtod_l+0x646>
 800b89a:	f1b8 0f01 	cmp.w	r8, #1
 800b89e:	d103      	bne.n	800b8a8 <_strtod_l+0xa40>
 800b8a0:	f1b9 0f00 	cmp.w	r9, #0
 800b8a4:	f43f ad95 	beq.w	800b3d2 <_strtod_l+0x56a>
 800b8a8:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800ba00 <_strtod_l+0xb98>
 800b8ac:	4f60      	ldr	r7, [pc, #384]	; (800ba30 <_strtod_l+0xbc8>)
 800b8ae:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b8b2:	2600      	movs	r6, #0
 800b8b4:	e7ae      	b.n	800b814 <_strtod_l+0x9ac>
 800b8b6:	4f5f      	ldr	r7, [pc, #380]	; (800ba34 <_strtod_l+0xbcc>)
 800b8b8:	2600      	movs	r6, #0
 800b8ba:	e7a7      	b.n	800b80c <_strtod_l+0x9a4>
 800b8bc:	4b5d      	ldr	r3, [pc, #372]	; (800ba34 <_strtod_l+0xbcc>)
 800b8be:	4630      	mov	r0, r6
 800b8c0:	4639      	mov	r1, r7
 800b8c2:	2200      	movs	r2, #0
 800b8c4:	f7f4 feb0 	bl	8000628 <__aeabi_dmul>
 800b8c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b8ca:	4606      	mov	r6, r0
 800b8cc:	460f      	mov	r7, r1
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d09c      	beq.n	800b80c <_strtod_l+0x9a4>
 800b8d2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b8d6:	e79d      	b.n	800b814 <_strtod_l+0x9ac>
 800b8d8:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800ba08 <_strtod_l+0xba0>
 800b8dc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b8e0:	ec57 6b17 	vmov	r6, r7, d7
 800b8e4:	e796      	b.n	800b814 <_strtod_l+0x9ac>
 800b8e6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800b8ea:	9b04      	ldr	r3, [sp, #16]
 800b8ec:	46ca      	mov	sl, r9
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d1c2      	bne.n	800b878 <_strtod_l+0xa10>
 800b8f2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b8f6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b8f8:	0d1b      	lsrs	r3, r3, #20
 800b8fa:	051b      	lsls	r3, r3, #20
 800b8fc:	429a      	cmp	r2, r3
 800b8fe:	d1bb      	bne.n	800b878 <_strtod_l+0xa10>
 800b900:	4630      	mov	r0, r6
 800b902:	4639      	mov	r1, r7
 800b904:	f7f5 fa40 	bl	8000d88 <__aeabi_d2lz>
 800b908:	f7f4 fe60 	bl	80005cc <__aeabi_l2d>
 800b90c:	4602      	mov	r2, r0
 800b90e:	460b      	mov	r3, r1
 800b910:	4630      	mov	r0, r6
 800b912:	4639      	mov	r1, r7
 800b914:	f7f4 fcd0 	bl	80002b8 <__aeabi_dsub>
 800b918:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b91a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b91e:	ea43 0308 	orr.w	r3, r3, r8
 800b922:	4313      	orrs	r3, r2
 800b924:	4606      	mov	r6, r0
 800b926:	460f      	mov	r7, r1
 800b928:	d054      	beq.n	800b9d4 <_strtod_l+0xb6c>
 800b92a:	a339      	add	r3, pc, #228	; (adr r3, 800ba10 <_strtod_l+0xba8>)
 800b92c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b930:	f7f5 f8ec 	bl	8000b0c <__aeabi_dcmplt>
 800b934:	2800      	cmp	r0, #0
 800b936:	f47f ace5 	bne.w	800b304 <_strtod_l+0x49c>
 800b93a:	a337      	add	r3, pc, #220	; (adr r3, 800ba18 <_strtod_l+0xbb0>)
 800b93c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b940:	4630      	mov	r0, r6
 800b942:	4639      	mov	r1, r7
 800b944:	f7f5 f900 	bl	8000b48 <__aeabi_dcmpgt>
 800b948:	2800      	cmp	r0, #0
 800b94a:	d095      	beq.n	800b878 <_strtod_l+0xa10>
 800b94c:	e4da      	b.n	800b304 <_strtod_l+0x49c>
 800b94e:	9b04      	ldr	r3, [sp, #16]
 800b950:	b333      	cbz	r3, 800b9a0 <_strtod_l+0xb38>
 800b952:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b954:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b958:	d822      	bhi.n	800b9a0 <_strtod_l+0xb38>
 800b95a:	a331      	add	r3, pc, #196	; (adr r3, 800ba20 <_strtod_l+0xbb8>)
 800b95c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b960:	4630      	mov	r0, r6
 800b962:	4639      	mov	r1, r7
 800b964:	f7f5 f8dc 	bl	8000b20 <__aeabi_dcmple>
 800b968:	b1a0      	cbz	r0, 800b994 <_strtod_l+0xb2c>
 800b96a:	4639      	mov	r1, r7
 800b96c:	4630      	mov	r0, r6
 800b96e:	f7f5 f933 	bl	8000bd8 <__aeabi_d2uiz>
 800b972:	2801      	cmp	r0, #1
 800b974:	bf38      	it	cc
 800b976:	2001      	movcc	r0, #1
 800b978:	f7f4 fddc 	bl	8000534 <__aeabi_ui2d>
 800b97c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b97e:	4606      	mov	r6, r0
 800b980:	460f      	mov	r7, r1
 800b982:	bb23      	cbnz	r3, 800b9ce <_strtod_l+0xb66>
 800b984:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b988:	9010      	str	r0, [sp, #64]	; 0x40
 800b98a:	9311      	str	r3, [sp, #68]	; 0x44
 800b98c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b990:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800b994:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b996:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b998:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800b99c:	1a9b      	subs	r3, r3, r2
 800b99e:	930f      	str	r3, [sp, #60]	; 0x3c
 800b9a0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b9a4:	eeb0 0a48 	vmov.f32	s0, s16
 800b9a8:	eef0 0a68 	vmov.f32	s1, s17
 800b9ac:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800b9b0:	f001 fa24 	bl	800cdfc <__ulp>
 800b9b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b9b8:	ec53 2b10 	vmov	r2, r3, d0
 800b9bc:	f7f4 fe34 	bl	8000628 <__aeabi_dmul>
 800b9c0:	ec53 2b18 	vmov	r2, r3, d8
 800b9c4:	f7f4 fc7a 	bl	80002bc <__adddf3>
 800b9c8:	4680      	mov	r8, r0
 800b9ca:	4689      	mov	r9, r1
 800b9cc:	e78d      	b.n	800b8ea <_strtod_l+0xa82>
 800b9ce:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800b9d2:	e7db      	b.n	800b98c <_strtod_l+0xb24>
 800b9d4:	a314      	add	r3, pc, #80	; (adr r3, 800ba28 <_strtod_l+0xbc0>)
 800b9d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9da:	f7f5 f897 	bl	8000b0c <__aeabi_dcmplt>
 800b9de:	e7b3      	b.n	800b948 <_strtod_l+0xae0>
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	930a      	str	r3, [sp, #40]	; 0x28
 800b9e4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b9e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b9e8:	6013      	str	r3, [r2, #0]
 800b9ea:	f7ff ba7c 	b.w	800aee6 <_strtod_l+0x7e>
 800b9ee:	2a65      	cmp	r2, #101	; 0x65
 800b9f0:	f43f ab75 	beq.w	800b0de <_strtod_l+0x276>
 800b9f4:	2a45      	cmp	r2, #69	; 0x45
 800b9f6:	f43f ab72 	beq.w	800b0de <_strtod_l+0x276>
 800b9fa:	2301      	movs	r3, #1
 800b9fc:	f7ff bbaa 	b.w	800b154 <_strtod_l+0x2ec>
 800ba00:	00000000 	.word	0x00000000
 800ba04:	bff00000 	.word	0xbff00000
 800ba08:	00000000 	.word	0x00000000
 800ba0c:	3ff00000 	.word	0x3ff00000
 800ba10:	94a03595 	.word	0x94a03595
 800ba14:	3fdfffff 	.word	0x3fdfffff
 800ba18:	35afe535 	.word	0x35afe535
 800ba1c:	3fe00000 	.word	0x3fe00000
 800ba20:	ffc00000 	.word	0xffc00000
 800ba24:	41dfffff 	.word	0x41dfffff
 800ba28:	94a03595 	.word	0x94a03595
 800ba2c:	3fcfffff 	.word	0x3fcfffff
 800ba30:	3ff00000 	.word	0x3ff00000
 800ba34:	3fe00000 	.word	0x3fe00000
 800ba38:	7ff00000 	.word	0x7ff00000
 800ba3c:	7fe00000 	.word	0x7fe00000
 800ba40:	7c9fffff 	.word	0x7c9fffff
 800ba44:	7fefffff 	.word	0x7fefffff

0800ba48 <strtod>:
 800ba48:	460a      	mov	r2, r1
 800ba4a:	4601      	mov	r1, r0
 800ba4c:	4802      	ldr	r0, [pc, #8]	; (800ba58 <strtod+0x10>)
 800ba4e:	4b03      	ldr	r3, [pc, #12]	; (800ba5c <strtod+0x14>)
 800ba50:	6800      	ldr	r0, [r0, #0]
 800ba52:	f7ff ba09 	b.w	800ae68 <_strtod_l>
 800ba56:	bf00      	nop
 800ba58:	20000240 	.word	0x20000240
 800ba5c:	20000088 	.word	0x20000088

0800ba60 <std>:
 800ba60:	2300      	movs	r3, #0
 800ba62:	b510      	push	{r4, lr}
 800ba64:	4604      	mov	r4, r0
 800ba66:	e9c0 3300 	strd	r3, r3, [r0]
 800ba6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ba6e:	6083      	str	r3, [r0, #8]
 800ba70:	8181      	strh	r1, [r0, #12]
 800ba72:	6643      	str	r3, [r0, #100]	; 0x64
 800ba74:	81c2      	strh	r2, [r0, #14]
 800ba76:	6183      	str	r3, [r0, #24]
 800ba78:	4619      	mov	r1, r3
 800ba7a:	2208      	movs	r2, #8
 800ba7c:	305c      	adds	r0, #92	; 0x5c
 800ba7e:	f000 f8f4 	bl	800bc6a <memset>
 800ba82:	4b0d      	ldr	r3, [pc, #52]	; (800bab8 <std+0x58>)
 800ba84:	6263      	str	r3, [r4, #36]	; 0x24
 800ba86:	4b0d      	ldr	r3, [pc, #52]	; (800babc <std+0x5c>)
 800ba88:	62a3      	str	r3, [r4, #40]	; 0x28
 800ba8a:	4b0d      	ldr	r3, [pc, #52]	; (800bac0 <std+0x60>)
 800ba8c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ba8e:	4b0d      	ldr	r3, [pc, #52]	; (800bac4 <std+0x64>)
 800ba90:	6323      	str	r3, [r4, #48]	; 0x30
 800ba92:	4b0d      	ldr	r3, [pc, #52]	; (800bac8 <std+0x68>)
 800ba94:	6224      	str	r4, [r4, #32]
 800ba96:	429c      	cmp	r4, r3
 800ba98:	d006      	beq.n	800baa8 <std+0x48>
 800ba9a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800ba9e:	4294      	cmp	r4, r2
 800baa0:	d002      	beq.n	800baa8 <std+0x48>
 800baa2:	33d0      	adds	r3, #208	; 0xd0
 800baa4:	429c      	cmp	r4, r3
 800baa6:	d105      	bne.n	800bab4 <std+0x54>
 800baa8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800baac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bab0:	f000 b9bc 	b.w	800be2c <__retarget_lock_init_recursive>
 800bab4:	bd10      	pop	{r4, pc}
 800bab6:	bf00      	nop
 800bab8:	0800bbe5 	.word	0x0800bbe5
 800babc:	0800bc07 	.word	0x0800bc07
 800bac0:	0800bc3f 	.word	0x0800bc3f
 800bac4:	0800bc63 	.word	0x0800bc63
 800bac8:	20004764 	.word	0x20004764

0800bacc <stdio_exit_handler>:
 800bacc:	4a02      	ldr	r2, [pc, #8]	; (800bad8 <stdio_exit_handler+0xc>)
 800bace:	4903      	ldr	r1, [pc, #12]	; (800badc <stdio_exit_handler+0x10>)
 800bad0:	4803      	ldr	r0, [pc, #12]	; (800bae0 <stdio_exit_handler+0x14>)
 800bad2:	f000 b869 	b.w	800bba8 <_fwalk_sglue>
 800bad6:	bf00      	nop
 800bad8:	2000007c 	.word	0x2000007c
 800badc:	0800d1a5 	.word	0x0800d1a5
 800bae0:	200001f4 	.word	0x200001f4

0800bae4 <cleanup_stdio>:
 800bae4:	6841      	ldr	r1, [r0, #4]
 800bae6:	4b0c      	ldr	r3, [pc, #48]	; (800bb18 <cleanup_stdio+0x34>)
 800bae8:	4299      	cmp	r1, r3
 800baea:	b510      	push	{r4, lr}
 800baec:	4604      	mov	r4, r0
 800baee:	d001      	beq.n	800baf4 <cleanup_stdio+0x10>
 800baf0:	f001 fb58 	bl	800d1a4 <_fflush_r>
 800baf4:	68a1      	ldr	r1, [r4, #8]
 800baf6:	4b09      	ldr	r3, [pc, #36]	; (800bb1c <cleanup_stdio+0x38>)
 800baf8:	4299      	cmp	r1, r3
 800bafa:	d002      	beq.n	800bb02 <cleanup_stdio+0x1e>
 800bafc:	4620      	mov	r0, r4
 800bafe:	f001 fb51 	bl	800d1a4 <_fflush_r>
 800bb02:	68e1      	ldr	r1, [r4, #12]
 800bb04:	4b06      	ldr	r3, [pc, #24]	; (800bb20 <cleanup_stdio+0x3c>)
 800bb06:	4299      	cmp	r1, r3
 800bb08:	d004      	beq.n	800bb14 <cleanup_stdio+0x30>
 800bb0a:	4620      	mov	r0, r4
 800bb0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb10:	f001 bb48 	b.w	800d1a4 <_fflush_r>
 800bb14:	bd10      	pop	{r4, pc}
 800bb16:	bf00      	nop
 800bb18:	20004764 	.word	0x20004764
 800bb1c:	200047cc 	.word	0x200047cc
 800bb20:	20004834 	.word	0x20004834

0800bb24 <global_stdio_init.part.0>:
 800bb24:	b510      	push	{r4, lr}
 800bb26:	4b0b      	ldr	r3, [pc, #44]	; (800bb54 <global_stdio_init.part.0+0x30>)
 800bb28:	4c0b      	ldr	r4, [pc, #44]	; (800bb58 <global_stdio_init.part.0+0x34>)
 800bb2a:	4a0c      	ldr	r2, [pc, #48]	; (800bb5c <global_stdio_init.part.0+0x38>)
 800bb2c:	601a      	str	r2, [r3, #0]
 800bb2e:	4620      	mov	r0, r4
 800bb30:	2200      	movs	r2, #0
 800bb32:	2104      	movs	r1, #4
 800bb34:	f7ff ff94 	bl	800ba60 <std>
 800bb38:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800bb3c:	2201      	movs	r2, #1
 800bb3e:	2109      	movs	r1, #9
 800bb40:	f7ff ff8e 	bl	800ba60 <std>
 800bb44:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800bb48:	2202      	movs	r2, #2
 800bb4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb4e:	2112      	movs	r1, #18
 800bb50:	f7ff bf86 	b.w	800ba60 <std>
 800bb54:	2000489c 	.word	0x2000489c
 800bb58:	20004764 	.word	0x20004764
 800bb5c:	0800bacd 	.word	0x0800bacd

0800bb60 <__sfp_lock_acquire>:
 800bb60:	4801      	ldr	r0, [pc, #4]	; (800bb68 <__sfp_lock_acquire+0x8>)
 800bb62:	f000 b964 	b.w	800be2e <__retarget_lock_acquire_recursive>
 800bb66:	bf00      	nop
 800bb68:	200048a5 	.word	0x200048a5

0800bb6c <__sfp_lock_release>:
 800bb6c:	4801      	ldr	r0, [pc, #4]	; (800bb74 <__sfp_lock_release+0x8>)
 800bb6e:	f000 b95f 	b.w	800be30 <__retarget_lock_release_recursive>
 800bb72:	bf00      	nop
 800bb74:	200048a5 	.word	0x200048a5

0800bb78 <__sinit>:
 800bb78:	b510      	push	{r4, lr}
 800bb7a:	4604      	mov	r4, r0
 800bb7c:	f7ff fff0 	bl	800bb60 <__sfp_lock_acquire>
 800bb80:	6a23      	ldr	r3, [r4, #32]
 800bb82:	b11b      	cbz	r3, 800bb8c <__sinit+0x14>
 800bb84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb88:	f7ff bff0 	b.w	800bb6c <__sfp_lock_release>
 800bb8c:	4b04      	ldr	r3, [pc, #16]	; (800bba0 <__sinit+0x28>)
 800bb8e:	6223      	str	r3, [r4, #32]
 800bb90:	4b04      	ldr	r3, [pc, #16]	; (800bba4 <__sinit+0x2c>)
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d1f5      	bne.n	800bb84 <__sinit+0xc>
 800bb98:	f7ff ffc4 	bl	800bb24 <global_stdio_init.part.0>
 800bb9c:	e7f2      	b.n	800bb84 <__sinit+0xc>
 800bb9e:	bf00      	nop
 800bba0:	0800bae5 	.word	0x0800bae5
 800bba4:	2000489c 	.word	0x2000489c

0800bba8 <_fwalk_sglue>:
 800bba8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bbac:	4607      	mov	r7, r0
 800bbae:	4688      	mov	r8, r1
 800bbb0:	4614      	mov	r4, r2
 800bbb2:	2600      	movs	r6, #0
 800bbb4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bbb8:	f1b9 0901 	subs.w	r9, r9, #1
 800bbbc:	d505      	bpl.n	800bbca <_fwalk_sglue+0x22>
 800bbbe:	6824      	ldr	r4, [r4, #0]
 800bbc0:	2c00      	cmp	r4, #0
 800bbc2:	d1f7      	bne.n	800bbb4 <_fwalk_sglue+0xc>
 800bbc4:	4630      	mov	r0, r6
 800bbc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bbca:	89ab      	ldrh	r3, [r5, #12]
 800bbcc:	2b01      	cmp	r3, #1
 800bbce:	d907      	bls.n	800bbe0 <_fwalk_sglue+0x38>
 800bbd0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bbd4:	3301      	adds	r3, #1
 800bbd6:	d003      	beq.n	800bbe0 <_fwalk_sglue+0x38>
 800bbd8:	4629      	mov	r1, r5
 800bbda:	4638      	mov	r0, r7
 800bbdc:	47c0      	blx	r8
 800bbde:	4306      	orrs	r6, r0
 800bbe0:	3568      	adds	r5, #104	; 0x68
 800bbe2:	e7e9      	b.n	800bbb8 <_fwalk_sglue+0x10>

0800bbe4 <__sread>:
 800bbe4:	b510      	push	{r4, lr}
 800bbe6:	460c      	mov	r4, r1
 800bbe8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbec:	f000 f8d0 	bl	800bd90 <_read_r>
 800bbf0:	2800      	cmp	r0, #0
 800bbf2:	bfab      	itete	ge
 800bbf4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bbf6:	89a3      	ldrhlt	r3, [r4, #12]
 800bbf8:	181b      	addge	r3, r3, r0
 800bbfa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bbfe:	bfac      	ite	ge
 800bc00:	6563      	strge	r3, [r4, #84]	; 0x54
 800bc02:	81a3      	strhlt	r3, [r4, #12]
 800bc04:	bd10      	pop	{r4, pc}

0800bc06 <__swrite>:
 800bc06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc0a:	461f      	mov	r7, r3
 800bc0c:	898b      	ldrh	r3, [r1, #12]
 800bc0e:	05db      	lsls	r3, r3, #23
 800bc10:	4605      	mov	r5, r0
 800bc12:	460c      	mov	r4, r1
 800bc14:	4616      	mov	r6, r2
 800bc16:	d505      	bpl.n	800bc24 <__swrite+0x1e>
 800bc18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc1c:	2302      	movs	r3, #2
 800bc1e:	2200      	movs	r2, #0
 800bc20:	f000 f8a4 	bl	800bd6c <_lseek_r>
 800bc24:	89a3      	ldrh	r3, [r4, #12]
 800bc26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bc2e:	81a3      	strh	r3, [r4, #12]
 800bc30:	4632      	mov	r2, r6
 800bc32:	463b      	mov	r3, r7
 800bc34:	4628      	mov	r0, r5
 800bc36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc3a:	f000 b8bb 	b.w	800bdb4 <_write_r>

0800bc3e <__sseek>:
 800bc3e:	b510      	push	{r4, lr}
 800bc40:	460c      	mov	r4, r1
 800bc42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc46:	f000 f891 	bl	800bd6c <_lseek_r>
 800bc4a:	1c43      	adds	r3, r0, #1
 800bc4c:	89a3      	ldrh	r3, [r4, #12]
 800bc4e:	bf15      	itete	ne
 800bc50:	6560      	strne	r0, [r4, #84]	; 0x54
 800bc52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bc56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bc5a:	81a3      	strheq	r3, [r4, #12]
 800bc5c:	bf18      	it	ne
 800bc5e:	81a3      	strhne	r3, [r4, #12]
 800bc60:	bd10      	pop	{r4, pc}

0800bc62 <__sclose>:
 800bc62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc66:	f000 b81b 	b.w	800bca0 <_close_r>

0800bc6a <memset>:
 800bc6a:	4402      	add	r2, r0
 800bc6c:	4603      	mov	r3, r0
 800bc6e:	4293      	cmp	r3, r2
 800bc70:	d100      	bne.n	800bc74 <memset+0xa>
 800bc72:	4770      	bx	lr
 800bc74:	f803 1b01 	strb.w	r1, [r3], #1
 800bc78:	e7f9      	b.n	800bc6e <memset+0x4>

0800bc7a <strncmp>:
 800bc7a:	b510      	push	{r4, lr}
 800bc7c:	b16a      	cbz	r2, 800bc9a <strncmp+0x20>
 800bc7e:	3901      	subs	r1, #1
 800bc80:	1884      	adds	r4, r0, r2
 800bc82:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc86:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800bc8a:	429a      	cmp	r2, r3
 800bc8c:	d103      	bne.n	800bc96 <strncmp+0x1c>
 800bc8e:	42a0      	cmp	r0, r4
 800bc90:	d001      	beq.n	800bc96 <strncmp+0x1c>
 800bc92:	2a00      	cmp	r2, #0
 800bc94:	d1f5      	bne.n	800bc82 <strncmp+0x8>
 800bc96:	1ad0      	subs	r0, r2, r3
 800bc98:	bd10      	pop	{r4, pc}
 800bc9a:	4610      	mov	r0, r2
 800bc9c:	e7fc      	b.n	800bc98 <strncmp+0x1e>
	...

0800bca0 <_close_r>:
 800bca0:	b538      	push	{r3, r4, r5, lr}
 800bca2:	4d06      	ldr	r5, [pc, #24]	; (800bcbc <_close_r+0x1c>)
 800bca4:	2300      	movs	r3, #0
 800bca6:	4604      	mov	r4, r0
 800bca8:	4608      	mov	r0, r1
 800bcaa:	602b      	str	r3, [r5, #0]
 800bcac:	f7f8 fe19 	bl	80048e2 <_close>
 800bcb0:	1c43      	adds	r3, r0, #1
 800bcb2:	d102      	bne.n	800bcba <_close_r+0x1a>
 800bcb4:	682b      	ldr	r3, [r5, #0]
 800bcb6:	b103      	cbz	r3, 800bcba <_close_r+0x1a>
 800bcb8:	6023      	str	r3, [r4, #0]
 800bcba:	bd38      	pop	{r3, r4, r5, pc}
 800bcbc:	200048a0 	.word	0x200048a0

0800bcc0 <_reclaim_reent>:
 800bcc0:	4b29      	ldr	r3, [pc, #164]	; (800bd68 <_reclaim_reent+0xa8>)
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	4283      	cmp	r3, r0
 800bcc6:	b570      	push	{r4, r5, r6, lr}
 800bcc8:	4604      	mov	r4, r0
 800bcca:	d04b      	beq.n	800bd64 <_reclaim_reent+0xa4>
 800bccc:	69c3      	ldr	r3, [r0, #28]
 800bcce:	b143      	cbz	r3, 800bce2 <_reclaim_reent+0x22>
 800bcd0:	68db      	ldr	r3, [r3, #12]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d144      	bne.n	800bd60 <_reclaim_reent+0xa0>
 800bcd6:	69e3      	ldr	r3, [r4, #28]
 800bcd8:	6819      	ldr	r1, [r3, #0]
 800bcda:	b111      	cbz	r1, 800bce2 <_reclaim_reent+0x22>
 800bcdc:	4620      	mov	r0, r4
 800bcde:	f000 f8bf 	bl	800be60 <_free_r>
 800bce2:	6961      	ldr	r1, [r4, #20]
 800bce4:	b111      	cbz	r1, 800bcec <_reclaim_reent+0x2c>
 800bce6:	4620      	mov	r0, r4
 800bce8:	f000 f8ba 	bl	800be60 <_free_r>
 800bcec:	69e1      	ldr	r1, [r4, #28]
 800bcee:	b111      	cbz	r1, 800bcf6 <_reclaim_reent+0x36>
 800bcf0:	4620      	mov	r0, r4
 800bcf2:	f000 f8b5 	bl	800be60 <_free_r>
 800bcf6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800bcf8:	b111      	cbz	r1, 800bd00 <_reclaim_reent+0x40>
 800bcfa:	4620      	mov	r0, r4
 800bcfc:	f000 f8b0 	bl	800be60 <_free_r>
 800bd00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bd02:	b111      	cbz	r1, 800bd0a <_reclaim_reent+0x4a>
 800bd04:	4620      	mov	r0, r4
 800bd06:	f000 f8ab 	bl	800be60 <_free_r>
 800bd0a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800bd0c:	b111      	cbz	r1, 800bd14 <_reclaim_reent+0x54>
 800bd0e:	4620      	mov	r0, r4
 800bd10:	f000 f8a6 	bl	800be60 <_free_r>
 800bd14:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800bd16:	b111      	cbz	r1, 800bd1e <_reclaim_reent+0x5e>
 800bd18:	4620      	mov	r0, r4
 800bd1a:	f000 f8a1 	bl	800be60 <_free_r>
 800bd1e:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800bd20:	b111      	cbz	r1, 800bd28 <_reclaim_reent+0x68>
 800bd22:	4620      	mov	r0, r4
 800bd24:	f000 f89c 	bl	800be60 <_free_r>
 800bd28:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800bd2a:	b111      	cbz	r1, 800bd32 <_reclaim_reent+0x72>
 800bd2c:	4620      	mov	r0, r4
 800bd2e:	f000 f897 	bl	800be60 <_free_r>
 800bd32:	6a23      	ldr	r3, [r4, #32]
 800bd34:	b1b3      	cbz	r3, 800bd64 <_reclaim_reent+0xa4>
 800bd36:	4620      	mov	r0, r4
 800bd38:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800bd3c:	4718      	bx	r3
 800bd3e:	5949      	ldr	r1, [r1, r5]
 800bd40:	b941      	cbnz	r1, 800bd54 <_reclaim_reent+0x94>
 800bd42:	3504      	adds	r5, #4
 800bd44:	69e3      	ldr	r3, [r4, #28]
 800bd46:	2d80      	cmp	r5, #128	; 0x80
 800bd48:	68d9      	ldr	r1, [r3, #12]
 800bd4a:	d1f8      	bne.n	800bd3e <_reclaim_reent+0x7e>
 800bd4c:	4620      	mov	r0, r4
 800bd4e:	f000 f887 	bl	800be60 <_free_r>
 800bd52:	e7c0      	b.n	800bcd6 <_reclaim_reent+0x16>
 800bd54:	680e      	ldr	r6, [r1, #0]
 800bd56:	4620      	mov	r0, r4
 800bd58:	f000 f882 	bl	800be60 <_free_r>
 800bd5c:	4631      	mov	r1, r6
 800bd5e:	e7ef      	b.n	800bd40 <_reclaim_reent+0x80>
 800bd60:	2500      	movs	r5, #0
 800bd62:	e7ef      	b.n	800bd44 <_reclaim_reent+0x84>
 800bd64:	bd70      	pop	{r4, r5, r6, pc}
 800bd66:	bf00      	nop
 800bd68:	20000240 	.word	0x20000240

0800bd6c <_lseek_r>:
 800bd6c:	b538      	push	{r3, r4, r5, lr}
 800bd6e:	4d07      	ldr	r5, [pc, #28]	; (800bd8c <_lseek_r+0x20>)
 800bd70:	4604      	mov	r4, r0
 800bd72:	4608      	mov	r0, r1
 800bd74:	4611      	mov	r1, r2
 800bd76:	2200      	movs	r2, #0
 800bd78:	602a      	str	r2, [r5, #0]
 800bd7a:	461a      	mov	r2, r3
 800bd7c:	f7f8 fdd8 	bl	8004930 <_lseek>
 800bd80:	1c43      	adds	r3, r0, #1
 800bd82:	d102      	bne.n	800bd8a <_lseek_r+0x1e>
 800bd84:	682b      	ldr	r3, [r5, #0]
 800bd86:	b103      	cbz	r3, 800bd8a <_lseek_r+0x1e>
 800bd88:	6023      	str	r3, [r4, #0]
 800bd8a:	bd38      	pop	{r3, r4, r5, pc}
 800bd8c:	200048a0 	.word	0x200048a0

0800bd90 <_read_r>:
 800bd90:	b538      	push	{r3, r4, r5, lr}
 800bd92:	4d07      	ldr	r5, [pc, #28]	; (800bdb0 <_read_r+0x20>)
 800bd94:	4604      	mov	r4, r0
 800bd96:	4608      	mov	r0, r1
 800bd98:	4611      	mov	r1, r2
 800bd9a:	2200      	movs	r2, #0
 800bd9c:	602a      	str	r2, [r5, #0]
 800bd9e:	461a      	mov	r2, r3
 800bda0:	f7f8 fd66 	bl	8004870 <_read>
 800bda4:	1c43      	adds	r3, r0, #1
 800bda6:	d102      	bne.n	800bdae <_read_r+0x1e>
 800bda8:	682b      	ldr	r3, [r5, #0]
 800bdaa:	b103      	cbz	r3, 800bdae <_read_r+0x1e>
 800bdac:	6023      	str	r3, [r4, #0]
 800bdae:	bd38      	pop	{r3, r4, r5, pc}
 800bdb0:	200048a0 	.word	0x200048a0

0800bdb4 <_write_r>:
 800bdb4:	b538      	push	{r3, r4, r5, lr}
 800bdb6:	4d07      	ldr	r5, [pc, #28]	; (800bdd4 <_write_r+0x20>)
 800bdb8:	4604      	mov	r4, r0
 800bdba:	4608      	mov	r0, r1
 800bdbc:	4611      	mov	r1, r2
 800bdbe:	2200      	movs	r2, #0
 800bdc0:	602a      	str	r2, [r5, #0]
 800bdc2:	461a      	mov	r2, r3
 800bdc4:	f7f8 fd71 	bl	80048aa <_write>
 800bdc8:	1c43      	adds	r3, r0, #1
 800bdca:	d102      	bne.n	800bdd2 <_write_r+0x1e>
 800bdcc:	682b      	ldr	r3, [r5, #0]
 800bdce:	b103      	cbz	r3, 800bdd2 <_write_r+0x1e>
 800bdd0:	6023      	str	r3, [r4, #0]
 800bdd2:	bd38      	pop	{r3, r4, r5, pc}
 800bdd4:	200048a0 	.word	0x200048a0

0800bdd8 <__errno>:
 800bdd8:	4b01      	ldr	r3, [pc, #4]	; (800bde0 <__errno+0x8>)
 800bdda:	6818      	ldr	r0, [r3, #0]
 800bddc:	4770      	bx	lr
 800bdde:	bf00      	nop
 800bde0:	20000240 	.word	0x20000240

0800bde4 <__libc_init_array>:
 800bde4:	b570      	push	{r4, r5, r6, lr}
 800bde6:	4d0d      	ldr	r5, [pc, #52]	; (800be1c <__libc_init_array+0x38>)
 800bde8:	4c0d      	ldr	r4, [pc, #52]	; (800be20 <__libc_init_array+0x3c>)
 800bdea:	1b64      	subs	r4, r4, r5
 800bdec:	10a4      	asrs	r4, r4, #2
 800bdee:	2600      	movs	r6, #0
 800bdf0:	42a6      	cmp	r6, r4
 800bdf2:	d109      	bne.n	800be08 <__libc_init_array+0x24>
 800bdf4:	4d0b      	ldr	r5, [pc, #44]	; (800be24 <__libc_init_array+0x40>)
 800bdf6:	4c0c      	ldr	r4, [pc, #48]	; (800be28 <__libc_init_array+0x44>)
 800bdf8:	f003 f838 	bl	800ee6c <_init>
 800bdfc:	1b64      	subs	r4, r4, r5
 800bdfe:	10a4      	asrs	r4, r4, #2
 800be00:	2600      	movs	r6, #0
 800be02:	42a6      	cmp	r6, r4
 800be04:	d105      	bne.n	800be12 <__libc_init_array+0x2e>
 800be06:	bd70      	pop	{r4, r5, r6, pc}
 800be08:	f855 3b04 	ldr.w	r3, [r5], #4
 800be0c:	4798      	blx	r3
 800be0e:	3601      	adds	r6, #1
 800be10:	e7ee      	b.n	800bdf0 <__libc_init_array+0xc>
 800be12:	f855 3b04 	ldr.w	r3, [r5], #4
 800be16:	4798      	blx	r3
 800be18:	3601      	adds	r6, #1
 800be1a:	e7f2      	b.n	800be02 <__libc_init_array+0x1e>
 800be1c:	0800f460 	.word	0x0800f460
 800be20:	0800f460 	.word	0x0800f460
 800be24:	0800f460 	.word	0x0800f460
 800be28:	0800f464 	.word	0x0800f464

0800be2c <__retarget_lock_init_recursive>:
 800be2c:	4770      	bx	lr

0800be2e <__retarget_lock_acquire_recursive>:
 800be2e:	4770      	bx	lr

0800be30 <__retarget_lock_release_recursive>:
 800be30:	4770      	bx	lr

0800be32 <memcpy>:
 800be32:	440a      	add	r2, r1
 800be34:	4291      	cmp	r1, r2
 800be36:	f100 33ff 	add.w	r3, r0, #4294967295
 800be3a:	d100      	bne.n	800be3e <memcpy+0xc>
 800be3c:	4770      	bx	lr
 800be3e:	b510      	push	{r4, lr}
 800be40:	f811 4b01 	ldrb.w	r4, [r1], #1
 800be44:	f803 4f01 	strb.w	r4, [r3, #1]!
 800be48:	4291      	cmp	r1, r2
 800be4a:	d1f9      	bne.n	800be40 <memcpy+0xe>
 800be4c:	bd10      	pop	{r4, pc}
	...

0800be50 <nan>:
 800be50:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800be58 <nan+0x8>
 800be54:	4770      	bx	lr
 800be56:	bf00      	nop
 800be58:	00000000 	.word	0x00000000
 800be5c:	7ff80000 	.word	0x7ff80000

0800be60 <_free_r>:
 800be60:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800be62:	2900      	cmp	r1, #0
 800be64:	d044      	beq.n	800bef0 <_free_r+0x90>
 800be66:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be6a:	9001      	str	r0, [sp, #4]
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	f1a1 0404 	sub.w	r4, r1, #4
 800be72:	bfb8      	it	lt
 800be74:	18e4      	addlt	r4, r4, r3
 800be76:	f000 fc49 	bl	800c70c <__malloc_lock>
 800be7a:	4a1e      	ldr	r2, [pc, #120]	; (800bef4 <_free_r+0x94>)
 800be7c:	9801      	ldr	r0, [sp, #4]
 800be7e:	6813      	ldr	r3, [r2, #0]
 800be80:	b933      	cbnz	r3, 800be90 <_free_r+0x30>
 800be82:	6063      	str	r3, [r4, #4]
 800be84:	6014      	str	r4, [r2, #0]
 800be86:	b003      	add	sp, #12
 800be88:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800be8c:	f000 bc44 	b.w	800c718 <__malloc_unlock>
 800be90:	42a3      	cmp	r3, r4
 800be92:	d908      	bls.n	800bea6 <_free_r+0x46>
 800be94:	6825      	ldr	r5, [r4, #0]
 800be96:	1961      	adds	r1, r4, r5
 800be98:	428b      	cmp	r3, r1
 800be9a:	bf01      	itttt	eq
 800be9c:	6819      	ldreq	r1, [r3, #0]
 800be9e:	685b      	ldreq	r3, [r3, #4]
 800bea0:	1949      	addeq	r1, r1, r5
 800bea2:	6021      	streq	r1, [r4, #0]
 800bea4:	e7ed      	b.n	800be82 <_free_r+0x22>
 800bea6:	461a      	mov	r2, r3
 800bea8:	685b      	ldr	r3, [r3, #4]
 800beaa:	b10b      	cbz	r3, 800beb0 <_free_r+0x50>
 800beac:	42a3      	cmp	r3, r4
 800beae:	d9fa      	bls.n	800bea6 <_free_r+0x46>
 800beb0:	6811      	ldr	r1, [r2, #0]
 800beb2:	1855      	adds	r5, r2, r1
 800beb4:	42a5      	cmp	r5, r4
 800beb6:	d10b      	bne.n	800bed0 <_free_r+0x70>
 800beb8:	6824      	ldr	r4, [r4, #0]
 800beba:	4421      	add	r1, r4
 800bebc:	1854      	adds	r4, r2, r1
 800bebe:	42a3      	cmp	r3, r4
 800bec0:	6011      	str	r1, [r2, #0]
 800bec2:	d1e0      	bne.n	800be86 <_free_r+0x26>
 800bec4:	681c      	ldr	r4, [r3, #0]
 800bec6:	685b      	ldr	r3, [r3, #4]
 800bec8:	6053      	str	r3, [r2, #4]
 800beca:	440c      	add	r4, r1
 800becc:	6014      	str	r4, [r2, #0]
 800bece:	e7da      	b.n	800be86 <_free_r+0x26>
 800bed0:	d902      	bls.n	800bed8 <_free_r+0x78>
 800bed2:	230c      	movs	r3, #12
 800bed4:	6003      	str	r3, [r0, #0]
 800bed6:	e7d6      	b.n	800be86 <_free_r+0x26>
 800bed8:	6825      	ldr	r5, [r4, #0]
 800beda:	1961      	adds	r1, r4, r5
 800bedc:	428b      	cmp	r3, r1
 800bede:	bf04      	itt	eq
 800bee0:	6819      	ldreq	r1, [r3, #0]
 800bee2:	685b      	ldreq	r3, [r3, #4]
 800bee4:	6063      	str	r3, [r4, #4]
 800bee6:	bf04      	itt	eq
 800bee8:	1949      	addeq	r1, r1, r5
 800beea:	6021      	streq	r1, [r4, #0]
 800beec:	6054      	str	r4, [r2, #4]
 800beee:	e7ca      	b.n	800be86 <_free_r+0x26>
 800bef0:	b003      	add	sp, #12
 800bef2:	bd30      	pop	{r4, r5, pc}
 800bef4:	200048a8 	.word	0x200048a8

0800bef8 <rshift>:
 800bef8:	6903      	ldr	r3, [r0, #16]
 800befa:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800befe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bf02:	ea4f 1261 	mov.w	r2, r1, asr #5
 800bf06:	f100 0414 	add.w	r4, r0, #20
 800bf0a:	dd45      	ble.n	800bf98 <rshift+0xa0>
 800bf0c:	f011 011f 	ands.w	r1, r1, #31
 800bf10:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800bf14:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800bf18:	d10c      	bne.n	800bf34 <rshift+0x3c>
 800bf1a:	f100 0710 	add.w	r7, r0, #16
 800bf1e:	4629      	mov	r1, r5
 800bf20:	42b1      	cmp	r1, r6
 800bf22:	d334      	bcc.n	800bf8e <rshift+0x96>
 800bf24:	1a9b      	subs	r3, r3, r2
 800bf26:	009b      	lsls	r3, r3, #2
 800bf28:	1eea      	subs	r2, r5, #3
 800bf2a:	4296      	cmp	r6, r2
 800bf2c:	bf38      	it	cc
 800bf2e:	2300      	movcc	r3, #0
 800bf30:	4423      	add	r3, r4
 800bf32:	e015      	b.n	800bf60 <rshift+0x68>
 800bf34:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800bf38:	f1c1 0820 	rsb	r8, r1, #32
 800bf3c:	40cf      	lsrs	r7, r1
 800bf3e:	f105 0e04 	add.w	lr, r5, #4
 800bf42:	46a1      	mov	r9, r4
 800bf44:	4576      	cmp	r6, lr
 800bf46:	46f4      	mov	ip, lr
 800bf48:	d815      	bhi.n	800bf76 <rshift+0x7e>
 800bf4a:	1a9a      	subs	r2, r3, r2
 800bf4c:	0092      	lsls	r2, r2, #2
 800bf4e:	3a04      	subs	r2, #4
 800bf50:	3501      	adds	r5, #1
 800bf52:	42ae      	cmp	r6, r5
 800bf54:	bf38      	it	cc
 800bf56:	2200      	movcc	r2, #0
 800bf58:	18a3      	adds	r3, r4, r2
 800bf5a:	50a7      	str	r7, [r4, r2]
 800bf5c:	b107      	cbz	r7, 800bf60 <rshift+0x68>
 800bf5e:	3304      	adds	r3, #4
 800bf60:	1b1a      	subs	r2, r3, r4
 800bf62:	42a3      	cmp	r3, r4
 800bf64:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800bf68:	bf08      	it	eq
 800bf6a:	2300      	moveq	r3, #0
 800bf6c:	6102      	str	r2, [r0, #16]
 800bf6e:	bf08      	it	eq
 800bf70:	6143      	streq	r3, [r0, #20]
 800bf72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bf76:	f8dc c000 	ldr.w	ip, [ip]
 800bf7a:	fa0c fc08 	lsl.w	ip, ip, r8
 800bf7e:	ea4c 0707 	orr.w	r7, ip, r7
 800bf82:	f849 7b04 	str.w	r7, [r9], #4
 800bf86:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bf8a:	40cf      	lsrs	r7, r1
 800bf8c:	e7da      	b.n	800bf44 <rshift+0x4c>
 800bf8e:	f851 cb04 	ldr.w	ip, [r1], #4
 800bf92:	f847 cf04 	str.w	ip, [r7, #4]!
 800bf96:	e7c3      	b.n	800bf20 <rshift+0x28>
 800bf98:	4623      	mov	r3, r4
 800bf9a:	e7e1      	b.n	800bf60 <rshift+0x68>

0800bf9c <__hexdig_fun>:
 800bf9c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800bfa0:	2b09      	cmp	r3, #9
 800bfa2:	d802      	bhi.n	800bfaa <__hexdig_fun+0xe>
 800bfa4:	3820      	subs	r0, #32
 800bfa6:	b2c0      	uxtb	r0, r0
 800bfa8:	4770      	bx	lr
 800bfaa:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800bfae:	2b05      	cmp	r3, #5
 800bfb0:	d801      	bhi.n	800bfb6 <__hexdig_fun+0x1a>
 800bfb2:	3847      	subs	r0, #71	; 0x47
 800bfb4:	e7f7      	b.n	800bfa6 <__hexdig_fun+0xa>
 800bfb6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800bfba:	2b05      	cmp	r3, #5
 800bfbc:	d801      	bhi.n	800bfc2 <__hexdig_fun+0x26>
 800bfbe:	3827      	subs	r0, #39	; 0x27
 800bfc0:	e7f1      	b.n	800bfa6 <__hexdig_fun+0xa>
 800bfc2:	2000      	movs	r0, #0
 800bfc4:	4770      	bx	lr
	...

0800bfc8 <__gethex>:
 800bfc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfcc:	4617      	mov	r7, r2
 800bfce:	680a      	ldr	r2, [r1, #0]
 800bfd0:	b085      	sub	sp, #20
 800bfd2:	f102 0b02 	add.w	fp, r2, #2
 800bfd6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800bfda:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800bfde:	4681      	mov	r9, r0
 800bfe0:	468a      	mov	sl, r1
 800bfe2:	9302      	str	r3, [sp, #8]
 800bfe4:	32fe      	adds	r2, #254	; 0xfe
 800bfe6:	eb02 030b 	add.w	r3, r2, fp
 800bfea:	46d8      	mov	r8, fp
 800bfec:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800bff0:	9301      	str	r3, [sp, #4]
 800bff2:	2830      	cmp	r0, #48	; 0x30
 800bff4:	d0f7      	beq.n	800bfe6 <__gethex+0x1e>
 800bff6:	f7ff ffd1 	bl	800bf9c <__hexdig_fun>
 800bffa:	4604      	mov	r4, r0
 800bffc:	2800      	cmp	r0, #0
 800bffe:	d138      	bne.n	800c072 <__gethex+0xaa>
 800c000:	49a7      	ldr	r1, [pc, #668]	; (800c2a0 <__gethex+0x2d8>)
 800c002:	2201      	movs	r2, #1
 800c004:	4640      	mov	r0, r8
 800c006:	f7ff fe38 	bl	800bc7a <strncmp>
 800c00a:	4606      	mov	r6, r0
 800c00c:	2800      	cmp	r0, #0
 800c00e:	d169      	bne.n	800c0e4 <__gethex+0x11c>
 800c010:	f898 0001 	ldrb.w	r0, [r8, #1]
 800c014:	465d      	mov	r5, fp
 800c016:	f7ff ffc1 	bl	800bf9c <__hexdig_fun>
 800c01a:	2800      	cmp	r0, #0
 800c01c:	d064      	beq.n	800c0e8 <__gethex+0x120>
 800c01e:	465a      	mov	r2, fp
 800c020:	7810      	ldrb	r0, [r2, #0]
 800c022:	2830      	cmp	r0, #48	; 0x30
 800c024:	4690      	mov	r8, r2
 800c026:	f102 0201 	add.w	r2, r2, #1
 800c02a:	d0f9      	beq.n	800c020 <__gethex+0x58>
 800c02c:	f7ff ffb6 	bl	800bf9c <__hexdig_fun>
 800c030:	2301      	movs	r3, #1
 800c032:	fab0 f480 	clz	r4, r0
 800c036:	0964      	lsrs	r4, r4, #5
 800c038:	465e      	mov	r6, fp
 800c03a:	9301      	str	r3, [sp, #4]
 800c03c:	4642      	mov	r2, r8
 800c03e:	4615      	mov	r5, r2
 800c040:	3201      	adds	r2, #1
 800c042:	7828      	ldrb	r0, [r5, #0]
 800c044:	f7ff ffaa 	bl	800bf9c <__hexdig_fun>
 800c048:	2800      	cmp	r0, #0
 800c04a:	d1f8      	bne.n	800c03e <__gethex+0x76>
 800c04c:	4994      	ldr	r1, [pc, #592]	; (800c2a0 <__gethex+0x2d8>)
 800c04e:	2201      	movs	r2, #1
 800c050:	4628      	mov	r0, r5
 800c052:	f7ff fe12 	bl	800bc7a <strncmp>
 800c056:	b978      	cbnz	r0, 800c078 <__gethex+0xb0>
 800c058:	b946      	cbnz	r6, 800c06c <__gethex+0xa4>
 800c05a:	1c6e      	adds	r6, r5, #1
 800c05c:	4632      	mov	r2, r6
 800c05e:	4615      	mov	r5, r2
 800c060:	3201      	adds	r2, #1
 800c062:	7828      	ldrb	r0, [r5, #0]
 800c064:	f7ff ff9a 	bl	800bf9c <__hexdig_fun>
 800c068:	2800      	cmp	r0, #0
 800c06a:	d1f8      	bne.n	800c05e <__gethex+0x96>
 800c06c:	1b73      	subs	r3, r6, r5
 800c06e:	009e      	lsls	r6, r3, #2
 800c070:	e004      	b.n	800c07c <__gethex+0xb4>
 800c072:	2400      	movs	r4, #0
 800c074:	4626      	mov	r6, r4
 800c076:	e7e1      	b.n	800c03c <__gethex+0x74>
 800c078:	2e00      	cmp	r6, #0
 800c07a:	d1f7      	bne.n	800c06c <__gethex+0xa4>
 800c07c:	782b      	ldrb	r3, [r5, #0]
 800c07e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c082:	2b50      	cmp	r3, #80	; 0x50
 800c084:	d13d      	bne.n	800c102 <__gethex+0x13a>
 800c086:	786b      	ldrb	r3, [r5, #1]
 800c088:	2b2b      	cmp	r3, #43	; 0x2b
 800c08a:	d02f      	beq.n	800c0ec <__gethex+0x124>
 800c08c:	2b2d      	cmp	r3, #45	; 0x2d
 800c08e:	d031      	beq.n	800c0f4 <__gethex+0x12c>
 800c090:	1c69      	adds	r1, r5, #1
 800c092:	f04f 0b00 	mov.w	fp, #0
 800c096:	7808      	ldrb	r0, [r1, #0]
 800c098:	f7ff ff80 	bl	800bf9c <__hexdig_fun>
 800c09c:	1e42      	subs	r2, r0, #1
 800c09e:	b2d2      	uxtb	r2, r2
 800c0a0:	2a18      	cmp	r2, #24
 800c0a2:	d82e      	bhi.n	800c102 <__gethex+0x13a>
 800c0a4:	f1a0 0210 	sub.w	r2, r0, #16
 800c0a8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c0ac:	f7ff ff76 	bl	800bf9c <__hexdig_fun>
 800c0b0:	f100 3cff 	add.w	ip, r0, #4294967295
 800c0b4:	fa5f fc8c 	uxtb.w	ip, ip
 800c0b8:	f1bc 0f18 	cmp.w	ip, #24
 800c0bc:	d91d      	bls.n	800c0fa <__gethex+0x132>
 800c0be:	f1bb 0f00 	cmp.w	fp, #0
 800c0c2:	d000      	beq.n	800c0c6 <__gethex+0xfe>
 800c0c4:	4252      	negs	r2, r2
 800c0c6:	4416      	add	r6, r2
 800c0c8:	f8ca 1000 	str.w	r1, [sl]
 800c0cc:	b1dc      	cbz	r4, 800c106 <__gethex+0x13e>
 800c0ce:	9b01      	ldr	r3, [sp, #4]
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	bf14      	ite	ne
 800c0d4:	f04f 0800 	movne.w	r8, #0
 800c0d8:	f04f 0806 	moveq.w	r8, #6
 800c0dc:	4640      	mov	r0, r8
 800c0de:	b005      	add	sp, #20
 800c0e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0e4:	4645      	mov	r5, r8
 800c0e6:	4626      	mov	r6, r4
 800c0e8:	2401      	movs	r4, #1
 800c0ea:	e7c7      	b.n	800c07c <__gethex+0xb4>
 800c0ec:	f04f 0b00 	mov.w	fp, #0
 800c0f0:	1ca9      	adds	r1, r5, #2
 800c0f2:	e7d0      	b.n	800c096 <__gethex+0xce>
 800c0f4:	f04f 0b01 	mov.w	fp, #1
 800c0f8:	e7fa      	b.n	800c0f0 <__gethex+0x128>
 800c0fa:	230a      	movs	r3, #10
 800c0fc:	fb03 0002 	mla	r0, r3, r2, r0
 800c100:	e7d0      	b.n	800c0a4 <__gethex+0xdc>
 800c102:	4629      	mov	r1, r5
 800c104:	e7e0      	b.n	800c0c8 <__gethex+0x100>
 800c106:	eba5 0308 	sub.w	r3, r5, r8
 800c10a:	3b01      	subs	r3, #1
 800c10c:	4621      	mov	r1, r4
 800c10e:	2b07      	cmp	r3, #7
 800c110:	dc0a      	bgt.n	800c128 <__gethex+0x160>
 800c112:	4648      	mov	r0, r9
 800c114:	f000 fb06 	bl	800c724 <_Balloc>
 800c118:	4604      	mov	r4, r0
 800c11a:	b940      	cbnz	r0, 800c12e <__gethex+0x166>
 800c11c:	4b61      	ldr	r3, [pc, #388]	; (800c2a4 <__gethex+0x2dc>)
 800c11e:	4602      	mov	r2, r0
 800c120:	21e4      	movs	r1, #228	; 0xe4
 800c122:	4861      	ldr	r0, [pc, #388]	; (800c2a8 <__gethex+0x2e0>)
 800c124:	f001 f876 	bl	800d214 <__assert_func>
 800c128:	3101      	adds	r1, #1
 800c12a:	105b      	asrs	r3, r3, #1
 800c12c:	e7ef      	b.n	800c10e <__gethex+0x146>
 800c12e:	f100 0a14 	add.w	sl, r0, #20
 800c132:	2300      	movs	r3, #0
 800c134:	495a      	ldr	r1, [pc, #360]	; (800c2a0 <__gethex+0x2d8>)
 800c136:	f8cd a004 	str.w	sl, [sp, #4]
 800c13a:	469b      	mov	fp, r3
 800c13c:	45a8      	cmp	r8, r5
 800c13e:	d342      	bcc.n	800c1c6 <__gethex+0x1fe>
 800c140:	9801      	ldr	r0, [sp, #4]
 800c142:	f840 bb04 	str.w	fp, [r0], #4
 800c146:	eba0 000a 	sub.w	r0, r0, sl
 800c14a:	1080      	asrs	r0, r0, #2
 800c14c:	6120      	str	r0, [r4, #16]
 800c14e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800c152:	4658      	mov	r0, fp
 800c154:	f000 fbd8 	bl	800c908 <__hi0bits>
 800c158:	683d      	ldr	r5, [r7, #0]
 800c15a:	eba8 0000 	sub.w	r0, r8, r0
 800c15e:	42a8      	cmp	r0, r5
 800c160:	dd59      	ble.n	800c216 <__gethex+0x24e>
 800c162:	eba0 0805 	sub.w	r8, r0, r5
 800c166:	4641      	mov	r1, r8
 800c168:	4620      	mov	r0, r4
 800c16a:	f000 ff67 	bl	800d03c <__any_on>
 800c16e:	4683      	mov	fp, r0
 800c170:	b1b8      	cbz	r0, 800c1a2 <__gethex+0x1da>
 800c172:	f108 33ff 	add.w	r3, r8, #4294967295
 800c176:	1159      	asrs	r1, r3, #5
 800c178:	f003 021f 	and.w	r2, r3, #31
 800c17c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c180:	f04f 0b01 	mov.w	fp, #1
 800c184:	fa0b f202 	lsl.w	r2, fp, r2
 800c188:	420a      	tst	r2, r1
 800c18a:	d00a      	beq.n	800c1a2 <__gethex+0x1da>
 800c18c:	455b      	cmp	r3, fp
 800c18e:	dd06      	ble.n	800c19e <__gethex+0x1d6>
 800c190:	f1a8 0102 	sub.w	r1, r8, #2
 800c194:	4620      	mov	r0, r4
 800c196:	f000 ff51 	bl	800d03c <__any_on>
 800c19a:	2800      	cmp	r0, #0
 800c19c:	d138      	bne.n	800c210 <__gethex+0x248>
 800c19e:	f04f 0b02 	mov.w	fp, #2
 800c1a2:	4641      	mov	r1, r8
 800c1a4:	4620      	mov	r0, r4
 800c1a6:	f7ff fea7 	bl	800bef8 <rshift>
 800c1aa:	4446      	add	r6, r8
 800c1ac:	68bb      	ldr	r3, [r7, #8]
 800c1ae:	42b3      	cmp	r3, r6
 800c1b0:	da41      	bge.n	800c236 <__gethex+0x26e>
 800c1b2:	4621      	mov	r1, r4
 800c1b4:	4648      	mov	r0, r9
 800c1b6:	f000 faf5 	bl	800c7a4 <_Bfree>
 800c1ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c1bc:	2300      	movs	r3, #0
 800c1be:	6013      	str	r3, [r2, #0]
 800c1c0:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800c1c4:	e78a      	b.n	800c0dc <__gethex+0x114>
 800c1c6:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800c1ca:	2a2e      	cmp	r2, #46	; 0x2e
 800c1cc:	d014      	beq.n	800c1f8 <__gethex+0x230>
 800c1ce:	2b20      	cmp	r3, #32
 800c1d0:	d106      	bne.n	800c1e0 <__gethex+0x218>
 800c1d2:	9b01      	ldr	r3, [sp, #4]
 800c1d4:	f843 bb04 	str.w	fp, [r3], #4
 800c1d8:	f04f 0b00 	mov.w	fp, #0
 800c1dc:	9301      	str	r3, [sp, #4]
 800c1de:	465b      	mov	r3, fp
 800c1e0:	7828      	ldrb	r0, [r5, #0]
 800c1e2:	9303      	str	r3, [sp, #12]
 800c1e4:	f7ff feda 	bl	800bf9c <__hexdig_fun>
 800c1e8:	9b03      	ldr	r3, [sp, #12]
 800c1ea:	f000 000f 	and.w	r0, r0, #15
 800c1ee:	4098      	lsls	r0, r3
 800c1f0:	ea4b 0b00 	orr.w	fp, fp, r0
 800c1f4:	3304      	adds	r3, #4
 800c1f6:	e7a1      	b.n	800c13c <__gethex+0x174>
 800c1f8:	45a8      	cmp	r8, r5
 800c1fa:	d8e8      	bhi.n	800c1ce <__gethex+0x206>
 800c1fc:	2201      	movs	r2, #1
 800c1fe:	4628      	mov	r0, r5
 800c200:	9303      	str	r3, [sp, #12]
 800c202:	f7ff fd3a 	bl	800bc7a <strncmp>
 800c206:	4926      	ldr	r1, [pc, #152]	; (800c2a0 <__gethex+0x2d8>)
 800c208:	9b03      	ldr	r3, [sp, #12]
 800c20a:	2800      	cmp	r0, #0
 800c20c:	d1df      	bne.n	800c1ce <__gethex+0x206>
 800c20e:	e795      	b.n	800c13c <__gethex+0x174>
 800c210:	f04f 0b03 	mov.w	fp, #3
 800c214:	e7c5      	b.n	800c1a2 <__gethex+0x1da>
 800c216:	da0b      	bge.n	800c230 <__gethex+0x268>
 800c218:	eba5 0800 	sub.w	r8, r5, r0
 800c21c:	4621      	mov	r1, r4
 800c21e:	4642      	mov	r2, r8
 800c220:	4648      	mov	r0, r9
 800c222:	f000 fcd9 	bl	800cbd8 <__lshift>
 800c226:	eba6 0608 	sub.w	r6, r6, r8
 800c22a:	4604      	mov	r4, r0
 800c22c:	f100 0a14 	add.w	sl, r0, #20
 800c230:	f04f 0b00 	mov.w	fp, #0
 800c234:	e7ba      	b.n	800c1ac <__gethex+0x1e4>
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	42b3      	cmp	r3, r6
 800c23a:	dd73      	ble.n	800c324 <__gethex+0x35c>
 800c23c:	1b9e      	subs	r6, r3, r6
 800c23e:	42b5      	cmp	r5, r6
 800c240:	dc34      	bgt.n	800c2ac <__gethex+0x2e4>
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	2b02      	cmp	r3, #2
 800c246:	d023      	beq.n	800c290 <__gethex+0x2c8>
 800c248:	2b03      	cmp	r3, #3
 800c24a:	d025      	beq.n	800c298 <__gethex+0x2d0>
 800c24c:	2b01      	cmp	r3, #1
 800c24e:	d115      	bne.n	800c27c <__gethex+0x2b4>
 800c250:	42b5      	cmp	r5, r6
 800c252:	d113      	bne.n	800c27c <__gethex+0x2b4>
 800c254:	2d01      	cmp	r5, #1
 800c256:	d10b      	bne.n	800c270 <__gethex+0x2a8>
 800c258:	9a02      	ldr	r2, [sp, #8]
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	6013      	str	r3, [r2, #0]
 800c25e:	2301      	movs	r3, #1
 800c260:	6123      	str	r3, [r4, #16]
 800c262:	f8ca 3000 	str.w	r3, [sl]
 800c266:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c268:	f04f 0862 	mov.w	r8, #98	; 0x62
 800c26c:	601c      	str	r4, [r3, #0]
 800c26e:	e735      	b.n	800c0dc <__gethex+0x114>
 800c270:	1e69      	subs	r1, r5, #1
 800c272:	4620      	mov	r0, r4
 800c274:	f000 fee2 	bl	800d03c <__any_on>
 800c278:	2800      	cmp	r0, #0
 800c27a:	d1ed      	bne.n	800c258 <__gethex+0x290>
 800c27c:	4621      	mov	r1, r4
 800c27e:	4648      	mov	r0, r9
 800c280:	f000 fa90 	bl	800c7a4 <_Bfree>
 800c284:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c286:	2300      	movs	r3, #0
 800c288:	6013      	str	r3, [r2, #0]
 800c28a:	f04f 0850 	mov.w	r8, #80	; 0x50
 800c28e:	e725      	b.n	800c0dc <__gethex+0x114>
 800c290:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c292:	2b00      	cmp	r3, #0
 800c294:	d1f2      	bne.n	800c27c <__gethex+0x2b4>
 800c296:	e7df      	b.n	800c258 <__gethex+0x290>
 800c298:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d1dc      	bne.n	800c258 <__gethex+0x290>
 800c29e:	e7ed      	b.n	800c27c <__gethex+0x2b4>
 800c2a0:	0800eff8 	.word	0x0800eff8
 800c2a4:	0800f060 	.word	0x0800f060
 800c2a8:	0800f071 	.word	0x0800f071
 800c2ac:	f106 38ff 	add.w	r8, r6, #4294967295
 800c2b0:	f1bb 0f00 	cmp.w	fp, #0
 800c2b4:	d133      	bne.n	800c31e <__gethex+0x356>
 800c2b6:	f1b8 0f00 	cmp.w	r8, #0
 800c2ba:	d004      	beq.n	800c2c6 <__gethex+0x2fe>
 800c2bc:	4641      	mov	r1, r8
 800c2be:	4620      	mov	r0, r4
 800c2c0:	f000 febc 	bl	800d03c <__any_on>
 800c2c4:	4683      	mov	fp, r0
 800c2c6:	ea4f 1268 	mov.w	r2, r8, asr #5
 800c2ca:	2301      	movs	r3, #1
 800c2cc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c2d0:	f008 081f 	and.w	r8, r8, #31
 800c2d4:	fa03 f308 	lsl.w	r3, r3, r8
 800c2d8:	4213      	tst	r3, r2
 800c2da:	4631      	mov	r1, r6
 800c2dc:	4620      	mov	r0, r4
 800c2de:	bf18      	it	ne
 800c2e0:	f04b 0b02 	orrne.w	fp, fp, #2
 800c2e4:	1bad      	subs	r5, r5, r6
 800c2e6:	f7ff fe07 	bl	800bef8 <rshift>
 800c2ea:	687e      	ldr	r6, [r7, #4]
 800c2ec:	f04f 0802 	mov.w	r8, #2
 800c2f0:	f1bb 0f00 	cmp.w	fp, #0
 800c2f4:	d04a      	beq.n	800c38c <__gethex+0x3c4>
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	2b02      	cmp	r3, #2
 800c2fa:	d016      	beq.n	800c32a <__gethex+0x362>
 800c2fc:	2b03      	cmp	r3, #3
 800c2fe:	d018      	beq.n	800c332 <__gethex+0x36a>
 800c300:	2b01      	cmp	r3, #1
 800c302:	d109      	bne.n	800c318 <__gethex+0x350>
 800c304:	f01b 0f02 	tst.w	fp, #2
 800c308:	d006      	beq.n	800c318 <__gethex+0x350>
 800c30a:	f8da 3000 	ldr.w	r3, [sl]
 800c30e:	ea4b 0b03 	orr.w	fp, fp, r3
 800c312:	f01b 0f01 	tst.w	fp, #1
 800c316:	d10f      	bne.n	800c338 <__gethex+0x370>
 800c318:	f048 0810 	orr.w	r8, r8, #16
 800c31c:	e036      	b.n	800c38c <__gethex+0x3c4>
 800c31e:	f04f 0b01 	mov.w	fp, #1
 800c322:	e7d0      	b.n	800c2c6 <__gethex+0x2fe>
 800c324:	f04f 0801 	mov.w	r8, #1
 800c328:	e7e2      	b.n	800c2f0 <__gethex+0x328>
 800c32a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c32c:	f1c3 0301 	rsb	r3, r3, #1
 800c330:	930f      	str	r3, [sp, #60]	; 0x3c
 800c332:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c334:	2b00      	cmp	r3, #0
 800c336:	d0ef      	beq.n	800c318 <__gethex+0x350>
 800c338:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c33c:	f104 0214 	add.w	r2, r4, #20
 800c340:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800c344:	9301      	str	r3, [sp, #4]
 800c346:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800c34a:	2300      	movs	r3, #0
 800c34c:	4694      	mov	ip, r2
 800c34e:	f852 1b04 	ldr.w	r1, [r2], #4
 800c352:	f1b1 3fff 	cmp.w	r1, #4294967295
 800c356:	d01e      	beq.n	800c396 <__gethex+0x3ce>
 800c358:	3101      	adds	r1, #1
 800c35a:	f8cc 1000 	str.w	r1, [ip]
 800c35e:	f1b8 0f02 	cmp.w	r8, #2
 800c362:	f104 0214 	add.w	r2, r4, #20
 800c366:	d13d      	bne.n	800c3e4 <__gethex+0x41c>
 800c368:	683b      	ldr	r3, [r7, #0]
 800c36a:	3b01      	subs	r3, #1
 800c36c:	42ab      	cmp	r3, r5
 800c36e:	d10b      	bne.n	800c388 <__gethex+0x3c0>
 800c370:	1169      	asrs	r1, r5, #5
 800c372:	2301      	movs	r3, #1
 800c374:	f005 051f 	and.w	r5, r5, #31
 800c378:	fa03 f505 	lsl.w	r5, r3, r5
 800c37c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c380:	421d      	tst	r5, r3
 800c382:	bf18      	it	ne
 800c384:	f04f 0801 	movne.w	r8, #1
 800c388:	f048 0820 	orr.w	r8, r8, #32
 800c38c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c38e:	601c      	str	r4, [r3, #0]
 800c390:	9b02      	ldr	r3, [sp, #8]
 800c392:	601e      	str	r6, [r3, #0]
 800c394:	e6a2      	b.n	800c0dc <__gethex+0x114>
 800c396:	4290      	cmp	r0, r2
 800c398:	f842 3c04 	str.w	r3, [r2, #-4]
 800c39c:	d8d6      	bhi.n	800c34c <__gethex+0x384>
 800c39e:	68a2      	ldr	r2, [r4, #8]
 800c3a0:	4593      	cmp	fp, r2
 800c3a2:	db17      	blt.n	800c3d4 <__gethex+0x40c>
 800c3a4:	6861      	ldr	r1, [r4, #4]
 800c3a6:	4648      	mov	r0, r9
 800c3a8:	3101      	adds	r1, #1
 800c3aa:	f000 f9bb 	bl	800c724 <_Balloc>
 800c3ae:	4682      	mov	sl, r0
 800c3b0:	b918      	cbnz	r0, 800c3ba <__gethex+0x3f2>
 800c3b2:	4b1b      	ldr	r3, [pc, #108]	; (800c420 <__gethex+0x458>)
 800c3b4:	4602      	mov	r2, r0
 800c3b6:	2184      	movs	r1, #132	; 0x84
 800c3b8:	e6b3      	b.n	800c122 <__gethex+0x15a>
 800c3ba:	6922      	ldr	r2, [r4, #16]
 800c3bc:	3202      	adds	r2, #2
 800c3be:	f104 010c 	add.w	r1, r4, #12
 800c3c2:	0092      	lsls	r2, r2, #2
 800c3c4:	300c      	adds	r0, #12
 800c3c6:	f7ff fd34 	bl	800be32 <memcpy>
 800c3ca:	4621      	mov	r1, r4
 800c3cc:	4648      	mov	r0, r9
 800c3ce:	f000 f9e9 	bl	800c7a4 <_Bfree>
 800c3d2:	4654      	mov	r4, sl
 800c3d4:	6922      	ldr	r2, [r4, #16]
 800c3d6:	1c51      	adds	r1, r2, #1
 800c3d8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800c3dc:	6121      	str	r1, [r4, #16]
 800c3de:	2101      	movs	r1, #1
 800c3e0:	6151      	str	r1, [r2, #20]
 800c3e2:	e7bc      	b.n	800c35e <__gethex+0x396>
 800c3e4:	6921      	ldr	r1, [r4, #16]
 800c3e6:	4559      	cmp	r1, fp
 800c3e8:	dd0b      	ble.n	800c402 <__gethex+0x43a>
 800c3ea:	2101      	movs	r1, #1
 800c3ec:	4620      	mov	r0, r4
 800c3ee:	f7ff fd83 	bl	800bef8 <rshift>
 800c3f2:	68bb      	ldr	r3, [r7, #8]
 800c3f4:	3601      	adds	r6, #1
 800c3f6:	42b3      	cmp	r3, r6
 800c3f8:	f6ff aedb 	blt.w	800c1b2 <__gethex+0x1ea>
 800c3fc:	f04f 0801 	mov.w	r8, #1
 800c400:	e7c2      	b.n	800c388 <__gethex+0x3c0>
 800c402:	f015 051f 	ands.w	r5, r5, #31
 800c406:	d0f9      	beq.n	800c3fc <__gethex+0x434>
 800c408:	9b01      	ldr	r3, [sp, #4]
 800c40a:	441a      	add	r2, r3
 800c40c:	f1c5 0520 	rsb	r5, r5, #32
 800c410:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800c414:	f000 fa78 	bl	800c908 <__hi0bits>
 800c418:	42a8      	cmp	r0, r5
 800c41a:	dbe6      	blt.n	800c3ea <__gethex+0x422>
 800c41c:	e7ee      	b.n	800c3fc <__gethex+0x434>
 800c41e:	bf00      	nop
 800c420:	0800f060 	.word	0x0800f060

0800c424 <L_shift>:
 800c424:	f1c2 0208 	rsb	r2, r2, #8
 800c428:	0092      	lsls	r2, r2, #2
 800c42a:	b570      	push	{r4, r5, r6, lr}
 800c42c:	f1c2 0620 	rsb	r6, r2, #32
 800c430:	6843      	ldr	r3, [r0, #4]
 800c432:	6804      	ldr	r4, [r0, #0]
 800c434:	fa03 f506 	lsl.w	r5, r3, r6
 800c438:	432c      	orrs	r4, r5
 800c43a:	40d3      	lsrs	r3, r2
 800c43c:	6004      	str	r4, [r0, #0]
 800c43e:	f840 3f04 	str.w	r3, [r0, #4]!
 800c442:	4288      	cmp	r0, r1
 800c444:	d3f4      	bcc.n	800c430 <L_shift+0xc>
 800c446:	bd70      	pop	{r4, r5, r6, pc}

0800c448 <__match>:
 800c448:	b530      	push	{r4, r5, lr}
 800c44a:	6803      	ldr	r3, [r0, #0]
 800c44c:	3301      	adds	r3, #1
 800c44e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c452:	b914      	cbnz	r4, 800c45a <__match+0x12>
 800c454:	6003      	str	r3, [r0, #0]
 800c456:	2001      	movs	r0, #1
 800c458:	bd30      	pop	{r4, r5, pc}
 800c45a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c45e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800c462:	2d19      	cmp	r5, #25
 800c464:	bf98      	it	ls
 800c466:	3220      	addls	r2, #32
 800c468:	42a2      	cmp	r2, r4
 800c46a:	d0f0      	beq.n	800c44e <__match+0x6>
 800c46c:	2000      	movs	r0, #0
 800c46e:	e7f3      	b.n	800c458 <__match+0x10>

0800c470 <__hexnan>:
 800c470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c474:	680b      	ldr	r3, [r1, #0]
 800c476:	6801      	ldr	r1, [r0, #0]
 800c478:	115e      	asrs	r6, r3, #5
 800c47a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c47e:	f013 031f 	ands.w	r3, r3, #31
 800c482:	b087      	sub	sp, #28
 800c484:	bf18      	it	ne
 800c486:	3604      	addne	r6, #4
 800c488:	2500      	movs	r5, #0
 800c48a:	1f37      	subs	r7, r6, #4
 800c48c:	4682      	mov	sl, r0
 800c48e:	4690      	mov	r8, r2
 800c490:	9301      	str	r3, [sp, #4]
 800c492:	f846 5c04 	str.w	r5, [r6, #-4]
 800c496:	46b9      	mov	r9, r7
 800c498:	463c      	mov	r4, r7
 800c49a:	9502      	str	r5, [sp, #8]
 800c49c:	46ab      	mov	fp, r5
 800c49e:	784a      	ldrb	r2, [r1, #1]
 800c4a0:	1c4b      	adds	r3, r1, #1
 800c4a2:	9303      	str	r3, [sp, #12]
 800c4a4:	b342      	cbz	r2, 800c4f8 <__hexnan+0x88>
 800c4a6:	4610      	mov	r0, r2
 800c4a8:	9105      	str	r1, [sp, #20]
 800c4aa:	9204      	str	r2, [sp, #16]
 800c4ac:	f7ff fd76 	bl	800bf9c <__hexdig_fun>
 800c4b0:	2800      	cmp	r0, #0
 800c4b2:	d14f      	bne.n	800c554 <__hexnan+0xe4>
 800c4b4:	9a04      	ldr	r2, [sp, #16]
 800c4b6:	9905      	ldr	r1, [sp, #20]
 800c4b8:	2a20      	cmp	r2, #32
 800c4ba:	d818      	bhi.n	800c4ee <__hexnan+0x7e>
 800c4bc:	9b02      	ldr	r3, [sp, #8]
 800c4be:	459b      	cmp	fp, r3
 800c4c0:	dd13      	ble.n	800c4ea <__hexnan+0x7a>
 800c4c2:	454c      	cmp	r4, r9
 800c4c4:	d206      	bcs.n	800c4d4 <__hexnan+0x64>
 800c4c6:	2d07      	cmp	r5, #7
 800c4c8:	dc04      	bgt.n	800c4d4 <__hexnan+0x64>
 800c4ca:	462a      	mov	r2, r5
 800c4cc:	4649      	mov	r1, r9
 800c4ce:	4620      	mov	r0, r4
 800c4d0:	f7ff ffa8 	bl	800c424 <L_shift>
 800c4d4:	4544      	cmp	r4, r8
 800c4d6:	d950      	bls.n	800c57a <__hexnan+0x10a>
 800c4d8:	2300      	movs	r3, #0
 800c4da:	f1a4 0904 	sub.w	r9, r4, #4
 800c4de:	f844 3c04 	str.w	r3, [r4, #-4]
 800c4e2:	f8cd b008 	str.w	fp, [sp, #8]
 800c4e6:	464c      	mov	r4, r9
 800c4e8:	461d      	mov	r5, r3
 800c4ea:	9903      	ldr	r1, [sp, #12]
 800c4ec:	e7d7      	b.n	800c49e <__hexnan+0x2e>
 800c4ee:	2a29      	cmp	r2, #41	; 0x29
 800c4f0:	d155      	bne.n	800c59e <__hexnan+0x12e>
 800c4f2:	3102      	adds	r1, #2
 800c4f4:	f8ca 1000 	str.w	r1, [sl]
 800c4f8:	f1bb 0f00 	cmp.w	fp, #0
 800c4fc:	d04f      	beq.n	800c59e <__hexnan+0x12e>
 800c4fe:	454c      	cmp	r4, r9
 800c500:	d206      	bcs.n	800c510 <__hexnan+0xa0>
 800c502:	2d07      	cmp	r5, #7
 800c504:	dc04      	bgt.n	800c510 <__hexnan+0xa0>
 800c506:	462a      	mov	r2, r5
 800c508:	4649      	mov	r1, r9
 800c50a:	4620      	mov	r0, r4
 800c50c:	f7ff ff8a 	bl	800c424 <L_shift>
 800c510:	4544      	cmp	r4, r8
 800c512:	d934      	bls.n	800c57e <__hexnan+0x10e>
 800c514:	f1a8 0204 	sub.w	r2, r8, #4
 800c518:	4623      	mov	r3, r4
 800c51a:	f853 1b04 	ldr.w	r1, [r3], #4
 800c51e:	f842 1f04 	str.w	r1, [r2, #4]!
 800c522:	429f      	cmp	r7, r3
 800c524:	d2f9      	bcs.n	800c51a <__hexnan+0xaa>
 800c526:	1b3b      	subs	r3, r7, r4
 800c528:	f023 0303 	bic.w	r3, r3, #3
 800c52c:	3304      	adds	r3, #4
 800c52e:	3e03      	subs	r6, #3
 800c530:	3401      	adds	r4, #1
 800c532:	42a6      	cmp	r6, r4
 800c534:	bf38      	it	cc
 800c536:	2304      	movcc	r3, #4
 800c538:	4443      	add	r3, r8
 800c53a:	2200      	movs	r2, #0
 800c53c:	f843 2b04 	str.w	r2, [r3], #4
 800c540:	429f      	cmp	r7, r3
 800c542:	d2fb      	bcs.n	800c53c <__hexnan+0xcc>
 800c544:	683b      	ldr	r3, [r7, #0]
 800c546:	b91b      	cbnz	r3, 800c550 <__hexnan+0xe0>
 800c548:	4547      	cmp	r7, r8
 800c54a:	d126      	bne.n	800c59a <__hexnan+0x12a>
 800c54c:	2301      	movs	r3, #1
 800c54e:	603b      	str	r3, [r7, #0]
 800c550:	2005      	movs	r0, #5
 800c552:	e025      	b.n	800c5a0 <__hexnan+0x130>
 800c554:	3501      	adds	r5, #1
 800c556:	2d08      	cmp	r5, #8
 800c558:	f10b 0b01 	add.w	fp, fp, #1
 800c55c:	dd06      	ble.n	800c56c <__hexnan+0xfc>
 800c55e:	4544      	cmp	r4, r8
 800c560:	d9c3      	bls.n	800c4ea <__hexnan+0x7a>
 800c562:	2300      	movs	r3, #0
 800c564:	f844 3c04 	str.w	r3, [r4, #-4]
 800c568:	2501      	movs	r5, #1
 800c56a:	3c04      	subs	r4, #4
 800c56c:	6822      	ldr	r2, [r4, #0]
 800c56e:	f000 000f 	and.w	r0, r0, #15
 800c572:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c576:	6020      	str	r0, [r4, #0]
 800c578:	e7b7      	b.n	800c4ea <__hexnan+0x7a>
 800c57a:	2508      	movs	r5, #8
 800c57c:	e7b5      	b.n	800c4ea <__hexnan+0x7a>
 800c57e:	9b01      	ldr	r3, [sp, #4]
 800c580:	2b00      	cmp	r3, #0
 800c582:	d0df      	beq.n	800c544 <__hexnan+0xd4>
 800c584:	f1c3 0320 	rsb	r3, r3, #32
 800c588:	f04f 32ff 	mov.w	r2, #4294967295
 800c58c:	40da      	lsrs	r2, r3
 800c58e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c592:	4013      	ands	r3, r2
 800c594:	f846 3c04 	str.w	r3, [r6, #-4]
 800c598:	e7d4      	b.n	800c544 <__hexnan+0xd4>
 800c59a:	3f04      	subs	r7, #4
 800c59c:	e7d2      	b.n	800c544 <__hexnan+0xd4>
 800c59e:	2004      	movs	r0, #4
 800c5a0:	b007      	add	sp, #28
 800c5a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800c5a8 <sbrk_aligned>:
 800c5a8:	b570      	push	{r4, r5, r6, lr}
 800c5aa:	4e0e      	ldr	r6, [pc, #56]	; (800c5e4 <sbrk_aligned+0x3c>)
 800c5ac:	460c      	mov	r4, r1
 800c5ae:	6831      	ldr	r1, [r6, #0]
 800c5b0:	4605      	mov	r5, r0
 800c5b2:	b911      	cbnz	r1, 800c5ba <sbrk_aligned+0x12>
 800c5b4:	f000 fe1e 	bl	800d1f4 <_sbrk_r>
 800c5b8:	6030      	str	r0, [r6, #0]
 800c5ba:	4621      	mov	r1, r4
 800c5bc:	4628      	mov	r0, r5
 800c5be:	f000 fe19 	bl	800d1f4 <_sbrk_r>
 800c5c2:	1c43      	adds	r3, r0, #1
 800c5c4:	d00a      	beq.n	800c5dc <sbrk_aligned+0x34>
 800c5c6:	1cc4      	adds	r4, r0, #3
 800c5c8:	f024 0403 	bic.w	r4, r4, #3
 800c5cc:	42a0      	cmp	r0, r4
 800c5ce:	d007      	beq.n	800c5e0 <sbrk_aligned+0x38>
 800c5d0:	1a21      	subs	r1, r4, r0
 800c5d2:	4628      	mov	r0, r5
 800c5d4:	f000 fe0e 	bl	800d1f4 <_sbrk_r>
 800c5d8:	3001      	adds	r0, #1
 800c5da:	d101      	bne.n	800c5e0 <sbrk_aligned+0x38>
 800c5dc:	f04f 34ff 	mov.w	r4, #4294967295
 800c5e0:	4620      	mov	r0, r4
 800c5e2:	bd70      	pop	{r4, r5, r6, pc}
 800c5e4:	200048ac 	.word	0x200048ac

0800c5e8 <_malloc_r>:
 800c5e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c5ec:	1ccd      	adds	r5, r1, #3
 800c5ee:	f025 0503 	bic.w	r5, r5, #3
 800c5f2:	3508      	adds	r5, #8
 800c5f4:	2d0c      	cmp	r5, #12
 800c5f6:	bf38      	it	cc
 800c5f8:	250c      	movcc	r5, #12
 800c5fa:	2d00      	cmp	r5, #0
 800c5fc:	4607      	mov	r7, r0
 800c5fe:	db01      	blt.n	800c604 <_malloc_r+0x1c>
 800c600:	42a9      	cmp	r1, r5
 800c602:	d905      	bls.n	800c610 <_malloc_r+0x28>
 800c604:	230c      	movs	r3, #12
 800c606:	603b      	str	r3, [r7, #0]
 800c608:	2600      	movs	r6, #0
 800c60a:	4630      	mov	r0, r6
 800c60c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c610:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800c6e4 <_malloc_r+0xfc>
 800c614:	f000 f87a 	bl	800c70c <__malloc_lock>
 800c618:	f8d8 3000 	ldr.w	r3, [r8]
 800c61c:	461c      	mov	r4, r3
 800c61e:	bb5c      	cbnz	r4, 800c678 <_malloc_r+0x90>
 800c620:	4629      	mov	r1, r5
 800c622:	4638      	mov	r0, r7
 800c624:	f7ff ffc0 	bl	800c5a8 <sbrk_aligned>
 800c628:	1c43      	adds	r3, r0, #1
 800c62a:	4604      	mov	r4, r0
 800c62c:	d155      	bne.n	800c6da <_malloc_r+0xf2>
 800c62e:	f8d8 4000 	ldr.w	r4, [r8]
 800c632:	4626      	mov	r6, r4
 800c634:	2e00      	cmp	r6, #0
 800c636:	d145      	bne.n	800c6c4 <_malloc_r+0xdc>
 800c638:	2c00      	cmp	r4, #0
 800c63a:	d048      	beq.n	800c6ce <_malloc_r+0xe6>
 800c63c:	6823      	ldr	r3, [r4, #0]
 800c63e:	4631      	mov	r1, r6
 800c640:	4638      	mov	r0, r7
 800c642:	eb04 0903 	add.w	r9, r4, r3
 800c646:	f000 fdd5 	bl	800d1f4 <_sbrk_r>
 800c64a:	4581      	cmp	r9, r0
 800c64c:	d13f      	bne.n	800c6ce <_malloc_r+0xe6>
 800c64e:	6821      	ldr	r1, [r4, #0]
 800c650:	1a6d      	subs	r5, r5, r1
 800c652:	4629      	mov	r1, r5
 800c654:	4638      	mov	r0, r7
 800c656:	f7ff ffa7 	bl	800c5a8 <sbrk_aligned>
 800c65a:	3001      	adds	r0, #1
 800c65c:	d037      	beq.n	800c6ce <_malloc_r+0xe6>
 800c65e:	6823      	ldr	r3, [r4, #0]
 800c660:	442b      	add	r3, r5
 800c662:	6023      	str	r3, [r4, #0]
 800c664:	f8d8 3000 	ldr.w	r3, [r8]
 800c668:	2b00      	cmp	r3, #0
 800c66a:	d038      	beq.n	800c6de <_malloc_r+0xf6>
 800c66c:	685a      	ldr	r2, [r3, #4]
 800c66e:	42a2      	cmp	r2, r4
 800c670:	d12b      	bne.n	800c6ca <_malloc_r+0xe2>
 800c672:	2200      	movs	r2, #0
 800c674:	605a      	str	r2, [r3, #4]
 800c676:	e00f      	b.n	800c698 <_malloc_r+0xb0>
 800c678:	6822      	ldr	r2, [r4, #0]
 800c67a:	1b52      	subs	r2, r2, r5
 800c67c:	d41f      	bmi.n	800c6be <_malloc_r+0xd6>
 800c67e:	2a0b      	cmp	r2, #11
 800c680:	d917      	bls.n	800c6b2 <_malloc_r+0xca>
 800c682:	1961      	adds	r1, r4, r5
 800c684:	42a3      	cmp	r3, r4
 800c686:	6025      	str	r5, [r4, #0]
 800c688:	bf18      	it	ne
 800c68a:	6059      	strne	r1, [r3, #4]
 800c68c:	6863      	ldr	r3, [r4, #4]
 800c68e:	bf08      	it	eq
 800c690:	f8c8 1000 	streq.w	r1, [r8]
 800c694:	5162      	str	r2, [r4, r5]
 800c696:	604b      	str	r3, [r1, #4]
 800c698:	4638      	mov	r0, r7
 800c69a:	f104 060b 	add.w	r6, r4, #11
 800c69e:	f000 f83b 	bl	800c718 <__malloc_unlock>
 800c6a2:	f026 0607 	bic.w	r6, r6, #7
 800c6a6:	1d23      	adds	r3, r4, #4
 800c6a8:	1af2      	subs	r2, r6, r3
 800c6aa:	d0ae      	beq.n	800c60a <_malloc_r+0x22>
 800c6ac:	1b9b      	subs	r3, r3, r6
 800c6ae:	50a3      	str	r3, [r4, r2]
 800c6b0:	e7ab      	b.n	800c60a <_malloc_r+0x22>
 800c6b2:	42a3      	cmp	r3, r4
 800c6b4:	6862      	ldr	r2, [r4, #4]
 800c6b6:	d1dd      	bne.n	800c674 <_malloc_r+0x8c>
 800c6b8:	f8c8 2000 	str.w	r2, [r8]
 800c6bc:	e7ec      	b.n	800c698 <_malloc_r+0xb0>
 800c6be:	4623      	mov	r3, r4
 800c6c0:	6864      	ldr	r4, [r4, #4]
 800c6c2:	e7ac      	b.n	800c61e <_malloc_r+0x36>
 800c6c4:	4634      	mov	r4, r6
 800c6c6:	6876      	ldr	r6, [r6, #4]
 800c6c8:	e7b4      	b.n	800c634 <_malloc_r+0x4c>
 800c6ca:	4613      	mov	r3, r2
 800c6cc:	e7cc      	b.n	800c668 <_malloc_r+0x80>
 800c6ce:	230c      	movs	r3, #12
 800c6d0:	603b      	str	r3, [r7, #0]
 800c6d2:	4638      	mov	r0, r7
 800c6d4:	f000 f820 	bl	800c718 <__malloc_unlock>
 800c6d8:	e797      	b.n	800c60a <_malloc_r+0x22>
 800c6da:	6025      	str	r5, [r4, #0]
 800c6dc:	e7dc      	b.n	800c698 <_malloc_r+0xb0>
 800c6de:	605b      	str	r3, [r3, #4]
 800c6e0:	deff      	udf	#255	; 0xff
 800c6e2:	bf00      	nop
 800c6e4:	200048a8 	.word	0x200048a8

0800c6e8 <__ascii_mbtowc>:
 800c6e8:	b082      	sub	sp, #8
 800c6ea:	b901      	cbnz	r1, 800c6ee <__ascii_mbtowc+0x6>
 800c6ec:	a901      	add	r1, sp, #4
 800c6ee:	b142      	cbz	r2, 800c702 <__ascii_mbtowc+0x1a>
 800c6f0:	b14b      	cbz	r3, 800c706 <__ascii_mbtowc+0x1e>
 800c6f2:	7813      	ldrb	r3, [r2, #0]
 800c6f4:	600b      	str	r3, [r1, #0]
 800c6f6:	7812      	ldrb	r2, [r2, #0]
 800c6f8:	1e10      	subs	r0, r2, #0
 800c6fa:	bf18      	it	ne
 800c6fc:	2001      	movne	r0, #1
 800c6fe:	b002      	add	sp, #8
 800c700:	4770      	bx	lr
 800c702:	4610      	mov	r0, r2
 800c704:	e7fb      	b.n	800c6fe <__ascii_mbtowc+0x16>
 800c706:	f06f 0001 	mvn.w	r0, #1
 800c70a:	e7f8      	b.n	800c6fe <__ascii_mbtowc+0x16>

0800c70c <__malloc_lock>:
 800c70c:	4801      	ldr	r0, [pc, #4]	; (800c714 <__malloc_lock+0x8>)
 800c70e:	f7ff bb8e 	b.w	800be2e <__retarget_lock_acquire_recursive>
 800c712:	bf00      	nop
 800c714:	200048a4 	.word	0x200048a4

0800c718 <__malloc_unlock>:
 800c718:	4801      	ldr	r0, [pc, #4]	; (800c720 <__malloc_unlock+0x8>)
 800c71a:	f7ff bb89 	b.w	800be30 <__retarget_lock_release_recursive>
 800c71e:	bf00      	nop
 800c720:	200048a4 	.word	0x200048a4

0800c724 <_Balloc>:
 800c724:	b570      	push	{r4, r5, r6, lr}
 800c726:	69c6      	ldr	r6, [r0, #28]
 800c728:	4604      	mov	r4, r0
 800c72a:	460d      	mov	r5, r1
 800c72c:	b976      	cbnz	r6, 800c74c <_Balloc+0x28>
 800c72e:	2010      	movs	r0, #16
 800c730:	f000 fda4 	bl	800d27c <malloc>
 800c734:	4602      	mov	r2, r0
 800c736:	61e0      	str	r0, [r4, #28]
 800c738:	b920      	cbnz	r0, 800c744 <_Balloc+0x20>
 800c73a:	4b18      	ldr	r3, [pc, #96]	; (800c79c <_Balloc+0x78>)
 800c73c:	4818      	ldr	r0, [pc, #96]	; (800c7a0 <_Balloc+0x7c>)
 800c73e:	216b      	movs	r1, #107	; 0x6b
 800c740:	f000 fd68 	bl	800d214 <__assert_func>
 800c744:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c748:	6006      	str	r6, [r0, #0]
 800c74a:	60c6      	str	r6, [r0, #12]
 800c74c:	69e6      	ldr	r6, [r4, #28]
 800c74e:	68f3      	ldr	r3, [r6, #12]
 800c750:	b183      	cbz	r3, 800c774 <_Balloc+0x50>
 800c752:	69e3      	ldr	r3, [r4, #28]
 800c754:	68db      	ldr	r3, [r3, #12]
 800c756:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c75a:	b9b8      	cbnz	r0, 800c78c <_Balloc+0x68>
 800c75c:	2101      	movs	r1, #1
 800c75e:	fa01 f605 	lsl.w	r6, r1, r5
 800c762:	1d72      	adds	r2, r6, #5
 800c764:	0092      	lsls	r2, r2, #2
 800c766:	4620      	mov	r0, r4
 800c768:	f000 fd72 	bl	800d250 <_calloc_r>
 800c76c:	b160      	cbz	r0, 800c788 <_Balloc+0x64>
 800c76e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c772:	e00e      	b.n	800c792 <_Balloc+0x6e>
 800c774:	2221      	movs	r2, #33	; 0x21
 800c776:	2104      	movs	r1, #4
 800c778:	4620      	mov	r0, r4
 800c77a:	f000 fd69 	bl	800d250 <_calloc_r>
 800c77e:	69e3      	ldr	r3, [r4, #28]
 800c780:	60f0      	str	r0, [r6, #12]
 800c782:	68db      	ldr	r3, [r3, #12]
 800c784:	2b00      	cmp	r3, #0
 800c786:	d1e4      	bne.n	800c752 <_Balloc+0x2e>
 800c788:	2000      	movs	r0, #0
 800c78a:	bd70      	pop	{r4, r5, r6, pc}
 800c78c:	6802      	ldr	r2, [r0, #0]
 800c78e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c792:	2300      	movs	r3, #0
 800c794:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c798:	e7f7      	b.n	800c78a <_Balloc+0x66>
 800c79a:	bf00      	nop
 800c79c:	0800f0d1 	.word	0x0800f0d1
 800c7a0:	0800f0e8 	.word	0x0800f0e8

0800c7a4 <_Bfree>:
 800c7a4:	b570      	push	{r4, r5, r6, lr}
 800c7a6:	69c6      	ldr	r6, [r0, #28]
 800c7a8:	4605      	mov	r5, r0
 800c7aa:	460c      	mov	r4, r1
 800c7ac:	b976      	cbnz	r6, 800c7cc <_Bfree+0x28>
 800c7ae:	2010      	movs	r0, #16
 800c7b0:	f000 fd64 	bl	800d27c <malloc>
 800c7b4:	4602      	mov	r2, r0
 800c7b6:	61e8      	str	r0, [r5, #28]
 800c7b8:	b920      	cbnz	r0, 800c7c4 <_Bfree+0x20>
 800c7ba:	4b09      	ldr	r3, [pc, #36]	; (800c7e0 <_Bfree+0x3c>)
 800c7bc:	4809      	ldr	r0, [pc, #36]	; (800c7e4 <_Bfree+0x40>)
 800c7be:	218f      	movs	r1, #143	; 0x8f
 800c7c0:	f000 fd28 	bl	800d214 <__assert_func>
 800c7c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c7c8:	6006      	str	r6, [r0, #0]
 800c7ca:	60c6      	str	r6, [r0, #12]
 800c7cc:	b13c      	cbz	r4, 800c7de <_Bfree+0x3a>
 800c7ce:	69eb      	ldr	r3, [r5, #28]
 800c7d0:	6862      	ldr	r2, [r4, #4]
 800c7d2:	68db      	ldr	r3, [r3, #12]
 800c7d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c7d8:	6021      	str	r1, [r4, #0]
 800c7da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c7de:	bd70      	pop	{r4, r5, r6, pc}
 800c7e0:	0800f0d1 	.word	0x0800f0d1
 800c7e4:	0800f0e8 	.word	0x0800f0e8

0800c7e8 <__multadd>:
 800c7e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7ec:	690d      	ldr	r5, [r1, #16]
 800c7ee:	4607      	mov	r7, r0
 800c7f0:	460c      	mov	r4, r1
 800c7f2:	461e      	mov	r6, r3
 800c7f4:	f101 0c14 	add.w	ip, r1, #20
 800c7f8:	2000      	movs	r0, #0
 800c7fa:	f8dc 3000 	ldr.w	r3, [ip]
 800c7fe:	b299      	uxth	r1, r3
 800c800:	fb02 6101 	mla	r1, r2, r1, r6
 800c804:	0c1e      	lsrs	r6, r3, #16
 800c806:	0c0b      	lsrs	r3, r1, #16
 800c808:	fb02 3306 	mla	r3, r2, r6, r3
 800c80c:	b289      	uxth	r1, r1
 800c80e:	3001      	adds	r0, #1
 800c810:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c814:	4285      	cmp	r5, r0
 800c816:	f84c 1b04 	str.w	r1, [ip], #4
 800c81a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c81e:	dcec      	bgt.n	800c7fa <__multadd+0x12>
 800c820:	b30e      	cbz	r6, 800c866 <__multadd+0x7e>
 800c822:	68a3      	ldr	r3, [r4, #8]
 800c824:	42ab      	cmp	r3, r5
 800c826:	dc19      	bgt.n	800c85c <__multadd+0x74>
 800c828:	6861      	ldr	r1, [r4, #4]
 800c82a:	4638      	mov	r0, r7
 800c82c:	3101      	adds	r1, #1
 800c82e:	f7ff ff79 	bl	800c724 <_Balloc>
 800c832:	4680      	mov	r8, r0
 800c834:	b928      	cbnz	r0, 800c842 <__multadd+0x5a>
 800c836:	4602      	mov	r2, r0
 800c838:	4b0c      	ldr	r3, [pc, #48]	; (800c86c <__multadd+0x84>)
 800c83a:	480d      	ldr	r0, [pc, #52]	; (800c870 <__multadd+0x88>)
 800c83c:	21ba      	movs	r1, #186	; 0xba
 800c83e:	f000 fce9 	bl	800d214 <__assert_func>
 800c842:	6922      	ldr	r2, [r4, #16]
 800c844:	3202      	adds	r2, #2
 800c846:	f104 010c 	add.w	r1, r4, #12
 800c84a:	0092      	lsls	r2, r2, #2
 800c84c:	300c      	adds	r0, #12
 800c84e:	f7ff faf0 	bl	800be32 <memcpy>
 800c852:	4621      	mov	r1, r4
 800c854:	4638      	mov	r0, r7
 800c856:	f7ff ffa5 	bl	800c7a4 <_Bfree>
 800c85a:	4644      	mov	r4, r8
 800c85c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c860:	3501      	adds	r5, #1
 800c862:	615e      	str	r6, [r3, #20]
 800c864:	6125      	str	r5, [r4, #16]
 800c866:	4620      	mov	r0, r4
 800c868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c86c:	0800f060 	.word	0x0800f060
 800c870:	0800f0e8 	.word	0x0800f0e8

0800c874 <__s2b>:
 800c874:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c878:	460c      	mov	r4, r1
 800c87a:	4615      	mov	r5, r2
 800c87c:	461f      	mov	r7, r3
 800c87e:	2209      	movs	r2, #9
 800c880:	3308      	adds	r3, #8
 800c882:	4606      	mov	r6, r0
 800c884:	fb93 f3f2 	sdiv	r3, r3, r2
 800c888:	2100      	movs	r1, #0
 800c88a:	2201      	movs	r2, #1
 800c88c:	429a      	cmp	r2, r3
 800c88e:	db09      	blt.n	800c8a4 <__s2b+0x30>
 800c890:	4630      	mov	r0, r6
 800c892:	f7ff ff47 	bl	800c724 <_Balloc>
 800c896:	b940      	cbnz	r0, 800c8aa <__s2b+0x36>
 800c898:	4602      	mov	r2, r0
 800c89a:	4b19      	ldr	r3, [pc, #100]	; (800c900 <__s2b+0x8c>)
 800c89c:	4819      	ldr	r0, [pc, #100]	; (800c904 <__s2b+0x90>)
 800c89e:	21d3      	movs	r1, #211	; 0xd3
 800c8a0:	f000 fcb8 	bl	800d214 <__assert_func>
 800c8a4:	0052      	lsls	r2, r2, #1
 800c8a6:	3101      	adds	r1, #1
 800c8a8:	e7f0      	b.n	800c88c <__s2b+0x18>
 800c8aa:	9b08      	ldr	r3, [sp, #32]
 800c8ac:	6143      	str	r3, [r0, #20]
 800c8ae:	2d09      	cmp	r5, #9
 800c8b0:	f04f 0301 	mov.w	r3, #1
 800c8b4:	6103      	str	r3, [r0, #16]
 800c8b6:	dd16      	ble.n	800c8e6 <__s2b+0x72>
 800c8b8:	f104 0909 	add.w	r9, r4, #9
 800c8bc:	46c8      	mov	r8, r9
 800c8be:	442c      	add	r4, r5
 800c8c0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c8c4:	4601      	mov	r1, r0
 800c8c6:	3b30      	subs	r3, #48	; 0x30
 800c8c8:	220a      	movs	r2, #10
 800c8ca:	4630      	mov	r0, r6
 800c8cc:	f7ff ff8c 	bl	800c7e8 <__multadd>
 800c8d0:	45a0      	cmp	r8, r4
 800c8d2:	d1f5      	bne.n	800c8c0 <__s2b+0x4c>
 800c8d4:	f1a5 0408 	sub.w	r4, r5, #8
 800c8d8:	444c      	add	r4, r9
 800c8da:	1b2d      	subs	r5, r5, r4
 800c8dc:	1963      	adds	r3, r4, r5
 800c8de:	42bb      	cmp	r3, r7
 800c8e0:	db04      	blt.n	800c8ec <__s2b+0x78>
 800c8e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c8e6:	340a      	adds	r4, #10
 800c8e8:	2509      	movs	r5, #9
 800c8ea:	e7f6      	b.n	800c8da <__s2b+0x66>
 800c8ec:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c8f0:	4601      	mov	r1, r0
 800c8f2:	3b30      	subs	r3, #48	; 0x30
 800c8f4:	220a      	movs	r2, #10
 800c8f6:	4630      	mov	r0, r6
 800c8f8:	f7ff ff76 	bl	800c7e8 <__multadd>
 800c8fc:	e7ee      	b.n	800c8dc <__s2b+0x68>
 800c8fe:	bf00      	nop
 800c900:	0800f060 	.word	0x0800f060
 800c904:	0800f0e8 	.word	0x0800f0e8

0800c908 <__hi0bits>:
 800c908:	0c03      	lsrs	r3, r0, #16
 800c90a:	041b      	lsls	r3, r3, #16
 800c90c:	b9d3      	cbnz	r3, 800c944 <__hi0bits+0x3c>
 800c90e:	0400      	lsls	r0, r0, #16
 800c910:	2310      	movs	r3, #16
 800c912:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c916:	bf04      	itt	eq
 800c918:	0200      	lsleq	r0, r0, #8
 800c91a:	3308      	addeq	r3, #8
 800c91c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c920:	bf04      	itt	eq
 800c922:	0100      	lsleq	r0, r0, #4
 800c924:	3304      	addeq	r3, #4
 800c926:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c92a:	bf04      	itt	eq
 800c92c:	0080      	lsleq	r0, r0, #2
 800c92e:	3302      	addeq	r3, #2
 800c930:	2800      	cmp	r0, #0
 800c932:	db05      	blt.n	800c940 <__hi0bits+0x38>
 800c934:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c938:	f103 0301 	add.w	r3, r3, #1
 800c93c:	bf08      	it	eq
 800c93e:	2320      	moveq	r3, #32
 800c940:	4618      	mov	r0, r3
 800c942:	4770      	bx	lr
 800c944:	2300      	movs	r3, #0
 800c946:	e7e4      	b.n	800c912 <__hi0bits+0xa>

0800c948 <__lo0bits>:
 800c948:	6803      	ldr	r3, [r0, #0]
 800c94a:	f013 0207 	ands.w	r2, r3, #7
 800c94e:	d00c      	beq.n	800c96a <__lo0bits+0x22>
 800c950:	07d9      	lsls	r1, r3, #31
 800c952:	d422      	bmi.n	800c99a <__lo0bits+0x52>
 800c954:	079a      	lsls	r2, r3, #30
 800c956:	bf49      	itett	mi
 800c958:	085b      	lsrmi	r3, r3, #1
 800c95a:	089b      	lsrpl	r3, r3, #2
 800c95c:	6003      	strmi	r3, [r0, #0]
 800c95e:	2201      	movmi	r2, #1
 800c960:	bf5c      	itt	pl
 800c962:	6003      	strpl	r3, [r0, #0]
 800c964:	2202      	movpl	r2, #2
 800c966:	4610      	mov	r0, r2
 800c968:	4770      	bx	lr
 800c96a:	b299      	uxth	r1, r3
 800c96c:	b909      	cbnz	r1, 800c972 <__lo0bits+0x2a>
 800c96e:	0c1b      	lsrs	r3, r3, #16
 800c970:	2210      	movs	r2, #16
 800c972:	b2d9      	uxtb	r1, r3
 800c974:	b909      	cbnz	r1, 800c97a <__lo0bits+0x32>
 800c976:	3208      	adds	r2, #8
 800c978:	0a1b      	lsrs	r3, r3, #8
 800c97a:	0719      	lsls	r1, r3, #28
 800c97c:	bf04      	itt	eq
 800c97e:	091b      	lsreq	r3, r3, #4
 800c980:	3204      	addeq	r2, #4
 800c982:	0799      	lsls	r1, r3, #30
 800c984:	bf04      	itt	eq
 800c986:	089b      	lsreq	r3, r3, #2
 800c988:	3202      	addeq	r2, #2
 800c98a:	07d9      	lsls	r1, r3, #31
 800c98c:	d403      	bmi.n	800c996 <__lo0bits+0x4e>
 800c98e:	085b      	lsrs	r3, r3, #1
 800c990:	f102 0201 	add.w	r2, r2, #1
 800c994:	d003      	beq.n	800c99e <__lo0bits+0x56>
 800c996:	6003      	str	r3, [r0, #0]
 800c998:	e7e5      	b.n	800c966 <__lo0bits+0x1e>
 800c99a:	2200      	movs	r2, #0
 800c99c:	e7e3      	b.n	800c966 <__lo0bits+0x1e>
 800c99e:	2220      	movs	r2, #32
 800c9a0:	e7e1      	b.n	800c966 <__lo0bits+0x1e>
	...

0800c9a4 <__i2b>:
 800c9a4:	b510      	push	{r4, lr}
 800c9a6:	460c      	mov	r4, r1
 800c9a8:	2101      	movs	r1, #1
 800c9aa:	f7ff febb 	bl	800c724 <_Balloc>
 800c9ae:	4602      	mov	r2, r0
 800c9b0:	b928      	cbnz	r0, 800c9be <__i2b+0x1a>
 800c9b2:	4b05      	ldr	r3, [pc, #20]	; (800c9c8 <__i2b+0x24>)
 800c9b4:	4805      	ldr	r0, [pc, #20]	; (800c9cc <__i2b+0x28>)
 800c9b6:	f240 1145 	movw	r1, #325	; 0x145
 800c9ba:	f000 fc2b 	bl	800d214 <__assert_func>
 800c9be:	2301      	movs	r3, #1
 800c9c0:	6144      	str	r4, [r0, #20]
 800c9c2:	6103      	str	r3, [r0, #16]
 800c9c4:	bd10      	pop	{r4, pc}
 800c9c6:	bf00      	nop
 800c9c8:	0800f060 	.word	0x0800f060
 800c9cc:	0800f0e8 	.word	0x0800f0e8

0800c9d0 <__multiply>:
 800c9d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9d4:	4691      	mov	r9, r2
 800c9d6:	690a      	ldr	r2, [r1, #16]
 800c9d8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c9dc:	429a      	cmp	r2, r3
 800c9de:	bfb8      	it	lt
 800c9e0:	460b      	movlt	r3, r1
 800c9e2:	460c      	mov	r4, r1
 800c9e4:	bfbc      	itt	lt
 800c9e6:	464c      	movlt	r4, r9
 800c9e8:	4699      	movlt	r9, r3
 800c9ea:	6927      	ldr	r7, [r4, #16]
 800c9ec:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c9f0:	68a3      	ldr	r3, [r4, #8]
 800c9f2:	6861      	ldr	r1, [r4, #4]
 800c9f4:	eb07 060a 	add.w	r6, r7, sl
 800c9f8:	42b3      	cmp	r3, r6
 800c9fa:	b085      	sub	sp, #20
 800c9fc:	bfb8      	it	lt
 800c9fe:	3101      	addlt	r1, #1
 800ca00:	f7ff fe90 	bl	800c724 <_Balloc>
 800ca04:	b930      	cbnz	r0, 800ca14 <__multiply+0x44>
 800ca06:	4602      	mov	r2, r0
 800ca08:	4b44      	ldr	r3, [pc, #272]	; (800cb1c <__multiply+0x14c>)
 800ca0a:	4845      	ldr	r0, [pc, #276]	; (800cb20 <__multiply+0x150>)
 800ca0c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800ca10:	f000 fc00 	bl	800d214 <__assert_func>
 800ca14:	f100 0514 	add.w	r5, r0, #20
 800ca18:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ca1c:	462b      	mov	r3, r5
 800ca1e:	2200      	movs	r2, #0
 800ca20:	4543      	cmp	r3, r8
 800ca22:	d321      	bcc.n	800ca68 <__multiply+0x98>
 800ca24:	f104 0314 	add.w	r3, r4, #20
 800ca28:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ca2c:	f109 0314 	add.w	r3, r9, #20
 800ca30:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ca34:	9202      	str	r2, [sp, #8]
 800ca36:	1b3a      	subs	r2, r7, r4
 800ca38:	3a15      	subs	r2, #21
 800ca3a:	f022 0203 	bic.w	r2, r2, #3
 800ca3e:	3204      	adds	r2, #4
 800ca40:	f104 0115 	add.w	r1, r4, #21
 800ca44:	428f      	cmp	r7, r1
 800ca46:	bf38      	it	cc
 800ca48:	2204      	movcc	r2, #4
 800ca4a:	9201      	str	r2, [sp, #4]
 800ca4c:	9a02      	ldr	r2, [sp, #8]
 800ca4e:	9303      	str	r3, [sp, #12]
 800ca50:	429a      	cmp	r2, r3
 800ca52:	d80c      	bhi.n	800ca6e <__multiply+0x9e>
 800ca54:	2e00      	cmp	r6, #0
 800ca56:	dd03      	ble.n	800ca60 <__multiply+0x90>
 800ca58:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d05b      	beq.n	800cb18 <__multiply+0x148>
 800ca60:	6106      	str	r6, [r0, #16]
 800ca62:	b005      	add	sp, #20
 800ca64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca68:	f843 2b04 	str.w	r2, [r3], #4
 800ca6c:	e7d8      	b.n	800ca20 <__multiply+0x50>
 800ca6e:	f8b3 a000 	ldrh.w	sl, [r3]
 800ca72:	f1ba 0f00 	cmp.w	sl, #0
 800ca76:	d024      	beq.n	800cac2 <__multiply+0xf2>
 800ca78:	f104 0e14 	add.w	lr, r4, #20
 800ca7c:	46a9      	mov	r9, r5
 800ca7e:	f04f 0c00 	mov.w	ip, #0
 800ca82:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ca86:	f8d9 1000 	ldr.w	r1, [r9]
 800ca8a:	fa1f fb82 	uxth.w	fp, r2
 800ca8e:	b289      	uxth	r1, r1
 800ca90:	fb0a 110b 	mla	r1, sl, fp, r1
 800ca94:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ca98:	f8d9 2000 	ldr.w	r2, [r9]
 800ca9c:	4461      	add	r1, ip
 800ca9e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800caa2:	fb0a c20b 	mla	r2, sl, fp, ip
 800caa6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800caaa:	b289      	uxth	r1, r1
 800caac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800cab0:	4577      	cmp	r7, lr
 800cab2:	f849 1b04 	str.w	r1, [r9], #4
 800cab6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800caba:	d8e2      	bhi.n	800ca82 <__multiply+0xb2>
 800cabc:	9a01      	ldr	r2, [sp, #4]
 800cabe:	f845 c002 	str.w	ip, [r5, r2]
 800cac2:	9a03      	ldr	r2, [sp, #12]
 800cac4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800cac8:	3304      	adds	r3, #4
 800caca:	f1b9 0f00 	cmp.w	r9, #0
 800cace:	d021      	beq.n	800cb14 <__multiply+0x144>
 800cad0:	6829      	ldr	r1, [r5, #0]
 800cad2:	f104 0c14 	add.w	ip, r4, #20
 800cad6:	46ae      	mov	lr, r5
 800cad8:	f04f 0a00 	mov.w	sl, #0
 800cadc:	f8bc b000 	ldrh.w	fp, [ip]
 800cae0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800cae4:	fb09 220b 	mla	r2, r9, fp, r2
 800cae8:	4452      	add	r2, sl
 800caea:	b289      	uxth	r1, r1
 800caec:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800caf0:	f84e 1b04 	str.w	r1, [lr], #4
 800caf4:	f85c 1b04 	ldr.w	r1, [ip], #4
 800caf8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800cafc:	f8be 1000 	ldrh.w	r1, [lr]
 800cb00:	fb09 110a 	mla	r1, r9, sl, r1
 800cb04:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800cb08:	4567      	cmp	r7, ip
 800cb0a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800cb0e:	d8e5      	bhi.n	800cadc <__multiply+0x10c>
 800cb10:	9a01      	ldr	r2, [sp, #4]
 800cb12:	50a9      	str	r1, [r5, r2]
 800cb14:	3504      	adds	r5, #4
 800cb16:	e799      	b.n	800ca4c <__multiply+0x7c>
 800cb18:	3e01      	subs	r6, #1
 800cb1a:	e79b      	b.n	800ca54 <__multiply+0x84>
 800cb1c:	0800f060 	.word	0x0800f060
 800cb20:	0800f0e8 	.word	0x0800f0e8

0800cb24 <__pow5mult>:
 800cb24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb28:	4615      	mov	r5, r2
 800cb2a:	f012 0203 	ands.w	r2, r2, #3
 800cb2e:	4606      	mov	r6, r0
 800cb30:	460f      	mov	r7, r1
 800cb32:	d007      	beq.n	800cb44 <__pow5mult+0x20>
 800cb34:	4c25      	ldr	r4, [pc, #148]	; (800cbcc <__pow5mult+0xa8>)
 800cb36:	3a01      	subs	r2, #1
 800cb38:	2300      	movs	r3, #0
 800cb3a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cb3e:	f7ff fe53 	bl	800c7e8 <__multadd>
 800cb42:	4607      	mov	r7, r0
 800cb44:	10ad      	asrs	r5, r5, #2
 800cb46:	d03d      	beq.n	800cbc4 <__pow5mult+0xa0>
 800cb48:	69f4      	ldr	r4, [r6, #28]
 800cb4a:	b97c      	cbnz	r4, 800cb6c <__pow5mult+0x48>
 800cb4c:	2010      	movs	r0, #16
 800cb4e:	f000 fb95 	bl	800d27c <malloc>
 800cb52:	4602      	mov	r2, r0
 800cb54:	61f0      	str	r0, [r6, #28]
 800cb56:	b928      	cbnz	r0, 800cb64 <__pow5mult+0x40>
 800cb58:	4b1d      	ldr	r3, [pc, #116]	; (800cbd0 <__pow5mult+0xac>)
 800cb5a:	481e      	ldr	r0, [pc, #120]	; (800cbd4 <__pow5mult+0xb0>)
 800cb5c:	f240 11b3 	movw	r1, #435	; 0x1b3
 800cb60:	f000 fb58 	bl	800d214 <__assert_func>
 800cb64:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cb68:	6004      	str	r4, [r0, #0]
 800cb6a:	60c4      	str	r4, [r0, #12]
 800cb6c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800cb70:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cb74:	b94c      	cbnz	r4, 800cb8a <__pow5mult+0x66>
 800cb76:	f240 2171 	movw	r1, #625	; 0x271
 800cb7a:	4630      	mov	r0, r6
 800cb7c:	f7ff ff12 	bl	800c9a4 <__i2b>
 800cb80:	2300      	movs	r3, #0
 800cb82:	f8c8 0008 	str.w	r0, [r8, #8]
 800cb86:	4604      	mov	r4, r0
 800cb88:	6003      	str	r3, [r0, #0]
 800cb8a:	f04f 0900 	mov.w	r9, #0
 800cb8e:	07eb      	lsls	r3, r5, #31
 800cb90:	d50a      	bpl.n	800cba8 <__pow5mult+0x84>
 800cb92:	4639      	mov	r1, r7
 800cb94:	4622      	mov	r2, r4
 800cb96:	4630      	mov	r0, r6
 800cb98:	f7ff ff1a 	bl	800c9d0 <__multiply>
 800cb9c:	4639      	mov	r1, r7
 800cb9e:	4680      	mov	r8, r0
 800cba0:	4630      	mov	r0, r6
 800cba2:	f7ff fdff 	bl	800c7a4 <_Bfree>
 800cba6:	4647      	mov	r7, r8
 800cba8:	106d      	asrs	r5, r5, #1
 800cbaa:	d00b      	beq.n	800cbc4 <__pow5mult+0xa0>
 800cbac:	6820      	ldr	r0, [r4, #0]
 800cbae:	b938      	cbnz	r0, 800cbc0 <__pow5mult+0x9c>
 800cbb0:	4622      	mov	r2, r4
 800cbb2:	4621      	mov	r1, r4
 800cbb4:	4630      	mov	r0, r6
 800cbb6:	f7ff ff0b 	bl	800c9d0 <__multiply>
 800cbba:	6020      	str	r0, [r4, #0]
 800cbbc:	f8c0 9000 	str.w	r9, [r0]
 800cbc0:	4604      	mov	r4, r0
 800cbc2:	e7e4      	b.n	800cb8e <__pow5mult+0x6a>
 800cbc4:	4638      	mov	r0, r7
 800cbc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cbca:	bf00      	nop
 800cbcc:	0800f238 	.word	0x0800f238
 800cbd0:	0800f0d1 	.word	0x0800f0d1
 800cbd4:	0800f0e8 	.word	0x0800f0e8

0800cbd8 <__lshift>:
 800cbd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cbdc:	460c      	mov	r4, r1
 800cbde:	6849      	ldr	r1, [r1, #4]
 800cbe0:	6923      	ldr	r3, [r4, #16]
 800cbe2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cbe6:	68a3      	ldr	r3, [r4, #8]
 800cbe8:	4607      	mov	r7, r0
 800cbea:	4691      	mov	r9, r2
 800cbec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cbf0:	f108 0601 	add.w	r6, r8, #1
 800cbf4:	42b3      	cmp	r3, r6
 800cbf6:	db0b      	blt.n	800cc10 <__lshift+0x38>
 800cbf8:	4638      	mov	r0, r7
 800cbfa:	f7ff fd93 	bl	800c724 <_Balloc>
 800cbfe:	4605      	mov	r5, r0
 800cc00:	b948      	cbnz	r0, 800cc16 <__lshift+0x3e>
 800cc02:	4602      	mov	r2, r0
 800cc04:	4b28      	ldr	r3, [pc, #160]	; (800cca8 <__lshift+0xd0>)
 800cc06:	4829      	ldr	r0, [pc, #164]	; (800ccac <__lshift+0xd4>)
 800cc08:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800cc0c:	f000 fb02 	bl	800d214 <__assert_func>
 800cc10:	3101      	adds	r1, #1
 800cc12:	005b      	lsls	r3, r3, #1
 800cc14:	e7ee      	b.n	800cbf4 <__lshift+0x1c>
 800cc16:	2300      	movs	r3, #0
 800cc18:	f100 0114 	add.w	r1, r0, #20
 800cc1c:	f100 0210 	add.w	r2, r0, #16
 800cc20:	4618      	mov	r0, r3
 800cc22:	4553      	cmp	r3, sl
 800cc24:	db33      	blt.n	800cc8e <__lshift+0xb6>
 800cc26:	6920      	ldr	r0, [r4, #16]
 800cc28:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cc2c:	f104 0314 	add.w	r3, r4, #20
 800cc30:	f019 091f 	ands.w	r9, r9, #31
 800cc34:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cc38:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cc3c:	d02b      	beq.n	800cc96 <__lshift+0xbe>
 800cc3e:	f1c9 0e20 	rsb	lr, r9, #32
 800cc42:	468a      	mov	sl, r1
 800cc44:	2200      	movs	r2, #0
 800cc46:	6818      	ldr	r0, [r3, #0]
 800cc48:	fa00 f009 	lsl.w	r0, r0, r9
 800cc4c:	4310      	orrs	r0, r2
 800cc4e:	f84a 0b04 	str.w	r0, [sl], #4
 800cc52:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc56:	459c      	cmp	ip, r3
 800cc58:	fa22 f20e 	lsr.w	r2, r2, lr
 800cc5c:	d8f3      	bhi.n	800cc46 <__lshift+0x6e>
 800cc5e:	ebac 0304 	sub.w	r3, ip, r4
 800cc62:	3b15      	subs	r3, #21
 800cc64:	f023 0303 	bic.w	r3, r3, #3
 800cc68:	3304      	adds	r3, #4
 800cc6a:	f104 0015 	add.w	r0, r4, #21
 800cc6e:	4584      	cmp	ip, r0
 800cc70:	bf38      	it	cc
 800cc72:	2304      	movcc	r3, #4
 800cc74:	50ca      	str	r2, [r1, r3]
 800cc76:	b10a      	cbz	r2, 800cc7c <__lshift+0xa4>
 800cc78:	f108 0602 	add.w	r6, r8, #2
 800cc7c:	3e01      	subs	r6, #1
 800cc7e:	4638      	mov	r0, r7
 800cc80:	612e      	str	r6, [r5, #16]
 800cc82:	4621      	mov	r1, r4
 800cc84:	f7ff fd8e 	bl	800c7a4 <_Bfree>
 800cc88:	4628      	mov	r0, r5
 800cc8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc8e:	f842 0f04 	str.w	r0, [r2, #4]!
 800cc92:	3301      	adds	r3, #1
 800cc94:	e7c5      	b.n	800cc22 <__lshift+0x4a>
 800cc96:	3904      	subs	r1, #4
 800cc98:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc9c:	f841 2f04 	str.w	r2, [r1, #4]!
 800cca0:	459c      	cmp	ip, r3
 800cca2:	d8f9      	bhi.n	800cc98 <__lshift+0xc0>
 800cca4:	e7ea      	b.n	800cc7c <__lshift+0xa4>
 800cca6:	bf00      	nop
 800cca8:	0800f060 	.word	0x0800f060
 800ccac:	0800f0e8 	.word	0x0800f0e8

0800ccb0 <__mcmp>:
 800ccb0:	b530      	push	{r4, r5, lr}
 800ccb2:	6902      	ldr	r2, [r0, #16]
 800ccb4:	690c      	ldr	r4, [r1, #16]
 800ccb6:	1b12      	subs	r2, r2, r4
 800ccb8:	d10e      	bne.n	800ccd8 <__mcmp+0x28>
 800ccba:	f100 0314 	add.w	r3, r0, #20
 800ccbe:	3114      	adds	r1, #20
 800ccc0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ccc4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ccc8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800cccc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ccd0:	42a5      	cmp	r5, r4
 800ccd2:	d003      	beq.n	800ccdc <__mcmp+0x2c>
 800ccd4:	d305      	bcc.n	800cce2 <__mcmp+0x32>
 800ccd6:	2201      	movs	r2, #1
 800ccd8:	4610      	mov	r0, r2
 800ccda:	bd30      	pop	{r4, r5, pc}
 800ccdc:	4283      	cmp	r3, r0
 800ccde:	d3f3      	bcc.n	800ccc8 <__mcmp+0x18>
 800cce0:	e7fa      	b.n	800ccd8 <__mcmp+0x28>
 800cce2:	f04f 32ff 	mov.w	r2, #4294967295
 800cce6:	e7f7      	b.n	800ccd8 <__mcmp+0x28>

0800cce8 <__mdiff>:
 800cce8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccec:	460c      	mov	r4, r1
 800ccee:	4606      	mov	r6, r0
 800ccf0:	4611      	mov	r1, r2
 800ccf2:	4620      	mov	r0, r4
 800ccf4:	4690      	mov	r8, r2
 800ccf6:	f7ff ffdb 	bl	800ccb0 <__mcmp>
 800ccfa:	1e05      	subs	r5, r0, #0
 800ccfc:	d110      	bne.n	800cd20 <__mdiff+0x38>
 800ccfe:	4629      	mov	r1, r5
 800cd00:	4630      	mov	r0, r6
 800cd02:	f7ff fd0f 	bl	800c724 <_Balloc>
 800cd06:	b930      	cbnz	r0, 800cd16 <__mdiff+0x2e>
 800cd08:	4b3a      	ldr	r3, [pc, #232]	; (800cdf4 <__mdiff+0x10c>)
 800cd0a:	4602      	mov	r2, r0
 800cd0c:	f240 2137 	movw	r1, #567	; 0x237
 800cd10:	4839      	ldr	r0, [pc, #228]	; (800cdf8 <__mdiff+0x110>)
 800cd12:	f000 fa7f 	bl	800d214 <__assert_func>
 800cd16:	2301      	movs	r3, #1
 800cd18:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cd1c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd20:	bfa4      	itt	ge
 800cd22:	4643      	movge	r3, r8
 800cd24:	46a0      	movge	r8, r4
 800cd26:	4630      	mov	r0, r6
 800cd28:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800cd2c:	bfa6      	itte	ge
 800cd2e:	461c      	movge	r4, r3
 800cd30:	2500      	movge	r5, #0
 800cd32:	2501      	movlt	r5, #1
 800cd34:	f7ff fcf6 	bl	800c724 <_Balloc>
 800cd38:	b920      	cbnz	r0, 800cd44 <__mdiff+0x5c>
 800cd3a:	4b2e      	ldr	r3, [pc, #184]	; (800cdf4 <__mdiff+0x10c>)
 800cd3c:	4602      	mov	r2, r0
 800cd3e:	f240 2145 	movw	r1, #581	; 0x245
 800cd42:	e7e5      	b.n	800cd10 <__mdiff+0x28>
 800cd44:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800cd48:	6926      	ldr	r6, [r4, #16]
 800cd4a:	60c5      	str	r5, [r0, #12]
 800cd4c:	f104 0914 	add.w	r9, r4, #20
 800cd50:	f108 0514 	add.w	r5, r8, #20
 800cd54:	f100 0e14 	add.w	lr, r0, #20
 800cd58:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800cd5c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800cd60:	f108 0210 	add.w	r2, r8, #16
 800cd64:	46f2      	mov	sl, lr
 800cd66:	2100      	movs	r1, #0
 800cd68:	f859 3b04 	ldr.w	r3, [r9], #4
 800cd6c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800cd70:	fa11 f88b 	uxtah	r8, r1, fp
 800cd74:	b299      	uxth	r1, r3
 800cd76:	0c1b      	lsrs	r3, r3, #16
 800cd78:	eba8 0801 	sub.w	r8, r8, r1
 800cd7c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800cd80:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800cd84:	fa1f f888 	uxth.w	r8, r8
 800cd88:	1419      	asrs	r1, r3, #16
 800cd8a:	454e      	cmp	r6, r9
 800cd8c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800cd90:	f84a 3b04 	str.w	r3, [sl], #4
 800cd94:	d8e8      	bhi.n	800cd68 <__mdiff+0x80>
 800cd96:	1b33      	subs	r3, r6, r4
 800cd98:	3b15      	subs	r3, #21
 800cd9a:	f023 0303 	bic.w	r3, r3, #3
 800cd9e:	3304      	adds	r3, #4
 800cda0:	3415      	adds	r4, #21
 800cda2:	42a6      	cmp	r6, r4
 800cda4:	bf38      	it	cc
 800cda6:	2304      	movcc	r3, #4
 800cda8:	441d      	add	r5, r3
 800cdaa:	4473      	add	r3, lr
 800cdac:	469e      	mov	lr, r3
 800cdae:	462e      	mov	r6, r5
 800cdb0:	4566      	cmp	r6, ip
 800cdb2:	d30e      	bcc.n	800cdd2 <__mdiff+0xea>
 800cdb4:	f10c 0203 	add.w	r2, ip, #3
 800cdb8:	1b52      	subs	r2, r2, r5
 800cdba:	f022 0203 	bic.w	r2, r2, #3
 800cdbe:	3d03      	subs	r5, #3
 800cdc0:	45ac      	cmp	ip, r5
 800cdc2:	bf38      	it	cc
 800cdc4:	2200      	movcc	r2, #0
 800cdc6:	4413      	add	r3, r2
 800cdc8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800cdcc:	b17a      	cbz	r2, 800cdee <__mdiff+0x106>
 800cdce:	6107      	str	r7, [r0, #16]
 800cdd0:	e7a4      	b.n	800cd1c <__mdiff+0x34>
 800cdd2:	f856 8b04 	ldr.w	r8, [r6], #4
 800cdd6:	fa11 f288 	uxtah	r2, r1, r8
 800cdda:	1414      	asrs	r4, r2, #16
 800cddc:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800cde0:	b292      	uxth	r2, r2
 800cde2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800cde6:	f84e 2b04 	str.w	r2, [lr], #4
 800cdea:	1421      	asrs	r1, r4, #16
 800cdec:	e7e0      	b.n	800cdb0 <__mdiff+0xc8>
 800cdee:	3f01      	subs	r7, #1
 800cdf0:	e7ea      	b.n	800cdc8 <__mdiff+0xe0>
 800cdf2:	bf00      	nop
 800cdf4:	0800f060 	.word	0x0800f060
 800cdf8:	0800f0e8 	.word	0x0800f0e8

0800cdfc <__ulp>:
 800cdfc:	b082      	sub	sp, #8
 800cdfe:	ed8d 0b00 	vstr	d0, [sp]
 800ce02:	9a01      	ldr	r2, [sp, #4]
 800ce04:	4b0f      	ldr	r3, [pc, #60]	; (800ce44 <__ulp+0x48>)
 800ce06:	4013      	ands	r3, r2
 800ce08:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	dc08      	bgt.n	800ce22 <__ulp+0x26>
 800ce10:	425b      	negs	r3, r3
 800ce12:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800ce16:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ce1a:	da04      	bge.n	800ce26 <__ulp+0x2a>
 800ce1c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800ce20:	4113      	asrs	r3, r2
 800ce22:	2200      	movs	r2, #0
 800ce24:	e008      	b.n	800ce38 <__ulp+0x3c>
 800ce26:	f1a2 0314 	sub.w	r3, r2, #20
 800ce2a:	2b1e      	cmp	r3, #30
 800ce2c:	bfda      	itte	le
 800ce2e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800ce32:	40da      	lsrle	r2, r3
 800ce34:	2201      	movgt	r2, #1
 800ce36:	2300      	movs	r3, #0
 800ce38:	4619      	mov	r1, r3
 800ce3a:	4610      	mov	r0, r2
 800ce3c:	ec41 0b10 	vmov	d0, r0, r1
 800ce40:	b002      	add	sp, #8
 800ce42:	4770      	bx	lr
 800ce44:	7ff00000 	.word	0x7ff00000

0800ce48 <__b2d>:
 800ce48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce4c:	6906      	ldr	r6, [r0, #16]
 800ce4e:	f100 0814 	add.w	r8, r0, #20
 800ce52:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ce56:	1f37      	subs	r7, r6, #4
 800ce58:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ce5c:	4610      	mov	r0, r2
 800ce5e:	f7ff fd53 	bl	800c908 <__hi0bits>
 800ce62:	f1c0 0320 	rsb	r3, r0, #32
 800ce66:	280a      	cmp	r0, #10
 800ce68:	600b      	str	r3, [r1, #0]
 800ce6a:	491b      	ldr	r1, [pc, #108]	; (800ced8 <__b2d+0x90>)
 800ce6c:	dc15      	bgt.n	800ce9a <__b2d+0x52>
 800ce6e:	f1c0 0c0b 	rsb	ip, r0, #11
 800ce72:	fa22 f30c 	lsr.w	r3, r2, ip
 800ce76:	45b8      	cmp	r8, r7
 800ce78:	ea43 0501 	orr.w	r5, r3, r1
 800ce7c:	bf34      	ite	cc
 800ce7e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ce82:	2300      	movcs	r3, #0
 800ce84:	3015      	adds	r0, #21
 800ce86:	fa02 f000 	lsl.w	r0, r2, r0
 800ce8a:	fa23 f30c 	lsr.w	r3, r3, ip
 800ce8e:	4303      	orrs	r3, r0
 800ce90:	461c      	mov	r4, r3
 800ce92:	ec45 4b10 	vmov	d0, r4, r5
 800ce96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce9a:	45b8      	cmp	r8, r7
 800ce9c:	bf3a      	itte	cc
 800ce9e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800cea2:	f1a6 0708 	subcc.w	r7, r6, #8
 800cea6:	2300      	movcs	r3, #0
 800cea8:	380b      	subs	r0, #11
 800ceaa:	d012      	beq.n	800ced2 <__b2d+0x8a>
 800ceac:	f1c0 0120 	rsb	r1, r0, #32
 800ceb0:	fa23 f401 	lsr.w	r4, r3, r1
 800ceb4:	4082      	lsls	r2, r0
 800ceb6:	4322      	orrs	r2, r4
 800ceb8:	4547      	cmp	r7, r8
 800ceba:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800cebe:	bf8c      	ite	hi
 800cec0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800cec4:	2200      	movls	r2, #0
 800cec6:	4083      	lsls	r3, r0
 800cec8:	40ca      	lsrs	r2, r1
 800ceca:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800cece:	4313      	orrs	r3, r2
 800ced0:	e7de      	b.n	800ce90 <__b2d+0x48>
 800ced2:	ea42 0501 	orr.w	r5, r2, r1
 800ced6:	e7db      	b.n	800ce90 <__b2d+0x48>
 800ced8:	3ff00000 	.word	0x3ff00000

0800cedc <__d2b>:
 800cedc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cee0:	460f      	mov	r7, r1
 800cee2:	2101      	movs	r1, #1
 800cee4:	ec59 8b10 	vmov	r8, r9, d0
 800cee8:	4616      	mov	r6, r2
 800ceea:	f7ff fc1b 	bl	800c724 <_Balloc>
 800ceee:	4604      	mov	r4, r0
 800cef0:	b930      	cbnz	r0, 800cf00 <__d2b+0x24>
 800cef2:	4602      	mov	r2, r0
 800cef4:	4b24      	ldr	r3, [pc, #144]	; (800cf88 <__d2b+0xac>)
 800cef6:	4825      	ldr	r0, [pc, #148]	; (800cf8c <__d2b+0xb0>)
 800cef8:	f240 310f 	movw	r1, #783	; 0x30f
 800cefc:	f000 f98a 	bl	800d214 <__assert_func>
 800cf00:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cf04:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cf08:	bb2d      	cbnz	r5, 800cf56 <__d2b+0x7a>
 800cf0a:	9301      	str	r3, [sp, #4]
 800cf0c:	f1b8 0300 	subs.w	r3, r8, #0
 800cf10:	d026      	beq.n	800cf60 <__d2b+0x84>
 800cf12:	4668      	mov	r0, sp
 800cf14:	9300      	str	r3, [sp, #0]
 800cf16:	f7ff fd17 	bl	800c948 <__lo0bits>
 800cf1a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cf1e:	b1e8      	cbz	r0, 800cf5c <__d2b+0x80>
 800cf20:	f1c0 0320 	rsb	r3, r0, #32
 800cf24:	fa02 f303 	lsl.w	r3, r2, r3
 800cf28:	430b      	orrs	r3, r1
 800cf2a:	40c2      	lsrs	r2, r0
 800cf2c:	6163      	str	r3, [r4, #20]
 800cf2e:	9201      	str	r2, [sp, #4]
 800cf30:	9b01      	ldr	r3, [sp, #4]
 800cf32:	61a3      	str	r3, [r4, #24]
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	bf14      	ite	ne
 800cf38:	2202      	movne	r2, #2
 800cf3a:	2201      	moveq	r2, #1
 800cf3c:	6122      	str	r2, [r4, #16]
 800cf3e:	b1bd      	cbz	r5, 800cf70 <__d2b+0x94>
 800cf40:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800cf44:	4405      	add	r5, r0
 800cf46:	603d      	str	r5, [r7, #0]
 800cf48:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cf4c:	6030      	str	r0, [r6, #0]
 800cf4e:	4620      	mov	r0, r4
 800cf50:	b003      	add	sp, #12
 800cf52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cf56:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cf5a:	e7d6      	b.n	800cf0a <__d2b+0x2e>
 800cf5c:	6161      	str	r1, [r4, #20]
 800cf5e:	e7e7      	b.n	800cf30 <__d2b+0x54>
 800cf60:	a801      	add	r0, sp, #4
 800cf62:	f7ff fcf1 	bl	800c948 <__lo0bits>
 800cf66:	9b01      	ldr	r3, [sp, #4]
 800cf68:	6163      	str	r3, [r4, #20]
 800cf6a:	3020      	adds	r0, #32
 800cf6c:	2201      	movs	r2, #1
 800cf6e:	e7e5      	b.n	800cf3c <__d2b+0x60>
 800cf70:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cf74:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800cf78:	6038      	str	r0, [r7, #0]
 800cf7a:	6918      	ldr	r0, [r3, #16]
 800cf7c:	f7ff fcc4 	bl	800c908 <__hi0bits>
 800cf80:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cf84:	e7e2      	b.n	800cf4c <__d2b+0x70>
 800cf86:	bf00      	nop
 800cf88:	0800f060 	.word	0x0800f060
 800cf8c:	0800f0e8 	.word	0x0800f0e8

0800cf90 <__ratio>:
 800cf90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf94:	4688      	mov	r8, r1
 800cf96:	4669      	mov	r1, sp
 800cf98:	4681      	mov	r9, r0
 800cf9a:	f7ff ff55 	bl	800ce48 <__b2d>
 800cf9e:	a901      	add	r1, sp, #4
 800cfa0:	4640      	mov	r0, r8
 800cfa2:	ec55 4b10 	vmov	r4, r5, d0
 800cfa6:	f7ff ff4f 	bl	800ce48 <__b2d>
 800cfaa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800cfae:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800cfb2:	eba3 0c02 	sub.w	ip, r3, r2
 800cfb6:	e9dd 3200 	ldrd	r3, r2, [sp]
 800cfba:	1a9b      	subs	r3, r3, r2
 800cfbc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800cfc0:	ec51 0b10 	vmov	r0, r1, d0
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	bfd6      	itet	le
 800cfc8:	460a      	movle	r2, r1
 800cfca:	462a      	movgt	r2, r5
 800cfcc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800cfd0:	468b      	mov	fp, r1
 800cfd2:	462f      	mov	r7, r5
 800cfd4:	bfd4      	ite	le
 800cfd6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800cfda:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800cfde:	4620      	mov	r0, r4
 800cfe0:	ee10 2a10 	vmov	r2, s0
 800cfe4:	465b      	mov	r3, fp
 800cfe6:	4639      	mov	r1, r7
 800cfe8:	f7f3 fc48 	bl	800087c <__aeabi_ddiv>
 800cfec:	ec41 0b10 	vmov	d0, r0, r1
 800cff0:	b003      	add	sp, #12
 800cff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cff6 <__copybits>:
 800cff6:	3901      	subs	r1, #1
 800cff8:	b570      	push	{r4, r5, r6, lr}
 800cffa:	1149      	asrs	r1, r1, #5
 800cffc:	6914      	ldr	r4, [r2, #16]
 800cffe:	3101      	adds	r1, #1
 800d000:	f102 0314 	add.w	r3, r2, #20
 800d004:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d008:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d00c:	1f05      	subs	r5, r0, #4
 800d00e:	42a3      	cmp	r3, r4
 800d010:	d30c      	bcc.n	800d02c <__copybits+0x36>
 800d012:	1aa3      	subs	r3, r4, r2
 800d014:	3b11      	subs	r3, #17
 800d016:	f023 0303 	bic.w	r3, r3, #3
 800d01a:	3211      	adds	r2, #17
 800d01c:	42a2      	cmp	r2, r4
 800d01e:	bf88      	it	hi
 800d020:	2300      	movhi	r3, #0
 800d022:	4418      	add	r0, r3
 800d024:	2300      	movs	r3, #0
 800d026:	4288      	cmp	r0, r1
 800d028:	d305      	bcc.n	800d036 <__copybits+0x40>
 800d02a:	bd70      	pop	{r4, r5, r6, pc}
 800d02c:	f853 6b04 	ldr.w	r6, [r3], #4
 800d030:	f845 6f04 	str.w	r6, [r5, #4]!
 800d034:	e7eb      	b.n	800d00e <__copybits+0x18>
 800d036:	f840 3b04 	str.w	r3, [r0], #4
 800d03a:	e7f4      	b.n	800d026 <__copybits+0x30>

0800d03c <__any_on>:
 800d03c:	f100 0214 	add.w	r2, r0, #20
 800d040:	6900      	ldr	r0, [r0, #16]
 800d042:	114b      	asrs	r3, r1, #5
 800d044:	4298      	cmp	r0, r3
 800d046:	b510      	push	{r4, lr}
 800d048:	db11      	blt.n	800d06e <__any_on+0x32>
 800d04a:	dd0a      	ble.n	800d062 <__any_on+0x26>
 800d04c:	f011 011f 	ands.w	r1, r1, #31
 800d050:	d007      	beq.n	800d062 <__any_on+0x26>
 800d052:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d056:	fa24 f001 	lsr.w	r0, r4, r1
 800d05a:	fa00 f101 	lsl.w	r1, r0, r1
 800d05e:	428c      	cmp	r4, r1
 800d060:	d10b      	bne.n	800d07a <__any_on+0x3e>
 800d062:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d066:	4293      	cmp	r3, r2
 800d068:	d803      	bhi.n	800d072 <__any_on+0x36>
 800d06a:	2000      	movs	r0, #0
 800d06c:	bd10      	pop	{r4, pc}
 800d06e:	4603      	mov	r3, r0
 800d070:	e7f7      	b.n	800d062 <__any_on+0x26>
 800d072:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d076:	2900      	cmp	r1, #0
 800d078:	d0f5      	beq.n	800d066 <__any_on+0x2a>
 800d07a:	2001      	movs	r0, #1
 800d07c:	e7f6      	b.n	800d06c <__any_on+0x30>

0800d07e <__ascii_wctomb>:
 800d07e:	b149      	cbz	r1, 800d094 <__ascii_wctomb+0x16>
 800d080:	2aff      	cmp	r2, #255	; 0xff
 800d082:	bf85      	ittet	hi
 800d084:	238a      	movhi	r3, #138	; 0x8a
 800d086:	6003      	strhi	r3, [r0, #0]
 800d088:	700a      	strbls	r2, [r1, #0]
 800d08a:	f04f 30ff 	movhi.w	r0, #4294967295
 800d08e:	bf98      	it	ls
 800d090:	2001      	movls	r0, #1
 800d092:	4770      	bx	lr
 800d094:	4608      	mov	r0, r1
 800d096:	4770      	bx	lr

0800d098 <__sflush_r>:
 800d098:	898a      	ldrh	r2, [r1, #12]
 800d09a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d09e:	4605      	mov	r5, r0
 800d0a0:	0710      	lsls	r0, r2, #28
 800d0a2:	460c      	mov	r4, r1
 800d0a4:	d458      	bmi.n	800d158 <__sflush_r+0xc0>
 800d0a6:	684b      	ldr	r3, [r1, #4]
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	dc05      	bgt.n	800d0b8 <__sflush_r+0x20>
 800d0ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	dc02      	bgt.n	800d0b8 <__sflush_r+0x20>
 800d0b2:	2000      	movs	r0, #0
 800d0b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d0b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d0ba:	2e00      	cmp	r6, #0
 800d0bc:	d0f9      	beq.n	800d0b2 <__sflush_r+0x1a>
 800d0be:	2300      	movs	r3, #0
 800d0c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d0c4:	682f      	ldr	r7, [r5, #0]
 800d0c6:	6a21      	ldr	r1, [r4, #32]
 800d0c8:	602b      	str	r3, [r5, #0]
 800d0ca:	d032      	beq.n	800d132 <__sflush_r+0x9a>
 800d0cc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d0ce:	89a3      	ldrh	r3, [r4, #12]
 800d0d0:	075a      	lsls	r2, r3, #29
 800d0d2:	d505      	bpl.n	800d0e0 <__sflush_r+0x48>
 800d0d4:	6863      	ldr	r3, [r4, #4]
 800d0d6:	1ac0      	subs	r0, r0, r3
 800d0d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d0da:	b10b      	cbz	r3, 800d0e0 <__sflush_r+0x48>
 800d0dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d0de:	1ac0      	subs	r0, r0, r3
 800d0e0:	2300      	movs	r3, #0
 800d0e2:	4602      	mov	r2, r0
 800d0e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d0e6:	6a21      	ldr	r1, [r4, #32]
 800d0e8:	4628      	mov	r0, r5
 800d0ea:	47b0      	blx	r6
 800d0ec:	1c43      	adds	r3, r0, #1
 800d0ee:	89a3      	ldrh	r3, [r4, #12]
 800d0f0:	d106      	bne.n	800d100 <__sflush_r+0x68>
 800d0f2:	6829      	ldr	r1, [r5, #0]
 800d0f4:	291d      	cmp	r1, #29
 800d0f6:	d82b      	bhi.n	800d150 <__sflush_r+0xb8>
 800d0f8:	4a29      	ldr	r2, [pc, #164]	; (800d1a0 <__sflush_r+0x108>)
 800d0fa:	410a      	asrs	r2, r1
 800d0fc:	07d6      	lsls	r6, r2, #31
 800d0fe:	d427      	bmi.n	800d150 <__sflush_r+0xb8>
 800d100:	2200      	movs	r2, #0
 800d102:	6062      	str	r2, [r4, #4]
 800d104:	04d9      	lsls	r1, r3, #19
 800d106:	6922      	ldr	r2, [r4, #16]
 800d108:	6022      	str	r2, [r4, #0]
 800d10a:	d504      	bpl.n	800d116 <__sflush_r+0x7e>
 800d10c:	1c42      	adds	r2, r0, #1
 800d10e:	d101      	bne.n	800d114 <__sflush_r+0x7c>
 800d110:	682b      	ldr	r3, [r5, #0]
 800d112:	b903      	cbnz	r3, 800d116 <__sflush_r+0x7e>
 800d114:	6560      	str	r0, [r4, #84]	; 0x54
 800d116:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d118:	602f      	str	r7, [r5, #0]
 800d11a:	2900      	cmp	r1, #0
 800d11c:	d0c9      	beq.n	800d0b2 <__sflush_r+0x1a>
 800d11e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d122:	4299      	cmp	r1, r3
 800d124:	d002      	beq.n	800d12c <__sflush_r+0x94>
 800d126:	4628      	mov	r0, r5
 800d128:	f7fe fe9a 	bl	800be60 <_free_r>
 800d12c:	2000      	movs	r0, #0
 800d12e:	6360      	str	r0, [r4, #52]	; 0x34
 800d130:	e7c0      	b.n	800d0b4 <__sflush_r+0x1c>
 800d132:	2301      	movs	r3, #1
 800d134:	4628      	mov	r0, r5
 800d136:	47b0      	blx	r6
 800d138:	1c41      	adds	r1, r0, #1
 800d13a:	d1c8      	bne.n	800d0ce <__sflush_r+0x36>
 800d13c:	682b      	ldr	r3, [r5, #0]
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d0c5      	beq.n	800d0ce <__sflush_r+0x36>
 800d142:	2b1d      	cmp	r3, #29
 800d144:	d001      	beq.n	800d14a <__sflush_r+0xb2>
 800d146:	2b16      	cmp	r3, #22
 800d148:	d101      	bne.n	800d14e <__sflush_r+0xb6>
 800d14a:	602f      	str	r7, [r5, #0]
 800d14c:	e7b1      	b.n	800d0b2 <__sflush_r+0x1a>
 800d14e:	89a3      	ldrh	r3, [r4, #12]
 800d150:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d154:	81a3      	strh	r3, [r4, #12]
 800d156:	e7ad      	b.n	800d0b4 <__sflush_r+0x1c>
 800d158:	690f      	ldr	r7, [r1, #16]
 800d15a:	2f00      	cmp	r7, #0
 800d15c:	d0a9      	beq.n	800d0b2 <__sflush_r+0x1a>
 800d15e:	0793      	lsls	r3, r2, #30
 800d160:	680e      	ldr	r6, [r1, #0]
 800d162:	bf08      	it	eq
 800d164:	694b      	ldreq	r3, [r1, #20]
 800d166:	600f      	str	r7, [r1, #0]
 800d168:	bf18      	it	ne
 800d16a:	2300      	movne	r3, #0
 800d16c:	eba6 0807 	sub.w	r8, r6, r7
 800d170:	608b      	str	r3, [r1, #8]
 800d172:	f1b8 0f00 	cmp.w	r8, #0
 800d176:	dd9c      	ble.n	800d0b2 <__sflush_r+0x1a>
 800d178:	6a21      	ldr	r1, [r4, #32]
 800d17a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d17c:	4643      	mov	r3, r8
 800d17e:	463a      	mov	r2, r7
 800d180:	4628      	mov	r0, r5
 800d182:	47b0      	blx	r6
 800d184:	2800      	cmp	r0, #0
 800d186:	dc06      	bgt.n	800d196 <__sflush_r+0xfe>
 800d188:	89a3      	ldrh	r3, [r4, #12]
 800d18a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d18e:	81a3      	strh	r3, [r4, #12]
 800d190:	f04f 30ff 	mov.w	r0, #4294967295
 800d194:	e78e      	b.n	800d0b4 <__sflush_r+0x1c>
 800d196:	4407      	add	r7, r0
 800d198:	eba8 0800 	sub.w	r8, r8, r0
 800d19c:	e7e9      	b.n	800d172 <__sflush_r+0xda>
 800d19e:	bf00      	nop
 800d1a0:	dfbffffe 	.word	0xdfbffffe

0800d1a4 <_fflush_r>:
 800d1a4:	b538      	push	{r3, r4, r5, lr}
 800d1a6:	690b      	ldr	r3, [r1, #16]
 800d1a8:	4605      	mov	r5, r0
 800d1aa:	460c      	mov	r4, r1
 800d1ac:	b913      	cbnz	r3, 800d1b4 <_fflush_r+0x10>
 800d1ae:	2500      	movs	r5, #0
 800d1b0:	4628      	mov	r0, r5
 800d1b2:	bd38      	pop	{r3, r4, r5, pc}
 800d1b4:	b118      	cbz	r0, 800d1be <_fflush_r+0x1a>
 800d1b6:	6a03      	ldr	r3, [r0, #32]
 800d1b8:	b90b      	cbnz	r3, 800d1be <_fflush_r+0x1a>
 800d1ba:	f7fe fcdd 	bl	800bb78 <__sinit>
 800d1be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d0f3      	beq.n	800d1ae <_fflush_r+0xa>
 800d1c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d1c8:	07d0      	lsls	r0, r2, #31
 800d1ca:	d404      	bmi.n	800d1d6 <_fflush_r+0x32>
 800d1cc:	0599      	lsls	r1, r3, #22
 800d1ce:	d402      	bmi.n	800d1d6 <_fflush_r+0x32>
 800d1d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d1d2:	f7fe fe2c 	bl	800be2e <__retarget_lock_acquire_recursive>
 800d1d6:	4628      	mov	r0, r5
 800d1d8:	4621      	mov	r1, r4
 800d1da:	f7ff ff5d 	bl	800d098 <__sflush_r>
 800d1de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d1e0:	07da      	lsls	r2, r3, #31
 800d1e2:	4605      	mov	r5, r0
 800d1e4:	d4e4      	bmi.n	800d1b0 <_fflush_r+0xc>
 800d1e6:	89a3      	ldrh	r3, [r4, #12]
 800d1e8:	059b      	lsls	r3, r3, #22
 800d1ea:	d4e1      	bmi.n	800d1b0 <_fflush_r+0xc>
 800d1ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d1ee:	f7fe fe1f 	bl	800be30 <__retarget_lock_release_recursive>
 800d1f2:	e7dd      	b.n	800d1b0 <_fflush_r+0xc>

0800d1f4 <_sbrk_r>:
 800d1f4:	b538      	push	{r3, r4, r5, lr}
 800d1f6:	4d06      	ldr	r5, [pc, #24]	; (800d210 <_sbrk_r+0x1c>)
 800d1f8:	2300      	movs	r3, #0
 800d1fa:	4604      	mov	r4, r0
 800d1fc:	4608      	mov	r0, r1
 800d1fe:	602b      	str	r3, [r5, #0]
 800d200:	f7f7 fba4 	bl	800494c <_sbrk>
 800d204:	1c43      	adds	r3, r0, #1
 800d206:	d102      	bne.n	800d20e <_sbrk_r+0x1a>
 800d208:	682b      	ldr	r3, [r5, #0]
 800d20a:	b103      	cbz	r3, 800d20e <_sbrk_r+0x1a>
 800d20c:	6023      	str	r3, [r4, #0]
 800d20e:	bd38      	pop	{r3, r4, r5, pc}
 800d210:	200048a0 	.word	0x200048a0

0800d214 <__assert_func>:
 800d214:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d216:	4614      	mov	r4, r2
 800d218:	461a      	mov	r2, r3
 800d21a:	4b09      	ldr	r3, [pc, #36]	; (800d240 <__assert_func+0x2c>)
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	4605      	mov	r5, r0
 800d220:	68d8      	ldr	r0, [r3, #12]
 800d222:	b14c      	cbz	r4, 800d238 <__assert_func+0x24>
 800d224:	4b07      	ldr	r3, [pc, #28]	; (800d244 <__assert_func+0x30>)
 800d226:	9100      	str	r1, [sp, #0]
 800d228:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d22c:	4906      	ldr	r1, [pc, #24]	; (800d248 <__assert_func+0x34>)
 800d22e:	462b      	mov	r3, r5
 800d230:	f000 f82c 	bl	800d28c <fiprintf>
 800d234:	f000 f83c 	bl	800d2b0 <abort>
 800d238:	4b04      	ldr	r3, [pc, #16]	; (800d24c <__assert_func+0x38>)
 800d23a:	461c      	mov	r4, r3
 800d23c:	e7f3      	b.n	800d226 <__assert_func+0x12>
 800d23e:	bf00      	nop
 800d240:	20000240 	.word	0x20000240
 800d244:	0800f345 	.word	0x0800f345
 800d248:	0800f352 	.word	0x0800f352
 800d24c:	0800f380 	.word	0x0800f380

0800d250 <_calloc_r>:
 800d250:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d252:	fba1 2402 	umull	r2, r4, r1, r2
 800d256:	b94c      	cbnz	r4, 800d26c <_calloc_r+0x1c>
 800d258:	4611      	mov	r1, r2
 800d25a:	9201      	str	r2, [sp, #4]
 800d25c:	f7ff f9c4 	bl	800c5e8 <_malloc_r>
 800d260:	9a01      	ldr	r2, [sp, #4]
 800d262:	4605      	mov	r5, r0
 800d264:	b930      	cbnz	r0, 800d274 <_calloc_r+0x24>
 800d266:	4628      	mov	r0, r5
 800d268:	b003      	add	sp, #12
 800d26a:	bd30      	pop	{r4, r5, pc}
 800d26c:	220c      	movs	r2, #12
 800d26e:	6002      	str	r2, [r0, #0]
 800d270:	2500      	movs	r5, #0
 800d272:	e7f8      	b.n	800d266 <_calloc_r+0x16>
 800d274:	4621      	mov	r1, r4
 800d276:	f7fe fcf8 	bl	800bc6a <memset>
 800d27a:	e7f4      	b.n	800d266 <_calloc_r+0x16>

0800d27c <malloc>:
 800d27c:	4b02      	ldr	r3, [pc, #8]	; (800d288 <malloc+0xc>)
 800d27e:	4601      	mov	r1, r0
 800d280:	6818      	ldr	r0, [r3, #0]
 800d282:	f7ff b9b1 	b.w	800c5e8 <_malloc_r>
 800d286:	bf00      	nop
 800d288:	20000240 	.word	0x20000240

0800d28c <fiprintf>:
 800d28c:	b40e      	push	{r1, r2, r3}
 800d28e:	b503      	push	{r0, r1, lr}
 800d290:	4601      	mov	r1, r0
 800d292:	ab03      	add	r3, sp, #12
 800d294:	4805      	ldr	r0, [pc, #20]	; (800d2ac <fiprintf+0x20>)
 800d296:	f853 2b04 	ldr.w	r2, [r3], #4
 800d29a:	6800      	ldr	r0, [r0, #0]
 800d29c:	9301      	str	r3, [sp, #4]
 800d29e:	f000 f837 	bl	800d310 <_vfiprintf_r>
 800d2a2:	b002      	add	sp, #8
 800d2a4:	f85d eb04 	ldr.w	lr, [sp], #4
 800d2a8:	b003      	add	sp, #12
 800d2aa:	4770      	bx	lr
 800d2ac:	20000240 	.word	0x20000240

0800d2b0 <abort>:
 800d2b0:	b508      	push	{r3, lr}
 800d2b2:	2006      	movs	r0, #6
 800d2b4:	f000 fb94 	bl	800d9e0 <raise>
 800d2b8:	2001      	movs	r0, #1
 800d2ba:	f7f7 facf 	bl	800485c <_exit>

0800d2be <__sfputc_r>:
 800d2be:	6893      	ldr	r3, [r2, #8]
 800d2c0:	3b01      	subs	r3, #1
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	b410      	push	{r4}
 800d2c6:	6093      	str	r3, [r2, #8]
 800d2c8:	da08      	bge.n	800d2dc <__sfputc_r+0x1e>
 800d2ca:	6994      	ldr	r4, [r2, #24]
 800d2cc:	42a3      	cmp	r3, r4
 800d2ce:	db01      	blt.n	800d2d4 <__sfputc_r+0x16>
 800d2d0:	290a      	cmp	r1, #10
 800d2d2:	d103      	bne.n	800d2dc <__sfputc_r+0x1e>
 800d2d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d2d8:	f000 bac4 	b.w	800d864 <__swbuf_r>
 800d2dc:	6813      	ldr	r3, [r2, #0]
 800d2de:	1c58      	adds	r0, r3, #1
 800d2e0:	6010      	str	r0, [r2, #0]
 800d2e2:	7019      	strb	r1, [r3, #0]
 800d2e4:	4608      	mov	r0, r1
 800d2e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d2ea:	4770      	bx	lr

0800d2ec <__sfputs_r>:
 800d2ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2ee:	4606      	mov	r6, r0
 800d2f0:	460f      	mov	r7, r1
 800d2f2:	4614      	mov	r4, r2
 800d2f4:	18d5      	adds	r5, r2, r3
 800d2f6:	42ac      	cmp	r4, r5
 800d2f8:	d101      	bne.n	800d2fe <__sfputs_r+0x12>
 800d2fa:	2000      	movs	r0, #0
 800d2fc:	e007      	b.n	800d30e <__sfputs_r+0x22>
 800d2fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d302:	463a      	mov	r2, r7
 800d304:	4630      	mov	r0, r6
 800d306:	f7ff ffda 	bl	800d2be <__sfputc_r>
 800d30a:	1c43      	adds	r3, r0, #1
 800d30c:	d1f3      	bne.n	800d2f6 <__sfputs_r+0xa>
 800d30e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d310 <_vfiprintf_r>:
 800d310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d314:	460d      	mov	r5, r1
 800d316:	b09d      	sub	sp, #116	; 0x74
 800d318:	4614      	mov	r4, r2
 800d31a:	4698      	mov	r8, r3
 800d31c:	4606      	mov	r6, r0
 800d31e:	b118      	cbz	r0, 800d328 <_vfiprintf_r+0x18>
 800d320:	6a03      	ldr	r3, [r0, #32]
 800d322:	b90b      	cbnz	r3, 800d328 <_vfiprintf_r+0x18>
 800d324:	f7fe fc28 	bl	800bb78 <__sinit>
 800d328:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d32a:	07d9      	lsls	r1, r3, #31
 800d32c:	d405      	bmi.n	800d33a <_vfiprintf_r+0x2a>
 800d32e:	89ab      	ldrh	r3, [r5, #12]
 800d330:	059a      	lsls	r2, r3, #22
 800d332:	d402      	bmi.n	800d33a <_vfiprintf_r+0x2a>
 800d334:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d336:	f7fe fd7a 	bl	800be2e <__retarget_lock_acquire_recursive>
 800d33a:	89ab      	ldrh	r3, [r5, #12]
 800d33c:	071b      	lsls	r3, r3, #28
 800d33e:	d501      	bpl.n	800d344 <_vfiprintf_r+0x34>
 800d340:	692b      	ldr	r3, [r5, #16]
 800d342:	b99b      	cbnz	r3, 800d36c <_vfiprintf_r+0x5c>
 800d344:	4629      	mov	r1, r5
 800d346:	4630      	mov	r0, r6
 800d348:	f000 faca 	bl	800d8e0 <__swsetup_r>
 800d34c:	b170      	cbz	r0, 800d36c <_vfiprintf_r+0x5c>
 800d34e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d350:	07dc      	lsls	r4, r3, #31
 800d352:	d504      	bpl.n	800d35e <_vfiprintf_r+0x4e>
 800d354:	f04f 30ff 	mov.w	r0, #4294967295
 800d358:	b01d      	add	sp, #116	; 0x74
 800d35a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d35e:	89ab      	ldrh	r3, [r5, #12]
 800d360:	0598      	lsls	r0, r3, #22
 800d362:	d4f7      	bmi.n	800d354 <_vfiprintf_r+0x44>
 800d364:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d366:	f7fe fd63 	bl	800be30 <__retarget_lock_release_recursive>
 800d36a:	e7f3      	b.n	800d354 <_vfiprintf_r+0x44>
 800d36c:	2300      	movs	r3, #0
 800d36e:	9309      	str	r3, [sp, #36]	; 0x24
 800d370:	2320      	movs	r3, #32
 800d372:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d376:	f8cd 800c 	str.w	r8, [sp, #12]
 800d37a:	2330      	movs	r3, #48	; 0x30
 800d37c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800d530 <_vfiprintf_r+0x220>
 800d380:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d384:	f04f 0901 	mov.w	r9, #1
 800d388:	4623      	mov	r3, r4
 800d38a:	469a      	mov	sl, r3
 800d38c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d390:	b10a      	cbz	r2, 800d396 <_vfiprintf_r+0x86>
 800d392:	2a25      	cmp	r2, #37	; 0x25
 800d394:	d1f9      	bne.n	800d38a <_vfiprintf_r+0x7a>
 800d396:	ebba 0b04 	subs.w	fp, sl, r4
 800d39a:	d00b      	beq.n	800d3b4 <_vfiprintf_r+0xa4>
 800d39c:	465b      	mov	r3, fp
 800d39e:	4622      	mov	r2, r4
 800d3a0:	4629      	mov	r1, r5
 800d3a2:	4630      	mov	r0, r6
 800d3a4:	f7ff ffa2 	bl	800d2ec <__sfputs_r>
 800d3a8:	3001      	adds	r0, #1
 800d3aa:	f000 80a9 	beq.w	800d500 <_vfiprintf_r+0x1f0>
 800d3ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d3b0:	445a      	add	r2, fp
 800d3b2:	9209      	str	r2, [sp, #36]	; 0x24
 800d3b4:	f89a 3000 	ldrb.w	r3, [sl]
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	f000 80a1 	beq.w	800d500 <_vfiprintf_r+0x1f0>
 800d3be:	2300      	movs	r3, #0
 800d3c0:	f04f 32ff 	mov.w	r2, #4294967295
 800d3c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d3c8:	f10a 0a01 	add.w	sl, sl, #1
 800d3cc:	9304      	str	r3, [sp, #16]
 800d3ce:	9307      	str	r3, [sp, #28]
 800d3d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d3d4:	931a      	str	r3, [sp, #104]	; 0x68
 800d3d6:	4654      	mov	r4, sl
 800d3d8:	2205      	movs	r2, #5
 800d3da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d3de:	4854      	ldr	r0, [pc, #336]	; (800d530 <_vfiprintf_r+0x220>)
 800d3e0:	f7f2 ff16 	bl	8000210 <memchr>
 800d3e4:	9a04      	ldr	r2, [sp, #16]
 800d3e6:	b9d8      	cbnz	r0, 800d420 <_vfiprintf_r+0x110>
 800d3e8:	06d1      	lsls	r1, r2, #27
 800d3ea:	bf44      	itt	mi
 800d3ec:	2320      	movmi	r3, #32
 800d3ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d3f2:	0713      	lsls	r3, r2, #28
 800d3f4:	bf44      	itt	mi
 800d3f6:	232b      	movmi	r3, #43	; 0x2b
 800d3f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d3fc:	f89a 3000 	ldrb.w	r3, [sl]
 800d400:	2b2a      	cmp	r3, #42	; 0x2a
 800d402:	d015      	beq.n	800d430 <_vfiprintf_r+0x120>
 800d404:	9a07      	ldr	r2, [sp, #28]
 800d406:	4654      	mov	r4, sl
 800d408:	2000      	movs	r0, #0
 800d40a:	f04f 0c0a 	mov.w	ip, #10
 800d40e:	4621      	mov	r1, r4
 800d410:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d414:	3b30      	subs	r3, #48	; 0x30
 800d416:	2b09      	cmp	r3, #9
 800d418:	d94d      	bls.n	800d4b6 <_vfiprintf_r+0x1a6>
 800d41a:	b1b0      	cbz	r0, 800d44a <_vfiprintf_r+0x13a>
 800d41c:	9207      	str	r2, [sp, #28]
 800d41e:	e014      	b.n	800d44a <_vfiprintf_r+0x13a>
 800d420:	eba0 0308 	sub.w	r3, r0, r8
 800d424:	fa09 f303 	lsl.w	r3, r9, r3
 800d428:	4313      	orrs	r3, r2
 800d42a:	9304      	str	r3, [sp, #16]
 800d42c:	46a2      	mov	sl, r4
 800d42e:	e7d2      	b.n	800d3d6 <_vfiprintf_r+0xc6>
 800d430:	9b03      	ldr	r3, [sp, #12]
 800d432:	1d19      	adds	r1, r3, #4
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	9103      	str	r1, [sp, #12]
 800d438:	2b00      	cmp	r3, #0
 800d43a:	bfbb      	ittet	lt
 800d43c:	425b      	neglt	r3, r3
 800d43e:	f042 0202 	orrlt.w	r2, r2, #2
 800d442:	9307      	strge	r3, [sp, #28]
 800d444:	9307      	strlt	r3, [sp, #28]
 800d446:	bfb8      	it	lt
 800d448:	9204      	strlt	r2, [sp, #16]
 800d44a:	7823      	ldrb	r3, [r4, #0]
 800d44c:	2b2e      	cmp	r3, #46	; 0x2e
 800d44e:	d10c      	bne.n	800d46a <_vfiprintf_r+0x15a>
 800d450:	7863      	ldrb	r3, [r4, #1]
 800d452:	2b2a      	cmp	r3, #42	; 0x2a
 800d454:	d134      	bne.n	800d4c0 <_vfiprintf_r+0x1b0>
 800d456:	9b03      	ldr	r3, [sp, #12]
 800d458:	1d1a      	adds	r2, r3, #4
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	9203      	str	r2, [sp, #12]
 800d45e:	2b00      	cmp	r3, #0
 800d460:	bfb8      	it	lt
 800d462:	f04f 33ff 	movlt.w	r3, #4294967295
 800d466:	3402      	adds	r4, #2
 800d468:	9305      	str	r3, [sp, #20]
 800d46a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800d540 <_vfiprintf_r+0x230>
 800d46e:	7821      	ldrb	r1, [r4, #0]
 800d470:	2203      	movs	r2, #3
 800d472:	4650      	mov	r0, sl
 800d474:	f7f2 fecc 	bl	8000210 <memchr>
 800d478:	b138      	cbz	r0, 800d48a <_vfiprintf_r+0x17a>
 800d47a:	9b04      	ldr	r3, [sp, #16]
 800d47c:	eba0 000a 	sub.w	r0, r0, sl
 800d480:	2240      	movs	r2, #64	; 0x40
 800d482:	4082      	lsls	r2, r0
 800d484:	4313      	orrs	r3, r2
 800d486:	3401      	adds	r4, #1
 800d488:	9304      	str	r3, [sp, #16]
 800d48a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d48e:	4829      	ldr	r0, [pc, #164]	; (800d534 <_vfiprintf_r+0x224>)
 800d490:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d494:	2206      	movs	r2, #6
 800d496:	f7f2 febb 	bl	8000210 <memchr>
 800d49a:	2800      	cmp	r0, #0
 800d49c:	d03f      	beq.n	800d51e <_vfiprintf_r+0x20e>
 800d49e:	4b26      	ldr	r3, [pc, #152]	; (800d538 <_vfiprintf_r+0x228>)
 800d4a0:	bb1b      	cbnz	r3, 800d4ea <_vfiprintf_r+0x1da>
 800d4a2:	9b03      	ldr	r3, [sp, #12]
 800d4a4:	3307      	adds	r3, #7
 800d4a6:	f023 0307 	bic.w	r3, r3, #7
 800d4aa:	3308      	adds	r3, #8
 800d4ac:	9303      	str	r3, [sp, #12]
 800d4ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d4b0:	443b      	add	r3, r7
 800d4b2:	9309      	str	r3, [sp, #36]	; 0x24
 800d4b4:	e768      	b.n	800d388 <_vfiprintf_r+0x78>
 800d4b6:	fb0c 3202 	mla	r2, ip, r2, r3
 800d4ba:	460c      	mov	r4, r1
 800d4bc:	2001      	movs	r0, #1
 800d4be:	e7a6      	b.n	800d40e <_vfiprintf_r+0xfe>
 800d4c0:	2300      	movs	r3, #0
 800d4c2:	3401      	adds	r4, #1
 800d4c4:	9305      	str	r3, [sp, #20]
 800d4c6:	4619      	mov	r1, r3
 800d4c8:	f04f 0c0a 	mov.w	ip, #10
 800d4cc:	4620      	mov	r0, r4
 800d4ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d4d2:	3a30      	subs	r2, #48	; 0x30
 800d4d4:	2a09      	cmp	r2, #9
 800d4d6:	d903      	bls.n	800d4e0 <_vfiprintf_r+0x1d0>
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d0c6      	beq.n	800d46a <_vfiprintf_r+0x15a>
 800d4dc:	9105      	str	r1, [sp, #20]
 800d4de:	e7c4      	b.n	800d46a <_vfiprintf_r+0x15a>
 800d4e0:	fb0c 2101 	mla	r1, ip, r1, r2
 800d4e4:	4604      	mov	r4, r0
 800d4e6:	2301      	movs	r3, #1
 800d4e8:	e7f0      	b.n	800d4cc <_vfiprintf_r+0x1bc>
 800d4ea:	ab03      	add	r3, sp, #12
 800d4ec:	9300      	str	r3, [sp, #0]
 800d4ee:	462a      	mov	r2, r5
 800d4f0:	4b12      	ldr	r3, [pc, #72]	; (800d53c <_vfiprintf_r+0x22c>)
 800d4f2:	a904      	add	r1, sp, #16
 800d4f4:	4630      	mov	r0, r6
 800d4f6:	f3af 8000 	nop.w
 800d4fa:	4607      	mov	r7, r0
 800d4fc:	1c78      	adds	r0, r7, #1
 800d4fe:	d1d6      	bne.n	800d4ae <_vfiprintf_r+0x19e>
 800d500:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d502:	07d9      	lsls	r1, r3, #31
 800d504:	d405      	bmi.n	800d512 <_vfiprintf_r+0x202>
 800d506:	89ab      	ldrh	r3, [r5, #12]
 800d508:	059a      	lsls	r2, r3, #22
 800d50a:	d402      	bmi.n	800d512 <_vfiprintf_r+0x202>
 800d50c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d50e:	f7fe fc8f 	bl	800be30 <__retarget_lock_release_recursive>
 800d512:	89ab      	ldrh	r3, [r5, #12]
 800d514:	065b      	lsls	r3, r3, #25
 800d516:	f53f af1d 	bmi.w	800d354 <_vfiprintf_r+0x44>
 800d51a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d51c:	e71c      	b.n	800d358 <_vfiprintf_r+0x48>
 800d51e:	ab03      	add	r3, sp, #12
 800d520:	9300      	str	r3, [sp, #0]
 800d522:	462a      	mov	r2, r5
 800d524:	4b05      	ldr	r3, [pc, #20]	; (800d53c <_vfiprintf_r+0x22c>)
 800d526:	a904      	add	r1, sp, #16
 800d528:	4630      	mov	r0, r6
 800d52a:	f000 f879 	bl	800d620 <_printf_i>
 800d52e:	e7e4      	b.n	800d4fa <_vfiprintf_r+0x1ea>
 800d530:	0800f381 	.word	0x0800f381
 800d534:	0800f38b 	.word	0x0800f38b
 800d538:	00000000 	.word	0x00000000
 800d53c:	0800d2ed 	.word	0x0800d2ed
 800d540:	0800f387 	.word	0x0800f387

0800d544 <_printf_common>:
 800d544:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d548:	4616      	mov	r6, r2
 800d54a:	4699      	mov	r9, r3
 800d54c:	688a      	ldr	r2, [r1, #8]
 800d54e:	690b      	ldr	r3, [r1, #16]
 800d550:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d554:	4293      	cmp	r3, r2
 800d556:	bfb8      	it	lt
 800d558:	4613      	movlt	r3, r2
 800d55a:	6033      	str	r3, [r6, #0]
 800d55c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d560:	4607      	mov	r7, r0
 800d562:	460c      	mov	r4, r1
 800d564:	b10a      	cbz	r2, 800d56a <_printf_common+0x26>
 800d566:	3301      	adds	r3, #1
 800d568:	6033      	str	r3, [r6, #0]
 800d56a:	6823      	ldr	r3, [r4, #0]
 800d56c:	0699      	lsls	r1, r3, #26
 800d56e:	bf42      	ittt	mi
 800d570:	6833      	ldrmi	r3, [r6, #0]
 800d572:	3302      	addmi	r3, #2
 800d574:	6033      	strmi	r3, [r6, #0]
 800d576:	6825      	ldr	r5, [r4, #0]
 800d578:	f015 0506 	ands.w	r5, r5, #6
 800d57c:	d106      	bne.n	800d58c <_printf_common+0x48>
 800d57e:	f104 0a19 	add.w	sl, r4, #25
 800d582:	68e3      	ldr	r3, [r4, #12]
 800d584:	6832      	ldr	r2, [r6, #0]
 800d586:	1a9b      	subs	r3, r3, r2
 800d588:	42ab      	cmp	r3, r5
 800d58a:	dc26      	bgt.n	800d5da <_printf_common+0x96>
 800d58c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d590:	1e13      	subs	r3, r2, #0
 800d592:	6822      	ldr	r2, [r4, #0]
 800d594:	bf18      	it	ne
 800d596:	2301      	movne	r3, #1
 800d598:	0692      	lsls	r2, r2, #26
 800d59a:	d42b      	bmi.n	800d5f4 <_printf_common+0xb0>
 800d59c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d5a0:	4649      	mov	r1, r9
 800d5a2:	4638      	mov	r0, r7
 800d5a4:	47c0      	blx	r8
 800d5a6:	3001      	adds	r0, #1
 800d5a8:	d01e      	beq.n	800d5e8 <_printf_common+0xa4>
 800d5aa:	6823      	ldr	r3, [r4, #0]
 800d5ac:	6922      	ldr	r2, [r4, #16]
 800d5ae:	f003 0306 	and.w	r3, r3, #6
 800d5b2:	2b04      	cmp	r3, #4
 800d5b4:	bf02      	ittt	eq
 800d5b6:	68e5      	ldreq	r5, [r4, #12]
 800d5b8:	6833      	ldreq	r3, [r6, #0]
 800d5ba:	1aed      	subeq	r5, r5, r3
 800d5bc:	68a3      	ldr	r3, [r4, #8]
 800d5be:	bf0c      	ite	eq
 800d5c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d5c4:	2500      	movne	r5, #0
 800d5c6:	4293      	cmp	r3, r2
 800d5c8:	bfc4      	itt	gt
 800d5ca:	1a9b      	subgt	r3, r3, r2
 800d5cc:	18ed      	addgt	r5, r5, r3
 800d5ce:	2600      	movs	r6, #0
 800d5d0:	341a      	adds	r4, #26
 800d5d2:	42b5      	cmp	r5, r6
 800d5d4:	d11a      	bne.n	800d60c <_printf_common+0xc8>
 800d5d6:	2000      	movs	r0, #0
 800d5d8:	e008      	b.n	800d5ec <_printf_common+0xa8>
 800d5da:	2301      	movs	r3, #1
 800d5dc:	4652      	mov	r2, sl
 800d5de:	4649      	mov	r1, r9
 800d5e0:	4638      	mov	r0, r7
 800d5e2:	47c0      	blx	r8
 800d5e4:	3001      	adds	r0, #1
 800d5e6:	d103      	bne.n	800d5f0 <_printf_common+0xac>
 800d5e8:	f04f 30ff 	mov.w	r0, #4294967295
 800d5ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5f0:	3501      	adds	r5, #1
 800d5f2:	e7c6      	b.n	800d582 <_printf_common+0x3e>
 800d5f4:	18e1      	adds	r1, r4, r3
 800d5f6:	1c5a      	adds	r2, r3, #1
 800d5f8:	2030      	movs	r0, #48	; 0x30
 800d5fa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d5fe:	4422      	add	r2, r4
 800d600:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d604:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d608:	3302      	adds	r3, #2
 800d60a:	e7c7      	b.n	800d59c <_printf_common+0x58>
 800d60c:	2301      	movs	r3, #1
 800d60e:	4622      	mov	r2, r4
 800d610:	4649      	mov	r1, r9
 800d612:	4638      	mov	r0, r7
 800d614:	47c0      	blx	r8
 800d616:	3001      	adds	r0, #1
 800d618:	d0e6      	beq.n	800d5e8 <_printf_common+0xa4>
 800d61a:	3601      	adds	r6, #1
 800d61c:	e7d9      	b.n	800d5d2 <_printf_common+0x8e>
	...

0800d620 <_printf_i>:
 800d620:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d624:	7e0f      	ldrb	r7, [r1, #24]
 800d626:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d628:	2f78      	cmp	r7, #120	; 0x78
 800d62a:	4691      	mov	r9, r2
 800d62c:	4680      	mov	r8, r0
 800d62e:	460c      	mov	r4, r1
 800d630:	469a      	mov	sl, r3
 800d632:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800d636:	d807      	bhi.n	800d648 <_printf_i+0x28>
 800d638:	2f62      	cmp	r7, #98	; 0x62
 800d63a:	d80a      	bhi.n	800d652 <_printf_i+0x32>
 800d63c:	2f00      	cmp	r7, #0
 800d63e:	f000 80d4 	beq.w	800d7ea <_printf_i+0x1ca>
 800d642:	2f58      	cmp	r7, #88	; 0x58
 800d644:	f000 80c0 	beq.w	800d7c8 <_printf_i+0x1a8>
 800d648:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d64c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d650:	e03a      	b.n	800d6c8 <_printf_i+0xa8>
 800d652:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d656:	2b15      	cmp	r3, #21
 800d658:	d8f6      	bhi.n	800d648 <_printf_i+0x28>
 800d65a:	a101      	add	r1, pc, #4	; (adr r1, 800d660 <_printf_i+0x40>)
 800d65c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d660:	0800d6b9 	.word	0x0800d6b9
 800d664:	0800d6cd 	.word	0x0800d6cd
 800d668:	0800d649 	.word	0x0800d649
 800d66c:	0800d649 	.word	0x0800d649
 800d670:	0800d649 	.word	0x0800d649
 800d674:	0800d649 	.word	0x0800d649
 800d678:	0800d6cd 	.word	0x0800d6cd
 800d67c:	0800d649 	.word	0x0800d649
 800d680:	0800d649 	.word	0x0800d649
 800d684:	0800d649 	.word	0x0800d649
 800d688:	0800d649 	.word	0x0800d649
 800d68c:	0800d7d1 	.word	0x0800d7d1
 800d690:	0800d6f9 	.word	0x0800d6f9
 800d694:	0800d78b 	.word	0x0800d78b
 800d698:	0800d649 	.word	0x0800d649
 800d69c:	0800d649 	.word	0x0800d649
 800d6a0:	0800d7f3 	.word	0x0800d7f3
 800d6a4:	0800d649 	.word	0x0800d649
 800d6a8:	0800d6f9 	.word	0x0800d6f9
 800d6ac:	0800d649 	.word	0x0800d649
 800d6b0:	0800d649 	.word	0x0800d649
 800d6b4:	0800d793 	.word	0x0800d793
 800d6b8:	682b      	ldr	r3, [r5, #0]
 800d6ba:	1d1a      	adds	r2, r3, #4
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	602a      	str	r2, [r5, #0]
 800d6c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d6c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d6c8:	2301      	movs	r3, #1
 800d6ca:	e09f      	b.n	800d80c <_printf_i+0x1ec>
 800d6cc:	6820      	ldr	r0, [r4, #0]
 800d6ce:	682b      	ldr	r3, [r5, #0]
 800d6d0:	0607      	lsls	r7, r0, #24
 800d6d2:	f103 0104 	add.w	r1, r3, #4
 800d6d6:	6029      	str	r1, [r5, #0]
 800d6d8:	d501      	bpl.n	800d6de <_printf_i+0xbe>
 800d6da:	681e      	ldr	r6, [r3, #0]
 800d6dc:	e003      	b.n	800d6e6 <_printf_i+0xc6>
 800d6de:	0646      	lsls	r6, r0, #25
 800d6e0:	d5fb      	bpl.n	800d6da <_printf_i+0xba>
 800d6e2:	f9b3 6000 	ldrsh.w	r6, [r3]
 800d6e6:	2e00      	cmp	r6, #0
 800d6e8:	da03      	bge.n	800d6f2 <_printf_i+0xd2>
 800d6ea:	232d      	movs	r3, #45	; 0x2d
 800d6ec:	4276      	negs	r6, r6
 800d6ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d6f2:	485a      	ldr	r0, [pc, #360]	; (800d85c <_printf_i+0x23c>)
 800d6f4:	230a      	movs	r3, #10
 800d6f6:	e012      	b.n	800d71e <_printf_i+0xfe>
 800d6f8:	682b      	ldr	r3, [r5, #0]
 800d6fa:	6820      	ldr	r0, [r4, #0]
 800d6fc:	1d19      	adds	r1, r3, #4
 800d6fe:	6029      	str	r1, [r5, #0]
 800d700:	0605      	lsls	r5, r0, #24
 800d702:	d501      	bpl.n	800d708 <_printf_i+0xe8>
 800d704:	681e      	ldr	r6, [r3, #0]
 800d706:	e002      	b.n	800d70e <_printf_i+0xee>
 800d708:	0641      	lsls	r1, r0, #25
 800d70a:	d5fb      	bpl.n	800d704 <_printf_i+0xe4>
 800d70c:	881e      	ldrh	r6, [r3, #0]
 800d70e:	4853      	ldr	r0, [pc, #332]	; (800d85c <_printf_i+0x23c>)
 800d710:	2f6f      	cmp	r7, #111	; 0x6f
 800d712:	bf0c      	ite	eq
 800d714:	2308      	moveq	r3, #8
 800d716:	230a      	movne	r3, #10
 800d718:	2100      	movs	r1, #0
 800d71a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d71e:	6865      	ldr	r5, [r4, #4]
 800d720:	60a5      	str	r5, [r4, #8]
 800d722:	2d00      	cmp	r5, #0
 800d724:	bfa2      	ittt	ge
 800d726:	6821      	ldrge	r1, [r4, #0]
 800d728:	f021 0104 	bicge.w	r1, r1, #4
 800d72c:	6021      	strge	r1, [r4, #0]
 800d72e:	b90e      	cbnz	r6, 800d734 <_printf_i+0x114>
 800d730:	2d00      	cmp	r5, #0
 800d732:	d04b      	beq.n	800d7cc <_printf_i+0x1ac>
 800d734:	4615      	mov	r5, r2
 800d736:	fbb6 f1f3 	udiv	r1, r6, r3
 800d73a:	fb03 6711 	mls	r7, r3, r1, r6
 800d73e:	5dc7      	ldrb	r7, [r0, r7]
 800d740:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800d744:	4637      	mov	r7, r6
 800d746:	42bb      	cmp	r3, r7
 800d748:	460e      	mov	r6, r1
 800d74a:	d9f4      	bls.n	800d736 <_printf_i+0x116>
 800d74c:	2b08      	cmp	r3, #8
 800d74e:	d10b      	bne.n	800d768 <_printf_i+0x148>
 800d750:	6823      	ldr	r3, [r4, #0]
 800d752:	07de      	lsls	r6, r3, #31
 800d754:	d508      	bpl.n	800d768 <_printf_i+0x148>
 800d756:	6923      	ldr	r3, [r4, #16]
 800d758:	6861      	ldr	r1, [r4, #4]
 800d75a:	4299      	cmp	r1, r3
 800d75c:	bfde      	ittt	le
 800d75e:	2330      	movle	r3, #48	; 0x30
 800d760:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d764:	f105 35ff 	addle.w	r5, r5, #4294967295
 800d768:	1b52      	subs	r2, r2, r5
 800d76a:	6122      	str	r2, [r4, #16]
 800d76c:	f8cd a000 	str.w	sl, [sp]
 800d770:	464b      	mov	r3, r9
 800d772:	aa03      	add	r2, sp, #12
 800d774:	4621      	mov	r1, r4
 800d776:	4640      	mov	r0, r8
 800d778:	f7ff fee4 	bl	800d544 <_printf_common>
 800d77c:	3001      	adds	r0, #1
 800d77e:	d14a      	bne.n	800d816 <_printf_i+0x1f6>
 800d780:	f04f 30ff 	mov.w	r0, #4294967295
 800d784:	b004      	add	sp, #16
 800d786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d78a:	6823      	ldr	r3, [r4, #0]
 800d78c:	f043 0320 	orr.w	r3, r3, #32
 800d790:	6023      	str	r3, [r4, #0]
 800d792:	4833      	ldr	r0, [pc, #204]	; (800d860 <_printf_i+0x240>)
 800d794:	2778      	movs	r7, #120	; 0x78
 800d796:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800d79a:	6823      	ldr	r3, [r4, #0]
 800d79c:	6829      	ldr	r1, [r5, #0]
 800d79e:	061f      	lsls	r7, r3, #24
 800d7a0:	f851 6b04 	ldr.w	r6, [r1], #4
 800d7a4:	d402      	bmi.n	800d7ac <_printf_i+0x18c>
 800d7a6:	065f      	lsls	r7, r3, #25
 800d7a8:	bf48      	it	mi
 800d7aa:	b2b6      	uxthmi	r6, r6
 800d7ac:	07df      	lsls	r7, r3, #31
 800d7ae:	bf48      	it	mi
 800d7b0:	f043 0320 	orrmi.w	r3, r3, #32
 800d7b4:	6029      	str	r1, [r5, #0]
 800d7b6:	bf48      	it	mi
 800d7b8:	6023      	strmi	r3, [r4, #0]
 800d7ba:	b91e      	cbnz	r6, 800d7c4 <_printf_i+0x1a4>
 800d7bc:	6823      	ldr	r3, [r4, #0]
 800d7be:	f023 0320 	bic.w	r3, r3, #32
 800d7c2:	6023      	str	r3, [r4, #0]
 800d7c4:	2310      	movs	r3, #16
 800d7c6:	e7a7      	b.n	800d718 <_printf_i+0xf8>
 800d7c8:	4824      	ldr	r0, [pc, #144]	; (800d85c <_printf_i+0x23c>)
 800d7ca:	e7e4      	b.n	800d796 <_printf_i+0x176>
 800d7cc:	4615      	mov	r5, r2
 800d7ce:	e7bd      	b.n	800d74c <_printf_i+0x12c>
 800d7d0:	682b      	ldr	r3, [r5, #0]
 800d7d2:	6826      	ldr	r6, [r4, #0]
 800d7d4:	6961      	ldr	r1, [r4, #20]
 800d7d6:	1d18      	adds	r0, r3, #4
 800d7d8:	6028      	str	r0, [r5, #0]
 800d7da:	0635      	lsls	r5, r6, #24
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	d501      	bpl.n	800d7e4 <_printf_i+0x1c4>
 800d7e0:	6019      	str	r1, [r3, #0]
 800d7e2:	e002      	b.n	800d7ea <_printf_i+0x1ca>
 800d7e4:	0670      	lsls	r0, r6, #25
 800d7e6:	d5fb      	bpl.n	800d7e0 <_printf_i+0x1c0>
 800d7e8:	8019      	strh	r1, [r3, #0]
 800d7ea:	2300      	movs	r3, #0
 800d7ec:	6123      	str	r3, [r4, #16]
 800d7ee:	4615      	mov	r5, r2
 800d7f0:	e7bc      	b.n	800d76c <_printf_i+0x14c>
 800d7f2:	682b      	ldr	r3, [r5, #0]
 800d7f4:	1d1a      	adds	r2, r3, #4
 800d7f6:	602a      	str	r2, [r5, #0]
 800d7f8:	681d      	ldr	r5, [r3, #0]
 800d7fa:	6862      	ldr	r2, [r4, #4]
 800d7fc:	2100      	movs	r1, #0
 800d7fe:	4628      	mov	r0, r5
 800d800:	f7f2 fd06 	bl	8000210 <memchr>
 800d804:	b108      	cbz	r0, 800d80a <_printf_i+0x1ea>
 800d806:	1b40      	subs	r0, r0, r5
 800d808:	6060      	str	r0, [r4, #4]
 800d80a:	6863      	ldr	r3, [r4, #4]
 800d80c:	6123      	str	r3, [r4, #16]
 800d80e:	2300      	movs	r3, #0
 800d810:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d814:	e7aa      	b.n	800d76c <_printf_i+0x14c>
 800d816:	6923      	ldr	r3, [r4, #16]
 800d818:	462a      	mov	r2, r5
 800d81a:	4649      	mov	r1, r9
 800d81c:	4640      	mov	r0, r8
 800d81e:	47d0      	blx	sl
 800d820:	3001      	adds	r0, #1
 800d822:	d0ad      	beq.n	800d780 <_printf_i+0x160>
 800d824:	6823      	ldr	r3, [r4, #0]
 800d826:	079b      	lsls	r3, r3, #30
 800d828:	d413      	bmi.n	800d852 <_printf_i+0x232>
 800d82a:	68e0      	ldr	r0, [r4, #12]
 800d82c:	9b03      	ldr	r3, [sp, #12]
 800d82e:	4298      	cmp	r0, r3
 800d830:	bfb8      	it	lt
 800d832:	4618      	movlt	r0, r3
 800d834:	e7a6      	b.n	800d784 <_printf_i+0x164>
 800d836:	2301      	movs	r3, #1
 800d838:	4632      	mov	r2, r6
 800d83a:	4649      	mov	r1, r9
 800d83c:	4640      	mov	r0, r8
 800d83e:	47d0      	blx	sl
 800d840:	3001      	adds	r0, #1
 800d842:	d09d      	beq.n	800d780 <_printf_i+0x160>
 800d844:	3501      	adds	r5, #1
 800d846:	68e3      	ldr	r3, [r4, #12]
 800d848:	9903      	ldr	r1, [sp, #12]
 800d84a:	1a5b      	subs	r3, r3, r1
 800d84c:	42ab      	cmp	r3, r5
 800d84e:	dcf2      	bgt.n	800d836 <_printf_i+0x216>
 800d850:	e7eb      	b.n	800d82a <_printf_i+0x20a>
 800d852:	2500      	movs	r5, #0
 800d854:	f104 0619 	add.w	r6, r4, #25
 800d858:	e7f5      	b.n	800d846 <_printf_i+0x226>
 800d85a:	bf00      	nop
 800d85c:	0800f392 	.word	0x0800f392
 800d860:	0800f3a3 	.word	0x0800f3a3

0800d864 <__swbuf_r>:
 800d864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d866:	460e      	mov	r6, r1
 800d868:	4614      	mov	r4, r2
 800d86a:	4605      	mov	r5, r0
 800d86c:	b118      	cbz	r0, 800d876 <__swbuf_r+0x12>
 800d86e:	6a03      	ldr	r3, [r0, #32]
 800d870:	b90b      	cbnz	r3, 800d876 <__swbuf_r+0x12>
 800d872:	f7fe f981 	bl	800bb78 <__sinit>
 800d876:	69a3      	ldr	r3, [r4, #24]
 800d878:	60a3      	str	r3, [r4, #8]
 800d87a:	89a3      	ldrh	r3, [r4, #12]
 800d87c:	071a      	lsls	r2, r3, #28
 800d87e:	d525      	bpl.n	800d8cc <__swbuf_r+0x68>
 800d880:	6923      	ldr	r3, [r4, #16]
 800d882:	b31b      	cbz	r3, 800d8cc <__swbuf_r+0x68>
 800d884:	6823      	ldr	r3, [r4, #0]
 800d886:	6922      	ldr	r2, [r4, #16]
 800d888:	1a98      	subs	r0, r3, r2
 800d88a:	6963      	ldr	r3, [r4, #20]
 800d88c:	b2f6      	uxtb	r6, r6
 800d88e:	4283      	cmp	r3, r0
 800d890:	4637      	mov	r7, r6
 800d892:	dc04      	bgt.n	800d89e <__swbuf_r+0x3a>
 800d894:	4621      	mov	r1, r4
 800d896:	4628      	mov	r0, r5
 800d898:	f7ff fc84 	bl	800d1a4 <_fflush_r>
 800d89c:	b9e0      	cbnz	r0, 800d8d8 <__swbuf_r+0x74>
 800d89e:	68a3      	ldr	r3, [r4, #8]
 800d8a0:	3b01      	subs	r3, #1
 800d8a2:	60a3      	str	r3, [r4, #8]
 800d8a4:	6823      	ldr	r3, [r4, #0]
 800d8a6:	1c5a      	adds	r2, r3, #1
 800d8a8:	6022      	str	r2, [r4, #0]
 800d8aa:	701e      	strb	r6, [r3, #0]
 800d8ac:	6962      	ldr	r2, [r4, #20]
 800d8ae:	1c43      	adds	r3, r0, #1
 800d8b0:	429a      	cmp	r2, r3
 800d8b2:	d004      	beq.n	800d8be <__swbuf_r+0x5a>
 800d8b4:	89a3      	ldrh	r3, [r4, #12]
 800d8b6:	07db      	lsls	r3, r3, #31
 800d8b8:	d506      	bpl.n	800d8c8 <__swbuf_r+0x64>
 800d8ba:	2e0a      	cmp	r6, #10
 800d8bc:	d104      	bne.n	800d8c8 <__swbuf_r+0x64>
 800d8be:	4621      	mov	r1, r4
 800d8c0:	4628      	mov	r0, r5
 800d8c2:	f7ff fc6f 	bl	800d1a4 <_fflush_r>
 800d8c6:	b938      	cbnz	r0, 800d8d8 <__swbuf_r+0x74>
 800d8c8:	4638      	mov	r0, r7
 800d8ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d8cc:	4621      	mov	r1, r4
 800d8ce:	4628      	mov	r0, r5
 800d8d0:	f000 f806 	bl	800d8e0 <__swsetup_r>
 800d8d4:	2800      	cmp	r0, #0
 800d8d6:	d0d5      	beq.n	800d884 <__swbuf_r+0x20>
 800d8d8:	f04f 37ff 	mov.w	r7, #4294967295
 800d8dc:	e7f4      	b.n	800d8c8 <__swbuf_r+0x64>
	...

0800d8e0 <__swsetup_r>:
 800d8e0:	b538      	push	{r3, r4, r5, lr}
 800d8e2:	4b2a      	ldr	r3, [pc, #168]	; (800d98c <__swsetup_r+0xac>)
 800d8e4:	4605      	mov	r5, r0
 800d8e6:	6818      	ldr	r0, [r3, #0]
 800d8e8:	460c      	mov	r4, r1
 800d8ea:	b118      	cbz	r0, 800d8f4 <__swsetup_r+0x14>
 800d8ec:	6a03      	ldr	r3, [r0, #32]
 800d8ee:	b90b      	cbnz	r3, 800d8f4 <__swsetup_r+0x14>
 800d8f0:	f7fe f942 	bl	800bb78 <__sinit>
 800d8f4:	89a3      	ldrh	r3, [r4, #12]
 800d8f6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d8fa:	0718      	lsls	r0, r3, #28
 800d8fc:	d422      	bmi.n	800d944 <__swsetup_r+0x64>
 800d8fe:	06d9      	lsls	r1, r3, #27
 800d900:	d407      	bmi.n	800d912 <__swsetup_r+0x32>
 800d902:	2309      	movs	r3, #9
 800d904:	602b      	str	r3, [r5, #0]
 800d906:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d90a:	81a3      	strh	r3, [r4, #12]
 800d90c:	f04f 30ff 	mov.w	r0, #4294967295
 800d910:	e034      	b.n	800d97c <__swsetup_r+0x9c>
 800d912:	0758      	lsls	r0, r3, #29
 800d914:	d512      	bpl.n	800d93c <__swsetup_r+0x5c>
 800d916:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d918:	b141      	cbz	r1, 800d92c <__swsetup_r+0x4c>
 800d91a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d91e:	4299      	cmp	r1, r3
 800d920:	d002      	beq.n	800d928 <__swsetup_r+0x48>
 800d922:	4628      	mov	r0, r5
 800d924:	f7fe fa9c 	bl	800be60 <_free_r>
 800d928:	2300      	movs	r3, #0
 800d92a:	6363      	str	r3, [r4, #52]	; 0x34
 800d92c:	89a3      	ldrh	r3, [r4, #12]
 800d92e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d932:	81a3      	strh	r3, [r4, #12]
 800d934:	2300      	movs	r3, #0
 800d936:	6063      	str	r3, [r4, #4]
 800d938:	6923      	ldr	r3, [r4, #16]
 800d93a:	6023      	str	r3, [r4, #0]
 800d93c:	89a3      	ldrh	r3, [r4, #12]
 800d93e:	f043 0308 	orr.w	r3, r3, #8
 800d942:	81a3      	strh	r3, [r4, #12]
 800d944:	6923      	ldr	r3, [r4, #16]
 800d946:	b94b      	cbnz	r3, 800d95c <__swsetup_r+0x7c>
 800d948:	89a3      	ldrh	r3, [r4, #12]
 800d94a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d94e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d952:	d003      	beq.n	800d95c <__swsetup_r+0x7c>
 800d954:	4621      	mov	r1, r4
 800d956:	4628      	mov	r0, r5
 800d958:	f000 f884 	bl	800da64 <__smakebuf_r>
 800d95c:	89a0      	ldrh	r0, [r4, #12]
 800d95e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d962:	f010 0301 	ands.w	r3, r0, #1
 800d966:	d00a      	beq.n	800d97e <__swsetup_r+0x9e>
 800d968:	2300      	movs	r3, #0
 800d96a:	60a3      	str	r3, [r4, #8]
 800d96c:	6963      	ldr	r3, [r4, #20]
 800d96e:	425b      	negs	r3, r3
 800d970:	61a3      	str	r3, [r4, #24]
 800d972:	6923      	ldr	r3, [r4, #16]
 800d974:	b943      	cbnz	r3, 800d988 <__swsetup_r+0xa8>
 800d976:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d97a:	d1c4      	bne.n	800d906 <__swsetup_r+0x26>
 800d97c:	bd38      	pop	{r3, r4, r5, pc}
 800d97e:	0781      	lsls	r1, r0, #30
 800d980:	bf58      	it	pl
 800d982:	6963      	ldrpl	r3, [r4, #20]
 800d984:	60a3      	str	r3, [r4, #8]
 800d986:	e7f4      	b.n	800d972 <__swsetup_r+0x92>
 800d988:	2000      	movs	r0, #0
 800d98a:	e7f7      	b.n	800d97c <__swsetup_r+0x9c>
 800d98c:	20000240 	.word	0x20000240

0800d990 <_raise_r>:
 800d990:	291f      	cmp	r1, #31
 800d992:	b538      	push	{r3, r4, r5, lr}
 800d994:	4604      	mov	r4, r0
 800d996:	460d      	mov	r5, r1
 800d998:	d904      	bls.n	800d9a4 <_raise_r+0x14>
 800d99a:	2316      	movs	r3, #22
 800d99c:	6003      	str	r3, [r0, #0]
 800d99e:	f04f 30ff 	mov.w	r0, #4294967295
 800d9a2:	bd38      	pop	{r3, r4, r5, pc}
 800d9a4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800d9a6:	b112      	cbz	r2, 800d9ae <_raise_r+0x1e>
 800d9a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d9ac:	b94b      	cbnz	r3, 800d9c2 <_raise_r+0x32>
 800d9ae:	4620      	mov	r0, r4
 800d9b0:	f000 f830 	bl	800da14 <_getpid_r>
 800d9b4:	462a      	mov	r2, r5
 800d9b6:	4601      	mov	r1, r0
 800d9b8:	4620      	mov	r0, r4
 800d9ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d9be:	f000 b817 	b.w	800d9f0 <_kill_r>
 800d9c2:	2b01      	cmp	r3, #1
 800d9c4:	d00a      	beq.n	800d9dc <_raise_r+0x4c>
 800d9c6:	1c59      	adds	r1, r3, #1
 800d9c8:	d103      	bne.n	800d9d2 <_raise_r+0x42>
 800d9ca:	2316      	movs	r3, #22
 800d9cc:	6003      	str	r3, [r0, #0]
 800d9ce:	2001      	movs	r0, #1
 800d9d0:	e7e7      	b.n	800d9a2 <_raise_r+0x12>
 800d9d2:	2400      	movs	r4, #0
 800d9d4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d9d8:	4628      	mov	r0, r5
 800d9da:	4798      	blx	r3
 800d9dc:	2000      	movs	r0, #0
 800d9de:	e7e0      	b.n	800d9a2 <_raise_r+0x12>

0800d9e0 <raise>:
 800d9e0:	4b02      	ldr	r3, [pc, #8]	; (800d9ec <raise+0xc>)
 800d9e2:	4601      	mov	r1, r0
 800d9e4:	6818      	ldr	r0, [r3, #0]
 800d9e6:	f7ff bfd3 	b.w	800d990 <_raise_r>
 800d9ea:	bf00      	nop
 800d9ec:	20000240 	.word	0x20000240

0800d9f0 <_kill_r>:
 800d9f0:	b538      	push	{r3, r4, r5, lr}
 800d9f2:	4d07      	ldr	r5, [pc, #28]	; (800da10 <_kill_r+0x20>)
 800d9f4:	2300      	movs	r3, #0
 800d9f6:	4604      	mov	r4, r0
 800d9f8:	4608      	mov	r0, r1
 800d9fa:	4611      	mov	r1, r2
 800d9fc:	602b      	str	r3, [r5, #0]
 800d9fe:	f7f6 ff1d 	bl	800483c <_kill>
 800da02:	1c43      	adds	r3, r0, #1
 800da04:	d102      	bne.n	800da0c <_kill_r+0x1c>
 800da06:	682b      	ldr	r3, [r5, #0]
 800da08:	b103      	cbz	r3, 800da0c <_kill_r+0x1c>
 800da0a:	6023      	str	r3, [r4, #0]
 800da0c:	bd38      	pop	{r3, r4, r5, pc}
 800da0e:	bf00      	nop
 800da10:	200048a0 	.word	0x200048a0

0800da14 <_getpid_r>:
 800da14:	f7f6 bf0a 	b.w	800482c <_getpid>

0800da18 <__swhatbuf_r>:
 800da18:	b570      	push	{r4, r5, r6, lr}
 800da1a:	460c      	mov	r4, r1
 800da1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da20:	2900      	cmp	r1, #0
 800da22:	b096      	sub	sp, #88	; 0x58
 800da24:	4615      	mov	r5, r2
 800da26:	461e      	mov	r6, r3
 800da28:	da0d      	bge.n	800da46 <__swhatbuf_r+0x2e>
 800da2a:	89a3      	ldrh	r3, [r4, #12]
 800da2c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800da30:	f04f 0100 	mov.w	r1, #0
 800da34:	bf0c      	ite	eq
 800da36:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800da3a:	2340      	movne	r3, #64	; 0x40
 800da3c:	2000      	movs	r0, #0
 800da3e:	6031      	str	r1, [r6, #0]
 800da40:	602b      	str	r3, [r5, #0]
 800da42:	b016      	add	sp, #88	; 0x58
 800da44:	bd70      	pop	{r4, r5, r6, pc}
 800da46:	466a      	mov	r2, sp
 800da48:	f000 f848 	bl	800dadc <_fstat_r>
 800da4c:	2800      	cmp	r0, #0
 800da4e:	dbec      	blt.n	800da2a <__swhatbuf_r+0x12>
 800da50:	9901      	ldr	r1, [sp, #4]
 800da52:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800da56:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800da5a:	4259      	negs	r1, r3
 800da5c:	4159      	adcs	r1, r3
 800da5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800da62:	e7eb      	b.n	800da3c <__swhatbuf_r+0x24>

0800da64 <__smakebuf_r>:
 800da64:	898b      	ldrh	r3, [r1, #12]
 800da66:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800da68:	079d      	lsls	r5, r3, #30
 800da6a:	4606      	mov	r6, r0
 800da6c:	460c      	mov	r4, r1
 800da6e:	d507      	bpl.n	800da80 <__smakebuf_r+0x1c>
 800da70:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800da74:	6023      	str	r3, [r4, #0]
 800da76:	6123      	str	r3, [r4, #16]
 800da78:	2301      	movs	r3, #1
 800da7a:	6163      	str	r3, [r4, #20]
 800da7c:	b002      	add	sp, #8
 800da7e:	bd70      	pop	{r4, r5, r6, pc}
 800da80:	ab01      	add	r3, sp, #4
 800da82:	466a      	mov	r2, sp
 800da84:	f7ff ffc8 	bl	800da18 <__swhatbuf_r>
 800da88:	9900      	ldr	r1, [sp, #0]
 800da8a:	4605      	mov	r5, r0
 800da8c:	4630      	mov	r0, r6
 800da8e:	f7fe fdab 	bl	800c5e8 <_malloc_r>
 800da92:	b948      	cbnz	r0, 800daa8 <__smakebuf_r+0x44>
 800da94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da98:	059a      	lsls	r2, r3, #22
 800da9a:	d4ef      	bmi.n	800da7c <__smakebuf_r+0x18>
 800da9c:	f023 0303 	bic.w	r3, r3, #3
 800daa0:	f043 0302 	orr.w	r3, r3, #2
 800daa4:	81a3      	strh	r3, [r4, #12]
 800daa6:	e7e3      	b.n	800da70 <__smakebuf_r+0xc>
 800daa8:	89a3      	ldrh	r3, [r4, #12]
 800daaa:	6020      	str	r0, [r4, #0]
 800daac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dab0:	81a3      	strh	r3, [r4, #12]
 800dab2:	9b00      	ldr	r3, [sp, #0]
 800dab4:	6163      	str	r3, [r4, #20]
 800dab6:	9b01      	ldr	r3, [sp, #4]
 800dab8:	6120      	str	r0, [r4, #16]
 800daba:	b15b      	cbz	r3, 800dad4 <__smakebuf_r+0x70>
 800dabc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dac0:	4630      	mov	r0, r6
 800dac2:	f000 f81d 	bl	800db00 <_isatty_r>
 800dac6:	b128      	cbz	r0, 800dad4 <__smakebuf_r+0x70>
 800dac8:	89a3      	ldrh	r3, [r4, #12]
 800daca:	f023 0303 	bic.w	r3, r3, #3
 800dace:	f043 0301 	orr.w	r3, r3, #1
 800dad2:	81a3      	strh	r3, [r4, #12]
 800dad4:	89a3      	ldrh	r3, [r4, #12]
 800dad6:	431d      	orrs	r5, r3
 800dad8:	81a5      	strh	r5, [r4, #12]
 800dada:	e7cf      	b.n	800da7c <__smakebuf_r+0x18>

0800dadc <_fstat_r>:
 800dadc:	b538      	push	{r3, r4, r5, lr}
 800dade:	4d07      	ldr	r5, [pc, #28]	; (800dafc <_fstat_r+0x20>)
 800dae0:	2300      	movs	r3, #0
 800dae2:	4604      	mov	r4, r0
 800dae4:	4608      	mov	r0, r1
 800dae6:	4611      	mov	r1, r2
 800dae8:	602b      	str	r3, [r5, #0]
 800daea:	f7f6 ff06 	bl	80048fa <_fstat>
 800daee:	1c43      	adds	r3, r0, #1
 800daf0:	d102      	bne.n	800daf8 <_fstat_r+0x1c>
 800daf2:	682b      	ldr	r3, [r5, #0]
 800daf4:	b103      	cbz	r3, 800daf8 <_fstat_r+0x1c>
 800daf6:	6023      	str	r3, [r4, #0]
 800daf8:	bd38      	pop	{r3, r4, r5, pc}
 800dafa:	bf00      	nop
 800dafc:	200048a0 	.word	0x200048a0

0800db00 <_isatty_r>:
 800db00:	b538      	push	{r3, r4, r5, lr}
 800db02:	4d06      	ldr	r5, [pc, #24]	; (800db1c <_isatty_r+0x1c>)
 800db04:	2300      	movs	r3, #0
 800db06:	4604      	mov	r4, r0
 800db08:	4608      	mov	r0, r1
 800db0a:	602b      	str	r3, [r5, #0]
 800db0c:	f7f6 ff05 	bl	800491a <_isatty>
 800db10:	1c43      	adds	r3, r0, #1
 800db12:	d102      	bne.n	800db1a <_isatty_r+0x1a>
 800db14:	682b      	ldr	r3, [r5, #0]
 800db16:	b103      	cbz	r3, 800db1a <_isatty_r+0x1a>
 800db18:	6023      	str	r3, [r4, #0]
 800db1a:	bd38      	pop	{r3, r4, r5, pc}
 800db1c:	200048a0 	.word	0x200048a0

0800db20 <atan2>:
 800db20:	f000 b956 	b.w	800ddd0 <__ieee754_atan2>

0800db24 <pow>:
 800db24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db26:	ed2d 8b02 	vpush	{d8}
 800db2a:	eeb0 8a40 	vmov.f32	s16, s0
 800db2e:	eef0 8a60 	vmov.f32	s17, s1
 800db32:	ec55 4b11 	vmov	r4, r5, d1
 800db36:	f000 fa13 	bl	800df60 <__ieee754_pow>
 800db3a:	4622      	mov	r2, r4
 800db3c:	462b      	mov	r3, r5
 800db3e:	4620      	mov	r0, r4
 800db40:	4629      	mov	r1, r5
 800db42:	ec57 6b10 	vmov	r6, r7, d0
 800db46:	f7f3 f809 	bl	8000b5c <__aeabi_dcmpun>
 800db4a:	2800      	cmp	r0, #0
 800db4c:	d13b      	bne.n	800dbc6 <pow+0xa2>
 800db4e:	ec51 0b18 	vmov	r0, r1, d8
 800db52:	2200      	movs	r2, #0
 800db54:	2300      	movs	r3, #0
 800db56:	f7f2 ffcf 	bl	8000af8 <__aeabi_dcmpeq>
 800db5a:	b1b8      	cbz	r0, 800db8c <pow+0x68>
 800db5c:	2200      	movs	r2, #0
 800db5e:	2300      	movs	r3, #0
 800db60:	4620      	mov	r0, r4
 800db62:	4629      	mov	r1, r5
 800db64:	f7f2 ffc8 	bl	8000af8 <__aeabi_dcmpeq>
 800db68:	2800      	cmp	r0, #0
 800db6a:	d146      	bne.n	800dbfa <pow+0xd6>
 800db6c:	ec45 4b10 	vmov	d0, r4, r5
 800db70:	f000 f848 	bl	800dc04 <finite>
 800db74:	b338      	cbz	r0, 800dbc6 <pow+0xa2>
 800db76:	2200      	movs	r2, #0
 800db78:	2300      	movs	r3, #0
 800db7a:	4620      	mov	r0, r4
 800db7c:	4629      	mov	r1, r5
 800db7e:	f7f2 ffc5 	bl	8000b0c <__aeabi_dcmplt>
 800db82:	b300      	cbz	r0, 800dbc6 <pow+0xa2>
 800db84:	f7fe f928 	bl	800bdd8 <__errno>
 800db88:	2322      	movs	r3, #34	; 0x22
 800db8a:	e01b      	b.n	800dbc4 <pow+0xa0>
 800db8c:	ec47 6b10 	vmov	d0, r6, r7
 800db90:	f000 f838 	bl	800dc04 <finite>
 800db94:	b9e0      	cbnz	r0, 800dbd0 <pow+0xac>
 800db96:	eeb0 0a48 	vmov.f32	s0, s16
 800db9a:	eef0 0a68 	vmov.f32	s1, s17
 800db9e:	f000 f831 	bl	800dc04 <finite>
 800dba2:	b1a8      	cbz	r0, 800dbd0 <pow+0xac>
 800dba4:	ec45 4b10 	vmov	d0, r4, r5
 800dba8:	f000 f82c 	bl	800dc04 <finite>
 800dbac:	b180      	cbz	r0, 800dbd0 <pow+0xac>
 800dbae:	4632      	mov	r2, r6
 800dbb0:	463b      	mov	r3, r7
 800dbb2:	4630      	mov	r0, r6
 800dbb4:	4639      	mov	r1, r7
 800dbb6:	f7f2 ffd1 	bl	8000b5c <__aeabi_dcmpun>
 800dbba:	2800      	cmp	r0, #0
 800dbbc:	d0e2      	beq.n	800db84 <pow+0x60>
 800dbbe:	f7fe f90b 	bl	800bdd8 <__errno>
 800dbc2:	2321      	movs	r3, #33	; 0x21
 800dbc4:	6003      	str	r3, [r0, #0]
 800dbc6:	ecbd 8b02 	vpop	{d8}
 800dbca:	ec47 6b10 	vmov	d0, r6, r7
 800dbce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dbd0:	2200      	movs	r2, #0
 800dbd2:	2300      	movs	r3, #0
 800dbd4:	4630      	mov	r0, r6
 800dbd6:	4639      	mov	r1, r7
 800dbd8:	f7f2 ff8e 	bl	8000af8 <__aeabi_dcmpeq>
 800dbdc:	2800      	cmp	r0, #0
 800dbde:	d0f2      	beq.n	800dbc6 <pow+0xa2>
 800dbe0:	eeb0 0a48 	vmov.f32	s0, s16
 800dbe4:	eef0 0a68 	vmov.f32	s1, s17
 800dbe8:	f000 f80c 	bl	800dc04 <finite>
 800dbec:	2800      	cmp	r0, #0
 800dbee:	d0ea      	beq.n	800dbc6 <pow+0xa2>
 800dbf0:	ec45 4b10 	vmov	d0, r4, r5
 800dbf4:	f000 f806 	bl	800dc04 <finite>
 800dbf8:	e7c3      	b.n	800db82 <pow+0x5e>
 800dbfa:	4f01      	ldr	r7, [pc, #4]	; (800dc00 <pow+0xdc>)
 800dbfc:	2600      	movs	r6, #0
 800dbfe:	e7e2      	b.n	800dbc6 <pow+0xa2>
 800dc00:	3ff00000 	.word	0x3ff00000

0800dc04 <finite>:
 800dc04:	b082      	sub	sp, #8
 800dc06:	ed8d 0b00 	vstr	d0, [sp]
 800dc0a:	9801      	ldr	r0, [sp, #4]
 800dc0c:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800dc10:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800dc14:	0fc0      	lsrs	r0, r0, #31
 800dc16:	b002      	add	sp, #8
 800dc18:	4770      	bx	lr
	...

0800dc1c <__ieee754_sqrt>:
 800dc1c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc20:	ec55 4b10 	vmov	r4, r5, d0
 800dc24:	4e67      	ldr	r6, [pc, #412]	; (800ddc4 <__ieee754_sqrt+0x1a8>)
 800dc26:	43ae      	bics	r6, r5
 800dc28:	ee10 0a10 	vmov	r0, s0
 800dc2c:	ee10 2a10 	vmov	r2, s0
 800dc30:	4629      	mov	r1, r5
 800dc32:	462b      	mov	r3, r5
 800dc34:	d10d      	bne.n	800dc52 <__ieee754_sqrt+0x36>
 800dc36:	f7f2 fcf7 	bl	8000628 <__aeabi_dmul>
 800dc3a:	4602      	mov	r2, r0
 800dc3c:	460b      	mov	r3, r1
 800dc3e:	4620      	mov	r0, r4
 800dc40:	4629      	mov	r1, r5
 800dc42:	f7f2 fb3b 	bl	80002bc <__adddf3>
 800dc46:	4604      	mov	r4, r0
 800dc48:	460d      	mov	r5, r1
 800dc4a:	ec45 4b10 	vmov	d0, r4, r5
 800dc4e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc52:	2d00      	cmp	r5, #0
 800dc54:	dc0b      	bgt.n	800dc6e <__ieee754_sqrt+0x52>
 800dc56:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800dc5a:	4326      	orrs	r6, r4
 800dc5c:	d0f5      	beq.n	800dc4a <__ieee754_sqrt+0x2e>
 800dc5e:	b135      	cbz	r5, 800dc6e <__ieee754_sqrt+0x52>
 800dc60:	f7f2 fb2a 	bl	80002b8 <__aeabi_dsub>
 800dc64:	4602      	mov	r2, r0
 800dc66:	460b      	mov	r3, r1
 800dc68:	f7f2 fe08 	bl	800087c <__aeabi_ddiv>
 800dc6c:	e7eb      	b.n	800dc46 <__ieee754_sqrt+0x2a>
 800dc6e:	1509      	asrs	r1, r1, #20
 800dc70:	f000 808d 	beq.w	800dd8e <__ieee754_sqrt+0x172>
 800dc74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dc78:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800dc7c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dc80:	07c9      	lsls	r1, r1, #31
 800dc82:	bf5c      	itt	pl
 800dc84:	005b      	lslpl	r3, r3, #1
 800dc86:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800dc8a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800dc8e:	bf58      	it	pl
 800dc90:	0052      	lslpl	r2, r2, #1
 800dc92:	2500      	movs	r5, #0
 800dc94:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800dc98:	1076      	asrs	r6, r6, #1
 800dc9a:	0052      	lsls	r2, r2, #1
 800dc9c:	f04f 0e16 	mov.w	lr, #22
 800dca0:	46ac      	mov	ip, r5
 800dca2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800dca6:	eb0c 0001 	add.w	r0, ip, r1
 800dcaa:	4298      	cmp	r0, r3
 800dcac:	bfde      	ittt	le
 800dcae:	1a1b      	suble	r3, r3, r0
 800dcb0:	eb00 0c01 	addle.w	ip, r0, r1
 800dcb4:	186d      	addle	r5, r5, r1
 800dcb6:	005b      	lsls	r3, r3, #1
 800dcb8:	f1be 0e01 	subs.w	lr, lr, #1
 800dcbc:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800dcc0:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800dcc4:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800dcc8:	d1ed      	bne.n	800dca6 <__ieee754_sqrt+0x8a>
 800dcca:	4674      	mov	r4, lr
 800dccc:	2720      	movs	r7, #32
 800dcce:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800dcd2:	4563      	cmp	r3, ip
 800dcd4:	eb01 000e 	add.w	r0, r1, lr
 800dcd8:	dc02      	bgt.n	800dce0 <__ieee754_sqrt+0xc4>
 800dcda:	d113      	bne.n	800dd04 <__ieee754_sqrt+0xe8>
 800dcdc:	4290      	cmp	r0, r2
 800dcde:	d811      	bhi.n	800dd04 <__ieee754_sqrt+0xe8>
 800dce0:	2800      	cmp	r0, #0
 800dce2:	eb00 0e01 	add.w	lr, r0, r1
 800dce6:	da57      	bge.n	800dd98 <__ieee754_sqrt+0x17c>
 800dce8:	f1be 0f00 	cmp.w	lr, #0
 800dcec:	db54      	blt.n	800dd98 <__ieee754_sqrt+0x17c>
 800dcee:	f10c 0801 	add.w	r8, ip, #1
 800dcf2:	eba3 030c 	sub.w	r3, r3, ip
 800dcf6:	4290      	cmp	r0, r2
 800dcf8:	bf88      	it	hi
 800dcfa:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800dcfe:	1a12      	subs	r2, r2, r0
 800dd00:	440c      	add	r4, r1
 800dd02:	46c4      	mov	ip, r8
 800dd04:	005b      	lsls	r3, r3, #1
 800dd06:	3f01      	subs	r7, #1
 800dd08:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800dd0c:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800dd10:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800dd14:	d1dd      	bne.n	800dcd2 <__ieee754_sqrt+0xb6>
 800dd16:	4313      	orrs	r3, r2
 800dd18:	d01b      	beq.n	800dd52 <__ieee754_sqrt+0x136>
 800dd1a:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800ddc8 <__ieee754_sqrt+0x1ac>
 800dd1e:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800ddcc <__ieee754_sqrt+0x1b0>
 800dd22:	e9da 0100 	ldrd	r0, r1, [sl]
 800dd26:	e9db 2300 	ldrd	r2, r3, [fp]
 800dd2a:	f7f2 fac5 	bl	80002b8 <__aeabi_dsub>
 800dd2e:	e9da 8900 	ldrd	r8, r9, [sl]
 800dd32:	4602      	mov	r2, r0
 800dd34:	460b      	mov	r3, r1
 800dd36:	4640      	mov	r0, r8
 800dd38:	4649      	mov	r1, r9
 800dd3a:	f7f2 fef1 	bl	8000b20 <__aeabi_dcmple>
 800dd3e:	b140      	cbz	r0, 800dd52 <__ieee754_sqrt+0x136>
 800dd40:	f1b4 3fff 	cmp.w	r4, #4294967295
 800dd44:	e9da 0100 	ldrd	r0, r1, [sl]
 800dd48:	e9db 2300 	ldrd	r2, r3, [fp]
 800dd4c:	d126      	bne.n	800dd9c <__ieee754_sqrt+0x180>
 800dd4e:	3501      	adds	r5, #1
 800dd50:	463c      	mov	r4, r7
 800dd52:	106a      	asrs	r2, r5, #1
 800dd54:	0863      	lsrs	r3, r4, #1
 800dd56:	07e9      	lsls	r1, r5, #31
 800dd58:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800dd5c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800dd60:	bf48      	it	mi
 800dd62:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800dd66:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800dd6a:	461c      	mov	r4, r3
 800dd6c:	e76d      	b.n	800dc4a <__ieee754_sqrt+0x2e>
 800dd6e:	0ad3      	lsrs	r3, r2, #11
 800dd70:	3815      	subs	r0, #21
 800dd72:	0552      	lsls	r2, r2, #21
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	d0fa      	beq.n	800dd6e <__ieee754_sqrt+0x152>
 800dd78:	02dc      	lsls	r4, r3, #11
 800dd7a:	d50a      	bpl.n	800dd92 <__ieee754_sqrt+0x176>
 800dd7c:	f1c1 0420 	rsb	r4, r1, #32
 800dd80:	fa22 f404 	lsr.w	r4, r2, r4
 800dd84:	1e4d      	subs	r5, r1, #1
 800dd86:	408a      	lsls	r2, r1
 800dd88:	4323      	orrs	r3, r4
 800dd8a:	1b41      	subs	r1, r0, r5
 800dd8c:	e772      	b.n	800dc74 <__ieee754_sqrt+0x58>
 800dd8e:	4608      	mov	r0, r1
 800dd90:	e7f0      	b.n	800dd74 <__ieee754_sqrt+0x158>
 800dd92:	005b      	lsls	r3, r3, #1
 800dd94:	3101      	adds	r1, #1
 800dd96:	e7ef      	b.n	800dd78 <__ieee754_sqrt+0x15c>
 800dd98:	46e0      	mov	r8, ip
 800dd9a:	e7aa      	b.n	800dcf2 <__ieee754_sqrt+0xd6>
 800dd9c:	f7f2 fa8e 	bl	80002bc <__adddf3>
 800dda0:	e9da 8900 	ldrd	r8, r9, [sl]
 800dda4:	4602      	mov	r2, r0
 800dda6:	460b      	mov	r3, r1
 800dda8:	4640      	mov	r0, r8
 800ddaa:	4649      	mov	r1, r9
 800ddac:	f7f2 feae 	bl	8000b0c <__aeabi_dcmplt>
 800ddb0:	b120      	cbz	r0, 800ddbc <__ieee754_sqrt+0x1a0>
 800ddb2:	1ca0      	adds	r0, r4, #2
 800ddb4:	bf08      	it	eq
 800ddb6:	3501      	addeq	r5, #1
 800ddb8:	3402      	adds	r4, #2
 800ddba:	e7ca      	b.n	800dd52 <__ieee754_sqrt+0x136>
 800ddbc:	3401      	adds	r4, #1
 800ddbe:	f024 0401 	bic.w	r4, r4, #1
 800ddc2:	e7c6      	b.n	800dd52 <__ieee754_sqrt+0x136>
 800ddc4:	7ff00000 	.word	0x7ff00000
 800ddc8:	20000248 	.word	0x20000248
 800ddcc:	20000250 	.word	0x20000250

0800ddd0 <__ieee754_atan2>:
 800ddd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ddd4:	ec57 6b11 	vmov	r6, r7, d1
 800ddd8:	4273      	negs	r3, r6
 800ddda:	f8df 817c 	ldr.w	r8, [pc, #380]	; 800df58 <__ieee754_atan2+0x188>
 800ddde:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800dde2:	4333      	orrs	r3, r6
 800dde4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800dde8:	4543      	cmp	r3, r8
 800ddea:	ec51 0b10 	vmov	r0, r1, d0
 800ddee:	ee11 5a10 	vmov	r5, s2
 800ddf2:	d80a      	bhi.n	800de0a <__ieee754_atan2+0x3a>
 800ddf4:	4244      	negs	r4, r0
 800ddf6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ddfa:	4304      	orrs	r4, r0
 800ddfc:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800de00:	4544      	cmp	r4, r8
 800de02:	ee10 9a10 	vmov	r9, s0
 800de06:	468e      	mov	lr, r1
 800de08:	d907      	bls.n	800de1a <__ieee754_atan2+0x4a>
 800de0a:	4632      	mov	r2, r6
 800de0c:	463b      	mov	r3, r7
 800de0e:	f7f2 fa55 	bl	80002bc <__adddf3>
 800de12:	ec41 0b10 	vmov	d0, r0, r1
 800de16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800de1a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800de1e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800de22:	4334      	orrs	r4, r6
 800de24:	d103      	bne.n	800de2e <__ieee754_atan2+0x5e>
 800de26:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800de2a:	f000 bdc5 	b.w	800e9b8 <atan>
 800de2e:	17bc      	asrs	r4, r7, #30
 800de30:	f004 0402 	and.w	r4, r4, #2
 800de34:	ea53 0909 	orrs.w	r9, r3, r9
 800de38:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800de3c:	d107      	bne.n	800de4e <__ieee754_atan2+0x7e>
 800de3e:	2c02      	cmp	r4, #2
 800de40:	d05f      	beq.n	800df02 <__ieee754_atan2+0x132>
 800de42:	2c03      	cmp	r4, #3
 800de44:	d1e5      	bne.n	800de12 <__ieee754_atan2+0x42>
 800de46:	a140      	add	r1, pc, #256	; (adr r1, 800df48 <__ieee754_atan2+0x178>)
 800de48:	e9d1 0100 	ldrd	r0, r1, [r1]
 800de4c:	e7e1      	b.n	800de12 <__ieee754_atan2+0x42>
 800de4e:	4315      	orrs	r5, r2
 800de50:	d106      	bne.n	800de60 <__ieee754_atan2+0x90>
 800de52:	f1be 0f00 	cmp.w	lr, #0
 800de56:	da5f      	bge.n	800df18 <__ieee754_atan2+0x148>
 800de58:	a13d      	add	r1, pc, #244	; (adr r1, 800df50 <__ieee754_atan2+0x180>)
 800de5a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800de5e:	e7d8      	b.n	800de12 <__ieee754_atan2+0x42>
 800de60:	4542      	cmp	r2, r8
 800de62:	d10f      	bne.n	800de84 <__ieee754_atan2+0xb4>
 800de64:	4293      	cmp	r3, r2
 800de66:	f104 34ff 	add.w	r4, r4, #4294967295
 800de6a:	d107      	bne.n	800de7c <__ieee754_atan2+0xac>
 800de6c:	2c02      	cmp	r4, #2
 800de6e:	d84c      	bhi.n	800df0a <__ieee754_atan2+0x13a>
 800de70:	4b33      	ldr	r3, [pc, #204]	; (800df40 <__ieee754_atan2+0x170>)
 800de72:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800de76:	e9d3 0100 	ldrd	r0, r1, [r3]
 800de7a:	e7ca      	b.n	800de12 <__ieee754_atan2+0x42>
 800de7c:	2c02      	cmp	r4, #2
 800de7e:	d848      	bhi.n	800df12 <__ieee754_atan2+0x142>
 800de80:	4b30      	ldr	r3, [pc, #192]	; (800df44 <__ieee754_atan2+0x174>)
 800de82:	e7f6      	b.n	800de72 <__ieee754_atan2+0xa2>
 800de84:	4543      	cmp	r3, r8
 800de86:	d0e4      	beq.n	800de52 <__ieee754_atan2+0x82>
 800de88:	1a9b      	subs	r3, r3, r2
 800de8a:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800de8e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800de92:	da1e      	bge.n	800ded2 <__ieee754_atan2+0x102>
 800de94:	2f00      	cmp	r7, #0
 800de96:	da01      	bge.n	800de9c <__ieee754_atan2+0xcc>
 800de98:	323c      	adds	r2, #60	; 0x3c
 800de9a:	db1e      	blt.n	800deda <__ieee754_atan2+0x10a>
 800de9c:	4632      	mov	r2, r6
 800de9e:	463b      	mov	r3, r7
 800dea0:	f7f2 fcec 	bl	800087c <__aeabi_ddiv>
 800dea4:	ec41 0b10 	vmov	d0, r0, r1
 800dea8:	f000 ff26 	bl	800ecf8 <fabs>
 800deac:	f000 fd84 	bl	800e9b8 <atan>
 800deb0:	ec51 0b10 	vmov	r0, r1, d0
 800deb4:	2c01      	cmp	r4, #1
 800deb6:	d013      	beq.n	800dee0 <__ieee754_atan2+0x110>
 800deb8:	2c02      	cmp	r4, #2
 800deba:	d015      	beq.n	800dee8 <__ieee754_atan2+0x118>
 800debc:	2c00      	cmp	r4, #0
 800debe:	d0a8      	beq.n	800de12 <__ieee754_atan2+0x42>
 800dec0:	a317      	add	r3, pc, #92	; (adr r3, 800df20 <__ieee754_atan2+0x150>)
 800dec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dec6:	f7f2 f9f7 	bl	80002b8 <__aeabi_dsub>
 800deca:	a317      	add	r3, pc, #92	; (adr r3, 800df28 <__ieee754_atan2+0x158>)
 800decc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ded0:	e014      	b.n	800defc <__ieee754_atan2+0x12c>
 800ded2:	a117      	add	r1, pc, #92	; (adr r1, 800df30 <__ieee754_atan2+0x160>)
 800ded4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ded8:	e7ec      	b.n	800deb4 <__ieee754_atan2+0xe4>
 800deda:	2000      	movs	r0, #0
 800dedc:	2100      	movs	r1, #0
 800dede:	e7e9      	b.n	800deb4 <__ieee754_atan2+0xe4>
 800dee0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dee4:	4619      	mov	r1, r3
 800dee6:	e794      	b.n	800de12 <__ieee754_atan2+0x42>
 800dee8:	a30d      	add	r3, pc, #52	; (adr r3, 800df20 <__ieee754_atan2+0x150>)
 800deea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deee:	f7f2 f9e3 	bl	80002b8 <__aeabi_dsub>
 800def2:	4602      	mov	r2, r0
 800def4:	460b      	mov	r3, r1
 800def6:	a10c      	add	r1, pc, #48	; (adr r1, 800df28 <__ieee754_atan2+0x158>)
 800def8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800defc:	f7f2 f9dc 	bl	80002b8 <__aeabi_dsub>
 800df00:	e787      	b.n	800de12 <__ieee754_atan2+0x42>
 800df02:	a109      	add	r1, pc, #36	; (adr r1, 800df28 <__ieee754_atan2+0x158>)
 800df04:	e9d1 0100 	ldrd	r0, r1, [r1]
 800df08:	e783      	b.n	800de12 <__ieee754_atan2+0x42>
 800df0a:	a10b      	add	r1, pc, #44	; (adr r1, 800df38 <__ieee754_atan2+0x168>)
 800df0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800df10:	e77f      	b.n	800de12 <__ieee754_atan2+0x42>
 800df12:	2000      	movs	r0, #0
 800df14:	2100      	movs	r1, #0
 800df16:	e77c      	b.n	800de12 <__ieee754_atan2+0x42>
 800df18:	a105      	add	r1, pc, #20	; (adr r1, 800df30 <__ieee754_atan2+0x160>)
 800df1a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800df1e:	e778      	b.n	800de12 <__ieee754_atan2+0x42>
 800df20:	33145c07 	.word	0x33145c07
 800df24:	3ca1a626 	.word	0x3ca1a626
 800df28:	54442d18 	.word	0x54442d18
 800df2c:	400921fb 	.word	0x400921fb
 800df30:	54442d18 	.word	0x54442d18
 800df34:	3ff921fb 	.word	0x3ff921fb
 800df38:	54442d18 	.word	0x54442d18
 800df3c:	3fe921fb 	.word	0x3fe921fb
 800df40:	0800f3b8 	.word	0x0800f3b8
 800df44:	0800f3d0 	.word	0x0800f3d0
 800df48:	54442d18 	.word	0x54442d18
 800df4c:	c00921fb 	.word	0xc00921fb
 800df50:	54442d18 	.word	0x54442d18
 800df54:	bff921fb 	.word	0xbff921fb
 800df58:	7ff00000 	.word	0x7ff00000
 800df5c:	00000000 	.word	0x00000000

0800df60 <__ieee754_pow>:
 800df60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df64:	ed2d 8b06 	vpush	{d8-d10}
 800df68:	b089      	sub	sp, #36	; 0x24
 800df6a:	ed8d 1b00 	vstr	d1, [sp]
 800df6e:	e9dd 2900 	ldrd	r2, r9, [sp]
 800df72:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800df76:	ea58 0102 	orrs.w	r1, r8, r2
 800df7a:	ec57 6b10 	vmov	r6, r7, d0
 800df7e:	d115      	bne.n	800dfac <__ieee754_pow+0x4c>
 800df80:	19b3      	adds	r3, r6, r6
 800df82:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800df86:	4152      	adcs	r2, r2
 800df88:	4299      	cmp	r1, r3
 800df8a:	4b89      	ldr	r3, [pc, #548]	; (800e1b0 <__ieee754_pow+0x250>)
 800df8c:	4193      	sbcs	r3, r2
 800df8e:	f080 84d1 	bcs.w	800e934 <__ieee754_pow+0x9d4>
 800df92:	e9dd 2300 	ldrd	r2, r3, [sp]
 800df96:	4630      	mov	r0, r6
 800df98:	4639      	mov	r1, r7
 800df9a:	f7f2 f98f 	bl	80002bc <__adddf3>
 800df9e:	ec41 0b10 	vmov	d0, r0, r1
 800dfa2:	b009      	add	sp, #36	; 0x24
 800dfa4:	ecbd 8b06 	vpop	{d8-d10}
 800dfa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfac:	4b81      	ldr	r3, [pc, #516]	; (800e1b4 <__ieee754_pow+0x254>)
 800dfae:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800dfb2:	429c      	cmp	r4, r3
 800dfb4:	ee10 aa10 	vmov	sl, s0
 800dfb8:	463d      	mov	r5, r7
 800dfba:	dc06      	bgt.n	800dfca <__ieee754_pow+0x6a>
 800dfbc:	d101      	bne.n	800dfc2 <__ieee754_pow+0x62>
 800dfbe:	2e00      	cmp	r6, #0
 800dfc0:	d1e7      	bne.n	800df92 <__ieee754_pow+0x32>
 800dfc2:	4598      	cmp	r8, r3
 800dfc4:	dc01      	bgt.n	800dfca <__ieee754_pow+0x6a>
 800dfc6:	d10f      	bne.n	800dfe8 <__ieee754_pow+0x88>
 800dfc8:	b172      	cbz	r2, 800dfe8 <__ieee754_pow+0x88>
 800dfca:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800dfce:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800dfd2:	ea55 050a 	orrs.w	r5, r5, sl
 800dfd6:	d1dc      	bne.n	800df92 <__ieee754_pow+0x32>
 800dfd8:	e9dd 3200 	ldrd	r3, r2, [sp]
 800dfdc:	18db      	adds	r3, r3, r3
 800dfde:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800dfe2:	4152      	adcs	r2, r2
 800dfe4:	429d      	cmp	r5, r3
 800dfe6:	e7d0      	b.n	800df8a <__ieee754_pow+0x2a>
 800dfe8:	2d00      	cmp	r5, #0
 800dfea:	da3b      	bge.n	800e064 <__ieee754_pow+0x104>
 800dfec:	4b72      	ldr	r3, [pc, #456]	; (800e1b8 <__ieee754_pow+0x258>)
 800dfee:	4598      	cmp	r8, r3
 800dff0:	dc51      	bgt.n	800e096 <__ieee754_pow+0x136>
 800dff2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800dff6:	4598      	cmp	r8, r3
 800dff8:	f340 84ab 	ble.w	800e952 <__ieee754_pow+0x9f2>
 800dffc:	ea4f 5328 	mov.w	r3, r8, asr #20
 800e000:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800e004:	2b14      	cmp	r3, #20
 800e006:	dd0f      	ble.n	800e028 <__ieee754_pow+0xc8>
 800e008:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800e00c:	fa22 f103 	lsr.w	r1, r2, r3
 800e010:	fa01 f303 	lsl.w	r3, r1, r3
 800e014:	4293      	cmp	r3, r2
 800e016:	f040 849c 	bne.w	800e952 <__ieee754_pow+0x9f2>
 800e01a:	f001 0101 	and.w	r1, r1, #1
 800e01e:	f1c1 0302 	rsb	r3, r1, #2
 800e022:	9304      	str	r3, [sp, #16]
 800e024:	b182      	cbz	r2, 800e048 <__ieee754_pow+0xe8>
 800e026:	e05f      	b.n	800e0e8 <__ieee754_pow+0x188>
 800e028:	2a00      	cmp	r2, #0
 800e02a:	d15b      	bne.n	800e0e4 <__ieee754_pow+0x184>
 800e02c:	f1c3 0314 	rsb	r3, r3, #20
 800e030:	fa48 f103 	asr.w	r1, r8, r3
 800e034:	fa01 f303 	lsl.w	r3, r1, r3
 800e038:	4543      	cmp	r3, r8
 800e03a:	f040 8487 	bne.w	800e94c <__ieee754_pow+0x9ec>
 800e03e:	f001 0101 	and.w	r1, r1, #1
 800e042:	f1c1 0302 	rsb	r3, r1, #2
 800e046:	9304      	str	r3, [sp, #16]
 800e048:	4b5c      	ldr	r3, [pc, #368]	; (800e1bc <__ieee754_pow+0x25c>)
 800e04a:	4598      	cmp	r8, r3
 800e04c:	d132      	bne.n	800e0b4 <__ieee754_pow+0x154>
 800e04e:	f1b9 0f00 	cmp.w	r9, #0
 800e052:	f280 8477 	bge.w	800e944 <__ieee754_pow+0x9e4>
 800e056:	4959      	ldr	r1, [pc, #356]	; (800e1bc <__ieee754_pow+0x25c>)
 800e058:	4632      	mov	r2, r6
 800e05a:	463b      	mov	r3, r7
 800e05c:	2000      	movs	r0, #0
 800e05e:	f7f2 fc0d 	bl	800087c <__aeabi_ddiv>
 800e062:	e79c      	b.n	800df9e <__ieee754_pow+0x3e>
 800e064:	2300      	movs	r3, #0
 800e066:	9304      	str	r3, [sp, #16]
 800e068:	2a00      	cmp	r2, #0
 800e06a:	d13d      	bne.n	800e0e8 <__ieee754_pow+0x188>
 800e06c:	4b51      	ldr	r3, [pc, #324]	; (800e1b4 <__ieee754_pow+0x254>)
 800e06e:	4598      	cmp	r8, r3
 800e070:	d1ea      	bne.n	800e048 <__ieee754_pow+0xe8>
 800e072:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800e076:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800e07a:	ea53 030a 	orrs.w	r3, r3, sl
 800e07e:	f000 8459 	beq.w	800e934 <__ieee754_pow+0x9d4>
 800e082:	4b4f      	ldr	r3, [pc, #316]	; (800e1c0 <__ieee754_pow+0x260>)
 800e084:	429c      	cmp	r4, r3
 800e086:	dd08      	ble.n	800e09a <__ieee754_pow+0x13a>
 800e088:	f1b9 0f00 	cmp.w	r9, #0
 800e08c:	f2c0 8456 	blt.w	800e93c <__ieee754_pow+0x9dc>
 800e090:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e094:	e783      	b.n	800df9e <__ieee754_pow+0x3e>
 800e096:	2302      	movs	r3, #2
 800e098:	e7e5      	b.n	800e066 <__ieee754_pow+0x106>
 800e09a:	f1b9 0f00 	cmp.w	r9, #0
 800e09e:	f04f 0000 	mov.w	r0, #0
 800e0a2:	f04f 0100 	mov.w	r1, #0
 800e0a6:	f6bf af7a 	bge.w	800df9e <__ieee754_pow+0x3e>
 800e0aa:	e9dd 0300 	ldrd	r0, r3, [sp]
 800e0ae:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800e0b2:	e774      	b.n	800df9e <__ieee754_pow+0x3e>
 800e0b4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800e0b8:	d106      	bne.n	800e0c8 <__ieee754_pow+0x168>
 800e0ba:	4632      	mov	r2, r6
 800e0bc:	463b      	mov	r3, r7
 800e0be:	4630      	mov	r0, r6
 800e0c0:	4639      	mov	r1, r7
 800e0c2:	f7f2 fab1 	bl	8000628 <__aeabi_dmul>
 800e0c6:	e76a      	b.n	800df9e <__ieee754_pow+0x3e>
 800e0c8:	4b3e      	ldr	r3, [pc, #248]	; (800e1c4 <__ieee754_pow+0x264>)
 800e0ca:	4599      	cmp	r9, r3
 800e0cc:	d10c      	bne.n	800e0e8 <__ieee754_pow+0x188>
 800e0ce:	2d00      	cmp	r5, #0
 800e0d0:	db0a      	blt.n	800e0e8 <__ieee754_pow+0x188>
 800e0d2:	ec47 6b10 	vmov	d0, r6, r7
 800e0d6:	b009      	add	sp, #36	; 0x24
 800e0d8:	ecbd 8b06 	vpop	{d8-d10}
 800e0dc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0e0:	f7ff bd9c 	b.w	800dc1c <__ieee754_sqrt>
 800e0e4:	2300      	movs	r3, #0
 800e0e6:	9304      	str	r3, [sp, #16]
 800e0e8:	ec47 6b10 	vmov	d0, r6, r7
 800e0ec:	f000 fe04 	bl	800ecf8 <fabs>
 800e0f0:	ec51 0b10 	vmov	r0, r1, d0
 800e0f4:	f1ba 0f00 	cmp.w	sl, #0
 800e0f8:	d129      	bne.n	800e14e <__ieee754_pow+0x1ee>
 800e0fa:	b124      	cbz	r4, 800e106 <__ieee754_pow+0x1a6>
 800e0fc:	4b2f      	ldr	r3, [pc, #188]	; (800e1bc <__ieee754_pow+0x25c>)
 800e0fe:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800e102:	429a      	cmp	r2, r3
 800e104:	d123      	bne.n	800e14e <__ieee754_pow+0x1ee>
 800e106:	f1b9 0f00 	cmp.w	r9, #0
 800e10a:	da05      	bge.n	800e118 <__ieee754_pow+0x1b8>
 800e10c:	4602      	mov	r2, r0
 800e10e:	460b      	mov	r3, r1
 800e110:	2000      	movs	r0, #0
 800e112:	492a      	ldr	r1, [pc, #168]	; (800e1bc <__ieee754_pow+0x25c>)
 800e114:	f7f2 fbb2 	bl	800087c <__aeabi_ddiv>
 800e118:	2d00      	cmp	r5, #0
 800e11a:	f6bf af40 	bge.w	800df9e <__ieee754_pow+0x3e>
 800e11e:	9b04      	ldr	r3, [sp, #16]
 800e120:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800e124:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800e128:	431c      	orrs	r4, r3
 800e12a:	d108      	bne.n	800e13e <__ieee754_pow+0x1de>
 800e12c:	4602      	mov	r2, r0
 800e12e:	460b      	mov	r3, r1
 800e130:	4610      	mov	r0, r2
 800e132:	4619      	mov	r1, r3
 800e134:	f7f2 f8c0 	bl	80002b8 <__aeabi_dsub>
 800e138:	4602      	mov	r2, r0
 800e13a:	460b      	mov	r3, r1
 800e13c:	e78f      	b.n	800e05e <__ieee754_pow+0xfe>
 800e13e:	9b04      	ldr	r3, [sp, #16]
 800e140:	2b01      	cmp	r3, #1
 800e142:	f47f af2c 	bne.w	800df9e <__ieee754_pow+0x3e>
 800e146:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e14a:	4619      	mov	r1, r3
 800e14c:	e727      	b.n	800df9e <__ieee754_pow+0x3e>
 800e14e:	0feb      	lsrs	r3, r5, #31
 800e150:	3b01      	subs	r3, #1
 800e152:	9306      	str	r3, [sp, #24]
 800e154:	9a06      	ldr	r2, [sp, #24]
 800e156:	9b04      	ldr	r3, [sp, #16]
 800e158:	4313      	orrs	r3, r2
 800e15a:	d102      	bne.n	800e162 <__ieee754_pow+0x202>
 800e15c:	4632      	mov	r2, r6
 800e15e:	463b      	mov	r3, r7
 800e160:	e7e6      	b.n	800e130 <__ieee754_pow+0x1d0>
 800e162:	4b19      	ldr	r3, [pc, #100]	; (800e1c8 <__ieee754_pow+0x268>)
 800e164:	4598      	cmp	r8, r3
 800e166:	f340 80fb 	ble.w	800e360 <__ieee754_pow+0x400>
 800e16a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800e16e:	4598      	cmp	r8, r3
 800e170:	4b13      	ldr	r3, [pc, #76]	; (800e1c0 <__ieee754_pow+0x260>)
 800e172:	dd0c      	ble.n	800e18e <__ieee754_pow+0x22e>
 800e174:	429c      	cmp	r4, r3
 800e176:	dc0f      	bgt.n	800e198 <__ieee754_pow+0x238>
 800e178:	f1b9 0f00 	cmp.w	r9, #0
 800e17c:	da0f      	bge.n	800e19e <__ieee754_pow+0x23e>
 800e17e:	2000      	movs	r0, #0
 800e180:	b009      	add	sp, #36	; 0x24
 800e182:	ecbd 8b06 	vpop	{d8-d10}
 800e186:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e18a:	f000 be66 	b.w	800ee5a <__math_oflow>
 800e18e:	429c      	cmp	r4, r3
 800e190:	dbf2      	blt.n	800e178 <__ieee754_pow+0x218>
 800e192:	4b0a      	ldr	r3, [pc, #40]	; (800e1bc <__ieee754_pow+0x25c>)
 800e194:	429c      	cmp	r4, r3
 800e196:	dd19      	ble.n	800e1cc <__ieee754_pow+0x26c>
 800e198:	f1b9 0f00 	cmp.w	r9, #0
 800e19c:	dcef      	bgt.n	800e17e <__ieee754_pow+0x21e>
 800e19e:	2000      	movs	r0, #0
 800e1a0:	b009      	add	sp, #36	; 0x24
 800e1a2:	ecbd 8b06 	vpop	{d8-d10}
 800e1a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1aa:	f000 be4d 	b.w	800ee48 <__math_uflow>
 800e1ae:	bf00      	nop
 800e1b0:	fff00000 	.word	0xfff00000
 800e1b4:	7ff00000 	.word	0x7ff00000
 800e1b8:	433fffff 	.word	0x433fffff
 800e1bc:	3ff00000 	.word	0x3ff00000
 800e1c0:	3fefffff 	.word	0x3fefffff
 800e1c4:	3fe00000 	.word	0x3fe00000
 800e1c8:	41e00000 	.word	0x41e00000
 800e1cc:	4b60      	ldr	r3, [pc, #384]	; (800e350 <__ieee754_pow+0x3f0>)
 800e1ce:	2200      	movs	r2, #0
 800e1d0:	f7f2 f872 	bl	80002b8 <__aeabi_dsub>
 800e1d4:	a354      	add	r3, pc, #336	; (adr r3, 800e328 <__ieee754_pow+0x3c8>)
 800e1d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1da:	4604      	mov	r4, r0
 800e1dc:	460d      	mov	r5, r1
 800e1de:	f7f2 fa23 	bl	8000628 <__aeabi_dmul>
 800e1e2:	a353      	add	r3, pc, #332	; (adr r3, 800e330 <__ieee754_pow+0x3d0>)
 800e1e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1e8:	4606      	mov	r6, r0
 800e1ea:	460f      	mov	r7, r1
 800e1ec:	4620      	mov	r0, r4
 800e1ee:	4629      	mov	r1, r5
 800e1f0:	f7f2 fa1a 	bl	8000628 <__aeabi_dmul>
 800e1f4:	4b57      	ldr	r3, [pc, #348]	; (800e354 <__ieee754_pow+0x3f4>)
 800e1f6:	4682      	mov	sl, r0
 800e1f8:	468b      	mov	fp, r1
 800e1fa:	2200      	movs	r2, #0
 800e1fc:	4620      	mov	r0, r4
 800e1fe:	4629      	mov	r1, r5
 800e200:	f7f2 fa12 	bl	8000628 <__aeabi_dmul>
 800e204:	4602      	mov	r2, r0
 800e206:	460b      	mov	r3, r1
 800e208:	a14b      	add	r1, pc, #300	; (adr r1, 800e338 <__ieee754_pow+0x3d8>)
 800e20a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e20e:	f7f2 f853 	bl	80002b8 <__aeabi_dsub>
 800e212:	4622      	mov	r2, r4
 800e214:	462b      	mov	r3, r5
 800e216:	f7f2 fa07 	bl	8000628 <__aeabi_dmul>
 800e21a:	4602      	mov	r2, r0
 800e21c:	460b      	mov	r3, r1
 800e21e:	2000      	movs	r0, #0
 800e220:	494d      	ldr	r1, [pc, #308]	; (800e358 <__ieee754_pow+0x3f8>)
 800e222:	f7f2 f849 	bl	80002b8 <__aeabi_dsub>
 800e226:	4622      	mov	r2, r4
 800e228:	4680      	mov	r8, r0
 800e22a:	4689      	mov	r9, r1
 800e22c:	462b      	mov	r3, r5
 800e22e:	4620      	mov	r0, r4
 800e230:	4629      	mov	r1, r5
 800e232:	f7f2 f9f9 	bl	8000628 <__aeabi_dmul>
 800e236:	4602      	mov	r2, r0
 800e238:	460b      	mov	r3, r1
 800e23a:	4640      	mov	r0, r8
 800e23c:	4649      	mov	r1, r9
 800e23e:	f7f2 f9f3 	bl	8000628 <__aeabi_dmul>
 800e242:	a33f      	add	r3, pc, #252	; (adr r3, 800e340 <__ieee754_pow+0x3e0>)
 800e244:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e248:	f7f2 f9ee 	bl	8000628 <__aeabi_dmul>
 800e24c:	4602      	mov	r2, r0
 800e24e:	460b      	mov	r3, r1
 800e250:	4650      	mov	r0, sl
 800e252:	4659      	mov	r1, fp
 800e254:	f7f2 f830 	bl	80002b8 <__aeabi_dsub>
 800e258:	4602      	mov	r2, r0
 800e25a:	460b      	mov	r3, r1
 800e25c:	4680      	mov	r8, r0
 800e25e:	4689      	mov	r9, r1
 800e260:	4630      	mov	r0, r6
 800e262:	4639      	mov	r1, r7
 800e264:	f7f2 f82a 	bl	80002bc <__adddf3>
 800e268:	2000      	movs	r0, #0
 800e26a:	4632      	mov	r2, r6
 800e26c:	463b      	mov	r3, r7
 800e26e:	4604      	mov	r4, r0
 800e270:	460d      	mov	r5, r1
 800e272:	f7f2 f821 	bl	80002b8 <__aeabi_dsub>
 800e276:	4602      	mov	r2, r0
 800e278:	460b      	mov	r3, r1
 800e27a:	4640      	mov	r0, r8
 800e27c:	4649      	mov	r1, r9
 800e27e:	f7f2 f81b 	bl	80002b8 <__aeabi_dsub>
 800e282:	9b04      	ldr	r3, [sp, #16]
 800e284:	9a06      	ldr	r2, [sp, #24]
 800e286:	3b01      	subs	r3, #1
 800e288:	4313      	orrs	r3, r2
 800e28a:	4682      	mov	sl, r0
 800e28c:	468b      	mov	fp, r1
 800e28e:	f040 81e7 	bne.w	800e660 <__ieee754_pow+0x700>
 800e292:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800e348 <__ieee754_pow+0x3e8>
 800e296:	eeb0 8a47 	vmov.f32	s16, s14
 800e29a:	eef0 8a67 	vmov.f32	s17, s15
 800e29e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e2a2:	2600      	movs	r6, #0
 800e2a4:	4632      	mov	r2, r6
 800e2a6:	463b      	mov	r3, r7
 800e2a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e2ac:	f7f2 f804 	bl	80002b8 <__aeabi_dsub>
 800e2b0:	4622      	mov	r2, r4
 800e2b2:	462b      	mov	r3, r5
 800e2b4:	f7f2 f9b8 	bl	8000628 <__aeabi_dmul>
 800e2b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e2bc:	4680      	mov	r8, r0
 800e2be:	4689      	mov	r9, r1
 800e2c0:	4650      	mov	r0, sl
 800e2c2:	4659      	mov	r1, fp
 800e2c4:	f7f2 f9b0 	bl	8000628 <__aeabi_dmul>
 800e2c8:	4602      	mov	r2, r0
 800e2ca:	460b      	mov	r3, r1
 800e2cc:	4640      	mov	r0, r8
 800e2ce:	4649      	mov	r1, r9
 800e2d0:	f7f1 fff4 	bl	80002bc <__adddf3>
 800e2d4:	4632      	mov	r2, r6
 800e2d6:	463b      	mov	r3, r7
 800e2d8:	4680      	mov	r8, r0
 800e2da:	4689      	mov	r9, r1
 800e2dc:	4620      	mov	r0, r4
 800e2de:	4629      	mov	r1, r5
 800e2e0:	f7f2 f9a2 	bl	8000628 <__aeabi_dmul>
 800e2e4:	460b      	mov	r3, r1
 800e2e6:	4604      	mov	r4, r0
 800e2e8:	460d      	mov	r5, r1
 800e2ea:	4602      	mov	r2, r0
 800e2ec:	4649      	mov	r1, r9
 800e2ee:	4640      	mov	r0, r8
 800e2f0:	f7f1 ffe4 	bl	80002bc <__adddf3>
 800e2f4:	4b19      	ldr	r3, [pc, #100]	; (800e35c <__ieee754_pow+0x3fc>)
 800e2f6:	4299      	cmp	r1, r3
 800e2f8:	ec45 4b19 	vmov	d9, r4, r5
 800e2fc:	4606      	mov	r6, r0
 800e2fe:	460f      	mov	r7, r1
 800e300:	468b      	mov	fp, r1
 800e302:	f340 82f0 	ble.w	800e8e6 <__ieee754_pow+0x986>
 800e306:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800e30a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800e30e:	4303      	orrs	r3, r0
 800e310:	f000 81e4 	beq.w	800e6dc <__ieee754_pow+0x77c>
 800e314:	ec51 0b18 	vmov	r0, r1, d8
 800e318:	2200      	movs	r2, #0
 800e31a:	2300      	movs	r3, #0
 800e31c:	f7f2 fbf6 	bl	8000b0c <__aeabi_dcmplt>
 800e320:	3800      	subs	r0, #0
 800e322:	bf18      	it	ne
 800e324:	2001      	movne	r0, #1
 800e326:	e72b      	b.n	800e180 <__ieee754_pow+0x220>
 800e328:	60000000 	.word	0x60000000
 800e32c:	3ff71547 	.word	0x3ff71547
 800e330:	f85ddf44 	.word	0xf85ddf44
 800e334:	3e54ae0b 	.word	0x3e54ae0b
 800e338:	55555555 	.word	0x55555555
 800e33c:	3fd55555 	.word	0x3fd55555
 800e340:	652b82fe 	.word	0x652b82fe
 800e344:	3ff71547 	.word	0x3ff71547
 800e348:	00000000 	.word	0x00000000
 800e34c:	bff00000 	.word	0xbff00000
 800e350:	3ff00000 	.word	0x3ff00000
 800e354:	3fd00000 	.word	0x3fd00000
 800e358:	3fe00000 	.word	0x3fe00000
 800e35c:	408fffff 	.word	0x408fffff
 800e360:	4bd5      	ldr	r3, [pc, #852]	; (800e6b8 <__ieee754_pow+0x758>)
 800e362:	402b      	ands	r3, r5
 800e364:	2200      	movs	r2, #0
 800e366:	b92b      	cbnz	r3, 800e374 <__ieee754_pow+0x414>
 800e368:	4bd4      	ldr	r3, [pc, #848]	; (800e6bc <__ieee754_pow+0x75c>)
 800e36a:	f7f2 f95d 	bl	8000628 <__aeabi_dmul>
 800e36e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800e372:	460c      	mov	r4, r1
 800e374:	1523      	asrs	r3, r4, #20
 800e376:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800e37a:	4413      	add	r3, r2
 800e37c:	9305      	str	r3, [sp, #20]
 800e37e:	4bd0      	ldr	r3, [pc, #832]	; (800e6c0 <__ieee754_pow+0x760>)
 800e380:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800e384:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800e388:	429c      	cmp	r4, r3
 800e38a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800e38e:	dd08      	ble.n	800e3a2 <__ieee754_pow+0x442>
 800e390:	4bcc      	ldr	r3, [pc, #816]	; (800e6c4 <__ieee754_pow+0x764>)
 800e392:	429c      	cmp	r4, r3
 800e394:	f340 8162 	ble.w	800e65c <__ieee754_pow+0x6fc>
 800e398:	9b05      	ldr	r3, [sp, #20]
 800e39a:	3301      	adds	r3, #1
 800e39c:	9305      	str	r3, [sp, #20]
 800e39e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800e3a2:	2400      	movs	r4, #0
 800e3a4:	00e3      	lsls	r3, r4, #3
 800e3a6:	9307      	str	r3, [sp, #28]
 800e3a8:	4bc7      	ldr	r3, [pc, #796]	; (800e6c8 <__ieee754_pow+0x768>)
 800e3aa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e3ae:	ed93 7b00 	vldr	d7, [r3]
 800e3b2:	4629      	mov	r1, r5
 800e3b4:	ec53 2b17 	vmov	r2, r3, d7
 800e3b8:	eeb0 9a47 	vmov.f32	s18, s14
 800e3bc:	eef0 9a67 	vmov.f32	s19, s15
 800e3c0:	4682      	mov	sl, r0
 800e3c2:	f7f1 ff79 	bl	80002b8 <__aeabi_dsub>
 800e3c6:	4652      	mov	r2, sl
 800e3c8:	4606      	mov	r6, r0
 800e3ca:	460f      	mov	r7, r1
 800e3cc:	462b      	mov	r3, r5
 800e3ce:	ec51 0b19 	vmov	r0, r1, d9
 800e3d2:	f7f1 ff73 	bl	80002bc <__adddf3>
 800e3d6:	4602      	mov	r2, r0
 800e3d8:	460b      	mov	r3, r1
 800e3da:	2000      	movs	r0, #0
 800e3dc:	49bb      	ldr	r1, [pc, #748]	; (800e6cc <__ieee754_pow+0x76c>)
 800e3de:	f7f2 fa4d 	bl	800087c <__aeabi_ddiv>
 800e3e2:	ec41 0b1a 	vmov	d10, r0, r1
 800e3e6:	4602      	mov	r2, r0
 800e3e8:	460b      	mov	r3, r1
 800e3ea:	4630      	mov	r0, r6
 800e3ec:	4639      	mov	r1, r7
 800e3ee:	f7f2 f91b 	bl	8000628 <__aeabi_dmul>
 800e3f2:	2300      	movs	r3, #0
 800e3f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e3f8:	9302      	str	r3, [sp, #8]
 800e3fa:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800e3fe:	46ab      	mov	fp, r5
 800e400:	106d      	asrs	r5, r5, #1
 800e402:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800e406:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800e40a:	ec41 0b18 	vmov	d8, r0, r1
 800e40e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800e412:	2200      	movs	r2, #0
 800e414:	4640      	mov	r0, r8
 800e416:	4649      	mov	r1, r9
 800e418:	4614      	mov	r4, r2
 800e41a:	461d      	mov	r5, r3
 800e41c:	f7f2 f904 	bl	8000628 <__aeabi_dmul>
 800e420:	4602      	mov	r2, r0
 800e422:	460b      	mov	r3, r1
 800e424:	4630      	mov	r0, r6
 800e426:	4639      	mov	r1, r7
 800e428:	f7f1 ff46 	bl	80002b8 <__aeabi_dsub>
 800e42c:	ec53 2b19 	vmov	r2, r3, d9
 800e430:	4606      	mov	r6, r0
 800e432:	460f      	mov	r7, r1
 800e434:	4620      	mov	r0, r4
 800e436:	4629      	mov	r1, r5
 800e438:	f7f1 ff3e 	bl	80002b8 <__aeabi_dsub>
 800e43c:	4602      	mov	r2, r0
 800e43e:	460b      	mov	r3, r1
 800e440:	4650      	mov	r0, sl
 800e442:	4659      	mov	r1, fp
 800e444:	f7f1 ff38 	bl	80002b8 <__aeabi_dsub>
 800e448:	4642      	mov	r2, r8
 800e44a:	464b      	mov	r3, r9
 800e44c:	f7f2 f8ec 	bl	8000628 <__aeabi_dmul>
 800e450:	4602      	mov	r2, r0
 800e452:	460b      	mov	r3, r1
 800e454:	4630      	mov	r0, r6
 800e456:	4639      	mov	r1, r7
 800e458:	f7f1 ff2e 	bl	80002b8 <__aeabi_dsub>
 800e45c:	ec53 2b1a 	vmov	r2, r3, d10
 800e460:	f7f2 f8e2 	bl	8000628 <__aeabi_dmul>
 800e464:	ec53 2b18 	vmov	r2, r3, d8
 800e468:	ec41 0b19 	vmov	d9, r0, r1
 800e46c:	ec51 0b18 	vmov	r0, r1, d8
 800e470:	f7f2 f8da 	bl	8000628 <__aeabi_dmul>
 800e474:	a37c      	add	r3, pc, #496	; (adr r3, 800e668 <__ieee754_pow+0x708>)
 800e476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e47a:	4604      	mov	r4, r0
 800e47c:	460d      	mov	r5, r1
 800e47e:	f7f2 f8d3 	bl	8000628 <__aeabi_dmul>
 800e482:	a37b      	add	r3, pc, #492	; (adr r3, 800e670 <__ieee754_pow+0x710>)
 800e484:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e488:	f7f1 ff18 	bl	80002bc <__adddf3>
 800e48c:	4622      	mov	r2, r4
 800e48e:	462b      	mov	r3, r5
 800e490:	f7f2 f8ca 	bl	8000628 <__aeabi_dmul>
 800e494:	a378      	add	r3, pc, #480	; (adr r3, 800e678 <__ieee754_pow+0x718>)
 800e496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e49a:	f7f1 ff0f 	bl	80002bc <__adddf3>
 800e49e:	4622      	mov	r2, r4
 800e4a0:	462b      	mov	r3, r5
 800e4a2:	f7f2 f8c1 	bl	8000628 <__aeabi_dmul>
 800e4a6:	a376      	add	r3, pc, #472	; (adr r3, 800e680 <__ieee754_pow+0x720>)
 800e4a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4ac:	f7f1 ff06 	bl	80002bc <__adddf3>
 800e4b0:	4622      	mov	r2, r4
 800e4b2:	462b      	mov	r3, r5
 800e4b4:	f7f2 f8b8 	bl	8000628 <__aeabi_dmul>
 800e4b8:	a373      	add	r3, pc, #460	; (adr r3, 800e688 <__ieee754_pow+0x728>)
 800e4ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4be:	f7f1 fefd 	bl	80002bc <__adddf3>
 800e4c2:	4622      	mov	r2, r4
 800e4c4:	462b      	mov	r3, r5
 800e4c6:	f7f2 f8af 	bl	8000628 <__aeabi_dmul>
 800e4ca:	a371      	add	r3, pc, #452	; (adr r3, 800e690 <__ieee754_pow+0x730>)
 800e4cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4d0:	f7f1 fef4 	bl	80002bc <__adddf3>
 800e4d4:	4622      	mov	r2, r4
 800e4d6:	4606      	mov	r6, r0
 800e4d8:	460f      	mov	r7, r1
 800e4da:	462b      	mov	r3, r5
 800e4dc:	4620      	mov	r0, r4
 800e4de:	4629      	mov	r1, r5
 800e4e0:	f7f2 f8a2 	bl	8000628 <__aeabi_dmul>
 800e4e4:	4602      	mov	r2, r0
 800e4e6:	460b      	mov	r3, r1
 800e4e8:	4630      	mov	r0, r6
 800e4ea:	4639      	mov	r1, r7
 800e4ec:	f7f2 f89c 	bl	8000628 <__aeabi_dmul>
 800e4f0:	4642      	mov	r2, r8
 800e4f2:	4604      	mov	r4, r0
 800e4f4:	460d      	mov	r5, r1
 800e4f6:	464b      	mov	r3, r9
 800e4f8:	ec51 0b18 	vmov	r0, r1, d8
 800e4fc:	f7f1 fede 	bl	80002bc <__adddf3>
 800e500:	ec53 2b19 	vmov	r2, r3, d9
 800e504:	f7f2 f890 	bl	8000628 <__aeabi_dmul>
 800e508:	4622      	mov	r2, r4
 800e50a:	462b      	mov	r3, r5
 800e50c:	f7f1 fed6 	bl	80002bc <__adddf3>
 800e510:	4642      	mov	r2, r8
 800e512:	4682      	mov	sl, r0
 800e514:	468b      	mov	fp, r1
 800e516:	464b      	mov	r3, r9
 800e518:	4640      	mov	r0, r8
 800e51a:	4649      	mov	r1, r9
 800e51c:	f7f2 f884 	bl	8000628 <__aeabi_dmul>
 800e520:	4b6b      	ldr	r3, [pc, #428]	; (800e6d0 <__ieee754_pow+0x770>)
 800e522:	2200      	movs	r2, #0
 800e524:	4606      	mov	r6, r0
 800e526:	460f      	mov	r7, r1
 800e528:	f7f1 fec8 	bl	80002bc <__adddf3>
 800e52c:	4652      	mov	r2, sl
 800e52e:	465b      	mov	r3, fp
 800e530:	f7f1 fec4 	bl	80002bc <__adddf3>
 800e534:	2000      	movs	r0, #0
 800e536:	4604      	mov	r4, r0
 800e538:	460d      	mov	r5, r1
 800e53a:	4602      	mov	r2, r0
 800e53c:	460b      	mov	r3, r1
 800e53e:	4640      	mov	r0, r8
 800e540:	4649      	mov	r1, r9
 800e542:	f7f2 f871 	bl	8000628 <__aeabi_dmul>
 800e546:	4b62      	ldr	r3, [pc, #392]	; (800e6d0 <__ieee754_pow+0x770>)
 800e548:	4680      	mov	r8, r0
 800e54a:	4689      	mov	r9, r1
 800e54c:	2200      	movs	r2, #0
 800e54e:	4620      	mov	r0, r4
 800e550:	4629      	mov	r1, r5
 800e552:	f7f1 feb1 	bl	80002b8 <__aeabi_dsub>
 800e556:	4632      	mov	r2, r6
 800e558:	463b      	mov	r3, r7
 800e55a:	f7f1 fead 	bl	80002b8 <__aeabi_dsub>
 800e55e:	4602      	mov	r2, r0
 800e560:	460b      	mov	r3, r1
 800e562:	4650      	mov	r0, sl
 800e564:	4659      	mov	r1, fp
 800e566:	f7f1 fea7 	bl	80002b8 <__aeabi_dsub>
 800e56a:	ec53 2b18 	vmov	r2, r3, d8
 800e56e:	f7f2 f85b 	bl	8000628 <__aeabi_dmul>
 800e572:	4622      	mov	r2, r4
 800e574:	4606      	mov	r6, r0
 800e576:	460f      	mov	r7, r1
 800e578:	462b      	mov	r3, r5
 800e57a:	ec51 0b19 	vmov	r0, r1, d9
 800e57e:	f7f2 f853 	bl	8000628 <__aeabi_dmul>
 800e582:	4602      	mov	r2, r0
 800e584:	460b      	mov	r3, r1
 800e586:	4630      	mov	r0, r6
 800e588:	4639      	mov	r1, r7
 800e58a:	f7f1 fe97 	bl	80002bc <__adddf3>
 800e58e:	4606      	mov	r6, r0
 800e590:	460f      	mov	r7, r1
 800e592:	4602      	mov	r2, r0
 800e594:	460b      	mov	r3, r1
 800e596:	4640      	mov	r0, r8
 800e598:	4649      	mov	r1, r9
 800e59a:	f7f1 fe8f 	bl	80002bc <__adddf3>
 800e59e:	a33e      	add	r3, pc, #248	; (adr r3, 800e698 <__ieee754_pow+0x738>)
 800e5a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5a4:	2000      	movs	r0, #0
 800e5a6:	4604      	mov	r4, r0
 800e5a8:	460d      	mov	r5, r1
 800e5aa:	f7f2 f83d 	bl	8000628 <__aeabi_dmul>
 800e5ae:	4642      	mov	r2, r8
 800e5b0:	ec41 0b18 	vmov	d8, r0, r1
 800e5b4:	464b      	mov	r3, r9
 800e5b6:	4620      	mov	r0, r4
 800e5b8:	4629      	mov	r1, r5
 800e5ba:	f7f1 fe7d 	bl	80002b8 <__aeabi_dsub>
 800e5be:	4602      	mov	r2, r0
 800e5c0:	460b      	mov	r3, r1
 800e5c2:	4630      	mov	r0, r6
 800e5c4:	4639      	mov	r1, r7
 800e5c6:	f7f1 fe77 	bl	80002b8 <__aeabi_dsub>
 800e5ca:	a335      	add	r3, pc, #212	; (adr r3, 800e6a0 <__ieee754_pow+0x740>)
 800e5cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5d0:	f7f2 f82a 	bl	8000628 <__aeabi_dmul>
 800e5d4:	a334      	add	r3, pc, #208	; (adr r3, 800e6a8 <__ieee754_pow+0x748>)
 800e5d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5da:	4606      	mov	r6, r0
 800e5dc:	460f      	mov	r7, r1
 800e5de:	4620      	mov	r0, r4
 800e5e0:	4629      	mov	r1, r5
 800e5e2:	f7f2 f821 	bl	8000628 <__aeabi_dmul>
 800e5e6:	4602      	mov	r2, r0
 800e5e8:	460b      	mov	r3, r1
 800e5ea:	4630      	mov	r0, r6
 800e5ec:	4639      	mov	r1, r7
 800e5ee:	f7f1 fe65 	bl	80002bc <__adddf3>
 800e5f2:	9a07      	ldr	r2, [sp, #28]
 800e5f4:	4b37      	ldr	r3, [pc, #220]	; (800e6d4 <__ieee754_pow+0x774>)
 800e5f6:	4413      	add	r3, r2
 800e5f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5fc:	f7f1 fe5e 	bl	80002bc <__adddf3>
 800e600:	4682      	mov	sl, r0
 800e602:	9805      	ldr	r0, [sp, #20]
 800e604:	468b      	mov	fp, r1
 800e606:	f7f1 ffa5 	bl	8000554 <__aeabi_i2d>
 800e60a:	9a07      	ldr	r2, [sp, #28]
 800e60c:	4b32      	ldr	r3, [pc, #200]	; (800e6d8 <__ieee754_pow+0x778>)
 800e60e:	4413      	add	r3, r2
 800e610:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e614:	4606      	mov	r6, r0
 800e616:	460f      	mov	r7, r1
 800e618:	4652      	mov	r2, sl
 800e61a:	465b      	mov	r3, fp
 800e61c:	ec51 0b18 	vmov	r0, r1, d8
 800e620:	f7f1 fe4c 	bl	80002bc <__adddf3>
 800e624:	4642      	mov	r2, r8
 800e626:	464b      	mov	r3, r9
 800e628:	f7f1 fe48 	bl	80002bc <__adddf3>
 800e62c:	4632      	mov	r2, r6
 800e62e:	463b      	mov	r3, r7
 800e630:	f7f1 fe44 	bl	80002bc <__adddf3>
 800e634:	2000      	movs	r0, #0
 800e636:	4632      	mov	r2, r6
 800e638:	463b      	mov	r3, r7
 800e63a:	4604      	mov	r4, r0
 800e63c:	460d      	mov	r5, r1
 800e63e:	f7f1 fe3b 	bl	80002b8 <__aeabi_dsub>
 800e642:	4642      	mov	r2, r8
 800e644:	464b      	mov	r3, r9
 800e646:	f7f1 fe37 	bl	80002b8 <__aeabi_dsub>
 800e64a:	ec53 2b18 	vmov	r2, r3, d8
 800e64e:	f7f1 fe33 	bl	80002b8 <__aeabi_dsub>
 800e652:	4602      	mov	r2, r0
 800e654:	460b      	mov	r3, r1
 800e656:	4650      	mov	r0, sl
 800e658:	4659      	mov	r1, fp
 800e65a:	e610      	b.n	800e27e <__ieee754_pow+0x31e>
 800e65c:	2401      	movs	r4, #1
 800e65e:	e6a1      	b.n	800e3a4 <__ieee754_pow+0x444>
 800e660:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800e6b0 <__ieee754_pow+0x750>
 800e664:	e617      	b.n	800e296 <__ieee754_pow+0x336>
 800e666:	bf00      	nop
 800e668:	4a454eef 	.word	0x4a454eef
 800e66c:	3fca7e28 	.word	0x3fca7e28
 800e670:	93c9db65 	.word	0x93c9db65
 800e674:	3fcd864a 	.word	0x3fcd864a
 800e678:	a91d4101 	.word	0xa91d4101
 800e67c:	3fd17460 	.word	0x3fd17460
 800e680:	518f264d 	.word	0x518f264d
 800e684:	3fd55555 	.word	0x3fd55555
 800e688:	db6fabff 	.word	0xdb6fabff
 800e68c:	3fdb6db6 	.word	0x3fdb6db6
 800e690:	33333303 	.word	0x33333303
 800e694:	3fe33333 	.word	0x3fe33333
 800e698:	e0000000 	.word	0xe0000000
 800e69c:	3feec709 	.word	0x3feec709
 800e6a0:	dc3a03fd 	.word	0xdc3a03fd
 800e6a4:	3feec709 	.word	0x3feec709
 800e6a8:	145b01f5 	.word	0x145b01f5
 800e6ac:	be3e2fe0 	.word	0xbe3e2fe0
 800e6b0:	00000000 	.word	0x00000000
 800e6b4:	3ff00000 	.word	0x3ff00000
 800e6b8:	7ff00000 	.word	0x7ff00000
 800e6bc:	43400000 	.word	0x43400000
 800e6c0:	0003988e 	.word	0x0003988e
 800e6c4:	000bb679 	.word	0x000bb679
 800e6c8:	0800f3e8 	.word	0x0800f3e8
 800e6cc:	3ff00000 	.word	0x3ff00000
 800e6d0:	40080000 	.word	0x40080000
 800e6d4:	0800f408 	.word	0x0800f408
 800e6d8:	0800f3f8 	.word	0x0800f3f8
 800e6dc:	a3b3      	add	r3, pc, #716	; (adr r3, 800e9ac <__ieee754_pow+0xa4c>)
 800e6de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6e2:	4640      	mov	r0, r8
 800e6e4:	4649      	mov	r1, r9
 800e6e6:	f7f1 fde9 	bl	80002bc <__adddf3>
 800e6ea:	4622      	mov	r2, r4
 800e6ec:	ec41 0b1a 	vmov	d10, r0, r1
 800e6f0:	462b      	mov	r3, r5
 800e6f2:	4630      	mov	r0, r6
 800e6f4:	4639      	mov	r1, r7
 800e6f6:	f7f1 fddf 	bl	80002b8 <__aeabi_dsub>
 800e6fa:	4602      	mov	r2, r0
 800e6fc:	460b      	mov	r3, r1
 800e6fe:	ec51 0b1a 	vmov	r0, r1, d10
 800e702:	f7f2 fa21 	bl	8000b48 <__aeabi_dcmpgt>
 800e706:	2800      	cmp	r0, #0
 800e708:	f47f ae04 	bne.w	800e314 <__ieee754_pow+0x3b4>
 800e70c:	4aa2      	ldr	r2, [pc, #648]	; (800e998 <__ieee754_pow+0xa38>)
 800e70e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e712:	4293      	cmp	r3, r2
 800e714:	f340 8107 	ble.w	800e926 <__ieee754_pow+0x9c6>
 800e718:	151b      	asrs	r3, r3, #20
 800e71a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800e71e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800e722:	fa4a fa03 	asr.w	sl, sl, r3
 800e726:	44da      	add	sl, fp
 800e728:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800e72c:	489b      	ldr	r0, [pc, #620]	; (800e99c <__ieee754_pow+0xa3c>)
 800e72e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800e732:	4108      	asrs	r0, r1
 800e734:	ea00 030a 	and.w	r3, r0, sl
 800e738:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800e73c:	f1c1 0114 	rsb	r1, r1, #20
 800e740:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800e744:	fa4a fa01 	asr.w	sl, sl, r1
 800e748:	f1bb 0f00 	cmp.w	fp, #0
 800e74c:	f04f 0200 	mov.w	r2, #0
 800e750:	4620      	mov	r0, r4
 800e752:	4629      	mov	r1, r5
 800e754:	bfb8      	it	lt
 800e756:	f1ca 0a00 	rsblt	sl, sl, #0
 800e75a:	f7f1 fdad 	bl	80002b8 <__aeabi_dsub>
 800e75e:	ec41 0b19 	vmov	d9, r0, r1
 800e762:	4642      	mov	r2, r8
 800e764:	464b      	mov	r3, r9
 800e766:	ec51 0b19 	vmov	r0, r1, d9
 800e76a:	f7f1 fda7 	bl	80002bc <__adddf3>
 800e76e:	a37a      	add	r3, pc, #488	; (adr r3, 800e958 <__ieee754_pow+0x9f8>)
 800e770:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e774:	2000      	movs	r0, #0
 800e776:	4604      	mov	r4, r0
 800e778:	460d      	mov	r5, r1
 800e77a:	f7f1 ff55 	bl	8000628 <__aeabi_dmul>
 800e77e:	ec53 2b19 	vmov	r2, r3, d9
 800e782:	4606      	mov	r6, r0
 800e784:	460f      	mov	r7, r1
 800e786:	4620      	mov	r0, r4
 800e788:	4629      	mov	r1, r5
 800e78a:	f7f1 fd95 	bl	80002b8 <__aeabi_dsub>
 800e78e:	4602      	mov	r2, r0
 800e790:	460b      	mov	r3, r1
 800e792:	4640      	mov	r0, r8
 800e794:	4649      	mov	r1, r9
 800e796:	f7f1 fd8f 	bl	80002b8 <__aeabi_dsub>
 800e79a:	a371      	add	r3, pc, #452	; (adr r3, 800e960 <__ieee754_pow+0xa00>)
 800e79c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7a0:	f7f1 ff42 	bl	8000628 <__aeabi_dmul>
 800e7a4:	a370      	add	r3, pc, #448	; (adr r3, 800e968 <__ieee754_pow+0xa08>)
 800e7a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7aa:	4680      	mov	r8, r0
 800e7ac:	4689      	mov	r9, r1
 800e7ae:	4620      	mov	r0, r4
 800e7b0:	4629      	mov	r1, r5
 800e7b2:	f7f1 ff39 	bl	8000628 <__aeabi_dmul>
 800e7b6:	4602      	mov	r2, r0
 800e7b8:	460b      	mov	r3, r1
 800e7ba:	4640      	mov	r0, r8
 800e7bc:	4649      	mov	r1, r9
 800e7be:	f7f1 fd7d 	bl	80002bc <__adddf3>
 800e7c2:	4604      	mov	r4, r0
 800e7c4:	460d      	mov	r5, r1
 800e7c6:	4602      	mov	r2, r0
 800e7c8:	460b      	mov	r3, r1
 800e7ca:	4630      	mov	r0, r6
 800e7cc:	4639      	mov	r1, r7
 800e7ce:	f7f1 fd75 	bl	80002bc <__adddf3>
 800e7d2:	4632      	mov	r2, r6
 800e7d4:	463b      	mov	r3, r7
 800e7d6:	4680      	mov	r8, r0
 800e7d8:	4689      	mov	r9, r1
 800e7da:	f7f1 fd6d 	bl	80002b8 <__aeabi_dsub>
 800e7de:	4602      	mov	r2, r0
 800e7e0:	460b      	mov	r3, r1
 800e7e2:	4620      	mov	r0, r4
 800e7e4:	4629      	mov	r1, r5
 800e7e6:	f7f1 fd67 	bl	80002b8 <__aeabi_dsub>
 800e7ea:	4642      	mov	r2, r8
 800e7ec:	4606      	mov	r6, r0
 800e7ee:	460f      	mov	r7, r1
 800e7f0:	464b      	mov	r3, r9
 800e7f2:	4640      	mov	r0, r8
 800e7f4:	4649      	mov	r1, r9
 800e7f6:	f7f1 ff17 	bl	8000628 <__aeabi_dmul>
 800e7fa:	a35d      	add	r3, pc, #372	; (adr r3, 800e970 <__ieee754_pow+0xa10>)
 800e7fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e800:	4604      	mov	r4, r0
 800e802:	460d      	mov	r5, r1
 800e804:	f7f1 ff10 	bl	8000628 <__aeabi_dmul>
 800e808:	a35b      	add	r3, pc, #364	; (adr r3, 800e978 <__ieee754_pow+0xa18>)
 800e80a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e80e:	f7f1 fd53 	bl	80002b8 <__aeabi_dsub>
 800e812:	4622      	mov	r2, r4
 800e814:	462b      	mov	r3, r5
 800e816:	f7f1 ff07 	bl	8000628 <__aeabi_dmul>
 800e81a:	a359      	add	r3, pc, #356	; (adr r3, 800e980 <__ieee754_pow+0xa20>)
 800e81c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e820:	f7f1 fd4c 	bl	80002bc <__adddf3>
 800e824:	4622      	mov	r2, r4
 800e826:	462b      	mov	r3, r5
 800e828:	f7f1 fefe 	bl	8000628 <__aeabi_dmul>
 800e82c:	a356      	add	r3, pc, #344	; (adr r3, 800e988 <__ieee754_pow+0xa28>)
 800e82e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e832:	f7f1 fd41 	bl	80002b8 <__aeabi_dsub>
 800e836:	4622      	mov	r2, r4
 800e838:	462b      	mov	r3, r5
 800e83a:	f7f1 fef5 	bl	8000628 <__aeabi_dmul>
 800e83e:	a354      	add	r3, pc, #336	; (adr r3, 800e990 <__ieee754_pow+0xa30>)
 800e840:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e844:	f7f1 fd3a 	bl	80002bc <__adddf3>
 800e848:	4622      	mov	r2, r4
 800e84a:	462b      	mov	r3, r5
 800e84c:	f7f1 feec 	bl	8000628 <__aeabi_dmul>
 800e850:	4602      	mov	r2, r0
 800e852:	460b      	mov	r3, r1
 800e854:	4640      	mov	r0, r8
 800e856:	4649      	mov	r1, r9
 800e858:	f7f1 fd2e 	bl	80002b8 <__aeabi_dsub>
 800e85c:	4604      	mov	r4, r0
 800e85e:	460d      	mov	r5, r1
 800e860:	4602      	mov	r2, r0
 800e862:	460b      	mov	r3, r1
 800e864:	4640      	mov	r0, r8
 800e866:	4649      	mov	r1, r9
 800e868:	f7f1 fede 	bl	8000628 <__aeabi_dmul>
 800e86c:	2200      	movs	r2, #0
 800e86e:	ec41 0b19 	vmov	d9, r0, r1
 800e872:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e876:	4620      	mov	r0, r4
 800e878:	4629      	mov	r1, r5
 800e87a:	f7f1 fd1d 	bl	80002b8 <__aeabi_dsub>
 800e87e:	4602      	mov	r2, r0
 800e880:	460b      	mov	r3, r1
 800e882:	ec51 0b19 	vmov	r0, r1, d9
 800e886:	f7f1 fff9 	bl	800087c <__aeabi_ddiv>
 800e88a:	4632      	mov	r2, r6
 800e88c:	4604      	mov	r4, r0
 800e88e:	460d      	mov	r5, r1
 800e890:	463b      	mov	r3, r7
 800e892:	4640      	mov	r0, r8
 800e894:	4649      	mov	r1, r9
 800e896:	f7f1 fec7 	bl	8000628 <__aeabi_dmul>
 800e89a:	4632      	mov	r2, r6
 800e89c:	463b      	mov	r3, r7
 800e89e:	f7f1 fd0d 	bl	80002bc <__adddf3>
 800e8a2:	4602      	mov	r2, r0
 800e8a4:	460b      	mov	r3, r1
 800e8a6:	4620      	mov	r0, r4
 800e8a8:	4629      	mov	r1, r5
 800e8aa:	f7f1 fd05 	bl	80002b8 <__aeabi_dsub>
 800e8ae:	4642      	mov	r2, r8
 800e8b0:	464b      	mov	r3, r9
 800e8b2:	f7f1 fd01 	bl	80002b8 <__aeabi_dsub>
 800e8b6:	460b      	mov	r3, r1
 800e8b8:	4602      	mov	r2, r0
 800e8ba:	4939      	ldr	r1, [pc, #228]	; (800e9a0 <__ieee754_pow+0xa40>)
 800e8bc:	2000      	movs	r0, #0
 800e8be:	f7f1 fcfb 	bl	80002b8 <__aeabi_dsub>
 800e8c2:	ec41 0b10 	vmov	d0, r0, r1
 800e8c6:	ee10 3a90 	vmov	r3, s1
 800e8ca:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800e8ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e8d2:	da2b      	bge.n	800e92c <__ieee754_pow+0x9cc>
 800e8d4:	4650      	mov	r0, sl
 800e8d6:	f000 fa1b 	bl	800ed10 <scalbn>
 800e8da:	ec51 0b10 	vmov	r0, r1, d0
 800e8de:	ec53 2b18 	vmov	r2, r3, d8
 800e8e2:	f7ff bbee 	b.w	800e0c2 <__ieee754_pow+0x162>
 800e8e6:	4b2f      	ldr	r3, [pc, #188]	; (800e9a4 <__ieee754_pow+0xa44>)
 800e8e8:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800e8ec:	429e      	cmp	r6, r3
 800e8ee:	f77f af0d 	ble.w	800e70c <__ieee754_pow+0x7ac>
 800e8f2:	4b2d      	ldr	r3, [pc, #180]	; (800e9a8 <__ieee754_pow+0xa48>)
 800e8f4:	440b      	add	r3, r1
 800e8f6:	4303      	orrs	r3, r0
 800e8f8:	d009      	beq.n	800e90e <__ieee754_pow+0x9ae>
 800e8fa:	ec51 0b18 	vmov	r0, r1, d8
 800e8fe:	2200      	movs	r2, #0
 800e900:	2300      	movs	r3, #0
 800e902:	f7f2 f903 	bl	8000b0c <__aeabi_dcmplt>
 800e906:	3800      	subs	r0, #0
 800e908:	bf18      	it	ne
 800e90a:	2001      	movne	r0, #1
 800e90c:	e448      	b.n	800e1a0 <__ieee754_pow+0x240>
 800e90e:	4622      	mov	r2, r4
 800e910:	462b      	mov	r3, r5
 800e912:	f7f1 fcd1 	bl	80002b8 <__aeabi_dsub>
 800e916:	4642      	mov	r2, r8
 800e918:	464b      	mov	r3, r9
 800e91a:	f7f2 f90b 	bl	8000b34 <__aeabi_dcmpge>
 800e91e:	2800      	cmp	r0, #0
 800e920:	f43f aef4 	beq.w	800e70c <__ieee754_pow+0x7ac>
 800e924:	e7e9      	b.n	800e8fa <__ieee754_pow+0x99a>
 800e926:	f04f 0a00 	mov.w	sl, #0
 800e92a:	e71a      	b.n	800e762 <__ieee754_pow+0x802>
 800e92c:	ec51 0b10 	vmov	r0, r1, d0
 800e930:	4619      	mov	r1, r3
 800e932:	e7d4      	b.n	800e8de <__ieee754_pow+0x97e>
 800e934:	491a      	ldr	r1, [pc, #104]	; (800e9a0 <__ieee754_pow+0xa40>)
 800e936:	2000      	movs	r0, #0
 800e938:	f7ff bb31 	b.w	800df9e <__ieee754_pow+0x3e>
 800e93c:	2000      	movs	r0, #0
 800e93e:	2100      	movs	r1, #0
 800e940:	f7ff bb2d 	b.w	800df9e <__ieee754_pow+0x3e>
 800e944:	4630      	mov	r0, r6
 800e946:	4639      	mov	r1, r7
 800e948:	f7ff bb29 	b.w	800df9e <__ieee754_pow+0x3e>
 800e94c:	9204      	str	r2, [sp, #16]
 800e94e:	f7ff bb7b 	b.w	800e048 <__ieee754_pow+0xe8>
 800e952:	2300      	movs	r3, #0
 800e954:	f7ff bb65 	b.w	800e022 <__ieee754_pow+0xc2>
 800e958:	00000000 	.word	0x00000000
 800e95c:	3fe62e43 	.word	0x3fe62e43
 800e960:	fefa39ef 	.word	0xfefa39ef
 800e964:	3fe62e42 	.word	0x3fe62e42
 800e968:	0ca86c39 	.word	0x0ca86c39
 800e96c:	be205c61 	.word	0xbe205c61
 800e970:	72bea4d0 	.word	0x72bea4d0
 800e974:	3e663769 	.word	0x3e663769
 800e978:	c5d26bf1 	.word	0xc5d26bf1
 800e97c:	3ebbbd41 	.word	0x3ebbbd41
 800e980:	af25de2c 	.word	0xaf25de2c
 800e984:	3f11566a 	.word	0x3f11566a
 800e988:	16bebd93 	.word	0x16bebd93
 800e98c:	3f66c16c 	.word	0x3f66c16c
 800e990:	5555553e 	.word	0x5555553e
 800e994:	3fc55555 	.word	0x3fc55555
 800e998:	3fe00000 	.word	0x3fe00000
 800e99c:	fff00000 	.word	0xfff00000
 800e9a0:	3ff00000 	.word	0x3ff00000
 800e9a4:	4090cbff 	.word	0x4090cbff
 800e9a8:	3f6f3400 	.word	0x3f6f3400
 800e9ac:	652b82fe 	.word	0x652b82fe
 800e9b0:	3c971547 	.word	0x3c971547
 800e9b4:	00000000 	.word	0x00000000

0800e9b8 <atan>:
 800e9b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9bc:	ec55 4b10 	vmov	r4, r5, d0
 800e9c0:	4bc3      	ldr	r3, [pc, #780]	; (800ecd0 <atan+0x318>)
 800e9c2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800e9c6:	429e      	cmp	r6, r3
 800e9c8:	46ab      	mov	fp, r5
 800e9ca:	dd18      	ble.n	800e9fe <atan+0x46>
 800e9cc:	4bc1      	ldr	r3, [pc, #772]	; (800ecd4 <atan+0x31c>)
 800e9ce:	429e      	cmp	r6, r3
 800e9d0:	dc01      	bgt.n	800e9d6 <atan+0x1e>
 800e9d2:	d109      	bne.n	800e9e8 <atan+0x30>
 800e9d4:	b144      	cbz	r4, 800e9e8 <atan+0x30>
 800e9d6:	4622      	mov	r2, r4
 800e9d8:	462b      	mov	r3, r5
 800e9da:	4620      	mov	r0, r4
 800e9dc:	4629      	mov	r1, r5
 800e9de:	f7f1 fc6d 	bl	80002bc <__adddf3>
 800e9e2:	4604      	mov	r4, r0
 800e9e4:	460d      	mov	r5, r1
 800e9e6:	e006      	b.n	800e9f6 <atan+0x3e>
 800e9e8:	f1bb 0f00 	cmp.w	fp, #0
 800e9ec:	f300 8131 	bgt.w	800ec52 <atan+0x29a>
 800e9f0:	a59b      	add	r5, pc, #620	; (adr r5, 800ec60 <atan+0x2a8>)
 800e9f2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e9f6:	ec45 4b10 	vmov	d0, r4, r5
 800e9fa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9fe:	4bb6      	ldr	r3, [pc, #728]	; (800ecd8 <atan+0x320>)
 800ea00:	429e      	cmp	r6, r3
 800ea02:	dc14      	bgt.n	800ea2e <atan+0x76>
 800ea04:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800ea08:	429e      	cmp	r6, r3
 800ea0a:	dc0d      	bgt.n	800ea28 <atan+0x70>
 800ea0c:	a396      	add	r3, pc, #600	; (adr r3, 800ec68 <atan+0x2b0>)
 800ea0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea12:	ee10 0a10 	vmov	r0, s0
 800ea16:	4629      	mov	r1, r5
 800ea18:	f7f1 fc50 	bl	80002bc <__adddf3>
 800ea1c:	4baf      	ldr	r3, [pc, #700]	; (800ecdc <atan+0x324>)
 800ea1e:	2200      	movs	r2, #0
 800ea20:	f7f2 f892 	bl	8000b48 <__aeabi_dcmpgt>
 800ea24:	2800      	cmp	r0, #0
 800ea26:	d1e6      	bne.n	800e9f6 <atan+0x3e>
 800ea28:	f04f 3aff 	mov.w	sl, #4294967295
 800ea2c:	e02b      	b.n	800ea86 <atan+0xce>
 800ea2e:	f000 f963 	bl	800ecf8 <fabs>
 800ea32:	4bab      	ldr	r3, [pc, #684]	; (800ece0 <atan+0x328>)
 800ea34:	429e      	cmp	r6, r3
 800ea36:	ec55 4b10 	vmov	r4, r5, d0
 800ea3a:	f300 80bf 	bgt.w	800ebbc <atan+0x204>
 800ea3e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800ea42:	429e      	cmp	r6, r3
 800ea44:	f300 80a0 	bgt.w	800eb88 <atan+0x1d0>
 800ea48:	ee10 2a10 	vmov	r2, s0
 800ea4c:	ee10 0a10 	vmov	r0, s0
 800ea50:	462b      	mov	r3, r5
 800ea52:	4629      	mov	r1, r5
 800ea54:	f7f1 fc32 	bl	80002bc <__adddf3>
 800ea58:	4ba0      	ldr	r3, [pc, #640]	; (800ecdc <atan+0x324>)
 800ea5a:	2200      	movs	r2, #0
 800ea5c:	f7f1 fc2c 	bl	80002b8 <__aeabi_dsub>
 800ea60:	2200      	movs	r2, #0
 800ea62:	4606      	mov	r6, r0
 800ea64:	460f      	mov	r7, r1
 800ea66:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ea6a:	4620      	mov	r0, r4
 800ea6c:	4629      	mov	r1, r5
 800ea6e:	f7f1 fc25 	bl	80002bc <__adddf3>
 800ea72:	4602      	mov	r2, r0
 800ea74:	460b      	mov	r3, r1
 800ea76:	4630      	mov	r0, r6
 800ea78:	4639      	mov	r1, r7
 800ea7a:	f7f1 feff 	bl	800087c <__aeabi_ddiv>
 800ea7e:	f04f 0a00 	mov.w	sl, #0
 800ea82:	4604      	mov	r4, r0
 800ea84:	460d      	mov	r5, r1
 800ea86:	4622      	mov	r2, r4
 800ea88:	462b      	mov	r3, r5
 800ea8a:	4620      	mov	r0, r4
 800ea8c:	4629      	mov	r1, r5
 800ea8e:	f7f1 fdcb 	bl	8000628 <__aeabi_dmul>
 800ea92:	4602      	mov	r2, r0
 800ea94:	460b      	mov	r3, r1
 800ea96:	4680      	mov	r8, r0
 800ea98:	4689      	mov	r9, r1
 800ea9a:	f7f1 fdc5 	bl	8000628 <__aeabi_dmul>
 800ea9e:	a374      	add	r3, pc, #464	; (adr r3, 800ec70 <atan+0x2b8>)
 800eaa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eaa4:	4606      	mov	r6, r0
 800eaa6:	460f      	mov	r7, r1
 800eaa8:	f7f1 fdbe 	bl	8000628 <__aeabi_dmul>
 800eaac:	a372      	add	r3, pc, #456	; (adr r3, 800ec78 <atan+0x2c0>)
 800eaae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eab2:	f7f1 fc03 	bl	80002bc <__adddf3>
 800eab6:	4632      	mov	r2, r6
 800eab8:	463b      	mov	r3, r7
 800eaba:	f7f1 fdb5 	bl	8000628 <__aeabi_dmul>
 800eabe:	a370      	add	r3, pc, #448	; (adr r3, 800ec80 <atan+0x2c8>)
 800eac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eac4:	f7f1 fbfa 	bl	80002bc <__adddf3>
 800eac8:	4632      	mov	r2, r6
 800eaca:	463b      	mov	r3, r7
 800eacc:	f7f1 fdac 	bl	8000628 <__aeabi_dmul>
 800ead0:	a36d      	add	r3, pc, #436	; (adr r3, 800ec88 <atan+0x2d0>)
 800ead2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ead6:	f7f1 fbf1 	bl	80002bc <__adddf3>
 800eada:	4632      	mov	r2, r6
 800eadc:	463b      	mov	r3, r7
 800eade:	f7f1 fda3 	bl	8000628 <__aeabi_dmul>
 800eae2:	a36b      	add	r3, pc, #428	; (adr r3, 800ec90 <atan+0x2d8>)
 800eae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eae8:	f7f1 fbe8 	bl	80002bc <__adddf3>
 800eaec:	4632      	mov	r2, r6
 800eaee:	463b      	mov	r3, r7
 800eaf0:	f7f1 fd9a 	bl	8000628 <__aeabi_dmul>
 800eaf4:	a368      	add	r3, pc, #416	; (adr r3, 800ec98 <atan+0x2e0>)
 800eaf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eafa:	f7f1 fbdf 	bl	80002bc <__adddf3>
 800eafe:	4642      	mov	r2, r8
 800eb00:	464b      	mov	r3, r9
 800eb02:	f7f1 fd91 	bl	8000628 <__aeabi_dmul>
 800eb06:	a366      	add	r3, pc, #408	; (adr r3, 800eca0 <atan+0x2e8>)
 800eb08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb0c:	4680      	mov	r8, r0
 800eb0e:	4689      	mov	r9, r1
 800eb10:	4630      	mov	r0, r6
 800eb12:	4639      	mov	r1, r7
 800eb14:	f7f1 fd88 	bl	8000628 <__aeabi_dmul>
 800eb18:	a363      	add	r3, pc, #396	; (adr r3, 800eca8 <atan+0x2f0>)
 800eb1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb1e:	f7f1 fbcb 	bl	80002b8 <__aeabi_dsub>
 800eb22:	4632      	mov	r2, r6
 800eb24:	463b      	mov	r3, r7
 800eb26:	f7f1 fd7f 	bl	8000628 <__aeabi_dmul>
 800eb2a:	a361      	add	r3, pc, #388	; (adr r3, 800ecb0 <atan+0x2f8>)
 800eb2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb30:	f7f1 fbc2 	bl	80002b8 <__aeabi_dsub>
 800eb34:	4632      	mov	r2, r6
 800eb36:	463b      	mov	r3, r7
 800eb38:	f7f1 fd76 	bl	8000628 <__aeabi_dmul>
 800eb3c:	a35e      	add	r3, pc, #376	; (adr r3, 800ecb8 <atan+0x300>)
 800eb3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb42:	f7f1 fbb9 	bl	80002b8 <__aeabi_dsub>
 800eb46:	4632      	mov	r2, r6
 800eb48:	463b      	mov	r3, r7
 800eb4a:	f7f1 fd6d 	bl	8000628 <__aeabi_dmul>
 800eb4e:	a35c      	add	r3, pc, #368	; (adr r3, 800ecc0 <atan+0x308>)
 800eb50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb54:	f7f1 fbb0 	bl	80002b8 <__aeabi_dsub>
 800eb58:	4632      	mov	r2, r6
 800eb5a:	463b      	mov	r3, r7
 800eb5c:	f7f1 fd64 	bl	8000628 <__aeabi_dmul>
 800eb60:	4602      	mov	r2, r0
 800eb62:	460b      	mov	r3, r1
 800eb64:	4640      	mov	r0, r8
 800eb66:	4649      	mov	r1, r9
 800eb68:	f7f1 fba8 	bl	80002bc <__adddf3>
 800eb6c:	4622      	mov	r2, r4
 800eb6e:	462b      	mov	r3, r5
 800eb70:	f7f1 fd5a 	bl	8000628 <__aeabi_dmul>
 800eb74:	f1ba 3fff 	cmp.w	sl, #4294967295
 800eb78:	4602      	mov	r2, r0
 800eb7a:	460b      	mov	r3, r1
 800eb7c:	d14b      	bne.n	800ec16 <atan+0x25e>
 800eb7e:	4620      	mov	r0, r4
 800eb80:	4629      	mov	r1, r5
 800eb82:	f7f1 fb99 	bl	80002b8 <__aeabi_dsub>
 800eb86:	e72c      	b.n	800e9e2 <atan+0x2a>
 800eb88:	ee10 0a10 	vmov	r0, s0
 800eb8c:	4b53      	ldr	r3, [pc, #332]	; (800ecdc <atan+0x324>)
 800eb8e:	2200      	movs	r2, #0
 800eb90:	4629      	mov	r1, r5
 800eb92:	f7f1 fb91 	bl	80002b8 <__aeabi_dsub>
 800eb96:	4b51      	ldr	r3, [pc, #324]	; (800ecdc <atan+0x324>)
 800eb98:	4606      	mov	r6, r0
 800eb9a:	460f      	mov	r7, r1
 800eb9c:	2200      	movs	r2, #0
 800eb9e:	4620      	mov	r0, r4
 800eba0:	4629      	mov	r1, r5
 800eba2:	f7f1 fb8b 	bl	80002bc <__adddf3>
 800eba6:	4602      	mov	r2, r0
 800eba8:	460b      	mov	r3, r1
 800ebaa:	4630      	mov	r0, r6
 800ebac:	4639      	mov	r1, r7
 800ebae:	f7f1 fe65 	bl	800087c <__aeabi_ddiv>
 800ebb2:	f04f 0a01 	mov.w	sl, #1
 800ebb6:	4604      	mov	r4, r0
 800ebb8:	460d      	mov	r5, r1
 800ebba:	e764      	b.n	800ea86 <atan+0xce>
 800ebbc:	4b49      	ldr	r3, [pc, #292]	; (800ece4 <atan+0x32c>)
 800ebbe:	429e      	cmp	r6, r3
 800ebc0:	da1d      	bge.n	800ebfe <atan+0x246>
 800ebc2:	ee10 0a10 	vmov	r0, s0
 800ebc6:	4b48      	ldr	r3, [pc, #288]	; (800ece8 <atan+0x330>)
 800ebc8:	2200      	movs	r2, #0
 800ebca:	4629      	mov	r1, r5
 800ebcc:	f7f1 fb74 	bl	80002b8 <__aeabi_dsub>
 800ebd0:	4b45      	ldr	r3, [pc, #276]	; (800ece8 <atan+0x330>)
 800ebd2:	4606      	mov	r6, r0
 800ebd4:	460f      	mov	r7, r1
 800ebd6:	2200      	movs	r2, #0
 800ebd8:	4620      	mov	r0, r4
 800ebda:	4629      	mov	r1, r5
 800ebdc:	f7f1 fd24 	bl	8000628 <__aeabi_dmul>
 800ebe0:	4b3e      	ldr	r3, [pc, #248]	; (800ecdc <atan+0x324>)
 800ebe2:	2200      	movs	r2, #0
 800ebe4:	f7f1 fb6a 	bl	80002bc <__adddf3>
 800ebe8:	4602      	mov	r2, r0
 800ebea:	460b      	mov	r3, r1
 800ebec:	4630      	mov	r0, r6
 800ebee:	4639      	mov	r1, r7
 800ebf0:	f7f1 fe44 	bl	800087c <__aeabi_ddiv>
 800ebf4:	f04f 0a02 	mov.w	sl, #2
 800ebf8:	4604      	mov	r4, r0
 800ebfa:	460d      	mov	r5, r1
 800ebfc:	e743      	b.n	800ea86 <atan+0xce>
 800ebfe:	462b      	mov	r3, r5
 800ec00:	ee10 2a10 	vmov	r2, s0
 800ec04:	4939      	ldr	r1, [pc, #228]	; (800ecec <atan+0x334>)
 800ec06:	2000      	movs	r0, #0
 800ec08:	f7f1 fe38 	bl	800087c <__aeabi_ddiv>
 800ec0c:	f04f 0a03 	mov.w	sl, #3
 800ec10:	4604      	mov	r4, r0
 800ec12:	460d      	mov	r5, r1
 800ec14:	e737      	b.n	800ea86 <atan+0xce>
 800ec16:	4b36      	ldr	r3, [pc, #216]	; (800ecf0 <atan+0x338>)
 800ec18:	4e36      	ldr	r6, [pc, #216]	; (800ecf4 <atan+0x33c>)
 800ec1a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ec1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec22:	f7f1 fb49 	bl	80002b8 <__aeabi_dsub>
 800ec26:	4622      	mov	r2, r4
 800ec28:	462b      	mov	r3, r5
 800ec2a:	f7f1 fb45 	bl	80002b8 <__aeabi_dsub>
 800ec2e:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800ec32:	4602      	mov	r2, r0
 800ec34:	460b      	mov	r3, r1
 800ec36:	e9d6 0100 	ldrd	r0, r1, [r6]
 800ec3a:	f7f1 fb3d 	bl	80002b8 <__aeabi_dsub>
 800ec3e:	f1bb 0f00 	cmp.w	fp, #0
 800ec42:	4604      	mov	r4, r0
 800ec44:	460d      	mov	r5, r1
 800ec46:	f6bf aed6 	bge.w	800e9f6 <atan+0x3e>
 800ec4a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ec4e:	461d      	mov	r5, r3
 800ec50:	e6d1      	b.n	800e9f6 <atan+0x3e>
 800ec52:	a51d      	add	r5, pc, #116	; (adr r5, 800ecc8 <atan+0x310>)
 800ec54:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ec58:	e6cd      	b.n	800e9f6 <atan+0x3e>
 800ec5a:	bf00      	nop
 800ec5c:	f3af 8000 	nop.w
 800ec60:	54442d18 	.word	0x54442d18
 800ec64:	bff921fb 	.word	0xbff921fb
 800ec68:	8800759c 	.word	0x8800759c
 800ec6c:	7e37e43c 	.word	0x7e37e43c
 800ec70:	e322da11 	.word	0xe322da11
 800ec74:	3f90ad3a 	.word	0x3f90ad3a
 800ec78:	24760deb 	.word	0x24760deb
 800ec7c:	3fa97b4b 	.word	0x3fa97b4b
 800ec80:	a0d03d51 	.word	0xa0d03d51
 800ec84:	3fb10d66 	.word	0x3fb10d66
 800ec88:	c54c206e 	.word	0xc54c206e
 800ec8c:	3fb745cd 	.word	0x3fb745cd
 800ec90:	920083ff 	.word	0x920083ff
 800ec94:	3fc24924 	.word	0x3fc24924
 800ec98:	5555550d 	.word	0x5555550d
 800ec9c:	3fd55555 	.word	0x3fd55555
 800eca0:	2c6a6c2f 	.word	0x2c6a6c2f
 800eca4:	bfa2b444 	.word	0xbfa2b444
 800eca8:	52defd9a 	.word	0x52defd9a
 800ecac:	3fadde2d 	.word	0x3fadde2d
 800ecb0:	af749a6d 	.word	0xaf749a6d
 800ecb4:	3fb3b0f2 	.word	0x3fb3b0f2
 800ecb8:	fe231671 	.word	0xfe231671
 800ecbc:	3fbc71c6 	.word	0x3fbc71c6
 800ecc0:	9998ebc4 	.word	0x9998ebc4
 800ecc4:	3fc99999 	.word	0x3fc99999
 800ecc8:	54442d18 	.word	0x54442d18
 800eccc:	3ff921fb 	.word	0x3ff921fb
 800ecd0:	440fffff 	.word	0x440fffff
 800ecd4:	7ff00000 	.word	0x7ff00000
 800ecd8:	3fdbffff 	.word	0x3fdbffff
 800ecdc:	3ff00000 	.word	0x3ff00000
 800ece0:	3ff2ffff 	.word	0x3ff2ffff
 800ece4:	40038000 	.word	0x40038000
 800ece8:	3ff80000 	.word	0x3ff80000
 800ecec:	bff00000 	.word	0xbff00000
 800ecf0:	0800f438 	.word	0x0800f438
 800ecf4:	0800f418 	.word	0x0800f418

0800ecf8 <fabs>:
 800ecf8:	ec51 0b10 	vmov	r0, r1, d0
 800ecfc:	ee10 2a10 	vmov	r2, s0
 800ed00:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ed04:	ec43 2b10 	vmov	d0, r2, r3
 800ed08:	4770      	bx	lr
 800ed0a:	0000      	movs	r0, r0
 800ed0c:	0000      	movs	r0, r0
	...

0800ed10 <scalbn>:
 800ed10:	b570      	push	{r4, r5, r6, lr}
 800ed12:	ec55 4b10 	vmov	r4, r5, d0
 800ed16:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800ed1a:	4606      	mov	r6, r0
 800ed1c:	462b      	mov	r3, r5
 800ed1e:	b999      	cbnz	r1, 800ed48 <scalbn+0x38>
 800ed20:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ed24:	4323      	orrs	r3, r4
 800ed26:	d03f      	beq.n	800eda8 <scalbn+0x98>
 800ed28:	4b35      	ldr	r3, [pc, #212]	; (800ee00 <scalbn+0xf0>)
 800ed2a:	4629      	mov	r1, r5
 800ed2c:	ee10 0a10 	vmov	r0, s0
 800ed30:	2200      	movs	r2, #0
 800ed32:	f7f1 fc79 	bl	8000628 <__aeabi_dmul>
 800ed36:	4b33      	ldr	r3, [pc, #204]	; (800ee04 <scalbn+0xf4>)
 800ed38:	429e      	cmp	r6, r3
 800ed3a:	4604      	mov	r4, r0
 800ed3c:	460d      	mov	r5, r1
 800ed3e:	da10      	bge.n	800ed62 <scalbn+0x52>
 800ed40:	a327      	add	r3, pc, #156	; (adr r3, 800ede0 <scalbn+0xd0>)
 800ed42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed46:	e01f      	b.n	800ed88 <scalbn+0x78>
 800ed48:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800ed4c:	4291      	cmp	r1, r2
 800ed4e:	d10c      	bne.n	800ed6a <scalbn+0x5a>
 800ed50:	ee10 2a10 	vmov	r2, s0
 800ed54:	4620      	mov	r0, r4
 800ed56:	4629      	mov	r1, r5
 800ed58:	f7f1 fab0 	bl	80002bc <__adddf3>
 800ed5c:	4604      	mov	r4, r0
 800ed5e:	460d      	mov	r5, r1
 800ed60:	e022      	b.n	800eda8 <scalbn+0x98>
 800ed62:	460b      	mov	r3, r1
 800ed64:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800ed68:	3936      	subs	r1, #54	; 0x36
 800ed6a:	f24c 3250 	movw	r2, #50000	; 0xc350
 800ed6e:	4296      	cmp	r6, r2
 800ed70:	dd0d      	ble.n	800ed8e <scalbn+0x7e>
 800ed72:	2d00      	cmp	r5, #0
 800ed74:	a11c      	add	r1, pc, #112	; (adr r1, 800ede8 <scalbn+0xd8>)
 800ed76:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ed7a:	da02      	bge.n	800ed82 <scalbn+0x72>
 800ed7c:	a11c      	add	r1, pc, #112	; (adr r1, 800edf0 <scalbn+0xe0>)
 800ed7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ed82:	a319      	add	r3, pc, #100	; (adr r3, 800ede8 <scalbn+0xd8>)
 800ed84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed88:	f7f1 fc4e 	bl	8000628 <__aeabi_dmul>
 800ed8c:	e7e6      	b.n	800ed5c <scalbn+0x4c>
 800ed8e:	1872      	adds	r2, r6, r1
 800ed90:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800ed94:	428a      	cmp	r2, r1
 800ed96:	dcec      	bgt.n	800ed72 <scalbn+0x62>
 800ed98:	2a00      	cmp	r2, #0
 800ed9a:	dd08      	ble.n	800edae <scalbn+0x9e>
 800ed9c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800eda0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800eda4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800eda8:	ec45 4b10 	vmov	d0, r4, r5
 800edac:	bd70      	pop	{r4, r5, r6, pc}
 800edae:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800edb2:	da08      	bge.n	800edc6 <scalbn+0xb6>
 800edb4:	2d00      	cmp	r5, #0
 800edb6:	a10a      	add	r1, pc, #40	; (adr r1, 800ede0 <scalbn+0xd0>)
 800edb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800edbc:	dac0      	bge.n	800ed40 <scalbn+0x30>
 800edbe:	a10e      	add	r1, pc, #56	; (adr r1, 800edf8 <scalbn+0xe8>)
 800edc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800edc4:	e7bc      	b.n	800ed40 <scalbn+0x30>
 800edc6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800edca:	3236      	adds	r2, #54	; 0x36
 800edcc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800edd0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800edd4:	4620      	mov	r0, r4
 800edd6:	4b0c      	ldr	r3, [pc, #48]	; (800ee08 <scalbn+0xf8>)
 800edd8:	2200      	movs	r2, #0
 800edda:	e7d5      	b.n	800ed88 <scalbn+0x78>
 800eddc:	f3af 8000 	nop.w
 800ede0:	c2f8f359 	.word	0xc2f8f359
 800ede4:	01a56e1f 	.word	0x01a56e1f
 800ede8:	8800759c 	.word	0x8800759c
 800edec:	7e37e43c 	.word	0x7e37e43c
 800edf0:	8800759c 	.word	0x8800759c
 800edf4:	fe37e43c 	.word	0xfe37e43c
 800edf8:	c2f8f359 	.word	0xc2f8f359
 800edfc:	81a56e1f 	.word	0x81a56e1f
 800ee00:	43500000 	.word	0x43500000
 800ee04:	ffff3cb0 	.word	0xffff3cb0
 800ee08:	3c900000 	.word	0x3c900000

0800ee0c <with_errno>:
 800ee0c:	b570      	push	{r4, r5, r6, lr}
 800ee0e:	4604      	mov	r4, r0
 800ee10:	460d      	mov	r5, r1
 800ee12:	4616      	mov	r6, r2
 800ee14:	f7fc ffe0 	bl	800bdd8 <__errno>
 800ee18:	4629      	mov	r1, r5
 800ee1a:	6006      	str	r6, [r0, #0]
 800ee1c:	4620      	mov	r0, r4
 800ee1e:	bd70      	pop	{r4, r5, r6, pc}

0800ee20 <xflow>:
 800ee20:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ee22:	4614      	mov	r4, r2
 800ee24:	461d      	mov	r5, r3
 800ee26:	b108      	cbz	r0, 800ee2c <xflow+0xc>
 800ee28:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ee2c:	e9cd 2300 	strd	r2, r3, [sp]
 800ee30:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ee34:	4620      	mov	r0, r4
 800ee36:	4629      	mov	r1, r5
 800ee38:	f7f1 fbf6 	bl	8000628 <__aeabi_dmul>
 800ee3c:	2222      	movs	r2, #34	; 0x22
 800ee3e:	b003      	add	sp, #12
 800ee40:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ee44:	f7ff bfe2 	b.w	800ee0c <with_errno>

0800ee48 <__math_uflow>:
 800ee48:	b508      	push	{r3, lr}
 800ee4a:	2200      	movs	r2, #0
 800ee4c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800ee50:	f7ff ffe6 	bl	800ee20 <xflow>
 800ee54:	ec41 0b10 	vmov	d0, r0, r1
 800ee58:	bd08      	pop	{r3, pc}

0800ee5a <__math_oflow>:
 800ee5a:	b508      	push	{r3, lr}
 800ee5c:	2200      	movs	r2, #0
 800ee5e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800ee62:	f7ff ffdd 	bl	800ee20 <xflow>
 800ee66:	ec41 0b10 	vmov	d0, r0, r1
 800ee6a:	bd08      	pop	{r3, pc}

0800ee6c <_init>:
 800ee6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee6e:	bf00      	nop
 800ee70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee72:	bc08      	pop	{r3}
 800ee74:	469e      	mov	lr, r3
 800ee76:	4770      	bx	lr

0800ee78 <_fini>:
 800ee78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee7a:	bf00      	nop
 800ee7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee7e:	bc08      	pop	{r3}
 800ee80:	469e      	mov	lr, r3
 800ee82:	4770      	bx	lr
