# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do SnakeComputer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/VGA {C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/VGA/MatrizAdapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:02 on Jun 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/VGA" C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/VGA/MatrizAdapter.sv 
# -- Compiling module MatrizAdapter
# 
# Top level modules:
# 	MatrizAdapter
# End time: 14:08:02 on Jun 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/ALU {C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/ALU/Multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:02 on Jun 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/ALU" C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/ALU/Multiplier.sv 
# -- Compiling module Multiplier
# 
# Top level modules:
# 	Multiplier
# End time: 14:08:02 on Jun 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/ALU {C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/ALU/Subtractor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:02 on Jun 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/ALU" C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/ALU/Subtractor.sv 
# -- Compiling module Subtractor
# 
# Top level modules:
# 	Subtractor
# End time: 14:08:02 on Jun 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/ALU {C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/ALU/Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:02 on Jun 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/ALU" C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/ALU/Adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 14:08:02 on Jun 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware {C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:02 on Jun 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware" C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:08:02 on Jun 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware {C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ROM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:02 on Jun 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware" C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ROM.sv 
# -- Compiling module ROM
# 
# Top level modules:
# 	ROM
# End time: 14:08:02 on Jun 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware {C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RAM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:02 on Jun 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware" C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RAM.sv 
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# End time: 14:08:03 on Jun 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware {C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/GPR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:03 on Jun 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware" C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/GPR.sv 
# -- Compiling module GPR
# 
# Top level modules:
# 	GPR
# End time: 14:08:03 on Jun 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware {C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:03 on Jun 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware" C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 14:08:03 on Jun 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware {C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ControlUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:03 on Jun 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware" C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ControlUnit.sv 
# -- Compiling module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# End time: 14:08:03 on Jun 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware {C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RegisterFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:03 on Jun 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware" C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RegisterFile.sv 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 14:08:03 on Jun 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware {C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ImmExtend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:03 on Jun 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware" C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ImmExtend.sv 
# -- Compiling module ImmExtend
# 
# Top level modules:
# 	ImmExtend
# End time: 14:08:03 on Jun 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware {C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/SignExtend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:03 on Jun 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware" C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/SignExtend.sv 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 14:08:03 on Jun 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/VGA {C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/VGA/vga_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:03 on Jun 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/VGA" C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/VGA/vga_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 14:08:03 on Jun 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/VGA {C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/VGA/video_gen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:03 on Jun 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/VGA" C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/VGA/video_gen.sv 
# -- Compiling module video_gen
# 
# Top level modules:
# 	video_gen
# End time: 14:08:03 on Jun 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware {C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ByteExtend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:03 on Jun 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware" C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ByteExtend.sv 
# -- Compiling module ByteExtend
# 
# Top level modules:
# 	ByteExtend
# End time: 14:08:03 on Jun 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware {C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/uartRX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:03 on Jun 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware" C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/uartRX.sv 
# -- Compiling module uartRX
# 
# Top level modules:
# 	uartRX
# End time: 14:08:03 on Jun 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/ALU {C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/ALU/ShiftLeft.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:03 on Jun 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/ALU" C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/ALU/ShiftLeft.sv 
# -- Compiling module ShiftLeft
# 
# Top level modules:
# 	ShiftLeft
# End time: 14:08:04 on Jun 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware {C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ClockDivider.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:04 on Jun 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware" C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ClockDivider.sv 
# -- Compiling module ClockDivider
# 
# Top level modules:
# 	ClockDivider
# End time: 14:08:04 on Jun 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches {C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:08:04 on Jun 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches" C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv 
# -- Compiling module CPU_tb
# 
# Top level modules:
# 	CPU_tb
# End time: 14:08:04 on Jun 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  CPU_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" CPU_tb 
# Start time: 14:08:04 on Jun 22,2025
# Loading sv_std.std
# Loading work.CPU_tb
# Loading work.CPU
# Loading work.ClockDivider
# Loading work.uartRX
# Loading work.ControlUnit
# Loading work.RegisterFile
# Loading work.GPR
# Loading work.RAM
# Loading work.MatrizAdapter
# Loading work.ROM
# Loading work.ALU
# Loading work.Adder
# Loading work.Subtractor
# Loading work.Multiplier
# Loading work.ShiftLeft
# Loading work.vga_controller
# Loading work.video_gen
# Loading work.ImmExtend
# Loading work.SignExtend
# Loading work.ByteExtend
# ** Warning: (vsim-3017) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Too few port connections. Expected 12, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut File: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'rx'.
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'leds'.
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'hsync'.
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'vsync'.
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'g'.
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'b'.
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'blank_b'.
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'sync_b'.
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'vgaclk'.
# ** Warning: (vsim-3015) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv(97): [PCDPC] - Port size (4) does not match connection size (32) for port 'A1'. The port definition is at: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RegisterFile.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/c2 File: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RegisterFile.sv
# ** Warning: (vsim-3015) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv(97): [PCDPC] - Port size (4) does not match connection size (32) for port 'A2'. The port definition is at: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RegisterFile.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/c2 File: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RegisterFile.sv
# ** Warning: (vsim-3015) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv(97): [PCDPC] - Port size (4) does not match connection size (32) for port 'A3'. The port definition is at: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RegisterFile.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/c2 File: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RegisterFile.sv
# ** Warning: (vsim-3017) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv(148): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/vgaCont File: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/VGA/vga_controller.sv
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv(148): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-3839) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv(38): Variable '/CPU_tb/dut/y', driven via a port connection, is multiply driven. See C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv(148).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut File: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv
# ** Warning: (vsim-3839) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv(36): Variable '/CPU_tb/dut/x', driven via a port connection, is multiply driven. See C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv(148).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut File: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(20)
#    Time: 1010 ps  Iteration: 0  Instance: /CPU_tb
# Break in Module CPU_tb at C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv line 20
restart
# ** Warning: (vsim-3017) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Too few port connections. Expected 12, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut File: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'rx'.
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'leds'.
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'hsync'.
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'vsync'.
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'g'.
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'b'.
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'blank_b'.
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'sync_b'.
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'vgaclk'.
# ** Warning: (vsim-3015) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv(97): [PCDPC] - Port size (4) does not match connection size (32) for port 'A1'. The port definition is at: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RegisterFile.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/c2 File: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RegisterFile.sv
# ** Warning: (vsim-3015) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv(97): [PCDPC] - Port size (4) does not match connection size (32) for port 'A2'. The port definition is at: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RegisterFile.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/c2 File: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RegisterFile.sv
# ** Warning: (vsim-3015) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv(97): [PCDPC] - Port size (4) does not match connection size (32) for port 'A3'. The port definition is at: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RegisterFile.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/c2 File: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RegisterFile.sv
# ** Warning: (vsim-3017) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv(148): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/vgaCont File: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/VGA/vga_controller.sv
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv(148): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-3839) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv(38): Variable '/CPU_tb/dut/y', driven via a port connection, is multiply driven. See C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv(148).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut File: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv
# ** Warning: (vsim-3839) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv(36): Variable '/CPU_tb/dut/x', driven via a port connection, is multiply driven. See C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv(148).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut File: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv
run -all
# ** Note: $stop    : C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(20)
#    Time: 1010 ps  Iteration: 0  Instance: /CPU_tb
# Break in Module CPU_tb at C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv line 20
run 140000
restart
# ** Warning: (vsim-3017) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Too few port connections. Expected 12, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut File: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'rx'.
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'leds'.
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'hsync'.
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'vsync'.
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'g'.
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'b'.
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'blank_b'.
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'sync_b'.
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(5): [TFMPC] - Missing connection for port 'vgaclk'.
# ** Warning: (vsim-3015) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv(97): [PCDPC] - Port size (4) does not match connection size (32) for port 'A1'. The port definition is at: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RegisterFile.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/c2 File: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RegisterFile.sv
# ** Warning: (vsim-3015) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv(97): [PCDPC] - Port size (4) does not match connection size (32) for port 'A2'. The port definition is at: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RegisterFile.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/c2 File: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RegisterFile.sv
# ** Warning: (vsim-3015) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv(97): [PCDPC] - Port size (4) does not match connection size (32) for port 'A3'. The port definition is at: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RegisterFile.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/c2 File: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RegisterFile.sv
# ** Warning: (vsim-3017) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv(148): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/vgaCont File: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/VGA/vga_controller.sv
# ** Warning: (vsim-3722) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv(148): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-3839) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv(38): Variable '/CPU_tb/dut/y', driven via a port connection, is multiply driven. See C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv(148).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut File: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv
# ** Warning: (vsim-3839) C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv(36): Variable '/CPU_tb/dut/x', driven via a port connection, is multiply driven. See C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv(148).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut File: C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# ** Note: $stop    : C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv(20)
#    Time: 1010 ps  Iteration: 0  Instance: /CPU_tb
# Break in Module CPU_tb at C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv line 20
run 40000
run 40
run 40
run 40
run 40
run 40
run 40
run 400
run 400
run 400
run 400
run 400
run 400
run 400
run 400
run 400
run 4000
run 4000
run 400
run 400
run 400
run 400
run 400
run 400
run 400
run 400
run 400
run 400
run 400
run 4000
run 4000
run 4000
run 4000
run 400
run 400
run 400
run 4000
run 4000
run 4000
run 4000
run 4000
run 4000
run 4000
run 400
run 400
run 400
run 400
run 400
run 400
run 400
run 400
run 400
run 4}800
# Invalid time value: 4}800
run 800
run 800
run 400
run 400
run 800
run 800
run 800
run 800
run 800
run 800
run 800
run 800
run 800
run 800
run 800
run 800
run 800
run 800
run 800
run 800
run 800
run 800
run 800
run 800
run 80000
# End time: 14:11:21 on Jun 22,2025, Elapsed time: 0:03:17
# Errors: 1, Warnings: 54
