// SPDX-License-Identifier: BSD-2-Clause
//! Maps the various hexagon architecture variants
use super::{
    gdb_targets::{
        HexagonCpuTargetDescription, HEXAGON_CORE_CPU_REGISTER_MAP,
        HEXAGON_CORE_HVX_CPU_REGISTER_MAP,
    },
    HexagonRegister,
};
use crate::arch::{
    backends::GlobalArchRegister, hexagon::GlobalHexagonRegister, Arch, ArchitectureDef,
    ArchitectureVariant, CpuRegister, CpuRegisterBank,
};
use derive_more::Display;
use log::info;
use strum::IntoEnumIterator;
use styx_sync::lazy_static;

lazy_static! {
    pub static ref HEXAGON_DEST_PREDICATES: [CpuRegister; 4] = [
        HexagonRegister::DestP0.register(),
        HexagonRegister::DestP1.register(),
        HexagonRegister::DestP2.register(),
        HexagonRegister::DestP3.register(),
    ];
    pub static ref HEXAGON_REGPAIRS: [CpuRegister; 83] = [
        HexagonRegister::D0.register(),
        HexagonRegister::D1.register(),
        HexagonRegister::D2.register(),
        HexagonRegister::D3.register(),
        HexagonRegister::D4.register(),
        HexagonRegister::D5.register(),
        HexagonRegister::D6.register(),
        HexagonRegister::D7.register(),
        HexagonRegister::D8.register(),
        HexagonRegister::D9.register(),
        HexagonRegister::D10.register(),
        HexagonRegister::D11.register(),
        HexagonRegister::D12.register(),
        HexagonRegister::D13.register(),
        HexagonRegister::D14.register(),
        HexagonRegister::D15.register(),
        HexagonRegister::SGP1SGP0.register(),
        HexagonRegister::S3S2.register(),
        HexagonRegister::S5S4.register(),
        HexagonRegister::S7S6.register(),
        HexagonRegister::S9S8.register(),
        HexagonRegister::S11S10.register(),
        HexagonRegister::S13S12.register(),
        HexagonRegister::S15S14.register(),
        GlobalHexagonRegister::S17S16.register(),
        GlobalHexagonRegister::S19S18.register(),
        GlobalHexagonRegister::S21S20.register(),
        GlobalHexagonRegister::S23S22.register(),
        GlobalHexagonRegister::S25S24.register(),
        GlobalHexagonRegister::S27S26.register(),
        GlobalHexagonRegister::S29S28.register(),
        GlobalHexagonRegister::Pcycle.register(),
        GlobalHexagonRegister::S33S32.register(),
        GlobalHexagonRegister::S35S34.register(),
        GlobalHexagonRegister::S37S36.register(),
        GlobalHexagonRegister::S39S38.register(),
        GlobalHexagonRegister::S41S40.register(),
        GlobalHexagonRegister::S43S42.register(),
        GlobalHexagonRegister::S45S44.register(),
        GlobalHexagonRegister::S47S46.register(),
        GlobalHexagonRegister::S49S48.register(),
        GlobalHexagonRegister::S51S50.register(),
        GlobalHexagonRegister::S53S52.register(),
        GlobalHexagonRegister::S55S54.register(),
        GlobalHexagonRegister::Timer.register(),
        GlobalHexagonRegister::S59S58.register(),
        GlobalHexagonRegister::S61S60.register(),
        GlobalHexagonRegister::S63S62.register(),
        GlobalHexagonRegister::S65S64.register(),
        GlobalHexagonRegister::S67S66.register(),
        GlobalHexagonRegister::S69S68.register(),
        GlobalHexagonRegister::S71S70.register(),
        GlobalHexagonRegister::S73S72.register(),
        GlobalHexagonRegister::S75S74.register(),
        GlobalHexagonRegister::S77S76.register(),
        GlobalHexagonRegister::S79S78.register(),
        HexagonRegister::G1G0.register(),
        HexagonRegister::G3G2.register(),
        HexagonRegister::G5G4.register(),
        HexagonRegister::G7G6.register(),
        HexagonRegister::G9G8.register(),
        HexagonRegister::G11G10.register(),
        HexagonRegister::G13G12.register(),
        HexagonRegister::G15G14.register(),
        HexagonRegister::G17G16.register(),
        HexagonRegister::G19G18.register(),
        HexagonRegister::G21G20.register(),
        HexagonRegister::G23G22.register(),
        HexagonRegister::G25G24.register(),
        HexagonRegister::G27G26.register(),
        HexagonRegister::G29G28.register(),
        HexagonRegister::G31G30.register(),
        HexagonRegister::C1C0.register(),
        HexagonRegister::C3C2.register(),
        HexagonRegister::C5C4.register(),
        HexagonRegister::C7C6.register(),
        HexagonRegister::C9C8.register(),
        HexagonRegister::C11C10.register(),
        HexagonRegister::Cs.register(),
        HexagonRegister::Upcycle.register(),
        HexagonRegister::C17C16.register(),
        HexagonRegister::PktCount.register(),
        HexagonRegister::Utimer.register(),
    ];
}

// TODO: macroize?
#[derive(Default)]
pub struct HexagonGeneralRegisters {}

impl CpuRegisterBank for HexagonGeneralRegisters {
    fn pc(&self) -> crate::arch::CpuRegister {
        HexagonRegister::Pc.register()
    }

    fn sp(&self) -> crate::arch::CpuRegister {
        HexagonRegister::Sp.register()
    }

    fn registers(&self) -> Vec<crate::arch::CpuRegister> {
        let mut regs = HEXAGON_CORE_CPU_REGISTER_MAP
            .values()
            .cloned()
            .collect::<Vec<_>>();
        regs.extend_from_slice(HEXAGON_DEST_PREDICATES.as_slice());
        regs.extend_from_slice(HEXAGON_REGPAIRS.as_slice());
        regs
    }
}

#[derive(Default)]
pub struct HexagonGeneralRegistersWithHvx {}

impl CpuRegisterBank for HexagonGeneralRegistersWithHvx {
    fn pc(&self) -> crate::arch::CpuRegister {
        HexagonRegister::Pc.register()
    }

    fn sp(&self) -> crate::arch::CpuRegister {
        HexagonRegister::Sp.register()
    }

    fn registers(&self) -> Vec<crate::arch::CpuRegister> {
        // This needs to be concatenated with
        // the system and guest registers
        let mut regs = HEXAGON_CORE_HVX_CPU_REGISTER_MAP
            .values()
            .cloned()
            .collect::<Vec<_>>();
        regs.extend_from_slice(HEXAGON_DEST_PREDICATES.as_slice());
        regs.extend_from_slice(HEXAGON_REGPAIRS.as_slice());
        regs
    }

    fn global_registers(&self) -> Vec<GlobalArchRegister> {
        info!("hexagon global registers requested");
        let mut regs = vec![];
        for i in GlobalHexagonRegister::iter() {
            regs.push(i.into())
        }
        regs
    }
    /// Total size of a global register space. Must remove regpairs.
    fn global_registers_size(&self) -> usize {
        let mut sz = 0;
        for i in GlobalHexagonRegister::iter() {
            // We do not want regpairs (64 bit regs), so only 32 bit registers.
            sz += match i.register_value_enum() {
                crate::arch::RegisterValue::u32(_) => 4,
                _ => 0,
            };
        }
        sz
    }
}

macro_rules! hexagon_arch_impl {
    ($variant_name:ident, $registers_struct:ty, $target_description:ty) => {
        #[derive(Debug, Display, PartialEq, Eq, Clone, Copy)]
        pub struct $variant_name {}

        impl ArchitectureVariant for $variant_name {}

        impl ArchitectureDef for $variant_name {
            fn usize(&self) -> usize {
                32
            }

            fn pc_size(&self) -> usize {
                32
            }

            fn core_register_size(&self) -> usize {
                32
            }

            fn data_word_size(&self) -> usize {
                32
            }

            // Hexagon instructions technically can be grouped into blocks called "packets,"
            // thanks to its being a VLIW architecture. So technically, while every instruction
            // is 32 bits, you can have an packet of up to four instructions executed in parallel.
            fn insn_word_size(&self) -> usize {
                32
            }

            fn addr_size(&self) -> usize {
                32
            }

            fn architecture(&self) -> Arch {
                Arch::Hexagon
            }

            fn architecture_variant(&self) -> String {
                format!("{}", self)
            }

            fn registers(&self) -> Box<dyn CpuRegisterBank> {
                Box::<$registers_struct>::default()
            }

            fn gdb_target_description(&self) -> crate::arch::GdbTargetDescriptionImpl {
                <$target_description>::default().into()
            }
        }
    };
}

macro_rules! hexagon_nohvx_impls (
    ($($variant_name:ident),*) => {
        $(hexagon_arch_impl!(
            $variant_name,
            HexagonGeneralRegisters,
            HexagonCpuTargetDescription
        );
    )*
    };
);

macro_rules! hexagon_hvx_impls (
    ($($variant_name:ident),*) => {
        $(hexagon_arch_impl!(
            $variant_name,
            HexagonGeneralRegistersWithHvx,
            HexagonCpuTargetDescription
        );
    )*
    };
);

// Found from https://github.com/n-o-o-n/idp_hexagon
// QDSP6V67T is "Hexagon V67 Small Core."
hexagon_nohvx_impls!(QDSP6V4, QDSP6V5, QDSP6V55);

hexagon_hvx_impls!(
    QDSP6V60, QDSPV61, QDSP6V62, QDSP6V65, QDSP6V66, QDSP6V67, QDSP6V67T, QDSP6V69, QDSP6V71,
    QDSP6V73, QDSP6V77, QDPS6V79
);
