vendor_name = ModelSim
source_file = 1, /home/zigal0/FPGA/DREC-fpga/Homework/Addition/constr/top.v
source_file = 1, /home/zigal0/FPGA/DREC-fpga/Homework/Addition/constr/constr.sdc
source_file = 1, /home/zigal0/FPGA/DREC-fpga/Homework/Addition/constr/counter.v
source_file = 1, /home/zigal0/FPGA/DREC-fpga/Homework/Addition/constr/db/constr.cbx.xml
design_name = top
instance = comp, \clk~input , clk~input, top, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
