Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d7208e78774c45b79e8f20ff4d0d4e64 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_sr04_func_impl xil_defaultlib.tb_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.btn_debounce
Compiling module xil_defaultlib.clk_div
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.digit_splitter
Compiling module xil_defaultlib.fnd_controller
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.sr04_controller
Compiling module xil_defaultlib.tick_gen_1u
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.top_sr04_fnd
Compiling module xil_defaultlib.tb_sr04
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sr04_func_impl
