-- VHDL for IBM SMS ALD group InhibitGatingDrive
-- Title: InhibitGatingDrive
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 10/19/2020 12:44:16 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity InhibitGatingDrive is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PY_Z_GATE_FOR_5_9TH_A: in STD_LOGIC;
		PY_Z_GATE_FOR_0_4TH_A: in STD_LOGIC;
		PY_Z_GATE_FOR_5_9TH_B: in STD_LOGIC;
		PY_Z_GATE_FOR_0_4TH_B: in STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_1: out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_2: out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_3: out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_4: out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_5: out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_6: out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_7: out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_8: out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_1: out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_2: out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_3: out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_4: out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_5: out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_6: out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_7: out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_8: out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_9: out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_10: out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_11: out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_12: out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_13: out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_14: out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_15: out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_16: out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_9: out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_10: out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_11: out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_12: out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_13: out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_14: out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_15: out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_16: out STD_LOGIC);
end InhibitGatingDrive;


ARCHITECTURE structural of InhibitGatingDrive is

BEGIN

Page_37_09_03_1: ENTITY ALD_37_09_03_1_INH_GATING_DRIVE_CHAR_0_1
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PY_Z_GATE_FOR_0_4TH_A =>
		PY_Z_GATE_FOR_0_4TH_A,
	PY_Z_GATE_FOR_5_9TH_A =>
		PY_Z_GATE_FOR_5_9TH_A,
	MY_Z_GATE_FOR_5_9TH_1 =>
		MY_Z_GATE_FOR_5_9TH_1,
	MY_Z_GATE_FOR_0_4TH_1 =>
		MY_Z_GATE_FOR_0_4TH_1,
	MY_Z_GATE_FOR_5_9TH_2 =>
		MY_Z_GATE_FOR_5_9TH_2,
	MY_Z_GATE_FOR_0_4TH_2 =>
		MY_Z_GATE_FOR_0_4TH_2,
	MY_Z_GATE_FOR_5_9TH_3 =>
		MY_Z_GATE_FOR_5_9TH_3,
	MY_Z_GATE_FOR_0_4TH_3 =>
		MY_Z_GATE_FOR_0_4TH_3,
	MY_Z_GATE_FOR_5_9TH_4 =>
		MY_Z_GATE_FOR_5_9TH_4,
	MY_Z_GATE_FOR_0_4TH_4 =>
		MY_Z_GATE_FOR_0_4TH_4,
	MY_Z_GATE_FOR_5_9TH_5 =>
		MY_Z_GATE_FOR_5_9TH_5,
	MY_Z_GATE_FOR_0_4TH_5 =>
		MY_Z_GATE_FOR_0_4TH_5,
	MY_Z_GATE_FOR_5_9TH_6 =>
		MY_Z_GATE_FOR_5_9TH_6,
	MY_Z_GATE_FOR_0_4TH_6 =>
		MY_Z_GATE_FOR_0_4TH_6,
	MY_Z_GATE_FOR_5_9TH_7 =>
		MY_Z_GATE_FOR_5_9TH_7,
	MY_Z_GATE_FOR_0_4TH_7 =>
		MY_Z_GATE_FOR_0_4TH_7,
	MY_Z_GATE_FOR_5_9TH_8 =>
		MY_Z_GATE_FOR_5_9TH_8,
	MY_Z_GATE_FOR_0_4TH_8 =>
		MY_Z_GATE_FOR_0_4TH_8
	);

Page_37_09_04_1: ENTITY ALD_37_09_04_1_INH_GATING_DRIVE_CHAR_2_3
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PY_Z_GATE_FOR_0_4TH_B =>
		PY_Z_GATE_FOR_0_4TH_B,
	PY_Z_GATE_FOR_5_9TH_B =>
		PY_Z_GATE_FOR_5_9TH_B,
	MY_Z_GATE_FOR_5_9TH_9 =>
		MY_Z_GATE_FOR_5_9TH_9,
	MY_Z_GATE_FOR_0_4TH_9 =>
		MY_Z_GATE_FOR_0_4TH_9,
	MY_Z_GATE_FOR_5_9TH_10 =>
		MY_Z_GATE_FOR_5_9TH_10,
	MY_Z_GATE_FOR_0_4TH_10 =>
		MY_Z_GATE_FOR_0_4TH_10,
	MY_Z_GATE_FOR_5_9TH_11 =>
		MY_Z_GATE_FOR_5_9TH_11,
	MY_Z_GATE_FOR_0_4TH_11 =>
		MY_Z_GATE_FOR_0_4TH_11,
	MY_Z_GATE_FOR_5_9TH_12 =>
		MY_Z_GATE_FOR_5_9TH_12,
	MY_Z_GATE_FOR_0_4TH_12 =>
		MY_Z_GATE_FOR_0_4TH_12,
	MY_Z_GATE_FOR_5_9TH_13 =>
		MY_Z_GATE_FOR_5_9TH_13,
	MY_Z_GATE_FOR_0_4TH_13 =>
		MY_Z_GATE_FOR_0_4TH_13,
	MY_Z_GATE_FOR_5_9TH_14 =>
		MY_Z_GATE_FOR_5_9TH_14,
	MY_Z_GATE_FOR_0_4TH_14 =>
		MY_Z_GATE_FOR_0_4TH_14,
	MY_Z_GATE_FOR_5_9TH_15 =>
		MY_Z_GATE_FOR_5_9TH_15,
	MY_Z_GATE_FOR_0_4TH_15 =>
		MY_Z_GATE_FOR_0_4TH_15,
	MY_Z_GATE_FOR_5_9TH_16 =>
		MY_Z_GATE_FOR_5_9TH_16,
	MY_Z_GATE_FOR_0_4TH_16 =>
		MY_Z_GATE_FOR_0_4TH_16
	);


END;
