Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Jul  7 17:11:51 2020
| Host         : ubuntu running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file fpga_serial_acl_tester_timing_summary_routed.rpt -pb fpga_serial_acl_tester_timing_summary_routed.pb -rpx fpga_serial_acl_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_serial_acl_tester
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.869        0.000                      0                 5589        0.056        0.000                      0                 5589        3.000        0.000                       0                  2354  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)           Period(ns)      Frequency(MHz)
-----                  ------------           ----------      --------------
sys_clk_pin            {0.000 5.000}          10.000          100.000         
  s_clk_20mhz          {0.000 25.000}         50.000          20.000          
    genclk5mhz         {0.000 100.000}        200.000         5.000           
    genclk625khz       {0.000 800.000}        1600.000        0.625           
  s_clk_7_37mhz        {0.000 67.820}         135.640         7.372           
  s_clk_clkfbout       {0.000 25.000}         50.000          20.000          
wiz_20mhz_virt_in      {0.000 25.000}         50.000          20.000          
wiz_20mhz_virt_out     {0.000 25.000}         50.000          20.000          
wiz_7_373mhz_virt_in   {0.000 67.820}         135.640         7.372           
wiz_7_373mhz_virt_out  {0.000 67.820}         135.640         7.372           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                         3.000        0.000                       0                     1  
  s_clk_20mhz          27.611        0.000                      0                 5430        0.056        0.000                      0                 5430       24.500        0.000                       0                  2286  
  s_clk_7_37mhz       130.798        0.000                      0                  122        0.221        0.000                      0                  122       67.320        0.000                       0                    65  
  s_clk_clkfbout                                                                                                                                                   48.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
genclk5mhz             s_clk_20mhz                 47.486        0.000                      0                    2        0.219        0.000                      0                    2  
genclk625khz           s_clk_20mhz                 47.485        0.000                      0                    2        0.359        0.000                      0                    2  
wiz_20mhz_virt_in      s_clk_20mhz                 29.831        0.000                      0                   11        0.156        0.000                      0                   11  
s_clk_20mhz            wiz_20mhz_virt_out           5.869        0.000                      0                   22       33.174        0.000                      0                   22  
s_clk_7_37mhz          wiz_7_373mhz_virt_out       39.995        0.000                      0                    1       85.086        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  s_clk_20mhz        s_clk_20mhz             38.899        0.000                      0                    3        2.923        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       27.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.611ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.178ns  (logic 7.381ns (33.281%)  route 14.797ns (66.719%))
  Logic Levels:           23  (CARRY4=8 LUT1=1 LUT3=3 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.904ns = ( 55.904 - 50.000 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.629     6.248    s_clk_20mhz_BUFG
    SLICE_X31Y69         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456     6.704 f  s_hex_3axis_temp_measurements_display_reg[10]/Q
                         net (fo=20, routed)          2.053     8.756    u_adxl362_readings_to_ascii/i_3axis_temp[10]
    SLICE_X10Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.880 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     8.880    u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_8_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.523 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_4/O[3]
                         net (fo=12, routed)          1.505    11.029    u_adxl362_readings_to_ascii/s_txt_temp_u160[4]
    SLICE_X10Y75         LUT5 (Prop_lut5_I1_O)        0.307    11.336 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_156/O
                         net (fo=1, routed)           0.000    11.336    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_156_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.712 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_134/CO[3]
                         net (fo=1, routed)           0.000    11.712    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_134_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.027 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_107/O[3]
                         net (fo=4, routed)           0.705    12.732    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_107_n_4
    SLICE_X8Y76          LUT5 (Prop_lut5_I0_O)        0.331    13.063 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_110/O
                         net (fo=1, routed)           0.954    14.017    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_110_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.328    14.345 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    14.345    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_50_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.743 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.743    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.056 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.593    16.649    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3_n_4
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.306    16.955 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_38/O
                         net (fo=1, routed)           0.694    17.648    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_38_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    18.263 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9/O[3]
                         net (fo=3, routed)           0.469    18.732    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9_n_4
    SLICE_X10Y83         LUT4 (Prop_lut4_I0_O)        0.306    19.038 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_25/O
                         net (fo=1, routed)           0.570    19.608    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_25_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.004 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.004    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.161 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           1.030    21.191    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1_n_2
    SLICE_X9Y85          LUT4 (Prop_lut4_I3_O)        0.360    21.551 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13/O
                         net (fo=3, routed)           0.348    21.899    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.326    22.225 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29/O
                         net (fo=5, routed)           0.684    22.909    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29_n_0
    SLICE_X10Y84         LUT3 (Prop_lut3_I1_O)        0.146    23.055 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_19/O
                         net (fo=2, routed)           0.797    23.852    u_adxl362_readings_to_ascii/s_dat_temp_m20[6]
    SLICE_X10Y85         LUT3 (Prop_lut3_I1_O)        0.328    24.180 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_16/O
                         net (fo=1, routed)           0.670    24.851    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_16_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124    24.975 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_7/O
                         net (fo=5, routed)           0.487    25.462    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_7_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I4_O)        0.124    25.586 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9/O
                         net (fo=4, routed)           0.507    26.093    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.217 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_3/O
                         net (fo=6, routed)           0.828    27.045    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_3_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.152    27.197 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[42]_INST_0/O
                         net (fo=2, routed)           0.902    28.099    s_adxl_txt_ascii_line2[42]
    SLICE_X28Y87         LUT6 (Prop_lut6_I5_O)        0.326    28.425 r  s_uart_dat_ascii_line[58]_i_1/O
                         net (fo=1, routed)           0.000    28.425    s_uart_dat_ascii_line[58]_i_1_n_0
    SLICE_X28Y87         FDRE                                         r  s_uart_dat_ascii_line_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.517    55.904    s_clk_20mhz_BUFG
    SLICE_X28Y87         FDRE                                         r  s_uart_dat_ascii_line_reg[58]/C
                         clock pessimism              0.311    56.215    
                         clock uncertainty           -0.210    56.005    
    SLICE_X28Y87         FDRE (Setup_fdre_C_D)        0.031    56.036    s_uart_dat_ascii_line_reg[58]
  -------------------------------------------------------------------
                         required time                         56.036    
                         arrival time                         -28.425    
  -------------------------------------------------------------------
                         slack                                 27.611    

Slack (MET) :             27.831ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.003ns  (logic 7.151ns (32.500%)  route 14.852ns (67.500%))
  Logic Levels:           23  (CARRY4=8 LUT1=1 LUT3=3 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.904ns = ( 55.904 - 50.000 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.629     6.248    s_clk_20mhz_BUFG
    SLICE_X31Y69         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456     6.704 f  s_hex_3axis_temp_measurements_display_reg[10]/Q
                         net (fo=20, routed)          2.053     8.756    u_adxl362_readings_to_ascii/i_3axis_temp[10]
    SLICE_X10Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.880 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     8.880    u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_8_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.523 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_4/O[3]
                         net (fo=12, routed)          1.505    11.029    u_adxl362_readings_to_ascii/s_txt_temp_u160[4]
    SLICE_X10Y75         LUT5 (Prop_lut5_I1_O)        0.307    11.336 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_156/O
                         net (fo=1, routed)           0.000    11.336    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_156_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.712 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_134/CO[3]
                         net (fo=1, routed)           0.000    11.712    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_134_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.027 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_107/O[3]
                         net (fo=4, routed)           0.705    12.732    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_107_n_4
    SLICE_X8Y76          LUT5 (Prop_lut5_I0_O)        0.331    13.063 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_110/O
                         net (fo=1, routed)           0.954    14.017    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_110_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.328    14.345 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    14.345    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_50_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.743 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.743    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.056 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.593    16.649    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3_n_4
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.306    16.955 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_38/O
                         net (fo=1, routed)           0.694    17.648    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_38_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    18.263 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9/O[3]
                         net (fo=3, routed)           0.469    18.732    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9_n_4
    SLICE_X10Y83         LUT4 (Prop_lut4_I0_O)        0.306    19.038 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_25/O
                         net (fo=1, routed)           0.570    19.608    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_25_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.004 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.004    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.161 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           1.030    21.191    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1_n_2
    SLICE_X9Y85          LUT4 (Prop_lut4_I3_O)        0.360    21.551 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13/O
                         net (fo=3, routed)           0.348    21.899    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.326    22.225 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29/O
                         net (fo=5, routed)           0.684    22.909    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29_n_0
    SLICE_X10Y84         LUT3 (Prop_lut3_I1_O)        0.146    23.055 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_19/O
                         net (fo=2, routed)           0.797    23.852    u_adxl362_readings_to_ascii/s_dat_temp_m20[6]
    SLICE_X10Y85         LUT3 (Prop_lut3_I1_O)        0.328    24.180 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_16/O
                         net (fo=1, routed)           0.670    24.851    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_16_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124    24.975 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_7/O
                         net (fo=5, routed)           0.487    25.462    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_7_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I4_O)        0.124    25.586 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9/O
                         net (fo=4, routed)           0.436    26.022    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124    26.146 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_1/O
                         net (fo=4, routed)           0.831    26.977    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_1_n_0
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.124    27.101 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[43]_INST_0/O
                         net (fo=2, routed)           1.026    28.127    s_adxl_txt_ascii_line2[43]
    SLICE_X30Y88         LUT6 (Prop_lut6_I5_O)        0.124    28.251 r  s_uart_dat_ascii_line[59]_i_1/O
                         net (fo=1, routed)           0.000    28.251    s_uart_dat_ascii_line[59]_i_1_n_0
    SLICE_X30Y88         FDRE                                         r  s_uart_dat_ascii_line_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.517    55.904    s_clk_20mhz_BUFG
    SLICE_X30Y88         FDRE                                         r  s_uart_dat_ascii_line_reg[59]/C
                         clock pessimism              0.311    56.215    
                         clock uncertainty           -0.210    56.005    
    SLICE_X30Y88         FDRE (Setup_fdre_C_D)        0.077    56.082    s_uart_dat_ascii_line_reg[59]
  -------------------------------------------------------------------
                         required time                         56.082    
                         arrival time                         -28.251    
  -------------------------------------------------------------------
                         slack                                 27.831    

Slack (MET) :             27.832ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.002ns  (logic 7.151ns (32.501%)  route 14.851ns (67.499%))
  Logic Levels:           23  (CARRY4=8 LUT1=1 LUT3=3 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.902ns = ( 55.902 - 50.000 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.629     6.248    s_clk_20mhz_BUFG
    SLICE_X31Y69         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456     6.704 f  s_hex_3axis_temp_measurements_display_reg[10]/Q
                         net (fo=20, routed)          2.053     8.756    u_adxl362_readings_to_ascii/i_3axis_temp[10]
    SLICE_X10Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.880 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     8.880    u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_8_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.523 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_4/O[3]
                         net (fo=12, routed)          1.505    11.029    u_adxl362_readings_to_ascii/s_txt_temp_u160[4]
    SLICE_X10Y75         LUT5 (Prop_lut5_I1_O)        0.307    11.336 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_156/O
                         net (fo=1, routed)           0.000    11.336    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_156_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.712 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_134/CO[3]
                         net (fo=1, routed)           0.000    11.712    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_134_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.027 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_107/O[3]
                         net (fo=4, routed)           0.705    12.732    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_107_n_4
    SLICE_X8Y76          LUT5 (Prop_lut5_I0_O)        0.331    13.063 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_110/O
                         net (fo=1, routed)           0.954    14.017    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_110_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.328    14.345 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    14.345    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_50_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.743 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.743    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.056 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.593    16.649    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3_n_4
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.306    16.955 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_38/O
                         net (fo=1, routed)           0.694    17.648    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_38_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    18.263 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9/O[3]
                         net (fo=3, routed)           0.469    18.732    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9_n_4
    SLICE_X10Y83         LUT4 (Prop_lut4_I0_O)        0.306    19.038 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_25/O
                         net (fo=1, routed)           0.570    19.608    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_25_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.004 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.004    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.161 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           1.030    21.191    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1_n_2
    SLICE_X9Y85          LUT4 (Prop_lut4_I3_O)        0.360    21.551 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13/O
                         net (fo=3, routed)           0.348    21.899    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.326    22.225 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29/O
                         net (fo=5, routed)           0.684    22.909    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29_n_0
    SLICE_X10Y84         LUT3 (Prop_lut3_I1_O)        0.146    23.055 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_19/O
                         net (fo=2, routed)           0.797    23.852    u_adxl362_readings_to_ascii/s_dat_temp_m20[6]
    SLICE_X10Y85         LUT3 (Prop_lut3_I1_O)        0.328    24.180 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_16/O
                         net (fo=1, routed)           0.670    24.851    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_16_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124    24.975 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_7/O
                         net (fo=5, routed)           0.487    25.462    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_7_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I4_O)        0.124    25.586 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9/O
                         net (fo=4, routed)           0.432    26.018    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.142 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[42]_INST_0_i_2/O
                         net (fo=3, routed)           0.413    26.555    u_adxl362_readings_to_ascii/ascii_of_hdigit281
    SLICE_X11Y84         LUT6 (Prop_lut6_I5_O)        0.124    26.679 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0/O
                         net (fo=2, routed)           1.447    28.126    s_adxl_txt_ascii_line2[40]
    SLICE_X30Y85         LUT6 (Prop_lut6_I5_O)        0.124    28.250 r  s_uart_dat_ascii_line[56]_i_1/O
                         net (fo=1, routed)           0.000    28.250    s_uart_dat_ascii_line[56]_i_1_n_0
    SLICE_X30Y85         FDRE                                         r  s_uart_dat_ascii_line_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.515    55.902    s_clk_20mhz_BUFG
    SLICE_X30Y85         FDRE                                         r  s_uart_dat_ascii_line_reg[56]/C
                         clock pessimism              0.311    56.213    
                         clock uncertainty           -0.210    56.003    
    SLICE_X30Y85         FDRE (Setup_fdre_C_D)        0.079    56.082    s_uart_dat_ascii_line_reg[56]
  -------------------------------------------------------------------
                         required time                         56.082    
                         arrival time                         -28.250    
  -------------------------------------------------------------------
                         slack                                 27.832    

Slack (MET) :             27.834ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.000ns  (logic 7.151ns (32.504%)  route 14.849ns (67.496%))
  Logic Levels:           23  (CARRY4=8 LUT1=1 LUT3=3 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.902ns = ( 55.902 - 50.000 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.629     6.248    s_clk_20mhz_BUFG
    SLICE_X31Y69         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456     6.704 f  s_hex_3axis_temp_measurements_display_reg[10]/Q
                         net (fo=20, routed)          2.053     8.756    u_adxl362_readings_to_ascii/i_3axis_temp[10]
    SLICE_X10Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.880 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     8.880    u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_8_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.523 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_4/O[3]
                         net (fo=12, routed)          1.505    11.029    u_adxl362_readings_to_ascii/s_txt_temp_u160[4]
    SLICE_X10Y75         LUT5 (Prop_lut5_I1_O)        0.307    11.336 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_156/O
                         net (fo=1, routed)           0.000    11.336    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_156_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.712 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_134/CO[3]
                         net (fo=1, routed)           0.000    11.712    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_134_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.027 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_107/O[3]
                         net (fo=4, routed)           0.705    12.732    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_107_n_4
    SLICE_X8Y76          LUT5 (Prop_lut5_I0_O)        0.331    13.063 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_110/O
                         net (fo=1, routed)           0.954    14.017    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_110_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.328    14.345 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    14.345    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_50_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.743 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.743    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.056 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.593    16.649    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3_n_4
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.306    16.955 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_38/O
                         net (fo=1, routed)           0.694    17.648    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_38_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    18.263 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9/O[3]
                         net (fo=3, routed)           0.469    18.732    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9_n_4
    SLICE_X10Y83         LUT4 (Prop_lut4_I0_O)        0.306    19.038 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_25/O
                         net (fo=1, routed)           0.570    19.608    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_25_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.004 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.004    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.161 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           1.030    21.191    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1_n_2
    SLICE_X9Y85          LUT4 (Prop_lut4_I3_O)        0.360    21.551 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13/O
                         net (fo=3, routed)           0.348    21.899    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.326    22.225 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29/O
                         net (fo=5, routed)           0.684    22.909    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29_n_0
    SLICE_X10Y84         LUT3 (Prop_lut3_I1_O)        0.146    23.055 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_19/O
                         net (fo=2, routed)           0.797    23.852    u_adxl362_readings_to_ascii/s_dat_temp_m20[6]
    SLICE_X10Y85         LUT3 (Prop_lut3_I1_O)        0.328    24.180 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_16/O
                         net (fo=1, routed)           0.670    24.851    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_16_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124    24.975 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_7/O
                         net (fo=5, routed)           0.487    25.462    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_7_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I4_O)        0.124    25.586 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9/O
                         net (fo=4, routed)           0.436    26.022    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124    26.146 f  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_1/O
                         net (fo=4, routed)           0.982    27.128    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_1_n_0
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.124    27.252 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[44]_INST_0/O
                         net (fo=2, routed)           0.872    28.124    s_adxl_txt_ascii_line2[44]
    SLICE_X30Y86         LUT6 (Prop_lut6_I5_O)        0.124    28.248 r  s_uart_dat_ascii_line[60]_i_1/O
                         net (fo=1, routed)           0.000    28.248    s_uart_dat_ascii_line[60]_i_1_n_0
    SLICE_X30Y86         FDRE                                         r  s_uart_dat_ascii_line_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.515    55.902    s_clk_20mhz_BUFG
    SLICE_X30Y86         FDRE                                         r  s_uart_dat_ascii_line_reg[60]/C
                         clock pessimism              0.311    56.213    
                         clock uncertainty           -0.210    56.003    
    SLICE_X30Y86         FDRE (Setup_fdre_C_D)        0.079    56.082    s_uart_dat_ascii_line_reg[60]
  -------------------------------------------------------------------
                         required time                         56.082    
                         arrival time                         -28.248    
  -------------------------------------------------------------------
                         slack                                 27.834    

Slack (MET) :             27.839ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line2_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.947ns  (logic 7.387ns (33.659%)  route 14.560ns (66.341%))
  Logic Levels:           23  (CARRY4=8 LUT1=1 LUT3=3 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 55.903 - 50.000 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.629     6.248    s_clk_20mhz_BUFG
    SLICE_X31Y69         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456     6.704 f  s_hex_3axis_temp_measurements_display_reg[10]/Q
                         net (fo=20, routed)          2.053     8.756    u_adxl362_readings_to_ascii/i_3axis_temp[10]
    SLICE_X10Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.880 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     8.880    u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_8_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.523 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_4/O[3]
                         net (fo=12, routed)          1.505    11.029    u_adxl362_readings_to_ascii/s_txt_temp_u160[4]
    SLICE_X10Y75         LUT5 (Prop_lut5_I1_O)        0.307    11.336 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_156/O
                         net (fo=1, routed)           0.000    11.336    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_156_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.712 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_134/CO[3]
                         net (fo=1, routed)           0.000    11.712    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_134_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.027 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_107/O[3]
                         net (fo=4, routed)           0.705    12.732    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_107_n_4
    SLICE_X8Y76          LUT5 (Prop_lut5_I0_O)        0.331    13.063 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_110/O
                         net (fo=1, routed)           0.954    14.017    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_110_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.328    14.345 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    14.345    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_50_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.743 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.743    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.056 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.593    16.649    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3_n_4
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.306    16.955 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_38/O
                         net (fo=1, routed)           0.694    17.648    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_38_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    18.263 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9/O[3]
                         net (fo=3, routed)           0.469    18.732    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9_n_4
    SLICE_X10Y83         LUT4 (Prop_lut4_I0_O)        0.306    19.038 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_25/O
                         net (fo=1, routed)           0.570    19.608    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_25_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.004 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.004    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.161 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           1.030    21.191    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1_n_2
    SLICE_X9Y85          LUT4 (Prop_lut4_I3_O)        0.360    21.551 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13/O
                         net (fo=3, routed)           0.348    21.899    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.326    22.225 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29/O
                         net (fo=5, routed)           0.684    22.909    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29_n_0
    SLICE_X10Y84         LUT3 (Prop_lut3_I1_O)        0.146    23.055 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_19/O
                         net (fo=2, routed)           0.797    23.852    u_adxl362_readings_to_ascii/s_dat_temp_m20[6]
    SLICE_X10Y85         LUT3 (Prop_lut3_I1_O)        0.328    24.180 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_16/O
                         net (fo=1, routed)           0.670    24.851    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_16_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124    24.975 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_7/O
                         net (fo=5, routed)           0.487    25.462    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_7_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I4_O)        0.124    25.586 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9/O
                         net (fo=4, routed)           0.436    26.022    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124    26.146 f  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_1/O
                         net (fo=4, routed)           0.982    27.128    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_1_n_0
    SLICE_X12Y86         LUT4 (Prop_lut4_I2_O)        0.153    27.281 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[45]_INST_0/O
                         net (fo=2, routed)           0.583    27.864    s_adxl_txt_ascii_line2[45]
    SLICE_X28Y86         LUT6 (Prop_lut6_I5_O)        0.331    28.195 r  s_cls_txt_ascii_line2[45]_i_1/O
                         net (fo=1, routed)           0.000    28.195    s_cls_txt_ascii_line2[45]_i_1_n_0
    SLICE_X28Y86         FDRE                                         r  s_cls_txt_ascii_line2_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.516    55.903    s_clk_20mhz_BUFG
    SLICE_X28Y86         FDRE                                         r  s_cls_txt_ascii_line2_reg[45]/C
                         clock pessimism              0.311    56.214    
                         clock uncertainty           -0.210    56.004    
    SLICE_X28Y86         FDRE (Setup_fdre_C_D)        0.029    56.033    s_cls_txt_ascii_line2_reg[45]
  -------------------------------------------------------------------
                         required time                         56.033    
                         arrival time                         -28.195    
  -------------------------------------------------------------------
                         slack                                 27.839    

Slack (MET) :             27.844ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.944ns  (logic 7.387ns (33.663%)  route 14.557ns (66.337%))
  Logic Levels:           23  (CARRY4=8 LUT1=1 LUT3=3 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 55.903 - 50.000 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.629     6.248    s_clk_20mhz_BUFG
    SLICE_X31Y69         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456     6.704 f  s_hex_3axis_temp_measurements_display_reg[10]/Q
                         net (fo=20, routed)          2.053     8.756    u_adxl362_readings_to_ascii/i_3axis_temp[10]
    SLICE_X10Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.880 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     8.880    u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_8_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.523 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_4/O[3]
                         net (fo=12, routed)          1.505    11.029    u_adxl362_readings_to_ascii/s_txt_temp_u160[4]
    SLICE_X10Y75         LUT5 (Prop_lut5_I1_O)        0.307    11.336 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_156/O
                         net (fo=1, routed)           0.000    11.336    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_156_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.712 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_134/CO[3]
                         net (fo=1, routed)           0.000    11.712    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_134_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.027 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_107/O[3]
                         net (fo=4, routed)           0.705    12.732    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_107_n_4
    SLICE_X8Y76          LUT5 (Prop_lut5_I0_O)        0.331    13.063 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_110/O
                         net (fo=1, routed)           0.954    14.017    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_110_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.328    14.345 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    14.345    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_50_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.743 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.743    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.056 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.593    16.649    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3_n_4
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.306    16.955 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_38/O
                         net (fo=1, routed)           0.694    17.648    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_38_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    18.263 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9/O[3]
                         net (fo=3, routed)           0.469    18.732    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9_n_4
    SLICE_X10Y83         LUT4 (Prop_lut4_I0_O)        0.306    19.038 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_25/O
                         net (fo=1, routed)           0.570    19.608    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_25_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.004 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.004    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.161 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           1.030    21.191    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1_n_2
    SLICE_X9Y85          LUT4 (Prop_lut4_I3_O)        0.360    21.551 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13/O
                         net (fo=3, routed)           0.348    21.899    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.326    22.225 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29/O
                         net (fo=5, routed)           0.684    22.909    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29_n_0
    SLICE_X10Y84         LUT3 (Prop_lut3_I1_O)        0.146    23.055 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_19/O
                         net (fo=2, routed)           0.797    23.852    u_adxl362_readings_to_ascii/s_dat_temp_m20[6]
    SLICE_X10Y85         LUT3 (Prop_lut3_I1_O)        0.328    24.180 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_16/O
                         net (fo=1, routed)           0.670    24.851    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_16_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124    24.975 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_7/O
                         net (fo=5, routed)           0.487    25.462    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_7_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I4_O)        0.124    25.586 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9/O
                         net (fo=4, routed)           0.436    26.022    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124    26.146 f  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_1/O
                         net (fo=4, routed)           0.982    27.128    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_1_n_0
    SLICE_X12Y86         LUT4 (Prop_lut4_I2_O)        0.153    27.281 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[45]_INST_0/O
                         net (fo=2, routed)           0.580    27.861    s_adxl_txt_ascii_line2[45]
    SLICE_X28Y86         LUT6 (Prop_lut6_I5_O)        0.331    28.192 r  s_uart_dat_ascii_line[61]_i_1/O
                         net (fo=1, routed)           0.000    28.192    s_uart_dat_ascii_line[61]_i_1_n_0
    SLICE_X28Y86         FDRE                                         r  s_uart_dat_ascii_line_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.516    55.903    s_clk_20mhz_BUFG
    SLICE_X28Y86         FDRE                                         r  s_uart_dat_ascii_line_reg[61]/C
                         clock pessimism              0.311    56.214    
                         clock uncertainty           -0.210    56.004    
    SLICE_X28Y86         FDRE (Setup_fdre_C_D)        0.031    56.035    s_uart_dat_ascii_line_reg[61]
  -------------------------------------------------------------------
                         required time                         56.035    
                         arrival time                         -28.192    
  -------------------------------------------------------------------
                         slack                                 27.844    

Slack (MET) :             27.885ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line2_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.902ns  (logic 7.381ns (33.701%)  route 14.521ns (66.299%))
  Logic Levels:           23  (CARRY4=8 LUT1=1 LUT3=3 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.904ns = ( 55.904 - 50.000 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.629     6.248    s_clk_20mhz_BUFG
    SLICE_X31Y69         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456     6.704 f  s_hex_3axis_temp_measurements_display_reg[10]/Q
                         net (fo=20, routed)          2.053     8.756    u_adxl362_readings_to_ascii/i_3axis_temp[10]
    SLICE_X10Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.880 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     8.880    u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_8_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.523 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_4/O[3]
                         net (fo=12, routed)          1.505    11.029    u_adxl362_readings_to_ascii/s_txt_temp_u160[4]
    SLICE_X10Y75         LUT5 (Prop_lut5_I1_O)        0.307    11.336 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_156/O
                         net (fo=1, routed)           0.000    11.336    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_156_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.712 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_134/CO[3]
                         net (fo=1, routed)           0.000    11.712    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_134_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.027 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_107/O[3]
                         net (fo=4, routed)           0.705    12.732    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_107_n_4
    SLICE_X8Y76          LUT5 (Prop_lut5_I0_O)        0.331    13.063 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_110/O
                         net (fo=1, routed)           0.954    14.017    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_110_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.328    14.345 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    14.345    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_50_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.743 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.743    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.056 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.593    16.649    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3_n_4
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.306    16.955 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_38/O
                         net (fo=1, routed)           0.694    17.648    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_38_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    18.263 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9/O[3]
                         net (fo=3, routed)           0.469    18.732    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9_n_4
    SLICE_X10Y83         LUT4 (Prop_lut4_I0_O)        0.306    19.038 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_25/O
                         net (fo=1, routed)           0.570    19.608    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_25_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.004 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.004    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.161 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           1.030    21.191    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1_n_2
    SLICE_X9Y85          LUT4 (Prop_lut4_I3_O)        0.360    21.551 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13/O
                         net (fo=3, routed)           0.348    21.899    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.326    22.225 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29/O
                         net (fo=5, routed)           0.684    22.909    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29_n_0
    SLICE_X10Y84         LUT3 (Prop_lut3_I1_O)        0.146    23.055 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_19/O
                         net (fo=2, routed)           0.797    23.852    u_adxl362_readings_to_ascii/s_dat_temp_m20[6]
    SLICE_X10Y85         LUT3 (Prop_lut3_I1_O)        0.328    24.180 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_16/O
                         net (fo=1, routed)           0.670    24.851    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_16_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124    24.975 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_7/O
                         net (fo=5, routed)           0.487    25.462    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_7_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I4_O)        0.124    25.586 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9/O
                         net (fo=4, routed)           0.507    26.093    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I0_O)        0.124    26.217 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_3/O
                         net (fo=6, routed)           0.828    27.045    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_3_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.152    27.197 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[42]_INST_0/O
                         net (fo=2, routed)           0.626    27.823    s_adxl_txt_ascii_line2[42]
    SLICE_X28Y87         LUT6 (Prop_lut6_I5_O)        0.326    28.149 r  s_cls_txt_ascii_line2[42]_i_1/O
                         net (fo=1, routed)           0.000    28.149    s_cls_txt_ascii_line2[42]_i_1_n_0
    SLICE_X28Y87         FDRE                                         r  s_cls_txt_ascii_line2_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.517    55.904    s_clk_20mhz_BUFG
    SLICE_X28Y87         FDRE                                         r  s_cls_txt_ascii_line2_reg[42]/C
                         clock pessimism              0.311    56.215    
                         clock uncertainty           -0.210    56.005    
    SLICE_X28Y87         FDRE (Setup_fdre_C_D)        0.029    56.034    s_cls_txt_ascii_line2_reg[42]
  -------------------------------------------------------------------
                         required time                         56.034    
                         arrival time                         -28.149    
  -------------------------------------------------------------------
                         slack                                 27.885    

Slack (MET) :             28.072ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line2_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.716ns  (logic 7.151ns (32.930%)  route 14.565ns (67.070%))
  Logic Levels:           23  (CARRY4=8 LUT1=1 LUT3=3 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.904ns = ( 55.904 - 50.000 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.629     6.248    s_clk_20mhz_BUFG
    SLICE_X31Y69         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456     6.704 f  s_hex_3axis_temp_measurements_display_reg[10]/Q
                         net (fo=20, routed)          2.053     8.756    u_adxl362_readings_to_ascii/i_3axis_temp[10]
    SLICE_X10Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.880 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     8.880    u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_8_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.523 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_4/O[3]
                         net (fo=12, routed)          1.505    11.029    u_adxl362_readings_to_ascii/s_txt_temp_u160[4]
    SLICE_X10Y75         LUT5 (Prop_lut5_I1_O)        0.307    11.336 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_156/O
                         net (fo=1, routed)           0.000    11.336    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_156_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.712 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_134/CO[3]
                         net (fo=1, routed)           0.000    11.712    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_134_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.027 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_107/O[3]
                         net (fo=4, routed)           0.705    12.732    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_107_n_4
    SLICE_X8Y76          LUT5 (Prop_lut5_I0_O)        0.331    13.063 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_110/O
                         net (fo=1, routed)           0.954    14.017    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_110_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.328    14.345 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    14.345    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_50_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.743 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.743    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.056 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.593    16.649    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3_n_4
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.306    16.955 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_38/O
                         net (fo=1, routed)           0.694    17.648    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_38_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    18.263 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9/O[3]
                         net (fo=3, routed)           0.469    18.732    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9_n_4
    SLICE_X10Y83         LUT4 (Prop_lut4_I0_O)        0.306    19.038 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_25/O
                         net (fo=1, routed)           0.570    19.608    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_25_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.004 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.004    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.161 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           1.030    21.191    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1_n_2
    SLICE_X9Y85          LUT4 (Prop_lut4_I3_O)        0.360    21.551 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13/O
                         net (fo=3, routed)           0.348    21.899    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.326    22.225 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29/O
                         net (fo=5, routed)           0.684    22.909    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29_n_0
    SLICE_X10Y84         LUT3 (Prop_lut3_I1_O)        0.146    23.055 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_19/O
                         net (fo=2, routed)           0.797    23.852    u_adxl362_readings_to_ascii/s_dat_temp_m20[6]
    SLICE_X10Y85         LUT3 (Prop_lut3_I1_O)        0.328    24.180 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_16/O
                         net (fo=1, routed)           0.670    24.851    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_16_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124    24.975 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_7/O
                         net (fo=5, routed)           0.487    25.462    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_7_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I4_O)        0.124    25.586 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9/O
                         net (fo=4, routed)           0.436    26.022    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124    26.146 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_1/O
                         net (fo=4, routed)           0.831    26.977    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_1_n_0
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.124    27.101 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[43]_INST_0/O
                         net (fo=2, routed)           0.739    27.840    s_adxl_txt_ascii_line2[43]
    SLICE_X28Y87         LUT6 (Prop_lut6_I5_O)        0.124    27.964 r  s_cls_txt_ascii_line2[43]_i_1/O
                         net (fo=1, routed)           0.000    27.964    s_cls_txt_ascii_line2[43]_i_1_n_0
    SLICE_X28Y87         FDRE                                         r  s_cls_txt_ascii_line2_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.517    55.904    s_clk_20mhz_BUFG
    SLICE_X28Y87         FDRE                                         r  s_cls_txt_ascii_line2_reg[43]/C
                         clock pessimism              0.311    56.215    
                         clock uncertainty           -0.210    56.005    
    SLICE_X28Y87         FDRE (Setup_fdre_C_D)        0.031    56.036    s_cls_txt_ascii_line2_reg[43]
  -------------------------------------------------------------------
                         required time                         56.036    
                         arrival time                         -27.964    
  -------------------------------------------------------------------
                         slack                                 28.072    

Slack (MET) :             28.123ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line2_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.713ns  (logic 7.151ns (32.934%)  route 14.562ns (67.066%))
  Logic Levels:           23  (CARRY4=8 LUT1=1 LUT3=3 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.902ns = ( 55.902 - 50.000 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.629     6.248    s_clk_20mhz_BUFG
    SLICE_X31Y69         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456     6.704 f  s_hex_3axis_temp_measurements_display_reg[10]/Q
                         net (fo=20, routed)          2.053     8.756    u_adxl362_readings_to_ascii/i_3axis_temp[10]
    SLICE_X10Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.880 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     8.880    u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_8_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.523 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_4/O[3]
                         net (fo=12, routed)          1.505    11.029    u_adxl362_readings_to_ascii/s_txt_temp_u160[4]
    SLICE_X10Y75         LUT5 (Prop_lut5_I1_O)        0.307    11.336 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_156/O
                         net (fo=1, routed)           0.000    11.336    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_156_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.712 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_134/CO[3]
                         net (fo=1, routed)           0.000    11.712    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_134_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.027 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_107/O[3]
                         net (fo=4, routed)           0.705    12.732    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_107_n_4
    SLICE_X8Y76          LUT5 (Prop_lut5_I0_O)        0.331    13.063 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_110/O
                         net (fo=1, routed)           0.954    14.017    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_110_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.328    14.345 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    14.345    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_50_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.743 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.743    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.056 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.593    16.649    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3_n_4
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.306    16.955 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_38/O
                         net (fo=1, routed)           0.694    17.648    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_38_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    18.263 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9/O[3]
                         net (fo=3, routed)           0.469    18.732    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9_n_4
    SLICE_X10Y83         LUT4 (Prop_lut4_I0_O)        0.306    19.038 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_25/O
                         net (fo=1, routed)           0.570    19.608    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_25_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.004 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.004    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.161 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           1.030    21.191    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1_n_2
    SLICE_X9Y85          LUT4 (Prop_lut4_I3_O)        0.360    21.551 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13/O
                         net (fo=3, routed)           0.348    21.899    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.326    22.225 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29/O
                         net (fo=5, routed)           0.684    22.909    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29_n_0
    SLICE_X10Y84         LUT3 (Prop_lut3_I1_O)        0.146    23.055 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_19/O
                         net (fo=2, routed)           0.797    23.852    u_adxl362_readings_to_ascii/s_dat_temp_m20[6]
    SLICE_X10Y85         LUT3 (Prop_lut3_I1_O)        0.328    24.180 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_16/O
                         net (fo=1, routed)           0.670    24.851    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_16_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124    24.975 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_7/O
                         net (fo=5, routed)           0.487    25.462    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_7_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I4_O)        0.124    25.586 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9/O
                         net (fo=4, routed)           0.436    26.022    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124    26.146 f  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_1/O
                         net (fo=4, routed)           0.982    27.128    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_1_n_0
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.124    27.252 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[44]_INST_0/O
                         net (fo=2, routed)           0.585    27.837    s_adxl_txt_ascii_line2[44]
    SLICE_X30Y86         LUT6 (Prop_lut6_I5_O)        0.124    27.961 r  s_cls_txt_ascii_line2[44]_i_1/O
                         net (fo=1, routed)           0.000    27.961    s_cls_txt_ascii_line2[44]_i_1_n_0
    SLICE_X30Y86         FDRE                                         r  s_cls_txt_ascii_line2_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.515    55.902    s_clk_20mhz_BUFG
    SLICE_X30Y86         FDRE                                         r  s_cls_txt_ascii_line2_reg[44]/C
                         clock pessimism              0.311    56.213    
                         clock uncertainty           -0.210    56.003    
    SLICE_X30Y86         FDRE (Setup_fdre_C_D)        0.081    56.084    s_cls_txt_ascii_line2_reg[44]
  -------------------------------------------------------------------
                         required time                         56.084    
                         arrival time                         -27.961    
  -------------------------------------------------------------------
                         slack                                 28.123    

Slack (MET) :             28.143ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line2_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.648ns  (logic 7.401ns (34.189%)  route 14.247ns (65.811%))
  Logic Levels:           23  (CARRY4=8 LUT1=1 LUT3=3 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 55.906 - 50.000 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.629     6.248    s_clk_20mhz_BUFG
    SLICE_X31Y69         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456     6.704 f  s_hex_3axis_temp_measurements_display_reg[10]/Q
                         net (fo=20, routed)          2.053     8.756    u_adxl362_readings_to_ascii/i_3axis_temp[10]
    SLICE_X10Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.880 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     8.880    u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_8_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.523 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_4/O[3]
                         net (fo=12, routed)          1.505    11.029    u_adxl362_readings_to_ascii/s_txt_temp_u160[4]
    SLICE_X10Y75         LUT5 (Prop_lut5_I1_O)        0.307    11.336 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_156/O
                         net (fo=1, routed)           0.000    11.336    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_156_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.712 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_134/CO[3]
                         net (fo=1, routed)           0.000    11.712    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_134_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.027 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_107/O[3]
                         net (fo=4, routed)           0.705    12.732    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_107_n_4
    SLICE_X8Y76          LUT5 (Prop_lut5_I0_O)        0.331    13.063 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_110/O
                         net (fo=1, routed)           0.954    14.017    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_110_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.328    14.345 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    14.345    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_50_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.743 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.743    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_15_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.056 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.593    16.649    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_3_n_4
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.306    16.955 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_38/O
                         net (fo=1, routed)           0.694    17.648    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_38_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    18.263 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9/O[3]
                         net (fo=3, routed)           0.469    18.732    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_9_n_4
    SLICE_X10Y83         LUT4 (Prop_lut4_I0_O)        0.306    19.038 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_25/O
                         net (fo=1, routed)           0.570    19.608    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_25_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.004 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.004    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.161 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           1.030    21.191    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1_n_2
    SLICE_X9Y85          LUT4 (Prop_lut4_I3_O)        0.360    21.551 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13/O
                         net (fo=3, routed)           0.348    21.899    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_13_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.326    22.225 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29/O
                         net (fo=5, routed)           0.684    22.909    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_29_n_0
    SLICE_X10Y84         LUT3 (Prop_lut3_I1_O)        0.146    23.055 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_19/O
                         net (fo=2, routed)           0.797    23.852    u_adxl362_readings_to_ascii/s_dat_temp_m20[6]
    SLICE_X10Y85         LUT3 (Prop_lut3_I1_O)        0.328    24.180 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_16/O
                         net (fo=1, routed)           0.670    24.851    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_16_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124    24.975 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_7/O
                         net (fo=5, routed)           0.487    25.462    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_7_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I4_O)        0.124    25.586 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9/O
                         net (fo=4, routed)           0.436    26.022    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124    26.146 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_1/O
                         net (fo=4, routed)           0.831    26.977    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_1_n_0
    SLICE_X12Y86         LUT4 (Prop_lut4_I1_O)        0.150    27.127 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0/O
                         net (fo=2, routed)           0.420    27.547    s_adxl_txt_ascii_line2[46]
    SLICE_X13Y86         LUT6 (Prop_lut6_I5_O)        0.348    27.895 r  s_cls_txt_ascii_line2[46]_i_1/O
                         net (fo=1, routed)           0.000    27.895    s_cls_txt_ascii_line2[46]_i_1_n_0
    SLICE_X13Y86         FDRE                                         r  s_cls_txt_ascii_line2_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.519    55.906    s_clk_20mhz_BUFG
    SLICE_X13Y86         FDRE                                         r  s_cls_txt_ascii_line2_reg[46]/C
                         clock pessimism              0.311    56.217    
                         clock uncertainty           -0.210    56.007    
    SLICE_X13Y86         FDRE (Setup_fdre_C_D)        0.031    56.038    s_cls_txt_ascii_line2_reg[46]
  -------------------------------------------------------------------
                         required time                         56.038    
                         arrival time                         -27.895    
  -------------------------------------------------------------------
                         slack                                 28.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.598%)  route 0.240ns (59.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.601     1.865    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/i_ext_spi_clk_x
    SLICE_X6Y60          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.164     2.029 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_in_reg[0]/Q
                         net (fo=2, routed)           0.240     2.269    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/DI[0]
    RAMB18_X0Y24         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.886     2.429    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y24         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.512     1.917    
    RAMB18_X0Y24         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[0])
                                                      0.296     2.213    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_switches_deb_0123/s_t_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/s_t_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.605     1.869    u_switches_deb_0123/i_clk_mhz
    SLICE_X2Y99          FDRE                                         r  u_switches_deb_0123/s_t_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     2.033 r  u_switches_deb_0123/s_t_reg[18]/Q
                         net (fo=2, routed)           0.127     2.160    u_switches_deb_0123/s_t_reg[18]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.316 r  u_switches_deb_0123/s_t_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.317    u_switches_deb_0123/s_t_reg[16]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.370 r  u_switches_deb_0123/s_t_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.370    u_switches_deb_0123/s_t_reg[20]_i_1_n_7
    SLICE_X2Y100         FDRE                                         r  u_switches_deb_0123/s_t_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.872     2.415    u_switches_deb_0123/i_clk_mhz
    SLICE_X2Y100         FDRE                                         r  u_switches_deb_0123/s_t_reg[20]/C
                         clock pessimism             -0.278     2.136    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     2.270    u_switches_deb_0123/s_t_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_switches_deb_0123/s_t_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/s_t_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.605     1.869    u_switches_deb_0123/i_clk_mhz
    SLICE_X2Y99          FDRE                                         r  u_switches_deb_0123/s_t_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     2.033 r  u_switches_deb_0123/s_t_reg[18]/Q
                         net (fo=2, routed)           0.127     2.160    u_switches_deb_0123/s_t_reg[18]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.316 r  u_switches_deb_0123/s_t_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.317    u_switches_deb_0123/s_t_reg[16]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.383 r  u_switches_deb_0123/s_t_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.383    u_switches_deb_0123/s_t_reg[20]_i_1_n_5
    SLICE_X2Y100         FDRE                                         r  u_switches_deb_0123/s_t_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.872     2.415    u_switches_deb_0123/i_clk_mhz
    SLICE_X2Y100         FDRE                                         r  u_switches_deb_0123/s_t_reg[22]/C
                         clock pessimism             -0.278     2.136    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     2.270    u_switches_deb_0123/s_t_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.219%)  route 0.150ns (28.781%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.567     1.831    u_led_pwm_driver/i_clk
    SLICE_X60Y99         FDSE                                         r  u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDSE (Prop_fdse_C_Q)         0.164     1.995 f  u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count_reg[3]/Q
                         net (fo=5, routed)           0.149     2.145    u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count_reg[3]
    SLICE_X60Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.190 r  u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count[0]_i_3/O
                         net (fo=1, routed)           0.000     2.190    u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count[0]_i_3_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.299 r  u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.299    u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count_reg[0]_i_2_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.352 r  u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.352    u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count_reg[4]_i_1_n_7
    SLICE_X60Y100        FDSE                                         r  u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.832     2.375    u_led_pwm_driver/i_clk
    SLICE_X60Y100        FDSE                                         r  u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count_reg[4]/C
                         clock pessimism             -0.278     2.096    
    SLICE_X60Y100        FDSE (Hold_fdse_C_D)         0.134     2.230    u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.371ns (69.589%)  route 0.162ns (30.411%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.598     1.862    u_led_pwm_driver/i_clk
    SLICE_X74Y99         FDRE                                         r  u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDRE (Prop_fdre_C_Q)         0.164     2.026 f  u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count_reg[23]/Q
                         net (fo=4, routed)           0.161     2.188    u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count_reg[23]
    SLICE_X74Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.233 r  u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count[20]_i_2/O
                         net (fo=1, routed)           0.000     2.233    u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count[20]_i_2_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.342 r  u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.342    u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count_reg[20]_i_1_n_0
    SLICE_X74Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.395 r  u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.395    u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count_reg[24]_i_1_n_7
    SLICE_X74Y100        FDRE                                         r  u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.865     2.408    u_led_pwm_driver/i_clk
    SLICE_X74Y100        FDRE                                         r  u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count_reg[24]/C
                         clock pessimism             -0.278     2.129    
    SLICE_X74Y100        FDRE (Hold_fdre_C_D)         0.134     2.263    u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.919%)  route 0.150ns (28.081%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.567     1.831    u_led_pwm_driver/i_clk
    SLICE_X60Y99         FDSE                                         r  u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDSE (Prop_fdse_C_Q)         0.164     1.995 f  u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count_reg[3]/Q
                         net (fo=5, routed)           0.149     2.145    u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count_reg[3]
    SLICE_X60Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.190 r  u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count[0]_i_3/O
                         net (fo=1, routed)           0.000     2.190    u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count[0]_i_3_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.299 r  u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.299    u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count_reg[0]_i_2_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.365 r  u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.365    u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count_reg[4]_i_1_n_5
    SLICE_X60Y100        FDRE                                         r  u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.832     2.375    u_led_pwm_driver/i_clk
    SLICE_X60Y100        FDRE                                         r  u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count_reg[6]/C
                         clock pessimism             -0.278     2.096    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.134     2.230    u_led_pwm_driver/blueloop[1].s_color_blue_pwm_period_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_switches_deb_0123/s_t_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/s_t_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.605     1.869    u_switches_deb_0123/i_clk_mhz
    SLICE_X2Y99          FDRE                                         r  u_switches_deb_0123/s_t_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     2.033 r  u_switches_deb_0123/s_t_reg[18]/Q
                         net (fo=2, routed)           0.127     2.160    u_switches_deb_0123/s_t_reg[18]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.316 r  u_switches_deb_0123/s_t_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.317    u_switches_deb_0123/s_t_reg[16]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.406 r  u_switches_deb_0123/s_t_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.406    u_switches_deb_0123/s_t_reg[20]_i_1_n_6
    SLICE_X2Y100         FDRE                                         r  u_switches_deb_0123/s_t_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.872     2.415    u_switches_deb_0123/i_clk_mhz
    SLICE_X2Y100         FDRE                                         r  u_switches_deb_0123/s_t_reg[21]/C
                         clock pessimism             -0.278     2.136    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     2.270    u_switches_deb_0123/s_t_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_switches_deb_0123/s_t_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/s_t_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.605     1.869    u_switches_deb_0123/i_clk_mhz
    SLICE_X2Y99          FDRE                                         r  u_switches_deb_0123/s_t_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     2.033 r  u_switches_deb_0123/s_t_reg[18]/Q
                         net (fo=2, routed)           0.127     2.160    u_switches_deb_0123/s_t_reg[18]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.316 r  u_switches_deb_0123/s_t_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.317    u_switches_deb_0123/s_t_reg[16]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.408 r  u_switches_deb_0123/s_t_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.408    u_switches_deb_0123/s_t_reg[20]_i_1_n_4
    SLICE_X2Y100         FDRE                                         r  u_switches_deb_0123/s_t_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.872     2.415    u_switches_deb_0123/i_clk_mhz
    SLICE_X2Y100         FDRE                                         r  u_switches_deb_0123/s_t_reg[23]/C
                         clock pessimism             -0.278     2.136    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     2.270    u_switches_deb_0123/s_t_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_switches_deb_0123/s_t_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/s_t_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.605     1.869    u_switches_deb_0123/i_clk_mhz
    SLICE_X2Y99          FDRE                                         r  u_switches_deb_0123/s_t_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     2.033 r  u_switches_deb_0123/s_t_reg[18]/Q
                         net (fo=2, routed)           0.127     2.160    u_switches_deb_0123/s_t_reg[18]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.316 r  u_switches_deb_0123/s_t_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.317    u_switches_deb_0123/s_t_reg[16]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.357 r  u_switches_deb_0123/s_t_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.357    u_switches_deb_0123/s_t_reg[20]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.410 r  u_switches_deb_0123/s_t_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.410    u_switches_deb_0123/s_t_reg[24]_i_1_n_7
    SLICE_X2Y101         FDRE                                         r  u_switches_deb_0123/s_t_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.872     2.415    u_switches_deb_0123/i_clk_mhz
    SLICE_X2Y101         FDRE                                         r  u_switches_deb_0123/s_t_reg[24]/C
                         clock pessimism             -0.278     2.136    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     2.270    u_switches_deb_0123/s_t_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.384ns (70.313%)  route 0.162ns (29.687%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.598     1.862    u_led_pwm_driver/i_clk
    SLICE_X74Y99         FDRE                                         r  u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDRE (Prop_fdre_C_Q)         0.164     2.026 f  u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count_reg[23]/Q
                         net (fo=4, routed)           0.161     2.188    u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count_reg[23]
    SLICE_X74Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.233 r  u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count[20]_i_2/O
                         net (fo=1, routed)           0.000     2.233    u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count[20]_i_2_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.342 r  u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.342    u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count_reg[20]_i_1_n_0
    SLICE_X74Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.408 r  u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.408    u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count_reg[24]_i_1_n_5
    SLICE_X74Y100        FDRE                                         r  u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.865     2.408    u_led_pwm_driver/i_clk
    SLICE_X74Y100        FDRE                                         r  u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count_reg[26]/C
                         clock pessimism             -0.278     2.129    
    SLICE_X74Y100        FDRE (Hold_fdre_C_D)         0.134     2.263    u_led_pwm_driver/redloop[2].s_color_red_pwm_period_count_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_20mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y24     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y24     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y26     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y26     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y32     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y32     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y36     u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   s_clk_20mhz_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X2Y31      u_led_pwm_driver/basicloop[1].s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X0Y22      u_led_pwm_driver/basicloop[3].s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y62     u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y62     u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y62     u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y62     u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y62     u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y62     u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X77Y112    u_led_pwm_driver/blueloop[0].s_color_blue_pwm_duty_cycles_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X77Y112    u_led_pwm_driver/blueloop[0].s_color_blue_pwm_duty_cycles_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X77Y112    u_led_pwm_driver/blueloop[0].s_color_blue_pwm_duty_cycles_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X77Y112    u_led_pwm_driver/blueloop[0].s_color_blue_pwm_duty_cycles_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y76     u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_duty_cycles_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y78     u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_duty_cycles_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y78     u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_duty_cycles_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y78     u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_duty_cycles_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y78     u_led_pwm_driver/basicloop[0].s_basic_lumin_pwm_duty_cycles_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y61     u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y62     u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y62     u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y62     u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y62     u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  s_clk_7_37mhz

Setup :            0  Failing Endpoints,  Worst Slack      130.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       67.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             130.798ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 0.828ns (18.442%)  route 3.662ns (81.558%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 141.537 - 135.640 ) 
    Source Clock Delay      (SCD):    6.267ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.648     6.267    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y98         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.456     6.723 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/Q
                         net (fo=2, routed)           0.873     7.595    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[6]
    SLICE_X11Y98         LUT4 (Prop_lut4_I3_O)        0.124     7.719 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8/O
                         net (fo=1, routed)           0.645     8.364    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8_n_0
    SLICE_X9Y98          LUT5 (Prop_lut5_I4_O)        0.124     8.488 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4/O
                         net (fo=32, routed)          2.145    10.633    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4_n_0
    SLICE_X11Y105        LUT5 (Prop_lut5_I2_O)        0.124    10.757 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_1/O
                         net (fo=1, routed)           0.000    10.757    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]
    SLICE_X11Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.511   141.537    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[31]/C
                         clock pessimism              0.232   141.769    
                         clock uncertainty           -0.245   141.524    
    SLICE_X11Y105        FDRE (Setup_fdre_C_D)        0.031   141.555    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                        141.555    
                         arrival time                         -10.757    
  -------------------------------------------------------------------
                         slack                                130.798    

Slack (MET) :             130.958ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.828ns (19.119%)  route 3.503ns (80.881%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 141.537 - 135.640 ) 
    Source Clock Delay      (SCD):    6.267ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.648     6.267    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y98         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.456     6.723 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/Q
                         net (fo=2, routed)           0.873     7.595    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[6]
    SLICE_X11Y98         LUT4 (Prop_lut4_I3_O)        0.124     7.719 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8/O
                         net (fo=1, routed)           0.645     8.364    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8_n_0
    SLICE_X9Y98          LUT5 (Prop_lut5_I4_O)        0.124     8.488 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4/O
                         net (fo=32, routed)          1.986    10.473    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4_n_0
    SLICE_X11Y104        LUT5 (Prop_lut5_I2_O)        0.124    10.597 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[28]_i_1/O
                         net (fo=1, routed)           0.000    10.597    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[28]
    SLICE_X11Y104        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.511   141.537    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y104        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/C
                         clock pessimism              0.232   141.769    
                         clock uncertainty           -0.245   141.524    
    SLICE_X11Y104        FDRE (Setup_fdre_C_D)        0.031   141.555    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                        141.555    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                130.958    

Slack (MET) :             130.966ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.828ns (19.158%)  route 3.494ns (80.842%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 141.537 - 135.640 ) 
    Source Clock Delay      (SCD):    6.267ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.648     6.267    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y98         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.456     6.723 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/Q
                         net (fo=2, routed)           0.873     7.595    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[6]
    SLICE_X11Y98         LUT4 (Prop_lut4_I3_O)        0.124     7.719 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8/O
                         net (fo=1, routed)           0.645     8.364    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8_n_0
    SLICE_X9Y98          LUT5 (Prop_lut5_I4_O)        0.124     8.488 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4/O
                         net (fo=32, routed)          1.977    10.465    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4_n_0
    SLICE_X11Y105        LUT5 (Prop_lut5_I2_O)        0.124    10.589 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[30]_i_1/O
                         net (fo=1, routed)           0.000    10.589    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[30]
    SLICE_X11Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.511   141.537    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
                         clock pessimism              0.232   141.769    
                         clock uncertainty           -0.245   141.524    
    SLICE_X11Y105        FDRE (Setup_fdre_C_D)        0.031   141.555    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                        141.555    
                         arrival time                         -10.589    
  -------------------------------------------------------------------
                         slack                                130.966    

Slack (MET) :             131.097ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.828ns (19.589%)  route 3.399ns (80.411%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.915ns = ( 141.555 - 135.640 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.631     6.249    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y104        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.456     6.705 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.820     7.525    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[28]
    SLICE_X11Y105        LUT4 (Prop_lut4_I1_O)        0.124     7.649 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7/O
                         net (fo=1, routed)           0.636     8.285    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7_n_0
    SLICE_X11Y104        LUT5 (Prop_lut5_I4_O)        0.124     8.409 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3/O
                         net (fo=32, routed)          1.943    10.352    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3_n_0
    SLICE_X11Y99         LUT5 (Prop_lut5_I1_O)        0.124    10.476 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    10.476    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[9]
    SLICE_X11Y99         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.528   141.555    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y99         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[9]/C
                         clock pessimism              0.232   141.787    
                         clock uncertainty           -0.245   141.542    
    SLICE_X11Y99         FDRE (Setup_fdre_C_D)        0.031   141.573    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        141.573    
                         arrival time                         -10.476    
  -------------------------------------------------------------------
                         slack                                131.097    

Slack (MET) :             131.123ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.828ns (19.872%)  route 3.339ns (80.128%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 141.537 - 135.640 ) 
    Source Clock Delay      (SCD):    6.267ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.648     6.267    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y98         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.456     6.723 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/Q
                         net (fo=2, routed)           0.873     7.595    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[6]
    SLICE_X11Y98         LUT4 (Prop_lut4_I3_O)        0.124     7.719 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8/O
                         net (fo=1, routed)           0.645     8.364    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8_n_0
    SLICE_X9Y98          LUT5 (Prop_lut5_I4_O)        0.124     8.488 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4/O
                         net (fo=32, routed)          1.822    10.309    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4_n_0
    SLICE_X11Y103        LUT5 (Prop_lut5_I2_O)        0.124    10.433 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000    10.433    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[25]
    SLICE_X11Y103        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.511   141.537    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y103        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[25]/C
                         clock pessimism              0.232   141.769    
                         clock uncertainty           -0.245   141.524    
    SLICE_X11Y103        FDRE (Setup_fdre_C_D)        0.032   141.556    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                        141.556    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                131.123    

Slack (MET) :             131.127ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.828ns (19.895%)  route 3.334ns (80.105%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 141.537 - 135.640 ) 
    Source Clock Delay      (SCD):    6.267ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.648     6.267    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y98         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.456     6.723 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/Q
                         net (fo=2, routed)           0.873     7.595    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[6]
    SLICE_X11Y98         LUT4 (Prop_lut4_I3_O)        0.124     7.719 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8/O
                         net (fo=1, routed)           0.645     8.364    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8_n_0
    SLICE_X9Y98          LUT5 (Prop_lut5_I4_O)        0.124     8.488 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4/O
                         net (fo=32, routed)          1.817    10.304    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4_n_0
    SLICE_X11Y103        LUT5 (Prop_lut5_I2_O)        0.124    10.428 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[24]_i_1/O
                         net (fo=1, routed)           0.000    10.428    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[24]
    SLICE_X11Y103        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.511   141.537    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y103        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[24]/C
                         clock pessimism              0.232   141.769    
                         clock uncertainty           -0.245   141.524    
    SLICE_X11Y103        FDRE (Setup_fdre_C_D)        0.031   141.555    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                        141.555    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                131.127    

Slack (MET) :             131.128ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.828ns (19.738%)  route 3.367ns (80.262%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.915ns = ( 141.555 - 135.640 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.631     6.249    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y104        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.456     6.705 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.820     7.525    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[28]
    SLICE_X11Y105        LUT4 (Prop_lut4_I1_O)        0.124     7.649 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7/O
                         net (fo=1, routed)           0.636     8.285    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7_n_0
    SLICE_X11Y104        LUT5 (Prop_lut5_I4_O)        0.124     8.409 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3/O
                         net (fo=32, routed)          1.911    10.320    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3_n_0
    SLICE_X11Y98         LUT5 (Prop_lut5_I1_O)        0.124    10.444 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    10.444    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[6]
    SLICE_X11Y98         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.528   141.555    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y98         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
                         clock pessimism              0.232   141.787    
                         clock uncertainty           -0.245   141.542    
    SLICE_X11Y98         FDRE (Setup_fdre_C_D)        0.031   141.573    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        141.573    
                         arrival time                         -10.444    
  -------------------------------------------------------------------
                         slack                                131.128    

Slack (MET) :             131.128ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.828ns (19.748%)  route 3.365ns (80.252%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.915ns = ( 141.555 - 135.640 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.631     6.249    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y104        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.456     6.705 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.820     7.525    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[28]
    SLICE_X11Y105        LUT4 (Prop_lut4_I1_O)        0.124     7.649 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7/O
                         net (fo=1, routed)           0.636     8.285    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7_n_0
    SLICE_X11Y104        LUT5 (Prop_lut5_I4_O)        0.124     8.409 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3/O
                         net (fo=32, routed)          1.909    10.318    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3_n_0
    SLICE_X11Y98         LUT5 (Prop_lut5_I1_O)        0.124    10.442 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    10.442    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]
    SLICE_X11Y98         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.528   141.555    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y98         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                         clock pessimism              0.232   141.787    
                         clock uncertainty           -0.245   141.542    
    SLICE_X11Y98         FDRE (Setup_fdre_C_D)        0.029   141.571    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        141.571    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                131.128    

Slack (MET) :             131.129ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 0.828ns (19.915%)  route 3.330ns (80.085%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 141.537 - 135.640 ) 
    Source Clock Delay      (SCD):    6.267ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.648     6.267    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y98         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.456     6.723 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/Q
                         net (fo=2, routed)           0.873     7.595    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[6]
    SLICE_X11Y98         LUT4 (Prop_lut4_I3_O)        0.124     7.719 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8/O
                         net (fo=1, routed)           0.645     8.364    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8_n_0
    SLICE_X9Y98          LUT5 (Prop_lut5_I4_O)        0.124     8.488 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4/O
                         net (fo=32, routed)          1.813    10.300    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4_n_0
    SLICE_X11Y104        LUT5 (Prop_lut5_I2_O)        0.124    10.424 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[26]_i_1/O
                         net (fo=1, routed)           0.000    10.424    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[26]
    SLICE_X11Y104        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.511   141.537    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y104        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[26]/C
                         clock pessimism              0.232   141.769    
                         clock uncertainty           -0.245   141.524    
    SLICE_X11Y104        FDRE (Setup_fdre_C_D)        0.029   141.553    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                        141.553    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                131.129    

Slack (MET) :             131.201ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.828ns (20.270%)  route 3.257ns (79.730%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 141.537 - 135.640 ) 
    Source Clock Delay      (SCD):    6.267ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.648     6.267    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y98         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.456     6.723 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/Q
                         net (fo=2, routed)           0.873     7.595    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[6]
    SLICE_X11Y98         LUT4 (Prop_lut4_I3_O)        0.124     7.719 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8/O
                         net (fo=1, routed)           0.645     8.364    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8_n_0
    SLICE_X9Y98          LUT5 (Prop_lut5_I4_O)        0.124     8.488 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4/O
                         net (fo=32, routed)          1.740    10.228    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4_n_0
    SLICE_X11Y105        LUT5 (Prop_lut5_I2_O)        0.124    10.352 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[29]_i_1/O
                         net (fo=1, routed)           0.000    10.352    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[29]
    SLICE_X11Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.511   141.537    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/C
                         clock pessimism              0.232   141.769    
                         clock uncertainty           -0.245   141.524    
    SLICE_X11Y105        FDRE (Setup_fdre_C_D)        0.029   141.553    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                        141.553    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                131.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/eo_uart_tx_reg/D
                            (rising edge-triggered cell FDSE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.575     1.839    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y93          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164     2.003 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/Q
                         net (fo=6, routed)           0.116     2.120    u_uart_tx_only/s_uarttxonly_pr_state[0]
    SLICE_X9Y93          LUT5 (Prop_lut5_I4_O)        0.045     2.165 r  u_uart_tx_only/eo_uart_tx_i_1/O
                         net (fo=1, routed)           0.000     2.165    u_uart_tx_only/so_uart_tx
    SLICE_X9Y93          FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.846     2.389    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y93          FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
                         clock pessimism             -0.536     1.852    
    SLICE_X9Y93          FDSE (Hold_fdse_C_D)         0.091     1.943    u_uart_tx_only/eo_uart_tx_reg
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.231ns (39.890%)  route 0.348ns (60.110%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.576     1.840    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y99         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.981 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[11]/Q
                         net (fo=2, routed)           0.146     2.127    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[11]
    SLICE_X11Y99         LUT5 (Prop_lut5_I1_O)        0.045     2.172 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_5/O
                         net (fo=32, routed)          0.202     2.374    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_5_n_0
    SLICE_X9Y100         LUT5 (Prop_lut5_I3_O)        0.045     2.419 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     2.419    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[12]
    SLICE_X9Y100         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.841     2.384    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X9Y100         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]/C
                         clock pessimism             -0.278     2.105    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.091     2.196    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.390%)  route 0.143ns (46.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.569     1.833    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X10Y105        FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDPE (Prop_fdpe_C_Q)         0.164     1.997 r  u_reset_synch_7_37mhz/s_rst_shift_reg[3]/Q
                         net (fo=1, routed)           0.143     2.141    u_reset_synch_7_37mhz/p_0_in[4]
    SLICE_X10Y105        FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.840     2.383    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X10Y105        FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[4]/C
                         clock pessimism             -0.549     1.833    
    SLICE_X10Y105        FDPE (Hold_fdpe_C_D)         0.083     1.916    u_reset_synch_7_37mhz/s_rst_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.164ns (27.443%)  route 0.434ns (72.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.570     1.834    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X10Y102        FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDPE (Prop_fdpe_C_Q)         0.164     1.998 r  u_reset_synch_7_37mhz/s_rst_shift_reg[9]/Q
                         net (fo=1, routed)           0.434     2.432    u_reset_synch_7_37mhz/p_0_in[10]
    SLICE_X10Y99         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.847     2.390    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X10Y99         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
                         clock pessimism             -0.278     2.111    
    SLICE_X10Y99         FDPE (Hold_fdpe_C_D)         0.089     2.200    u_reset_synch_7_37mhz/s_rst_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.044%)  route 0.220ns (60.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.569     1.833    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X9Y105         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDPE (Prop_fdpe_C_Q)         0.141     1.974 r  u_reset_synch_7_37mhz/s_rst_shift_reg[1]/Q
                         net (fo=1, routed)           0.220     2.195    u_reset_synch_7_37mhz/p_0_in[2]
    SLICE_X10Y105        FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.840     2.383    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X10Y105        FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[2]/C
                         clock pessimism             -0.512     1.870    
    SLICE_X10Y105        FDPE (Hold_fdpe_C_D)         0.090     1.960    u_reset_synch_7_37mhz/s_rst_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.574     1.838    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y92          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141     1.979 r  u_uart_tx_only/s_i_aux_reg[0]/Q
                         net (fo=7, routed)           0.168     2.148    u_uart_tx_only/sel0[0]
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.042     2.190 r  u_uart_tx_only/s_i_aux[1]_i_1/O
                         net (fo=1, routed)           0.000     2.190    u_uart_tx_only/s_i_val[1]
    SLICE_X9Y92          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.845     2.388    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y92          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
                         clock pessimism             -0.549     1.838    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.107     1.945    u_uart_tx_only/s_i_aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.569     1.833    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X9Y105         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDPE (Prop_fdpe_C_Q)         0.141     1.974 r  u_reset_synch_7_37mhz/s_rst_shift_reg[0]/Q
                         net (fo=1, routed)           0.170     2.145    u_reset_synch_7_37mhz/p_0_in[1]
    SLICE_X9Y105         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.840     2.383    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X9Y105         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[1]/C
                         clock pessimism             -0.549     1.833    
    SLICE_X9Y105         FDPE (Hold_fdpe_C_D)         0.066     1.899    u_reset_synch_7_37mhz/s_rst_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.575     1.839    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X10Y93         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.164     2.003 r  u_uart_tx_only/s_i_aux_reg[2]/Q
                         net (fo=4, routed)           0.175     2.179    u_uart_tx_only/sel0[2]
    SLICE_X10Y93         LUT5 (Prop_lut5_I2_O)        0.043     2.222 r  u_uart_tx_only/s_i_aux[3]_i_2/O
                         net (fo=1, routed)           0.000     2.222    u_uart_tx_only/s_i_val[3]
    SLICE_X10Y93         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.846     2.389    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X10Y93         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/C
                         clock pessimism             -0.549     1.839    
    SLICE_X10Y93         FDRE (Hold_fdre_C_D)         0.131     1.970    u_uart_tx_only/s_i_aux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.184%)  route 0.346ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.576     1.840    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X10Y99         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDPE (Prop_fdpe_C_Q)         0.164     2.004 r  u_reset_synch_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=49, routed)          0.346     2.350    u_uart_tx_only/u_baud_1x_ce_divider/i_rst_mhz
    SLICE_X11Y100        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.841     2.384    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y100        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[13]/C
                         clock pessimism             -0.278     2.105    
    SLICE_X11Y100        FDRE (Hold_fdre_C_R)        -0.018     2.087    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.184%)  route 0.346ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.576     1.840    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X10Y99         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDPE (Prop_fdpe_C_Q)         0.164     2.004 r  u_reset_synch_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=49, routed)          0.346     2.350    u_uart_tx_only/u_baud_1x_ce_divider/i_rst_mhz
    SLICE_X11Y100        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.841     2.384    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y100        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[14]/C
                         clock pessimism             -0.278     2.105    
    SLICE_X11Y100        FDRE (Hold_fdre_C_R)        -0.018     2.087    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_7_37mhz
Waveform(ns):       { 0.000 67.820 }
Period(ns):         135.640
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         135.640     133.064    RAMB18_X0Y36     u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         135.640     133.485    BUFGCTRL_X0Y17   s_clk_7_37mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         135.640     134.391    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X9Y105     u_reset_synch_7_37mhz/s_rst_shift_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X10Y99     u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X10Y99     u_reset_synch_7_37mhz/s_rst_shift_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X10Y99     u_reset_synch_7_37mhz/s_rst_shift_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X10Y99     u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X9Y105     u_reset_synch_7_37mhz/s_rst_shift_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X10Y105    u_reset_synch_7_37mhz/s_rst_shift_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       135.640     77.720     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X10Y105    u_reset_synch_7_37mhz/s_rst_shift_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X10Y105    u_reset_synch_7_37mhz/s_rst_shift_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X10Y105    u_reset_synch_7_37mhz/s_rst_shift_reg[4]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X10Y105    u_reset_synch_7_37mhz/s_rst_shift_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X11Y103    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X11Y103    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X11Y103    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X11Y103    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X11Y104    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X11Y104    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[27]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X9Y105     u_reset_synch_7_37mhz/s_rst_shift_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X10Y99     u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X10Y99     u_reset_synch_7_37mhz/s_rst_shift_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X10Y99     u_reset_synch_7_37mhz/s_rst_shift_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X10Y99     u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X9Y105     u_reset_synch_7_37mhz/s_rst_shift_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X10Y105    u_reset_synch_7_37mhz/s_rst_shift_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X10Y105    u_reset_synch_7_37mhz/s_rst_shift_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X10Y105    u_reset_synch_7_37mhz/s_rst_shift_reg[4]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X10Y105    u_reset_synch_7_37mhz/s_rst_shift_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_clkfbout
  To Clock:  s_clk_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_clkfbout
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  genclk5mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.486ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.146ns (10.173%)  route 1.289ns (89.827%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 55.987 - 50.000 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.716     6.335    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.518     6.853 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.673     7.526    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X6Y66          LUT4 (Prop_lut4_I0_O)        0.146     7.672 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.616     8.288    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X2Y64          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.600    55.987    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X2Y64          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    56.219    
                         clock uncertainty           -0.210    56.009    
    SLICE_X2Y64          FDRE (Setup_fdre_C_D)       -0.235    55.774    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         55.774    
                         arrival time                          -8.288    
  -------------------------------------------------------------------
                         slack                                 47.486    

Slack (MET) :             48.011ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.124ns (10.146%)  route 1.098ns (89.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 55.983 - 50.000 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.716     6.335    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.518     6.853 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.098     7.951    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X6Y66          LUT2 (Prop_lut2_I1_O)        0.124     8.075 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.075    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X6Y66          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.596    55.983    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X6Y66          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.215    
                         clock uncertainty           -0.210    56.005    
    SLICE_X6Y66          FDRE (Setup_fdre_C_D)        0.081    56.086    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         56.086    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                 48.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@100.000ns - genclk5mhz fall@100.000ns)
  Data Path Delay:        0.445ns  (logic 0.045ns (10.109%)  route 0.400ns (89.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns = ( 102.410 - 100.000 ) 
    Source Clock Delay      (SCD):    2.026ns = ( 102.026 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   100.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   101.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   101.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.598   101.862    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.164   102.026 f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.400   102.426    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X6Y66          LUT2 (Prop_lut2_I1_O)        0.045   102.471 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000   102.471    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X6Y66          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   100.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   101.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.867   102.410    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X6Y66          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278   102.131    
    SLICE_X6Y66          FDRE (Hold_fdre_C_D)         0.121   102.252    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                       -102.252    
                         arrival time                         102.471    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.044ns (8.779%)  route 0.457ns (91.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.598     1.862    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.164     2.026 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.235     2.262    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X6Y66          LUT4 (Prop_lut4_I0_O)        0.044     2.306 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.222     2.528    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X2Y64          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.872     2.415    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X2Y64          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278     2.136    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)        -0.007     2.129    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.398    





---------------------------------------------------------------------------------------------------
From Clock:  genclk625khz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.359ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.485ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@850.000ns - genclk625khz fall@800.000ns)
  Data Path Delay:        1.758ns  (logic 0.124ns (7.055%)  route 1.634ns (92.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 855.991 - 850.000 ) 
    Source Clock Delay      (SCD):    6.800ns = ( 806.800 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz fall edge)
                                                    800.000   800.000 f  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   801.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233   802.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   802.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719   804.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   804.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.725   806.344    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456   806.800 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.634   808.433    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X3Y92          LUT4 (Prop_lut4_I0_O)        0.124   808.557 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000   808.557    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X3Y92          FDRE                                         f  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    850.000   850.000 r  
    E3                                                0.000   850.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   850.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   851.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   852.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   852.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   854.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   854.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.604   855.991    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X3Y92          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232   856.223    
                         clock uncertainty           -0.210   856.013    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.029   856.042    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                        856.042    
                         arrival time                        -808.557    
  -------------------------------------------------------------------
                         slack                                 47.485    

Slack (MET) :             47.849ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.124ns (8.892%)  route 1.271ns (91.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 55.992 - 50.000 ) 
    Source Clock Delay      (SCD):    6.800ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.725     6.344    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     6.800 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.271     8.070    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.194 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.194    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.605    55.992    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X3Y93          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.224    
                         clock uncertainty           -0.210    56.014    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.029    56.043    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         56.043    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                 47.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@800.000ns - genclk625khz fall@800.000ns)
  Data Path Delay:        0.582ns  (logic 0.045ns (7.738%)  route 0.537ns (92.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 802.420 - 800.000 ) 
    Source Clock Delay      (SCD):    2.009ns = ( 802.009 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz fall edge)
                                                    800.000   800.000 f  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   800.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   800.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   800.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   801.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   801.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.604   801.868    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141   802.009 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.537   802.546    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.045   802.591 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000   802.591    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    800.000   800.000 r  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   800.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   800.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   800.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   801.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   801.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.877   802.420    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X3Y93          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278   802.141    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.091   802.232    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                       -802.232    
                         arrival time                         802.591    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.045ns (6.262%)  route 0.674ns (93.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.604     1.868    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     2.009 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.674     2.683    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X3Y92          LUT4 (Prop_lut4_I0_O)        0.045     2.728 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     2.728    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X3Y92          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.876     2.419    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X3Y92          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278     2.140    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.091     2.231    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.497    





---------------------------------------------------------------------------------------------------
From Clock:  wiz_20mhz_virt_in
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       29.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.831ns  (required time - arrival time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.497ns (33.575%)  route 0.984ns (66.425%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 51.861 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    A8                                                0.000    20.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.497    20.497 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           0.984    21.481    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.597    51.861    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    51.861    
                         clock uncertainty           -0.535    51.326    
    SLICE_X0Y142         FDRE (Setup_fdre_C_D)       -0.014    51.312    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         51.312    
                         arrival time                         -21.481    
  -------------------------------------------------------------------
                         slack                                 29.831    

Slack (MET) :             29.875ns  (required time - arrival time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.465ns (32.471%)  route 0.967ns (67.529%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 51.861 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    C11                                               0.000    20.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.465    20.465 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           0.967    21.432    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.597    51.861    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    51.861    
                         clock uncertainty           -0.535    51.326    
    SLICE_X0Y142         FDRE (Setup_fdre_C_D)       -0.019    51.307    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         51.307    
                         arrival time                         -21.432    
  -------------------------------------------------------------------
                         slack                                 29.875    

Slack (MET) :             29.879ns  (required time - arrival time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.468ns (32.621%)  route 0.966ns (67.379%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 51.861 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    C10                                               0.000    20.000 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         0.468    20.468 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           0.966    21.433    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.597    51.861    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    51.861    
                         clock uncertainty           -0.535    51.326    
    SLICE_X0Y142         FDRE (Setup_fdre_C_D)       -0.014    51.312    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         51.312    
                         arrival time                         -21.433    
  -------------------------------------------------------------------
                         slack                                 29.879    

Slack (MET) :             29.883ns  (required time - arrival time)
  Source:                 ei_btn3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.490ns (34.268%)  route 0.941ns (65.732%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 51.863 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    B8                                                0.000    20.000 r  ei_btn3 (IN)
                         net (fo=0)                   0.000    20.000    ei_btn3
    B8                   IBUF (Prop_ibuf_I_O)         0.490    20.490 r  ei_btn3_IBUF_inst/O
                         net (fo=1, routed)           0.941    21.431    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X0Y149         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.599    51.863    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y149         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    51.863    
                         clock uncertainty           -0.535    51.328    
    SLICE_X0Y149         FDRE (Setup_fdre_C_D)       -0.014    51.314    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         51.314    
                         arrival time                         -21.431    
  -------------------------------------------------------------------
                         slack                                 29.883    

Slack (MET) :             29.946ns  (required time - arrival time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.487ns (35.551%)  route 0.882ns (64.449%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 51.861 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    A10                                               0.000    20.000 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         0.487    20.487 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           0.882    21.369    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.597    51.861    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    51.861    
                         clock uncertainty           -0.535    51.326    
    SLICE_X0Y142         FDRE (Setup_fdre_C_D)       -0.011    51.315    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         51.315    
                         arrival time                         -21.369    
  -------------------------------------------------------------------
                         slack                                 29.946    

Slack (MET) :             29.956ns  (required time - arrival time)
  Source:                 ei_btn2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.472ns (34.891%)  route 0.881ns (65.109%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 51.863 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    B9                                                0.000    20.000 r  ei_btn2 (IN)
                         net (fo=0)                   0.000    20.000    ei_btn2
    B9                   IBUF (Prop_ibuf_I_O)         0.472    20.472 r  ei_btn2_IBUF_inst/O
                         net (fo=1, routed)           0.881    21.353    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X0Y149         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.599    51.863    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y149         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    51.863    
                         clock uncertainty           -0.535    51.328    
    SLICE_X0Y149         FDRE (Setup_fdre_C_D)       -0.019    51.309    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         51.309    
                         arrival time                         -21.353    
  -------------------------------------------------------------------
                         slack                                 29.956    

Slack (MET) :             30.003ns  (required time - arrival time)
  Source:                 ei_btn0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.443ns (31.818%)  route 0.949ns (68.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 51.945 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    D9                                                0.000    20.000 r  ei_btn0 (IN)
                         net (fo=0)                   0.000    20.000    ei_btn0
    D9                   IBUF (Prop_ibuf_I_O)         0.443    20.443 r  ei_btn0_IBUF_inst/O
                         net (fo=1, routed)           0.949    21.392    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y156         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.680    51.945    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y156         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    51.945    
                         clock uncertainty           -0.535    51.410    
    SLICE_X0Y156         FDRE (Setup_fdre_C_D)       -0.014    51.396    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         51.396    
                         arrival time                         -21.392    
  -------------------------------------------------------------------
                         slack                                 30.003    

Slack (MET) :             30.036ns  (required time - arrival time)
  Source:                 ei_btn1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.474ns (37.073%)  route 0.805ns (62.928%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 51.863 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    C9                                                0.000    20.000 r  ei_btn1 (IN)
                         net (fo=0)                   0.000    20.000    ei_btn1
    C9                   IBUF (Prop_ibuf_I_O)         0.474    20.474 r  ei_btn1_IBUF_inst/O
                         net (fo=1, routed)           0.805    21.279    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y149         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.599    51.863    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y149         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    51.863    
                         clock uncertainty           -0.535    51.328    
    SLICE_X0Y149         FDRE (Setup_fdre_C_D)       -0.014    51.314    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         51.314    
                         arrival time                         -21.279    
  -------------------------------------------------------------------
                         slack                                 30.036    

Slack (MET) :             30.321ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.455ns (45.764%)  route 0.539ns (54.236%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 51.864 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    V14                                               0.000    20.000 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000    20.000    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         0.455    20.455 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           0.539    20.994    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y64          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.600    51.864    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y64          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.864    
                         clock uncertainty           -0.535    51.329    
    SLICE_X0Y64          FDRE (Setup_fdre_C_D)       -0.014    51.315    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.315    
                         arrival time                         -20.994    
  -------------------------------------------------------------------
                         slack                                 30.321    

Slack (MET) :             30.336ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.453ns (46.518%)  route 0.521ns (53.482%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 51.864 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    U14                                               0.000    20.000 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000    20.000    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         0.453    20.453 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           0.521    20.974    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X0Y64          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.600    51.864    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X0Y64          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.864    
                         clock uncertainty           -0.535    51.329    
    SLICE_X0Y64          FDRE (Setup_fdre_C_D)       -0.019    51.310    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.310    
                         arrival time                         -20.974    
  -------------------------------------------------------------------
                         slack                                 30.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_miso
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 1.453ns (65.309%)  route 0.772ns (34.691%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    V10                                               0.000     5.000 r  ei_pmod_acl2_miso (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_miso
    V10                  IBUF (Prop_ibuf_I_O)         1.453     6.453 r  ei_pmod_acl2_miso_IBUF_inst/O
                         net (fo=1, routed)           0.772     7.225    u_pmod_acl2_custom_driver/ei_miso
    SLICE_X0Y59          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.723     6.342    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y59          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/C
                         clock pessimism              0.000     6.342    
                         clock uncertainty            0.535     6.877    
    SLICE_X0Y59          FDRE (Hold_fdre_C_D)         0.192     7.069    u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -7.069    
                         arrival time                           7.225    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 1.429ns (59.404%)  route 0.976ns (40.596%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    V14                                               0.000     5.000 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         1.429     6.429 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           0.976     7.405    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y64          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.720     6.339    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y64          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.339    
                         clock uncertainty            0.535     6.874    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.192     7.066    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.066    
                         arrival time                           7.405    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 1.427ns (59.626%)  route 0.966ns (40.374%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    U14                                               0.000     5.000 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         1.427     6.427 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           0.966     7.393    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X0Y64          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.720     6.339    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X0Y64          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.339    
                         clock uncertainty            0.535     6.874    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.180     7.054    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.054    
                         arrival time                           7.393    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 ei_btn1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 1.447ns (50.239%)  route 1.434ns (49.761%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    C9                                                0.000     5.000 r  ei_btn1 (IN)
                         net (fo=0)                   0.000     5.000    ei_btn1
    C9                   IBUF (Prop_ibuf_I_O)         1.447     6.447 r  ei_btn1_IBUF_inst/O
                         net (fo=1, routed)           1.434     7.881    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y149         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.710     6.328    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y149         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.535     6.863    
    SLICE_X0Y149         FDRE (Hold_fdre_C_D)         0.192     7.055    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.055    
                         arrival time                           7.881    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 ei_btn0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 1.417ns (46.055%)  route 1.659ns (53.945%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    D9                                                0.000     5.000 r  ei_btn0 (IN)
                         net (fo=0)                   0.000     5.000    ei_btn0
    D9                   IBUF (Prop_ibuf_I_O)         1.417     6.417 r  ei_btn0_IBUF_inst/O
                         net (fo=1, routed)           1.659     8.076    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y156         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.893     6.512    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y156         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.512    
                         clock uncertainty            0.535     7.047    
    SLICE_X0Y156         FDRE (Hold_fdre_C_D)         0.192     7.239    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.239    
                         arrival time                           8.076    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 ei_btn2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 1.446ns (48.433%)  route 1.539ns (51.567%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    B9                                                0.000     5.000 r  ei_btn2 (IN)
                         net (fo=0)                   0.000     5.000    ei_btn2
    B9                   IBUF (Prop_ibuf_I_O)         1.446     6.446 r  ei_btn2_IBUF_inst/O
                         net (fo=1, routed)           1.539     7.985    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X0Y149         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.710     6.328    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y149         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.535     6.863    
    SLICE_X0Y149         FDRE (Hold_fdre_C_D)         0.180     7.043    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.043    
                         arrival time                           7.985    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             1.016ns  (arrival time - required time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 1.460ns (47.458%)  route 1.616ns (52.542%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    A10                                               0.000     5.000 r  ei_sw3 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         1.460     6.460 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           1.616     8.076    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.708     6.326    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.326    
                         clock uncertainty            0.535     6.861    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.199     7.060    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.060    
                         arrival time                           8.076    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.052ns  (arrival time - required time)
  Source:                 ei_btn3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 1.464ns (47.041%)  route 1.648ns (52.959%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    B8                                                0.000     5.000 r  ei_btn3 (IN)
                         net (fo=0)                   0.000     5.000    ei_btn3
    B8                   IBUF (Prop_ibuf_I_O)         1.464     6.464 r  ei_btn3_IBUF_inst/O
                         net (fo=1, routed)           1.648     8.111    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X0Y149         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.710     6.328    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y149         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.535     6.863    
    SLICE_X0Y149         FDRE (Hold_fdre_C_D)         0.196     7.059    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.059    
                         arrival time                           8.111    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 1.470ns (46.266%)  route 1.708ns (53.734%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    A8                                                0.000     5.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.470     6.470 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           1.708     8.178    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.708     6.326    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.326    
                         clock uncertainty            0.535     6.861    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.192     7.053    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.053    
                         arrival time                           8.178    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 1.441ns (45.119%)  route 1.753ns (54.881%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    C10                                               0.000     5.000 r  ei_sw2 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         1.441     6.441 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           1.753     8.194    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.708     6.326    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.326    
                         clock uncertainty            0.535     6.861    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.196     7.057    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.057    
                         arrival time                           8.194    
  -------------------------------------------------------------------
                         slack                                  1.136    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  wiz_20mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack        5.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       33.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.869ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/basicloop[0].eo_basic_leds_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led4
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.358ns  (logic 4.048ns (55.009%)  route 3.310ns (44.991%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.619     6.238    u_led_pwm_driver/i_clk
    SLICE_X60Y81         FDRE                                         r  u_led_pwm_driver/basicloop[0].eo_basic_leds_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDRE (Prop_fdre_C_Q)         0.518     6.756 r  u_led_pwm_driver/basicloop[0].eo_basic_leds_l_reg[0]/Q
                         net (fo=1, routed)           3.310    10.066    eo_led4_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    13.596 r  eo_led4_OBUF_inst/O
                         net (fo=0)                   0.000    13.596    eo_led4
    H5                                                                r  eo_led4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.596    
  -------------------------------------------------------------------
                         slack                                  5.869    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/blueloop[3].eo_color_leds_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.221ns  (logic 3.974ns (55.029%)  route 3.247ns (44.971%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.625     6.244    u_led_pwm_driver/i_clk
    SLICE_X59Y86         FDRE                                         r  u_led_pwm_driver/blueloop[3].eo_color_leds_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.456     6.700 r  u_led_pwm_driver/blueloop[3].eo_color_leds_b_reg[3]/Q
                         net (fo=1, routed)           3.247     9.947    eo_led3_b_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.518    13.464 r  eo_led3_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.464    eo_led3_b
    K2                                                                r  eo_led3_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.464    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/eo_ssn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_ssn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 4.128ns (58.501%)  route 2.929ns (41.499%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.724     6.343    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X3Y92          FDRE                                         r  u_pmod_cls_custom_driver/eo_ssn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.419     6.762 r  u_pmod_cls_custom_driver/eo_ssn_o_reg/Q
                         net (fo=1, routed)           2.929     9.690    eo_pmod_cls_ssn_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.709    13.400 r  eo_pmod_cls_ssn_OBUF_inst/O
                         net (fo=0)                   0.000    13.400    eo_pmod_cls_ssn
    E15                                                               r  eo_pmod_cls_ssn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.400    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/eo_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_dq0
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.004ns  (logic 4.002ns (57.137%)  route 3.002ns (42.863%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.719     6.338    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X7Y86          FDRE                                         r  u_pmod_cls_custom_driver/eo_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456     6.794 r  u_pmod_cls_custom_driver/eo_mosi_o_reg/Q
                         net (fo=1, routed)           3.002     9.796    eo_pmod_cls_dq0_OBUF
    E16                  OBUF (Prop_obuf_I_O)         3.546    13.342 r  eo_pmod_cls_dq0_OBUF_inst/O
                         net (fo=0)                   0.000    13.342    eo_pmod_cls_dq0
    E16                                                               r  eo_pmod_cls_dq0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.342    
  -------------------------------------------------------------------
                         slack                                  6.123    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/greenloop[1].eo_color_leds_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.074ns  (logic 4.034ns (57.029%)  route 3.040ns (42.971%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.630     6.249    u_led_pwm_driver/i_clk
    SLICE_X60Y95         FDRE                                         r  u_led_pwm_driver/greenloop[1].eo_color_leds_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.518     6.767 r  u_led_pwm_driver/greenloop[1].eo_color_leds_g_reg[1]/Q
                         net (fo=1, routed)           3.040     9.807    eo_led1_g_OBUF
    J4                   OBUF (Prop_obuf_I_O)         3.516    13.323 r  eo_led1_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.323    eo_led1_g
    J4                                                                r  eo_led1_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.323    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/redloop[1].eo_color_leds_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 3.992ns (56.548%)  route 3.067ns (43.452%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.631     6.250    u_led_pwm_driver/i_clk
    SLICE_X61Y99         FDRE                                         r  u_led_pwm_driver/redloop[1].eo_color_leds_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.456     6.706 r  u_led_pwm_driver/redloop[1].eo_color_leds_r_reg[1]/Q
                         net (fo=1, routed)           3.067     9.773    eo_led1_r_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.536    13.309 r  eo_led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.309    eo_led1_r
    G3                                                                r  eo_led1_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.309    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/blueloop[1].eo_color_leds_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 4.053ns (57.711%)  route 2.970ns (42.289%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.614     6.232    u_led_pwm_driver/i_clk
    SLICE_X58Y105        FDRE                                         r  u_led_pwm_driver/blueloop[1].eo_color_leds_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y105        FDRE (Prop_fdre_C_Q)         0.518     6.750 r  u_led_pwm_driver/blueloop[1].eo_color_leds_b_reg[1]/Q
                         net (fo=1, routed)           2.970     9.720    eo_led1_b_OBUF
    G4                   OBUF (Prop_obuf_I_O)         3.535    13.255 r  eo_led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.255    eo_led1_b
    G4                                                                r  eo_led1_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.255    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 3.995ns (58.002%)  route 2.893ns (41.998%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.724     6.343    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X3Y92          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     6.799 r  u_pmod_cls_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           2.893     9.691    eo_pmod_cls_sck_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.539    13.230 r  eo_pmod_cls_sck_OBUF_inst/O
                         net (fo=0)                   0.000    13.230    eo_pmod_cls_sck
    C15                                                               r  eo_pmod_cls_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.230    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/blueloop[2].eo_color_leds_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 4.033ns (59.920%)  route 2.698ns (40.080%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.715     6.334    u_led_pwm_driver/i_clk
    SLICE_X76Y90         FDRE                                         r  u_led_pwm_driver/blueloop[2].eo_color_leds_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90         FDRE (Prop_fdre_C_Q)         0.518     6.852 r  u_led_pwm_driver/blueloop[2].eo_color_leds_b_reg[2]/Q
                         net (fo=1, routed)           2.698     9.550    eo_led2_b_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.515    13.065 r  eo_led2_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.065    eo_led2_b
    H4                                                                r  eo_led2_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.065    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/basicloop[1].eo_basic_leds_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led5
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 4.029ns (59.895%)  route 2.698ns (40.105%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.709     6.328    u_led_pwm_driver/i_clk
    SLICE_X76Y83         FDRE                                         r  u_led_pwm_driver/basicloop[1].eo_basic_leds_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y83         FDRE (Prop_fdre_C_Q)         0.518     6.846 r  u_led_pwm_driver/basicloop[1].eo_basic_leds_l_reg[1]/Q
                         net (fo=1, routed)           2.698     9.543    eo_led5_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    13.054 r  eo_led5_OBUF_inst/O
                         net (fo=0)                   0.000    13.054    eo_led5
    J5                                                                r  eo_led5 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.054    
  -------------------------------------------------------------------
                         slack                                  6.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.174ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 1.433ns (77.702%)  route 0.411ns (22.298%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.600     1.864    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X2Y64          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164     2.028 r  u_pmod_acl2_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.411     2.440    eo_pmod_acl2_sck_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.709 r  eo_pmod_acl2_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.709    eo_pmod_acl2_sck
    V11                                                               r  eo_pmod_acl2_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.709    
  -------------------------------------------------------------------
                         slack                                 33.174    

Slack (MET) :             33.232ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_ssn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_ssn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 1.443ns (75.708%)  route 0.463ns (24.292%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.597     1.861    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X2Y68          FDRE                                         r  u_pmod_acl2_custom_driver/eo_ssn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164     2.025 r  u_pmod_acl2_custom_driver/eo_ssn_o_reg/Q
                         net (fo=1, routed)           0.463     2.488    eo_pmod_acl2_ssn_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.279     3.767 r  eo_pmod_acl2_ssn_OBUF_inst/O
                         net (fo=0)                   0.000     3.767    eo_pmod_acl2_ssn
    U12                                                               r  eo_pmod_acl2_ssn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.767    
  -------------------------------------------------------------------
                         slack                                 33.232    

Slack (MET) :             33.242ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/greenloop[0].eo_color_leds_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 1.394ns (72.659%)  route 0.525ns (27.341%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.594     1.858    u_led_pwm_driver/i_clk
    SLICE_X80Y110        FDRE                                         r  u_led_pwm_driver/greenloop[0].eo_color_leds_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y110        FDRE (Prop_fdre_C_Q)         0.164     2.022 r  u_led_pwm_driver/greenloop[0].eo_color_leds_g_reg[0]/Q
                         net (fo=1, routed)           0.525     2.547    eo_led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         1.230     3.777 r  eo_led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.777    eo_led0_g
    F6                                                                r  eo_led0_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.777    
  -------------------------------------------------------------------
                         slack                                 33.242    

Slack (MET) :             33.277ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/basicloop[3].eo_basic_leds_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led7
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 1.418ns (71.896%)  route 0.554ns (28.104%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.575     1.839    u_led_pwm_driver/i_clk
    SLICE_X9Y55          FDRE                                         r  u_led_pwm_driver/basicloop[3].eo_basic_leds_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.141     1.980 r  u_led_pwm_driver/basicloop[3].eo_basic_leds_l_reg[3]/Q
                         net (fo=1, routed)           0.554     2.535    eo_led7_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.812 r  eo_led7_OBUF_inst/O
                         net (fo=0)                   0.000     3.812    eo_led7
    T10                                                               r  eo_led7 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.812    
  -------------------------------------------------------------------
                         slack                                 33.277    

Slack (MET) :             33.287ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/blueloop[0].eo_color_leds_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 1.409ns (71.488%)  route 0.562ns (28.512%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.587     1.851    u_led_pwm_driver/i_clk
    SLICE_X76Y114        FDRE                                         r  u_led_pwm_driver/blueloop[0].eo_color_leds_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y114        FDRE (Prop_fdre_C_Q)         0.164     2.015 r  u_led_pwm_driver/blueloop[0].eo_color_leds_b_reg[0]/Q
                         net (fo=1, routed)           0.562     2.577    eo_led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         1.245     3.822 r  eo_led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.822    eo_led0_b
    E1                                                                r  eo_led0_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.822    
  -------------------------------------------------------------------
                         slack                                 33.287    

Slack (MET) :             33.296ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_mosi
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 1.435ns (71.861%)  route 0.562ns (28.139%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.570     1.834    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X8Y66          FDRE                                         r  u_pmod_acl2_custom_driver/eo_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164     1.998 r  u_pmod_acl2_custom_driver/eo_mosi_o_reg/Q
                         net (fo=1, routed)           0.562     2.560    eo_pmod_acl2_mosi_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.831 r  eo_pmod_acl2_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     3.831    eo_pmod_acl2_mosi
    V12                                                               r  eo_pmod_acl2_mosi (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.831    
  -------------------------------------------------------------------
                         slack                                 33.296    

Slack (MET) :             33.300ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/greenloop[2].eo_color_leds_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 1.380ns (70.117%)  route 0.588ns (29.883%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.602     1.866    u_led_pwm_driver/i_clk
    SLICE_X80Y95         FDRE                                         r  u_led_pwm_driver/greenloop[2].eo_color_leds_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y95         FDRE (Prop_fdre_C_Q)         0.164     2.030 r  u_led_pwm_driver/greenloop[2].eo_color_leds_g_reg[2]/Q
                         net (fo=1, routed)           0.588     2.619    eo_led2_g_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.216     3.835 r  eo_led2_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.835    eo_led2_g
    J2                                                                r  eo_led2_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.835    
  -------------------------------------------------------------------
                         slack                                 33.300    

Slack (MET) :             33.340ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/redloop[2].eo_color_leds_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 1.351ns (67.089%)  route 0.663ns (32.911%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.598     1.862    u_led_pwm_driver/i_clk
    SLICE_X77Y99         FDRE                                         r  u_led_pwm_driver/redloop[2].eo_color_leds_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y99         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_led_pwm_driver/redloop[2].eo_color_leds_r_reg[2]/Q
                         net (fo=1, routed)           0.663     2.666    eo_led2_r_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.210     3.875 r  eo_led2_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.875    eo_led2_r
    J3                                                                r  eo_led2_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.875    
  -------------------------------------------------------------------
                         slack                                 33.340    

Slack (MET) :             33.383ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/basicloop[2].eo_basic_leds_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led6
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 1.439ns (69.098%)  route 0.643ns (30.902%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.571     1.835    u_led_pwm_driver/i_clk
    SLICE_X10Y63         FDRE                                         r  u_led_pwm_driver/basicloop[2].eo_basic_leds_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.164     1.999 r  u_led_pwm_driver/basicloop[2].eo_basic_leds_l_reg[2]/Q
                         net (fo=1, routed)           0.643     2.643    eo_led6_OBUF
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.918 r  eo_led6_OBUF_inst/O
                         net (fo=0)                   0.000     3.918    eo_led6
    T9                                                                r  eo_led6 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.918    
  -------------------------------------------------------------------
                         slack                                 33.383    

Slack (MET) :             33.404ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/redloop[0].eo_color_leds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 1.384ns (66.413%)  route 0.700ns (33.587%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.591     1.855    u_led_pwm_driver/i_clk
    SLICE_X75Y104        FDRE                                         r  u_led_pwm_driver/redloop[0].eo_color_leds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDRE (Prop_fdre_C_Q)         0.141     1.996 r  u_led_pwm_driver/redloop[0].eo_color_leds_r_reg[0]/Q
                         net (fo=1, routed)           0.700     2.696    eo_led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         1.243     3.939 r  eo_led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.939    eo_led0_r
    G6                                                                r  eo_led0_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                 33.404    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  wiz_7_373mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack       39.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       85.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.995ns  (required time - arrival time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            135.640ns  (wiz_7_373mhz_virt_out rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        7.431ns  (logic 3.979ns (53.542%)  route 3.452ns (46.458%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           81.379ns
  Clock Path Skew:        -6.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 135.640 - 135.640 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.646     6.265    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y93          FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDSE (Prop_fdse_C_Q)         0.456     6.721 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           3.452    10.173    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    13.695 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.695    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                    135.640   135.640 r  
                         ideal clock network latency
                                                      0.000   135.640    
                         clock pessimism              0.000   135.640    
                         clock uncertainty           -0.571   135.069    
                         output delay               -81.379    53.690    
  -------------------------------------------------------------------
                         required time                         53.690    
                         arrival time                         -13.695    
  -------------------------------------------------------------------
                         slack                                 39.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.086ns  (arrival time - required time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_7_373mhz_virt_out rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 1.364ns (55.955%)  route 1.074ns (44.045%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           81.379ns
  Clock Path Skew:        -1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.575     1.839    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y93          FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDSE (Prop_fdse_C_Q)         0.141     1.980 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           1.074     3.054    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     4.278 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.278    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.571     0.571    
                         output delay               -81.379   -80.808    
  -------------------------------------------------------------------
                         required time                         80.808    
                         arrival time                           4.278    
  -------------------------------------------------------------------
                         slack                                 85.086    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       38.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.923ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.899ns  (required time - arrival time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        8.526ns  (logic 0.518ns (6.075%)  route 8.008ns (93.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 55.943 - 50.000 ) 
    Source Clock Delay      (SCD):    6.252ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.633     6.252    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X42Y89         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDPE (Prop_fdpe_C_Q)         0.518     6.770 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1144, routed)        8.008    14.778    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y32         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.557    55.943    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    56.254    
                         clock uncertainty           -0.210    56.045    
    RAMB18_X0Y32         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    53.677    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.677    
                         arrival time                         -14.778    
  -------------------------------------------------------------------
                         slack                                 38.899    

Slack (MET) :             40.303ns  (required time - arrival time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 0.518ns (7.269%)  route 6.609ns (92.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 55.948 - 50.000 ) 
    Source Clock Delay      (SCD):    6.252ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.633     6.252    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X42Y89         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDPE (Prop_fdpe_C_Q)         0.518     6.770 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1144, routed)        6.609    13.378    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y24         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.562    55.948    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y24         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311    56.259    
                         clock uncertainty           -0.210    56.050    
    RAMB18_X0Y24         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    53.682    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.682    
                         arrival time                         -13.378    
  -------------------------------------------------------------------
                         slack                                 40.303    

Slack (MET) :             42.017ns  (required time - arrival time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.518ns (9.578%)  route 4.890ns (90.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 55.943 - 50.000 ) 
    Source Clock Delay      (SCD):    6.252ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.633     6.252    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X42Y89         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDPE (Prop_fdpe_C_Q)         0.518     6.770 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1144, routed)        4.890    11.660    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y26         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        1.557    55.943    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y26         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311    56.254    
                         clock uncertainty           -0.210    56.045    
    RAMB18_X0Y26         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    53.677    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.677    
                         arrival time                         -11.660    
  -------------------------------------------------------------------
                         slack                                 42.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.923ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.164ns (6.790%)  route 2.251ns (93.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.566     1.830    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X42Y89         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDPE (Prop_fdpe_C_Q)         0.164     1.994 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1144, routed)        2.251     4.245    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y26         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.881     2.424    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y26         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.512     1.912    
    RAMB18_X0Y26         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.323    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           4.245    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             3.746ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.164ns (5.056%)  route 3.080ns (94.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.566     1.830    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X42Y89         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDPE (Prop_fdpe_C_Q)         0.164     1.994 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1144, routed)        3.080     5.074    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y24         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.886     2.429    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y24         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.512     1.917    
    RAMB18_X0Y24         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.328    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           5.074    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             4.393ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.164ns (4.221%)  route 3.721ns (95.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.566     1.830    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X42Y89         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDPE (Prop_fdpe_C_Q)         0.164     1.994 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1144, routed)        3.721     5.716    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y32         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2284, routed)        0.881     2.424    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.912    
    RAMB18_X0Y32         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.323    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           5.716    
  -------------------------------------------------------------------
                         slack                                  4.393    





