.nf
.P Product Version     22.14    Cadence Design Systems, Inc. 
.fi
.TH report_ports  22.14 "Fri Oct 06 02:12:27 2023" 
.SH Name \fBreport_ports\fR \-  Reports timing constraints on ports
.SH Syntax \fBreport_ports\fR  [-type {[input] | [source_insertion] | [insertion] | [clock_root]   | [uncertainty] | [arrival] | [required] | [external] | [clk_arrival]   | [port_cap] | [fanout_load] | [fanout_load_limit] | [drive_resistance]   | [drive_cell] | [slew_time] | [slew_limit] | [constant] | external_detail   | drive_resistance_detail}]  [-include_pins]   [-pins <port_name_list>]   [-view <viewName>]   [> <filename> | -tcl_list] 
.P Reports timing constraints on ports. By default, the command reports all timing constraints on all ports of the current module.
.P The direction (DIR) column of the generated report can contain one of the following abbreviations:
.RS  "*" 2 IN indicates that the pin is an input pin.
.RE
.RS  "*" 2 OUT indicates that the pin is an output pin.
.RE
.RS  "*" 2 INTL indicates that the pin is an internal pin (a pin inside the instance boundary).
.RE
.P The Clock Name column of the report can contain the following symbols:
.RS  "*" 2 D indicates it is a data signal in the clock domain.
.RE
.RS  "*" 2 C indicates it is a clock signal in the clock domain.
.RE
.RS  "*" 2 P indicates it is a positive phase.
.RE
.RS  "*" 2 N indicates it is a negative phase.
.RE
.RS  "*" 2 Asterisk (*) indicates there is a timing exception associated with the signal.  Note: Currently, it is not possible to expand the asterisk to determine which exception is associated with the reported timing phase.
.RE
.P 
.SH Parameters    "\fB>  <filename>\fR" Writes the report to the specified file name. If the file already exists, the software overwrites it.  The <filename> parameter must be the last argument in the list. The <filename> and -tcl_list parameters are mutually exclusive; you cannot specify them together.  Note: To write a compressed report, add the
.gz extension to the file name.  Default: Report is displayed on standard output without being saved.  "\fB-include_pins\fR" Reports timing constraints on instance pins, as well as on ports.  Default: Reports timing constraints on ports only.  "\fB-pins <port_name_list>\fR" Specifies the pins or ports to be reported. Pins can be specified by name, or by object ID in a Tcl list.  "\fB-tcl_list\fR" Produces the report in Tcl list format instead of a tabular format. This is useful for integrating timing with custom Tcl functions, and also for customizing report generation.  The -tcl_list and <filename> parameters are mutually exclusive; you cannot specify them together.  "\fB-type {<assertion_type> |  <assertion_type_list>}\fR" Specifies the constraints to be reported.  Default: All constraints are reported. The following are valid assertion_type values:
.RS  "*" 2 arrival: Reports arrival time constraints as set by set_input_delayset_input_delaycommand.
.RE
.RS  "*" 2 clk_arrival: Reports clock arrival time constraints as set by the set_clock_latencyset_clock_latencycommand.
.RE
.RS  "*" 2 clock_root: Reports the clock root as set by the create_clockcreate_clockcommand.
.RE
.RS  "*" 2 constant: Reports constant constraints as set by the set_case_analysis command.
.RE
.RS  "*" 2 drive_cell: Reports drive cell constraints as set by the set_driving_cell command.
.RE
.RS  "*" 2 drive_resistance: Reports drive resistance constraints as set by the set_drive command.
.RE
.RS  "*" 2 drive_resistance_detail: Reports detail about the input ports with drive resistance constraints.
.RE
.RS  "*" 2 external: Reports external delay constraints as set by the set_output_delay command.
.RE
.RS  "*" 2 external_detail: Reports detail about the output ports with external delay constraints.
.RE
.RS  "*" 2 fanout_load: Reports fanout load constraints as set by the set_fanout_load command.
.RE
.RS  "*" 2 fanout_load_limit: Reports fanout load limit constraints as set by the set_max_fanout command.
.RE
.RS  "*" 2 input: Reports the input delay constraints as set by the set_input_delay command.
.RE
.RS  "*" 2 insertion: Reports the network insertion delay as set by the set_clock_latency command.
.RE
.RS  "*" 2 port_cap: Reports port capacitance constraints as set by the set_load command.
.RE
.RS  "*" 2 required: Reports required time constraints as set by the set_output_delay command.
.RE
.RS  "*" 2 slew_limit: Reports slew time limit constraints as set by the set_max_transition command.
.RE
.RS  "*" 2 slew_time: Reports slew time constraints as set by the set_input_transition command.
.RE
.RS  "*" 2 source_insertion: Reports the source insertion delay as set by the set_clock_latency-source command.
.RE
.RS  "*" 2 uncertainty: Reports the clock uncertainty as set by the set_clock_uncertainty command.
.RE   "\fB-view <viewName>  \fR" Specifies the view name. 
.SH Examples
.RS  "*" 2 The following command shows a port report, as shown in the following example:  report_ports  -------------------------------------------------------------------    Early Late    -------------------------------------------------------------------    Pin     Dir     Assertion          Clock Name    Rise     Fall    Rise   Fall    Name    -------------------------------------------------------------------    CLK1   IN       clock_root          CK2(C)(P)    CLK2   IN       clock_root          CLK2(C)(P)    CLK3   IN       clock_root          CLK3(C)(P)    IN1    IN       drive_resistance    *(D)(P)       2.000   2.000   2.000   2.000    IN2    IN       drive_resistance    *(D)(P)       2.000   2.000   2.000   2.000    IN3    IN       drive_cell          *(D)(P)       INV     INV     INV     INV    OUT1   OUT      external            GCLK1(C)(P)   1.000   1.000   1.000   1.000    OUT2   OUT    OUT3   OUT derived_clock GCLK4(C)(P)    ------------------------------------------------------------------------------    Pin   Dir    Assertion                Value    Name    ----------------------------------------------------------    CLK3   IN   slew_limit              ( 0.900 : )    CLK3   IN   port_cap_limit          ( 0.020 : 0.900 )    CLK3   IN   fanout_load_limit       5.000    CLK2   IN   slew_limit              ( 0.900 : )    CLK2   IN   port_cap_limit          ( 0.020 : 0.900 )    CLK2   IN   fanout_load_limit       5.000    CLK1   IN   slew_limit              ( 0.900 : )    CLK1   IN   port_cap_limit          ( 0.020 : 0.900 )    CLK1   IN   fanout_load_limit       5.000    IN3    IN   slew_limit              ( 0.900 : )    IN3    IN   port_cap                ( 1.500 : : 2.600 )    IN3    IN   port_wire_cap           ( 1.200 : : 3.000 )    IN3    IN   port_cap_limit          ( 0.020 : 0.900 )    IN3    IN   fanout_load_limit       5.000  IN2    IN   slew_limit              ( 0.900 : )    IN2    IN   port_cap                ( 1.500 : : 2.600 )    IN2    IN   port_wire_cap           ( 1.200 : : 3.000 )    IN2    IN   port_cap_limit          ( 0.020 : 0.900 )    IN2    IN   fanout_load_limit       5.000    IN1    IN   slew_limit              ( 0.900 : )    IN1    IN   port_cap                ( 1.500 : : 2.600 )    IN1    IN   port_wire_cap           ( 1.200 : : 3.000 )    IN1    IN   port_cap_limit          ( 0.020 : 0.900 )    IN1    IN   fanout_load_limit       5.000    OUT3   OUT  slew_limit              ( 0.900 : )    OUT3   OUT  port_cap_limit          ( 0.020 : 0.900 )    OUT2   OUT  slew_limit              ( 0.900 : )    OUT2   OUT  port_cap_limit          ( 0.020 : 0.900 )    OUT1   OUT  slew_limit              ( 0.900 : )    OUT1   OUT  port_cap_limit          ( 0.020 : 0.900 )
.RE
.RS  "*" 2 The following command shows source_insertion and uncertainty assertion type options as shown in the following example:  report_ports -type clock_root source_insertion input -pin clk in  > report_ports -type {uncertainty source_insertion} -pin CLK1    -------------------------------------------------------------------    Early Late    -------------------------------------------------------------------    Pin      Dir   Assertion       Clock  Rise     Fall     Rise   Fall    Name                           Name    --------------------------------------------------------------------    CLK1    IN  source_insertion *(C)(P)  -0.500  -0.500   -0.500 -0.500    -------------------------------------------------------------------    Pin    Dir     Assertion    Value    Name    -------------------------------------------------------------------    CLK1  IN       uncertainty  0.400(T) 0.400(T) 0.400(T) 0.400(T)    ------------------------------------------------------------------- 
.RE
.RS  "*" 2 The following command shows clock_root and uncertainty assertion type options as shown in the following example:  > report_ports -type {input uncertainty clock_root}    --------------------------------------------------------------------    Early Late    ---------------------------------------------------------------------    Pin      Dir   Assertion     Clock Name     Rise   Fall   Rise   Fall    Name    -----------------------------------------------------------------------    CLK1     IN    clock_root    CLK_W_1(C)(P)    in1      IN    input         @(D)(P)        1.000  1.000  1.000  1.000    -----------------------------------------------------------------------    Pin    Dir    Assertion     Value    Name    --------------------------------------------------------------    CLK1  IN     uncertainty   0.400(T) 0.400(T) 0.400(T) 0.400(T)    --------------------------------------------------------------
.RE 
.SH Related Information
.RS  "*" 2 report_clocks  "*" 2 report_net  "*" 2 report_timing
.RE
.P
