Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 25 17:09:32 2025
| Host         : donaufeld running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 77
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 76         |
| TIMING-18 | Warning  | Missing input or output delay | 1          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between control_parametros1/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper0/c_reg[1]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.038 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper1/c_reg[2]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.070 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper2/c_reg[2]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.098 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper1/c_reg[3]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.135 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper2/c_reg[3]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.156 ns between control_parametros1/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper0/c_reg[2]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.215 ns between control_parametros1/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper0/c_reg[3]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.231 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper1/c_reg[4]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.244 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper2/c_reg[4]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.247 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper1/c_reg[6]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.264 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper2/c_reg[6]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.321 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper1/c_reg[7]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.340 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper2/c_reg[7]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.342 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper1/c_reg[5]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.344 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper1/c_reg[8]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.348 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper2/c_reg[5]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.360 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper1/c_reg[10]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.361 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper2/c_reg[8]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.364 ns between control_parametros1/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper0/c_reg[4]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.380 ns between control_parametros1/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper0/c_reg[6]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.381 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper2/c_reg[10]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.434 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper1/c_reg[11]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.454 ns between control_parametros1/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper0/c_reg[7]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.455 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper1/c_reg[9]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.457 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper2/c_reg[11]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.458 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper1/c_reg[12]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.465 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper2/c_reg[9]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.474 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper1/c_reg[14]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.475 ns between control_parametros1/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper0/c_reg[5]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.477 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper2/c_reg[12]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.478 ns between control_parametros1/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper0/c_reg[8]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.494 ns between control_parametros1/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper0/c_reg[10]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.497 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper2/c_reg[14]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.548 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper1/c_reg[15]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.568 ns between control_parametros1/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper0/c_reg[11]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.569 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper1/c_reg[13]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.573 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper2/c_reg[15]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.581 ns between control_parametros1/pulseShaper_width_reg[1]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper2/c_reg[13]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.589 ns between control_parametros1/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper0/c_reg[9]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.591 ns between control_parametros1/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper0/c_reg[12]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.607 ns between control_parametros1/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper0/c_reg[14]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.681 ns between control_parametros1/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper0/c_reg[15]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.702 ns between control_parametros1/pulseShaper_width_reg[0]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper0/c_reg[13]/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -2.307 ns between control_parametros1/window_reg[2]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper2/state_reg/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -2.321 ns between control_parametros1/window_reg[2]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper1/det_out_reg/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -2.341 ns between control_parametros1/window_reg[2]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper0/state_reg/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -2.345 ns between control_parametros1/pulseShaper_width_reg[4]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper0/det_out_reg/R (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -2.348 ns between control_parametros1/window_reg[2]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper0/det_out_reg/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -2.416 ns between control_parametros1/window_reg[2]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper1/state_reg/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -2.421 ns between control_parametros1/pulseShaper_width_reg[4]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper0/c2_reg[0]/R (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -2.421 ns between control_parametros1/pulseShaper_width_reg[4]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper0/c2_reg[1]/R (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -2.421 ns between control_parametros1/pulseShaper_width_reg[4]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper0/c2_reg[3]/R (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -2.421 ns between control_parametros1/pulseShaper_width_reg[4]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper0/c2_reg[4]/R (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -2.421 ns between control_parametros1/pulseShaper_width_reg[4]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper0/c2_reg[5]/R (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -2.448 ns between control_parametros1/pulseShaper_width_reg[4]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper2/det_out_reg/R (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -2.449 ns between control_parametros1/pulseShaper_width_reg[4]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper2/c2_reg[0]/R (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -2.449 ns between control_parametros1/pulseShaper_width_reg[4]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper2/c2_reg[1]/R (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -2.449 ns between control_parametros1/pulseShaper_width_reg[4]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper2/c2_reg[2]/R (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -2.449 ns between control_parametros1/pulseShaper_width_reg[4]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper2/c2_reg[3]/R (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -2.449 ns between control_parametros1/pulseShaper_width_reg[4]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper2/c2_reg[4]/R (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -2.449 ns between control_parametros1/pulseShaper_width_reg[4]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper2/c2_reg[5]/R (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -2.449 ns between control_parametros1/pulseShaper_width_reg[4]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper2/c2_reg[6]/R (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -2.449 ns between control_parametros1/pulseShaper_width_reg[4]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper2/c2_reg[7]/R (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -2.453 ns between control_parametros1/window_reg[2]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper2/det_out_reg/D (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -2.465 ns between control_parametros1/pulseShaper_width_reg[4]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper1/c2_reg[0]/R (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -2.465 ns between control_parametros1/pulseShaper_width_reg[4]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper1/c2_reg[7]/R (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -2.466 ns between control_parametros1/pulseShaper_width_reg[4]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper0/c2_reg[6]/R (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -2.466 ns between control_parametros1/pulseShaper_width_reg[4]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper0/c2_reg[7]/R (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -2.505 ns between control_parametros1/pulseShaper_width_reg[4]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper0/c2_reg[2]/R (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -2.574 ns between control_parametros1/pulseShaper_width_reg[4]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper1/c2_reg[1]/R (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -2.574 ns between control_parametros1/pulseShaper_width_reg[4]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper1/c2_reg[2]/R (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -2.574 ns between control_parametros1/pulseShaper_width_reg[4]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper1/c2_reg[3]/R (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -2.574 ns between control_parametros1/pulseShaper_width_reg[4]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper1/c2_reg[4]/R (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -2.574 ns between control_parametros1/pulseShaper_width_reg[4]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper1/c2_reg[5]/R (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -2.574 ns between control_parametros1/pulseShaper_width_reg[4]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper1/c2_reg[6]/R (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -2.705 ns between control_parametros1/pulseShaper_width_reg[4]/C (clocked by clk_100MHz_clk_wiz_0) and GateKeeper1/det_out_reg/R (clocked by clk_400MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on JA10 relative to the rising and/or falling clock edge(s) of GCLK.
Related violations: <none>


