# Copyright 2023 Antmicro <www.antmicro.com>
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.


210,225c210,211
< 
< ECLKSYNCB ECLKSYNCB_inst(
<   .ECLKI (pix_clk_i),
<   .STOP  (~reset_n_i),
<   .ECLKO (eclk_o)
< );
< 
< CLKDIVG #(
<   .DIV     ("2.0")
< )
< clkdiv_inst (
<   .CLKI    (eclk_o),
<   .RST     (~reset_n_i),
<   .ALIGNWD (1'b0),
<   .CDIVX   (pix_clk_w)
< );
---
> 
> assign pix_clk_w = pix_clk_i;
246,259c232,233
< // Data enable
< defparam delay_inst.DEL_MODE = "SCLK_CENTERED";
< DELAYG delay_inst (
<   .A       (lv_i),
<   .Z       (de_dly_w)
< );
< IDDRX1F iddrx1_inst (
<   .D       (de_dly_w),
<   .SCLK    (pix_clk_w),
<   .RST     (~reset_n_i),
<   .Q0      (de_w[0]),
<   .Q1      (de_w[1])
< );
< 
---
> assign de_w[0] = lv_i;
> assign de_w[1] = lv_i;
