5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd aedge1.vcd -o aedge1.cdd -v aedge1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" aedge1.v 8 38 1
2 1 13 8000c 1 3d 121002 0 0 1 2 2 $u0
2 2 19 8000c 1 3d 121002 0 0 1 2 2 $u1
1 a 10 830004 1 0 0 0 1 33 1102
1 b 11 83000b 1 0 31 0 32 33 36aa aa aa aa aa aa aa aa
4 1 0 0
4 2 0 0
3 1 main.$u0 "main.$u0" aedge1.v 0 17 1
2 3 14 20002 1 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 4 14 10002 2 2c 23100a 3 0 32 2 aa aa aa aa aa aa aa aa
2 5 15 50005 1 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 6 15 10001 0 1 400 0 0 b
2 7 15 10005 1 37 a 5 6
2 8 16 b000b 4 1 c 0 0 a
2 9 16 b000b 0 2a 20000 0 0 1 2 2
2 10 16 b000b 6 29 2000a 8 9 1 2 2
2 11 16 170017 1 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 12 16 120012 2 1 18 0 0 b
2 13 16 120017 2 f 20218 11 12 32 2 6faa faa faa faa faa faa faa faa
2 14 16 e000e 0 1 400 0 0 b
2 15 16 e0017 2 37 602a 13 14
4 15 10 10
4 10 15 0
4 7 10 10
4 4 7 0
3 1 main.$u1 "main.$u1" aedge1.v 0 27 1
2 16 20 50008 1 0 20004 0 0 1 36 0
2 17 20 10001 0 1 400 0 0 a
2 18 20 10008 1 37 11006 16 17
2 19 21 20002 1 0 20008 0 0 32 96 11 0 0 0 0 0 0 0
2 20 21 10002 2 2c 22000a 19 0 32 2 aa aa aa aa aa aa aa aa
2 21 22 50008 1 0 20008 0 0 1 36 1
2 22 22 10001 0 1 400 0 0 a
2 23 22 10008 1 37 a 21 22
2 24 23 20002 1 0 20008 0 0 32 96 11 0 0 0 0 0 0 0
2 25 23 10002 2 2c 22000a 24 0 32 2 aa aa aa aa aa aa aa aa
2 26 24 50008 1 0 20008 0 0 1 36 1
2 27 24 10001 0 1 400 0 0 a
2 28 24 10008 1 37 a 26 27
2 29 25 20002 1 0 20008 0 0 32 96 11 0 0 0 0 0 0 0
2 30 25 10002 2 2c 22000a 29 0 32 2 aa aa aa aa aa aa aa aa
2 31 26 50008 1 0 20004 0 0 1 36 0
2 32 26 10001 0 1 400 0 0 a
2 33 26 10008 1 37 6 31 32
4 33 0 0
4 30 33 0
4 28 30 30
4 25 28 0
4 23 25 25
4 20 23 0
4 18 20 20
3 1 main.$u2 "main.$u2" aedge1.v 0 36 1
