Timing Violation Report Min Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Fri Feb  5 11:36:45 2021


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

Path 1
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[68]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[68]:D
  Delay (ns):              0.255
  Slack (ns):              0.024
  Arrival (ns):            5.792
  Required (ns):           5.768
  Operating Conditions: slow_lv_lt

Path 2
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/l_req_tag_int[30]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_206/MSC_i_209/data_r1[85]:D
  Delay (ns):              0.256
  Slack (ns):              0.027
  Arrival (ns):            5.771
  Required (ns):           5.744
  Operating Conditions: slow_lv_lt

Path 3
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[17]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[17]:D
  Delay (ns):              0.183
  Slack (ns):              0.035
  Arrival (ns):            3.797
  Required (ns):           3.762
  Operating Conditions: fast_hv_lt

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s1[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s2[2]:D
  Delay (ns):              0.183
  Slack (ns):              0.037
  Arrival (ns):            3.799
  Required (ns):           3.762
  Operating Conditions: fast_hv_lt

Path 5
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/l_req_tag_int[34]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_206/MSC_i_209/data_r1[89]:D
  Delay (ns):              0.182
  Slack (ns):              0.039
  Arrival (ns):            3.777
  Required (ns):           3.738
  Operating Conditions: fast_hv_lt

Path 6
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_162/MSC_i_188/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_226/data_shifter_gen[1].data_shifter[1][127]:D
  Delay (ns):              0.187
  Slack (ns):              0.040
  Arrival (ns):            3.802
  Required (ns):           3.762
  Operating Conditions: fast_hv_lt

Path 7
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][68]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[167]:D
  Delay (ns):              0.188
  Slack (ns):              0.041
  Arrival (ns):            8.021
  Required (ns):           7.980
  Operating Conditions: fast_hv_lt

Path 8
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[30]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[7][6]:D
  Delay (ns):              0.188
  Slack (ns):              0.041
  Arrival (ns):            8.030
  Required (ns):           7.989
  Operating Conditions: fast_hv_lt

Path 9
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[35]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[35]:D
  Delay (ns):              0.187
  Slack (ns):              0.042
  Arrival (ns):            3.809
  Required (ns):           3.767
  Operating Conditions: fast_hv_lt

Path 10
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[18]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[18]:D
  Delay (ns):              0.187
  Slack (ns):              0.042
  Arrival (ns):            3.809
  Required (ns):           3.767
  Operating Conditions: fast_hv_lt

Path 11
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[9]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:D
  Delay (ns):              0.182
  Slack (ns):              0.043
  Arrival (ns):            8.003
  Required (ns):           7.960
  Operating Conditions: fast_hv_lt

Path 12
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/l_req_tag_int[38]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_206/MSC_i_209/data_r1[93]:D
  Delay (ns):              0.187
  Slack (ns):              0.044
  Arrival (ns):            3.782
  Required (ns):           3.738
  Operating Conditions: fast_hv_lt

Path 13
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_106/MSC_i_107/MSC_i_123/din_gray_r[6]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_106/MSC_i_107/MSC_i_123/MSC_i_125/MSC_i_135/s0:D
  Delay (ns):              0.186
  Slack (ns):              0.044
  Arrival (ns):            3.782
  Required (ns):           3.738
  Operating Conditions: fast_hv_lt

Path 14
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_106/MSC_i_107/MSC_i_123/din_gray_r[3]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_106/MSC_i_107/MSC_i_123/MSC_i_125/MSC_i_134/s0:D
  Delay (ns):              0.187
  Slack (ns):              0.045
  Arrival (ns):            3.783
  Required (ns):           3.738
  Operating Conditions: fast_hv_lt

Path 15
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[14]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:D
  Delay (ns):              0.184
  Slack (ns):              0.046
  Arrival (ns):            8.005
  Required (ns):           7.959
  Operating Conditions: fast_hv_lt

Path 16
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[139]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_fifo_wr_data[139]:D
  Delay (ns):              0.193
  Slack (ns):              0.047
  Arrival (ns):            3.805
  Required (ns):           3.758
  Operating Conditions: fast_hv_lt

Path 17
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_199/rmw_r_req:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_199/MSC_i_203/r_req_int:D
  Delay (ns):              0.192
  Slack (ns):              0.048
  Arrival (ns):            3.790
  Required (ns):           3.742
  Operating Conditions: fast_hv_lt

Path 18
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[3]:SLn
  Delay (ns):              0.230
  Slack (ns):              0.059
  Arrival (ns):            8.060
  Required (ns):           8.001
  Operating Conditions: fast_hv_lt

Path 19
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[1]:SLn
  Delay (ns):              0.230
  Slack (ns):              0.059
  Arrival (ns):            8.060
  Required (ns):           8.001
  Operating Conditions: fast_hv_lt

Path 20
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[11]:SLn
  Delay (ns):              0.231
  Slack (ns):              0.059
  Arrival (ns):            8.061
  Required (ns):           8.002
  Operating Conditions: fast_hv_lt

Path 21
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/l_req_tag_int[27]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_543/MSC_i_546/data_r1[83]:D
  Delay (ns):              0.206
  Slack (ns):              0.060
  Arrival (ns):            8.048
  Required (ns):           7.988
  Operating Conditions: fast_hv_lt

Path 22
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/pre_iog_counter[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[9]:SLn
  Delay (ns):              0.232
  Slack (ns):              0.061
  Arrival (ns):            8.062
  Required (ns):           8.001
  Operating Conditions: fast_hv_lt

Path 23
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_0_[111]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_1_[111]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            7.973
  Required (ns):           7.910
  Operating Conditions: fast_hv_lt

Path 24
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_147/lat_n0.resettable.data_shifter_2_[124]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_227/dfi_address_r1[14]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            3.758
  Required (ns):           3.695
  Operating Conditions: fast_hv_lt

Path 25
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_reset_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RESET_N_P0_OUT:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.950
  Required (ns):           7.886
  Operating Conditions: fast_hv_lt

Path 26
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_ras_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RAS_N_P0_OUT:D
  Delay (ns):              0.132
  Slack (ns):              0.064
  Arrival (ns):            7.956
  Required (ns):           7.892
  Operating Conditions: fast_hv_lt

Path 27
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_address_r2[4]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[4]:D
  Delay (ns):              0.132
  Slack (ns):              0.064
  Arrival (ns):            7.961
  Required (ns):           7.897
  Operating Conditions: fast_hv_lt

Path 28
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/MSC_i_407/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][226]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.981
  Required (ns):           7.917
  Operating Conditions: fast_hv_lt

Path 29
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[20].data_shifter[20][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[19].data_shifter[19][1]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.958
  Required (ns):           7.894
  Operating Conditions: fast_hv_lt

Path 30
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_1_[112]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_2_[112]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.973
  Required (ns):           7.909
  Operating Conditions: fast_hv_lt

Path 31
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_1_[108]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_2_[108]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.956
  Required (ns):           7.892
  Operating Conditions: fast_hv_lt

Path 32
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg2[17]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg3[17]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.980
  Required (ns):           7.916
  Operating Conditions: fast_hv_lt

Path 33
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[12]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[12]:D
  Delay (ns):              0.132
  Slack (ns):              0.064
  Arrival (ns):            7.985
  Required (ns):           7.921
  Operating Conditions: fast_hv_lt

Path 34
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/w_valid_sh[5]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/w_valid_sh[6]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.728
  Required (ns):           3.664
  Operating Conditions: fast_hv_lt

Path 35
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/w_valid_sh[16]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/w_valid_sh[17]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.730
  Required (ns):           3.666
  Operating Conditions: fast_hv_lt

Path 36
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][21]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][22]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.719
  Required (ns):           3.655
  Operating Conditions: fast_hv_lt

Path 37
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][8]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][9]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.731
  Required (ns):           3.667
  Operating Conditions: fast_hv_lt

Path 38
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_147/lat_n0.resettable.data_shifter_1_[123]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_147/lat_n0.resettable.data_shifter_2_[123]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.756
  Required (ns):           3.692
  Operating Conditions: fast_hv_lt

Path 39
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[112]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_fifo_wr_data[112]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.771
  Required (ns):           3.707
  Operating Conditions: fast_hv_lt

Path 40
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[13]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[13]:D
  Delay (ns):              0.211
  Slack (ns):              0.064
  Arrival (ns):            3.833
  Required (ns):           3.769
  Operating Conditions: fast_hv_lt

Path 41
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_raddr[0]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.985
  Required (ns):           7.921
  Operating Conditions: fast_hv_lt

Path 42
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][182]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[51]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.987
  Required (ns):           7.922
  Operating Conditions: fast_hv_lt

Path 43
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/MSC_i_505/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][253]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            7.969
  Required (ns):           7.904
  Operating Conditions: fast_hv_lt

Path 44
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/MSC_i_424/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][259]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            7.970
  Required (ns):           7.905
  Operating Conditions: fast_hv_lt

Path 45
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[22].data_shifter[22][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[21].data_shifter[21][1]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.959
  Required (ns):           7.894
  Operating Conditions: fast_hv_lt

Path 46
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_368/lat_n0.resettable.data_shifter_2_[4]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_cs_n_r1[0]:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            7.940
  Required (ns):           7.875
  Operating Conditions: fast_hv_lt

Path 47
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_packed[119]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_fifo_wr_data[119]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.976
  Required (ns):           7.911
  Operating Conditions: fast_hv_lt

Path 48
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[28]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[28]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.970
  Required (ns):           7.905
  Operating Conditions: fast_hv_lt

Path 49
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_151/data_shifter_gen[28].data_shifter[28][0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_151/data_shifter_gen[27].data_shifter[27][0]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.743
  Required (ns):           3.678
  Operating Conditions: fast_hv_lt

Path 50
  From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/tx_hold_reg[0]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/tx_byte[0]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.973
  Required (ns):           7.908
  Operating Conditions: fast_hv_lt

Path 51
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_act_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ACT_N_P0_OUT:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.956
  Required (ns):           7.890
  Operating Conditions: fast_hv_lt

Path 52
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[25].data_shifter[25][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[24].data_shifter[24][1]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.960
  Required (ns):           7.894
  Operating Conditions: fast_hv_lt

Path 53
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[21].data_shifter[21][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[20].data_shifter[20][1]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.960
  Required (ns):           7.894
  Operating Conditions: fast_hv_lt

Path 54
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_368/lat_n0.resettable.data_shifter_1_[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_368/lat_n0.resettable.data_shifter_2_[3]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.960
  Required (ns):           7.894
  Operating Conditions: fast_hv_lt

Path 55
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[6]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[6]:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            7.983
  Required (ns):           7.917
  Operating Conditions: fast_hv_lt

Path 56
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[3].uWrlvl/dq_in_reg[4]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[3].uWrlvl/dq_in_reg_2[4]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.964
  Required (ns):           7.898
  Operating Conditions: fast_hv_lt

Path 57
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_219/MSC_i_221/MSC_i_222/s0:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_219/MSC_i_221/MSC_i_222/s1:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.750
  Required (ns):           3.684
  Operating Conditions: fast_hv_lt

Path 58
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_151/data_shifter_gen[28].data_shifter[28][1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_151/data_shifter_gen[27].data_shifter[27][1]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.762
  Required (ns):           3.696
  Operating Conditions: fast_hv_lt

Path 59
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_23/MSC_i_24/MSC_i_26/MSC_i_28/MSC_i_35/s0:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_23/MSC_i_24/MSC_i_26/MSC_i_28/MSC_i_35/s1:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.762
  Required (ns):           3.696
  Operating Conditions: fast_hv_lt

Path 60
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_raddr[1]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[1]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.987
  Required (ns):           7.921
  Operating Conditions: fast_hv_lt

Path 61
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAI010l[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO1IIl/CAXI4DMAIl01l[0]:D
  Delay (ns):              0.217
  Slack (ns):              0.066
  Arrival (ns):            8.062
  Required (ns):           7.996
  Operating Conditions: fast_hv_lt

Path 62
  From: PF_RESET_0/PF_RESET_0/dff_2:CLK
  To:   PF_RESET_0/PF_RESET_0/dff_3:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            7.967
  Required (ns):           7.900
  Operating Conditions: fast_hv_lt

Path 63
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_odt_p2_r1[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_odt_p2_r2[0]:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            7.945
  Required (ns):           7.878
  Operating Conditions: fast_hv_lt

Path 64
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_address_r2[2]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[2]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.962
  Required (ns):           7.895
  Operating Conditions: fast_hv_lt

Path 65
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_address_r2[11]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[11]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            7.960
  Required (ns):           7.893
  Operating Conditions: fast_hv_lt

Path 66
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_556/o_data[10]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/cfg_ref_per_i[10]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.978
  Required (ns):           7.911
  Operating Conditions: fast_hv_lt

Path 67
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_535/MSC_i_537/lat_n0.nonresettable.data_shifter[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_535/MSC_i_537/lat_n0.nonresettable.data_shifter[1]:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            7.991
  Required (ns):           7.924
  Operating Conditions: fast_hv_lt

Path 68
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[16].data_shifter[16][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[15].data_shifter[15][0]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            7.967
  Required (ns):           7.900
  Operating Conditions: fast_hv_lt

Path 69
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[103]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[103]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.961
  Required (ns):           7.894
  Operating Conditions: fast_hv_lt

Path 70
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int[17]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[17]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            7.940
  Required (ns):           7.873
  Operating Conditions: fast_hv_lt

Path 71
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_199/write_burst_first_reg:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_199/MSC_i_200/lat_n0.nonresettable.data_shifter[0]:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            3.743
  Required (ns):           3.676
  Operating Conditions: fast_hv_lt

Path 72
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_151/data_shifter_gen[8].data_shifter[8][0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_151/data_shifter_gen[7].data_shifter[7][0]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.739
  Required (ns):           3.672
  Operating Conditions: fast_hv_lt

Path 73
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_151/data_shifter_gen[17].data_shifter[17][0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_151/data_shifter_gen[16].data_shifter[16][0]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.747
  Required (ns):           3.680
  Operating Conditions: fast_hv_lt

Path 74
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_147/lat_n0.resettable.data_shifter_1_[110]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_147/lat_n0.resettable.data_shifter_2_[110]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.764
  Required (ns):           3.697
  Operating Conditions: fast_hv_lt

Path 75
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[34]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[34]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.727
  Required (ns):           3.660
  Operating Conditions: fast_hv_lt

Path 76
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[54]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[54]:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            3.721
  Required (ns):           3.654
  Operating Conditions: fast_hv_lt

Path 77
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_74/MSC_i_75/MSC_i_77/MSC_i_79/MSC_i_89/s0:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_74/MSC_i_75/MSC_i_77/MSC_i_79/MSC_i_89/s1:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.739
  Required (ns):           3.672
  Operating Conditions: fast_hv_lt

Path 78
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[13]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][5]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.994
  Required (ns):           7.927
  Operating Conditions: fast_hv_lt

Path 79
  From: PF_RESET_0/PF_RESET_0/dff_10:CLK
  To:   PF_RESET_0/PF_RESET_0/dff_11:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            7.959
  Required (ns):           7.891
  Operating Conditions: fast_hv_lt

Path 80
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[44]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][124]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.971
  Required (ns):           7.903
  Operating Conditions: fast_hv_lt

Path 81
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[10].data_shifter[10][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[9].data_shifter[9][1]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.959
  Required (ns):           7.891
  Operating Conditions: fast_hv_lt

Path 82
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_packed[252]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_fifo_wr_data[252]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.979
  Required (ns):           7.911
  Operating Conditions: fast_hv_lt

Path 83
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg3[89]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg4[89]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.989
  Required (ns):           7.921
  Operating Conditions: fast_hv_lt

Path 84
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_236/MSC_i_237/MSC_i_252/din_gray_r[8]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_236/MSC_i_237/MSC_i_252/MSC_i_254/MSC_i_257/s0:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.994
  Required (ns):           7.926
  Operating Conditions: fast_hv_lt

Path 85
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[189]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[189]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.975
  Required (ns):           7.907
  Operating Conditions: fast_hv_lt

Path 86
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[243]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[243]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.978
  Required (ns):           7.910
  Operating Conditions: fast_hv_lt

Path 87
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[4]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:D
  Delay (ns):              0.132
  Slack (ns):              0.068
  Arrival (ns):            7.944
  Required (ns):           7.876
  Operating Conditions: fast_hv_lt

Path 88
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_226/data_shifter_gen[1].data_shifter[1][78]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[50]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.747
  Required (ns):           3.679
  Operating Conditions: fast_hv_lt

Path 89
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_151/data_shifter_gen[22].data_shifter[22][1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_151/data_shifter_gen[21].data_shifter[21][1]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            3.764
  Required (ns):           3.696
  Operating Conditions: fast_hv_lt

Path 90
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[55]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[119]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.775
  Required (ns):           3.707
  Operating Conditions: fast_hv_lt

Path 91
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[31]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[31]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            3.737
  Required (ns):           3.669
  Operating Conditions: fast_hv_lt

Path 92
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_23/MSC_i_24/MSC_i_26/MSC_i_28/MSC_i_32/s0:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_23/MSC_i_24/MSC_i_26/MSC_i_28/MSC_i_32/s1:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.764
  Required (ns):           3.696
  Operating Conditions: fast_hv_lt

Path 93
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_raddr[7]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[7]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.989
  Required (ns):           7.921
  Operating Conditions: fast_hv_lt

Path 94
  From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o[4]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[35]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.976
  Required (ns):           7.908
  Operating Conditions: fast_hv_lt

Path 95
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAll1II[6]:D
  Delay (ns):              0.173
  Slack (ns):              0.068
  Arrival (ns):            8.015
  Required (ns):           7.947
  Operating Conditions: fast_hv_lt

Path 96
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[40]:CLK
  To:   SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[30]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.972
  Required (ns):           7.904
  Operating Conditions: fast_hv_lt

Path 97
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_227/dfi_address_r1[13]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_227/dfi_address_r2[13]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.761
  Required (ns):           3.692
  Operating Conditions: fast_hv_lt

Path 98
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_53/MSC_i_54/MSC_i_56/MSC_i_57/MSC_i_60/s0:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_53/MSC_i_54/MSC_i_56/MSC_i_57/MSC_i_60/s1:D
  Delay (ns):              0.135
  Slack (ns):              0.069
  Arrival (ns):            3.749
  Required (ns):           3.680
  Operating Conditions: fast_hv_lt

Path 99
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[36]:CLK
  To:   SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[26]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            7.973
  Required (ns):           7.904
  Operating Conditions: fast_hv_lt

Path 100
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/cntBinary_Z[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/cntGray[0]:D
  Delay (ns):              0.214
  Slack (ns):              0.069
  Arrival (ns):            3.818
  Required (ns):           3.749
  Operating Conditions: fast_hv_lt

