// Seed: 2353502221
`timescale 1ps / 1ps
module module_0 ();
  assign id_0 = id_0;
  reg id_1;
  always @(posedge 1 or id_0) begin
    id_1 <= 1;
  end
endmodule
