### File Name: D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\fil_prj\interleaver_dut_fil.log
### Created: 31-Jan-2021 19:11:44
### Generated by MATLAB 9.9 

### FPGA-in-the-Loop Summary
###    Board: Atlas-SoC Kit/DE0-Nano-SoC Kit
###    DUT frequency: 25.0000MHz

### Generating Quartus II project and running HDL compilation ...
###    Project:
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\fil_prj\fpgaproj\interleaver_dut_fil.qpf
###    Target Device:
###       Cyclone V 5CSEMA4U23C6
###    Property Settings:
###       CYCLONEII_OPTIMIZATION_TECHNIQUE = SPEED
###    User design files:
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\hdlsrc\interleaver_model\interleaver_dut_pac.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\hdlsrc\interleaver_model\interleaver.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\hdlsrc\interleaver_model\interleaver_dut.vhd
###    Generated files:
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\fil_prj\filsrc\MWClkMgr.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\fil_prj\filsrc\MWAJTAG.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\fil_prj\filsrc\MWDPRAM.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\fil_prj\filsrc\FILUDPCRC.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\fil_prj\filsrc\FILPktMUX.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\fil_prj\filsrc\FILCmdProc.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\fil_prj\filsrc\MWAsyncFIFO.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\fil_prj\filsrc\FILDataProc.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\fil_prj\filsrc\MWPKTBuffer.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\fil_prj\filsrc\MWUDPPKTBuilder.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\fil_prj\filsrc\FILPktProc.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\fil_prj\filsrc\FILCommLayer.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\fil_prj\filsrc\mwfil_dpscram.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\fil_prj\filsrc\mwfil_udfifo.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\fil_prj\filsrc\mwfil_bus2dut.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\fil_prj\filsrc\mwfil_chifcore.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\fil_prj\filsrc\mwfil_controller.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\fil_prj\filsrc\mwfil_dut2bus.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\fil_prj\filsrc\interleaver_dut_wrapper.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\fil_prj\filsrc\mwfil_chiftop.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\fil_prj\filsrc\FILCore.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\fil_prj\filsrc\interleaver_dut_fil.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\fil_prj\filsrc\interleaver_dut_fil.qsf
###       D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\interleaver\altera_files\fil_prj\filsrc\interleaver_dut_fil.sdc
### 
### Running HDL compilation ...

### HDL compilation failed.

### Quartus II returned the following error message:
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Jan 31 18:51:09 2021
Info: Command: quartus_sh -t createproject.tcl
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Jan 31 18:51:09 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off interleaver_dut_fil -c interleaver_dut_fil --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file /documents/dvbs2/dvbs2/src/transmitter/3-fec/interleaver/altera_files/hdlsrc/interleaver_model/interleaver_dut_pac.vhd
    Info (12022): Found design unit 1: interleaver_dut_pac File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/hdlsrc/interleaver_model/interleaver_dut_pac.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/transmitter/3-fec/interleaver/altera_files/hdlsrc/interleaver_model/interleaver.vhd
    Info (12022): Found design unit 1: interleaver-rtl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/hdlsrc/interleaver_model/interleaver.vhd Line: 35
    Info (12023): Found entity 1: interleaver File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/hdlsrc/interleaver_model/interleaver.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/transmitter/3-fec/interleaver/altera_files/hdlsrc/interleaver_model/interleaver_dut.vhd
    Info (12022): Found design unit 1: interleaver_dut-rtl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/hdlsrc/interleaver_model/interleaver_dut.vhd Line: 59
    Info (12023): Found entity 1: interleaver_dut File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/hdlsrc/interleaver_model/interleaver_dut.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/transmitter/3-fec/interleaver/altera_files/fil_prj/filsrc/mwclkmgr.vhd
    Info (12022): Found design unit 1: MWClkMgr-rtl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWClkMgr.vhd Line: 30
    Info (12023): Found entity 1: MWClkMgr File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWClkMgr.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/transmitter/3-fec/interleaver/altera_files/fil_prj/filsrc/mwajtag.vhd
    Info (12022): Found design unit 1: MWAJTAG-rtl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWAJTAG.vhd Line: 41
    Info (12023): Found entity 1: MWAJTAG File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWAJTAG.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/transmitter/3-fec/interleaver/altera_files/fil_prj/filsrc/mwdpram.vhd
    Info (12022): Found design unit 1: MWDPRAM-rtl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWDPRAM.vhd Line: 37
    Info (12023): Found entity 1: MWDPRAM File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWDPRAM.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/transmitter/3-fec/interleaver/altera_files/fil_prj/filsrc/filudpcrc.vhd
    Info (12022): Found design unit 1: FILUDPCRC-rtl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILUDPCRC.vhd Line: 37
    Info (12023): Found entity 1: FILUDPCRC File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILUDPCRC.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/transmitter/3-fec/interleaver/altera_files/fil_prj/filsrc/filpktmux.vhd
    Info (12022): Found design unit 1: FILPktMUX-rtl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILPktMUX.vhd Line: 32
    Info (12023): Found entity 1: FILPktMUX File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILPktMUX.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/transmitter/3-fec/interleaver/altera_files/fil_prj/filsrc/filcmdproc.vhd
    Info (12022): Found design unit 1: FILCmdProc-rtl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILCmdProc.vhd Line: 35
    Info (12023): Found entity 1: FILCmdProc File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILCmdProc.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/transmitter/3-fec/interleaver/altera_files/fil_prj/filsrc/mwasyncfifo.vhd
    Info (12022): Found design unit 1: MWAsyncFIFO-rtl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWAsyncFIFO.vhd Line: 31
    Info (12023): Found entity 1: MWAsyncFIFO File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWAsyncFIFO.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/transmitter/3-fec/interleaver/altera_files/fil_prj/filsrc/fildataproc.vhd
    Info (12022): Found design unit 1: FILDataProc-rtl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILDataProc.vhd Line: 42
    Info (12023): Found entity 1: FILDataProc File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILDataProc.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/transmitter/3-fec/interleaver/altera_files/fil_prj/filsrc/mwpktbuffer.vhd
    Info (12022): Found design unit 1: MWPKTBuffer-rtl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWPKTBuffer.vhd Line: 40
    Info (12023): Found entity 1: MWPKTBuffer File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWPKTBuffer.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/transmitter/3-fec/interleaver/altera_files/fil_prj/filsrc/mwudppktbuilder.vhd
    Info (12022): Found design unit 1: MWUDPPKTBuilder-rtl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWUDPPKTBuilder.vhd Line: 45
    Info (12023): Found entity 1: MWUDPPKTBuilder File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWUDPPKTBuilder.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/transmitter/3-fec/interleaver/altera_files/fil_prj/filsrc/filpktproc.vhd
    Info (12022): Found design unit 1: FILPktProc-rtl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILPktProc.vhd Line: 50
    Info (12023): Found entity 1: FILPktProc File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILPktProc.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/transmitter/3-fec/interleaver/altera_files/fil_prj/filsrc/filcommlayer.vhd
    Info (12022): Found design unit 1: FILCommLayer-rtl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILCommLayer.vhd Line: 31
    Info (12023): Found entity 1: FILCommLayer File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILCommLayer.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/transmitter/3-fec/interleaver/altera_files/fil_prj/filsrc/mwfil_dpscram.vhd
    Info (12022): Found design unit 1: mwfil_dpscram-rtl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/mwfil_dpscram.vhd Line: 31
    Info (12023): Found entity 1: mwfil_dpscram File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/mwfil_dpscram.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/transmitter/3-fec/interleaver/altera_files/fil_prj/filsrc/mwfil_udfifo.vhd
    Info (12022): Found design unit 1: mwfil_udfifo-rtl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/mwfil_udfifo.vhd Line: 33
    Info (12023): Found entity 1: mwfil_udfifo File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/mwfil_udfifo.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/transmitter/3-fec/interleaver/altera_files/fil_prj/filsrc/mwfil_bus2dut.vhd
    Info (12022): Found design unit 1: mwfil_bus2dut-rtl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/mwfil_bus2dut.vhd Line: 34
    Info (12023): Found entity 1: mwfil_bus2dut File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/mwfil_bus2dut.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/transmitter/3-fec/interleaver/altera_files/fil_prj/filsrc/mwfil_chifcore.vhd
    Info (12022): Found design unit 1: mwfil_chifcore-rtl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/mwfil_chifcore.vhd Line: 42
    Info (12023): Found entity 1: mwfil_chifcore File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/mwfil_chifcore.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/transmitter/3-fec/interleaver/altera_files/fil_prj/filsrc/mwfil_controller.vhd
    Info (12022): Found design unit 1: mwfil_controller-rtl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/mwfil_controller.vhd Line: 38
    Info (12023): Found entity 1: mwfil_controller File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/mwfil_controller.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/transmitter/3-fec/interleaver/altera_files/fil_prj/filsrc/mwfil_dut2bus.vhd
    Info (12022): Found design unit 1: mwfil_dut2bus-rtl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/mwfil_dut2bus.vhd Line: 34
    Info (12023): Found entity 1: mwfil_dut2bus File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/mwfil_dut2bus.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/transmitter/3-fec/interleaver/altera_files/fil_prj/filsrc/interleaver_dut_wrapper.vhd
    Info (12022): Found design unit 1: interleaver_dut_wrapper-rtl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/interleaver_dut_wrapper.vhd Line: 23
    Info (12023): Found entity 1: interleaver_dut_wrapper File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/interleaver_dut_wrapper.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/transmitter/3-fec/interleaver/altera_files/fil_prj/filsrc/mwfil_chiftop.vhd
    Info (12022): Found design unit 1: mwfil_chiftop-rtl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/mwfil_chiftop.vhd Line: 27
    Info (12023): Found entity 1: mwfil_chiftop File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/mwfil_chiftop.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/transmitter/3-fec/interleaver/altera_files/fil_prj/filsrc/filcore.vhd
    Info (12022): Found design unit 1: FILCore-rtl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILCore.vhd Line: 23
    Info (12023): Found entity 1: FILCore File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILCore.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/transmitter/3-fec/interleaver/altera_files/fil_prj/filsrc/interleaver_dut_fil.vhd
    Info (12022): Found design unit 1: interleaver_dut_fil-rtl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/interleaver_dut_fil.vhd Line: 25
    Info (12023): Found entity 1: interleaver_dut_fil File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/interleaver_dut_fil.vhd Line: 19
Info (12127): Elaborating entity "interleaver_dut_fil" for the top level hierarchy
Info (12128): Elaborating entity "MWClkMgr" for hierarchy "MWClkMgr:u_ClockManager" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/interleaver_dut_fil.vhd Line: 84
Info (12128): Elaborating entity "altpll" for hierarchy "MWClkMgr:u_ClockManager|altpll:u_dcm" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWClkMgr.vhd Line: 109
Info (12130): Elaborated megafunction instantiation "MWClkMgr:u_ClockManager|altpll:u_dcm" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWClkMgr.vhd Line: 109
Info (12133): Instantiated megafunction "MWClkMgr:u_ClockManager|altpll:u_dcm" with the following parameter: File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWClkMgr.vhd Line: 109
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_devcie_family" = "NONE"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clockmodule"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clenak0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "5"
    Info (12134): Parameter "clk2_phase_shift" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/clockmodule_altpll.v
    Info (12023): Found entity 1: clockmodule_altpll File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/clockmodule_altpll.v Line: 30
Info (12128): Elaborating entity "clockmodule_altpll" for hierarchy "MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "FILCore" for hierarchy "FILCore:u_FILCore" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/interleaver_dut_fil.vhd Line: 96
Info (12128): Elaborating entity "FILCommLayer" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILCore.vhd Line: 85
Warning (10541): VHDL Signal Declaration warning at FILCommLayer.vhd(89): used implicit default value for signal "mac_rxdstport" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILCommLayer.vhd Line: 89
Warning (10036): Verilog HDL or VHDL warning at FILCommLayer.vhd(90): object "mac_rxreset" assigned a value but never read File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILCommLayer.vhd Line: 90
Warning (10036): Verilog HDL or VHDL warning at FILCommLayer.vhd(91): object "mac_txreset" assigned a value but never read File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILCommLayer.vhd Line: 91
Warning (10036): Verilog HDL or VHDL warning at FILCommLayer.vhd(97): object "mac_txsrcport" assigned a value but never read File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILCommLayer.vhd Line: 97
Info (12128): Elaborating entity "MWAJTAG" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILCommLayer.vhd Line: 101
Warning (10036): Verilog HDL or VHDL warning at MWAJTAG.vhd(126): object "read_write" assigned a value but never read File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWAJTAG.vhd Line: 126
Warning (10296): VHDL warning at MWAJTAG.vhd(477): ignored assignment of value to null range File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWAJTAG.vhd Line: 477
Info (12128): Elaborating entity "dcfifo" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWAJTAG.vhd Line: 178
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWAJTAG.vhd Line: 178
Info (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo" with the following parameter: File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWAJTAG.vhd Line: 178
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_eip1.tdf
    Info (12023): Found entity 1: dcfifo_eip1 File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_eip1" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bu6.tdf
    Info (12023): Found entity 1: a_graycounter_bu6 File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/a_graycounter_bu6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_bu6" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_bu6:rdptr_g1p" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_7cc.tdf
    Info (12023): Found entity 1: a_graycounter_7cc File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/a_graycounter_7cc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_7cc" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_7cc:wrptr_g1p" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_23d1.tdf
    Info (12023): Found entity 1: altsyncram_23d1 File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/altsyncram_23d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_23d1" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|altsyncram_23d1:fifo_ram" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_snl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/alt_synch_pipe_snl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_snl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info (12023): Found entity 1: dffpipe_dd9 File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/dffpipe_dd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_dd9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/alt_synch_pipe_snl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tnl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/alt_synch_pipe_tnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_tnl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9 File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/dffpipe_ed9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/alt_synch_pipe_tnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ru5.tdf
    Info (12023): Found entity 1: cmpr_ru5 File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/cmpr_ru5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ru5" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|cmpr_ru5:rdempty_eq_comp1_lsb" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qu5.tdf
    Info (12023): Found entity 1: cmpr_qu5 File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/cmpr_qu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_qu5" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|cmpr_qu5:rdempty_eq_comp1_msb" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/mux_5r7.tdf Line: 23
Info (12128): Elaborating entity "mux_5r7" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 84
Info (12128): Elaborating entity "dcfifo" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWAJTAG.vhd Line: 270
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWAJTAG.vhd Line: 270
Info (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component" with the following parameter: File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWAJTAG.vhd Line: 270
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "21"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_mkq1.tdf
    Info (12023): Found entity 1: dcfifo_mkq1 File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_mkq1" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_qab.tdf
    Info (12023): Found entity 1: a_gray2bin_qab File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/a_gray2bin_qab.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_qab" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_gray2bin_qab:wrptr_g_gray2bin" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf
    Info (12023): Found entity 1: a_graycounter_pv6 File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/a_graycounter_pv6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_pv6" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf
    Info (12023): Found entity 1: a_graycounter_ldc File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/a_graycounter_ldc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ldc" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i8d1.tdf
    Info (12023): Found entity 1: altsyncram_i8d1 File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/altsyncram_i8d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_i8d1" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|altsyncram_i8d1:fifo_ram" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_brp" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/alt_synch_pipe_bpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/dffpipe_se9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/alt_synch_pipe_bpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf
    Info (12023): Found entity 1: cmpr_uu5 File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/cmpr_uu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_uu5" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|cmpr_uu5:rdempty_eq_comp1_lsb" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 86
Info (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWAJTAG.vhd Line: 472
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWAJTAG.vhd Line: 472
Info (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component" with the following parameter: File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWAJTAG.vhd Line: 472
    Info (12134): Parameter "sld_auto_instance_index" = "NO"
    Info (12134): Parameter "sld_instance_index" = "54"
    Info (12134): Parameter "sld_ir_width" = "16"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "lpm_type" = "sld_virtual_jtag"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst" File: d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12131): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component" File: d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component" File: d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "FILPktProc" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILCommLayer.vhd Line: 116
Info (12128): Elaborating entity "FILUDPCRC" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILPktProc.vhd Line: 194
Info (12128): Elaborating entity "MWDPRAM" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILUDPCRC.vhd Line: 74
Info (12128): Elaborating entity "FILPktMUX" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILPktMUX:u_FILPktMUX" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILPktProc.vhd Line: 210
Info (12128): Elaborating entity "FILCmdProc" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILPktProc.vhd Line: 225
Info (12128): Elaborating entity "FILDataProc" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILPktProc.vhd Line: 244
Info (12128): Elaborating entity "MWAsyncFIFO" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILDataProc.vhd Line: 101
Info (12128): Elaborating entity "MWDPRAM" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWAsyncFIFO.vhd Line: 98
Info (12128): Elaborating entity "MWAsyncFIFO" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILDataProc.vhd Line: 215
Info (12128): Elaborating entity "MWUDPPKTBuilder" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILPktProc.vhd Line: 272
Info (12128): Elaborating entity "MWPKTBuffer" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWUDPPKTBuilder.vhd Line: 101
Info (12128): Elaborating entity "MWDPRAM" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWPKTBuffer.vhd Line: 76
Info (12128): Elaborating entity "MWDPRAM" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWPKTBuffer.vhd Line: 156
Info (12128): Elaborating entity "MWPKTBuffer" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWUDPPKTBuilder.vhd Line: 124
Info (12128): Elaborating entity "MWDPRAM" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWPKTBuffer.vhd Line: 76
Info (12128): Elaborating entity "MWDPRAM" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/MWPKTBuffer.vhd Line: 156
Info (12128): Elaborating entity "mwfil_chiftop" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/FILCore.vhd Line: 102
Info (12128): Elaborating entity "mwfil_chifcore" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/mwfil_chiftop.vhd Line: 85
Info (12128): Elaborating entity "mwfil_bus2dut" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_bus2dut:\NormalBlock:u_bus2dut" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/mwfil_chifcore.vhd Line: 153
Info (12128): Elaborating entity "mwfil_udfifo" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/mwfil_chifcore.vhd Line: 168
Info (12128): Elaborating entity "mwfil_dpscram" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/mwfil_udfifo.vhd Line: 130
Info (12128): Elaborating entity "mwfil_controller" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/mwfil_chifcore.vhd Line: 195
Info (12128): Elaborating entity "mwfil_udfifo" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/mwfil_chifcore.vhd Line: 219
Info (12128): Elaborating entity "mwfil_dpscram" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/mwfil_udfifo.vhd Line: 130
Info (12128): Elaborating entity "mwfil_dut2bus" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/mwfil_chifcore.vhd Line: 236
Info (12128): Elaborating entity "interleaver_dut_wrapper" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|interleaver_dut_wrapper:u_dut" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/altera_files/fil_prj/filsrc/mwfil_chiftop.vhd Line: 106
Info (12128): Elaborating entity "interleaver_dut" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|interleaver_dut_wrapper:u_dut|interleaver_dut:u_interleaver_dut" File: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/

