<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: Class Members - Typedefs</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li class="current"><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="navrow3" class="tabs2">
    <ul class="tablist">
      <li><a href="functions.html"><span>All</span></a></li>
      <li><a href="functions_func.html"><span>Functions</span></a></li>
      <li><a href="functions_vars.html"><span>Variables</span></a></li>
      <li class="current"><a href="functions_type.html"><span>Typedefs</span></a></li>
      <li><a href="functions_enum.html"><span>Enumerations</span></a></li>
      <li><a href="functions_eval.html"><span>Enumerator</span></a></li>
    </ul>
  </div>
  <div id="navrow4" class="tabs3">
    <ul class="tablist">
      <li><a href="functions_type.html#index__"><span>_</span></a></li>
      <li><a href="functions_type_a.html#index_a"><span>a</span></a></li>
      <li><a href="functions_type_b.html#index_b"><span>b</span></a></li>
      <li><a href="functions_type_c.html#index_c"><span>c</span></a></li>
      <li><a href="functions_type_d.html#index_d"><span>d</span></a></li>
      <li><a href="functions_type_e.html#index_e"><span>e</span></a></li>
      <li><a href="functions_type_f.html#index_f"><span>f</span></a></li>
      <li><a href="functions_type_g.html#index_g"><span>g</span></a></li>
      <li><a href="functions_type_h.html#index_h"><span>h</span></a></li>
      <li><a href="functions_type_i.html#index_i"><span>i</span></a></li>
      <li><a href="functions_type_j.html#index_j"><span>j</span></a></li>
      <li><a href="functions_type_k.html#index_k"><span>k</span></a></li>
      <li><a href="functions_type_l.html#index_l"><span>l</span></a></li>
      <li><a href="functions_type_m.html#index_m"><span>m</span></a></li>
      <li><a href="functions_type_n.html#index_n"><span>n</span></a></li>
      <li><a href="functions_type_o.html#index_o"><span>o</span></a></li>
      <li class="current"><a href="functions_type_p.html#index_p"><span>p</span></a></li>
      <li><a href="functions_type_r.html#index_r"><span>r</span></a></li>
      <li><a href="functions_type_s.html#index_s"><span>s</span></a></li>
      <li><a href="functions_type_t.html#index_t"><span>t</span></a></li>
      <li><a href="functions_type_u.html#index_u"><span>u</span></a></li>
      <li><a href="functions_type_v.html#index_v"><span>v</span></a></li>
      <li><a href="functions_type_w.html#index_w"><span>w</span></a></li>
      <li><a href="functions_type_y.html#index_y"><span>y</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
&#160;

<h3><a class="anchor" id="index_p"></a>- p -</h3><ul>
<li>PA
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_p_a_r1.html#aadfe440352ef8a0e53a60c23e779d96b">STM32LIB::reg::DMA::CPAR1</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_p_a_r2.html#a3b653b1e976f34e9cdf3fb9c799b4e97">STM32LIB::reg::DMA::CPAR2</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_p_a_r3.html#ab8f2800a53a04bc720084346d79f92b5">STM32LIB::reg::DMA::CPAR3</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_p_a_r4.html#a96a0ad9829fda868a84c54a2c8c49ee7">STM32LIB::reg::DMA::CPAR4</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_p_a_r5.html#a1a14549dbdb847a9d8e7ccfcfab1657f">STM32LIB::reg::DMA::CPAR5</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_p_a_r6.html#a7178bd19dd57691fbe5b9606f81db4d1">STM32LIB::reg::DMA::CPAR6</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_p_a_r7.html#a222759a552f52cd18825319f9878f442">STM32LIB::reg::DMA::CPAR7</a>
</li>
<li>PC13MODE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_t_a_f_c_r.html#a6949d9be2cea22c60773fe36b729d90c">STM32LIB::reg::RTC::TAFCR</a>
</li>
<li>PC13VALUE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_t_a_f_c_r.html#a578dbb1321c4466a39572416bd80a395">STM32LIB::reg::RTC::TAFCR</a>
</li>
<li>PC14MODE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_t_a_f_c_r.html#af0a583219d9598e25471d7a8fb619c91">STM32LIB::reg::RTC::TAFCR</a>
</li>
<li>PC14VALUE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_t_a_f_c_r.html#a8236df2c5ab41f49f508ff5bcb0d6ee9">STM32LIB::reg::RTC::TAFCR</a>
</li>
<li>PC15MODE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_t_a_f_c_r.html#ab77adcb41467673184a44fb4e0a87dc4">STM32LIB::reg::RTC::TAFCR</a>
</li>
<li>PC15VALUE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_t_a_f_c_r.html#a8f3d3a7345c067afe9dece83a269c506">STM32LIB::reg::RTC::TAFCR</a>
</li>
<li>PCE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#aa92d8da8f80045fee53d7f5b19f9ddc9">STM32LIB::reg::USART1::CR1</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#afa9ce67c6695c09138f0fbf7d03914a5">STM32LIB::reg::USART2::CR1</a>
</li>
<li>PCMSYNC
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_i2_s_c_f_g_r.html#a7885aa18dccdfc8b5099a2c7952a5108">STM32LIB::reg::SPI1::I2SCFGR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i2_1_1_i2_s_c_f_g_r.html#addf256535d6430205321a027cfb17e88">STM32LIB::reg::SPI2::I2SCFGR</a>
</li>
<li>PDDS
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_p_w_r_1_1_c_r.html#a1e95205d72c4b09b81cdf5c177061393">STM32LIB::reg::PWR::CR</a>
</li>
<li>PE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#ab9a1462b36ba1006304a09a2d6735531">STM32LIB::reg::I2C1::CR1</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r1.html#ad6f372d310299b0c46cbbf8eb2555e2d">STM32LIB::reg::I2C2::CR1</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html#ad847acb80c66426333dcc6d9ffc4c199">STM32LIB::reg::USART1::ISR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html#af8f85f50cd765a246ef71b33c8014421">STM32LIB::reg::USART2::ISR</a>
</li>
<li>PEC
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_p_e_c_r.html#adb465490e57b44fbf9692ee27186a772">STM32LIB::reg::I2C1::PECR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_p_e_c_r.html#a2cb30ea83bcdc20630a6ad43fba0a974">STM32LIB::reg::I2C2::PECR</a>
</li>
<li>PECBYTE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#a9149293ccdaeb27bd7466fd918806692">STM32LIB::reg::I2C1::CR2</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#a60a6a9b5fa94b8605a0e8a3763052f19">STM32LIB::reg::I2C2::CR2</a>
</li>
<li>PECCF
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_c_r.html#ad3522b000cab6a9265b2795a77af9829">STM32LIB::reg::I2C1::ICR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_i_c_r.html#ab8eba30ec6d7b9022b6ed46346719e67">STM32LIB::reg::I2C2::ICR</a>
</li>
<li>PECEN
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html#a59c30c7b60da3d419750ecc10028790c">STM32LIB::reg::I2C1::CR1</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r1.html#ae6337b309da0da966b10df663b4218df">STM32LIB::reg::I2C2::CR1</a>
</li>
<li>PECERR
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html#ab5cb555fe5dc560c6b5a529e7872f4bc">STM32LIB::reg::I2C1::ISR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_i_s_r.html#a52c005036693421e855de857c1766f10">STM32LIB::reg::I2C2::ISR</a>
</li>
<li>PECF
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_c_r.html#ad4766b01678e76817d7b9a719bd2b617">STM32LIB::reg::USART1::ICR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_c_r.html#a42ff7c29816d6bde46b17c532db2bd2a">STM32LIB::reg::USART2::ICR</a>
</li>
<li>PEIE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a72f7ac92692ba501ec6978e54be9a811">STM32LIB::reg::USART1::CR1</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#a3c18718e7b5f6b99611cae83997db457">STM32LIB::reg::USART2::CR1</a>
</li>
<li>PER
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_flash_1_1_c_r.html#af884398cd642db61380bab244ddede36">STM32LIB::reg::Flash::CR</a>
</li>
<li>PG
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_flash_1_1_c_r.html#ae991cce798baf9db93d34fe45bbaa530">STM32LIB::reg::Flash::CR</a>
</li>
<li>PGERR
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_flash_1_1_s_r.html#a7b90605fb2cfa6012708bdc6151c7bf7">STM32LIB::reg::Flash::SR</a>
</li>
<li>PINC
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#aa43ca308c329a7de8d51bbbe56e47a0a">STM32LIB::reg::DMA::CCR1</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#a2bbd9066553411d5de54f5b48a12d8b6">STM32LIB::reg::DMA::CCR2</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r3.html#acc7b746a0586b2732cf10d53802fb3fc">STM32LIB::reg::DMA::CCR3</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#a862fe61b4f3ba2d4a9c80226a1d23c59">STM32LIB::reg::DMA::CCR4</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#aff3c93124134afd2853914c6a4bf0975">STM32LIB::reg::DMA::CCR5</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r6.html#ab1e827067c986166e049165d4d863910">STM32LIB::reg::DMA::CCR6</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r7.html#a545eb6c50a93bfc9f591e9e21795f553">STM32LIB::reg::DMA::CCR7</a>
</li>
<li>PINRSTF
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_s_r.html#a8f90c4b3a522ead9bcce38ac48cf03a7">STM32LIB::reg::RCC::CSR</a>
</li>
<li>PL
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#a5a517bc9a9a274931e76d1e54e6e0b76">STM32LIB::reg::DMA::CCR1</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#ae079a1f2390838fe5a3aaae11d1f2cc9">STM32LIB::reg::DMA::CCR2</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r3.html#a6f6ef9a48a677f6db52c9740171a226c">STM32LIB::reg::DMA::CCR3</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#a22253087cccc59ec78407eb239270b30">STM32LIB::reg::DMA::CCR4</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#ab73d0158bda6001b004123103fc0188b">STM32LIB::reg::DMA::CCR5</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r6.html#ade6dc3e799692ea26d3cdf5aed7ed9bb">STM32LIB::reg::DMA::CCR6</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r7.html#a684551255ad1381cf4c38d0f57c1d7c3">STM32LIB::reg::DMA::CCR7</a>
</li>
<li>PLLMUL
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#a1452f478d7a16e61c5cafafea74641ad">STM32LIB::reg::RCC::CFGR</a>
</li>
<li>PLLNODIV
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#af35b45a9532ba4cd8c6a66c27d667118">STM32LIB::reg::RCC::CFGR</a>
</li>
<li>PLLON
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_r.html#a5f6ab62207f7cf4375787fe2f9e8667e">STM32LIB::reg::RCC::CR</a>
</li>
<li>PLLRDY
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_r.html#a768967ffdfcc0ff544f0a8798f1a1c62">STM32LIB::reg::RCC::CR</a>
</li>
<li>PLLRDYC
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a26373ade855949ff5fcc75cd9813dbb2">STM32LIB::reg::RCC::CIR</a>
</li>
<li>PLLRDYF
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#aa6beee604d1ad34fc6da3849f5726e46">STM32LIB::reg::RCC::CIR</a>
</li>
<li>PLLRDYIE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#aa7cdc9cf2bebd061fff00784eadc5888">STM32LIB::reg::RCC::CIR</a>
</li>
<li>PLLSRC
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#a77041f9af9393f6fb5ea9b492b48cc9e">STM32LIB::reg::RCC::CFGR</a>
</li>
<li>PLLXTPRE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#a2da7fc51d6cd9eb0d1de6ab743a5194b">STM32LIB::reg::RCC::CFGR</a>
</li>
<li>PLS
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_p_w_r_1_1_c_r.html#a75e91be8c3d49d4f727758a4efb68741">STM32LIB::reg::PWR::CR</a>
</li>
<li>PM
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_a_l_r_m_a_r.html#a9601a3b6c2d4524f20527d09e365c6f8">STM32LIB::reg::RTC::ALRMAR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_t_r.html#af25962058c1fcb368b67214449d44c7c">STM32LIB::reg::RTC::TR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_t_s_t_r.html#a44c9e6a1d501ec775f3d7a70ffb6f6a1">STM32LIB::reg::RTC::TSTR</a>
</li>
<li>POL
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_c_r.html#afb3fb75b70aaaadd95a5ba9292443cbc">STM32LIB::reg::RTC::CR</a>
</li>
<li>PORRSTF
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_s_r.html#afa24807fb77f562543b5487a044702d8">STM32LIB::reg::RCC::CSR</a>
</li>
<li>PPRE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html#a9e6744a418e744d041b93e2c6e19a579">STM32LIB::reg::RCC::CFGR</a>
</li>
<li>PR
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i_w_d_g.html#a14ce1c10dd550d1b02c882fb1103fe73">STM32LIB::reg::IWDG</a>
</li>
<li>PR0
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_e_x_t_i_1_1_p_r.html#a1ab74b4bafa1ac39231ae8b060c2666a">STM32LIB::reg::EXTI::PR</a>
</li>
<li>PR1
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_e_x_t_i_1_1_p_r.html#ae53c92c21c395493f32731462759e2da">STM32LIB::reg::EXTI::PR</a>
</li>
<li>PR10
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_e_x_t_i_1_1_p_r.html#a6073e4dde2bf9448fe81c3bac262a9dd">STM32LIB::reg::EXTI::PR</a>
</li>
<li>PR11
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_e_x_t_i_1_1_p_r.html#a96afdf1dce87e074eb6890dade3cc0e5">STM32LIB::reg::EXTI::PR</a>
</li>
<li>PR12
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_e_x_t_i_1_1_p_r.html#a73bb1aad0d7e7dbbe97e8816ed2a702b">STM32LIB::reg::EXTI::PR</a>
</li>
<li>PR13
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_e_x_t_i_1_1_p_r.html#a477d1dfd010979072111adfe7d7072ed">STM32LIB::reg::EXTI::PR</a>
</li>
<li>PR14
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_e_x_t_i_1_1_p_r.html#a29e572c7ada72da3094d2e0becfaf908">STM32LIB::reg::EXTI::PR</a>
</li>
<li>PR15
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_e_x_t_i_1_1_p_r.html#aa6494db97a3ffb182f4419029a92714c">STM32LIB::reg::EXTI::PR</a>
</li>
<li>PR16
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_e_x_t_i_1_1_p_r.html#aae66e490caf67c93fa4302e71dc48b1a">STM32LIB::reg::EXTI::PR</a>
</li>
<li>PR17
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_e_x_t_i_1_1_p_r.html#a2f9a4076fb17da6cfff5c0dc11857f84">STM32LIB::reg::EXTI::PR</a>
</li>
<li>PR19
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_e_x_t_i_1_1_p_r.html#a59c61b5cdd599011bbbd5ad622502efa">STM32LIB::reg::EXTI::PR</a>
</li>
<li>PR2
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_e_x_t_i_1_1_p_r.html#a2af63c099b2e550dfe7ea72e2e6391ba">STM32LIB::reg::EXTI::PR</a>
</li>
<li>PR3
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_e_x_t_i_1_1_p_r.html#ae52b3e421af5247c15ff24ce266dbb15">STM32LIB::reg::EXTI::PR</a>
</li>
<li>PR4
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_e_x_t_i_1_1_p_r.html#a8090a32c1a3f24674e53468f5d00c8d2">STM32LIB::reg::EXTI::PR</a>
</li>
<li>PR5
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_e_x_t_i_1_1_p_r.html#a631522742bb651c389602894e4f0d810">STM32LIB::reg::EXTI::PR</a>
</li>
<li>PR6
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_e_x_t_i_1_1_p_r.html#a804a8454f1ca3b0808eac0865c68363d">STM32LIB::reg::EXTI::PR</a>
</li>
<li>PR7
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_e_x_t_i_1_1_p_r.html#a959e9b25eb31045e39df37f1395dddfe">STM32LIB::reg::EXTI::PR</a>
</li>
<li>PR8
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_e_x_t_i_1_1_p_r.html#a0a0cac4e1821d6d14b3076f0b6c57e37">STM32LIB::reg::EXTI::PR</a>
</li>
<li>PR9
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_e_x_t_i_1_1_p_r.html#aef67f263bdfce6d4bf70dc186e858f58">STM32LIB::reg::EXTI::PR</a>
</li>
<li>PREDIV
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r2.html#a8592b3dd81fecba483b39f605f10a2ae">STM32LIB::reg::RCC::CFGR2</a>
</li>
<li>PREDIV_A
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_p_r_e_r.html#a1f2cd9a9da347e519bc8aab755be237a">STM32LIB::reg::RTC::PRER</a>
</li>
<li>PREDIV_S
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_p_r_e_r.html#a3e113d06f3d621d0e4d06a650ee26b5e">STM32LIB::reg::RTC::PRER</a>
</li>
<li>PRESC
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_t_i_m_i_n_g_r.html#a66fd3602022d91543576cd5cd33a49c7">STM32LIB::reg::I2C1::TIMINGR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_t_i_m_i_n_g_r.html#adf8fef11bea6970945a2269ecab0e128">STM32LIB::reg::I2C2::TIMINGR</a>
</li>
<li>PRFTBE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_flash_1_1_a_c_r.html#a5a806527cb1966b16789e324dba412c6">STM32LIB::reg::Flash::ACR</a>
</li>
<li>PRFTBS
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_flash_1_1_a_c_r.html#a7a66c35c39ab7ef816c543f6a6ee4355">STM32LIB::reg::Flash::ACR</a>
</li>
<li>PRI_00
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r0.html#a48f861d4edc7d29c628d92bae14d85a5">STM32LIB::reg::NVIC::IPR0</a>
</li>
<li>PRI_01
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r0.html#a9ccebd23c1dd554d69acefcaaa5cb282">STM32LIB::reg::NVIC::IPR0</a>
</li>
<li>PRI_02
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r0.html#ae75752c3a3974a0ea5fa67db62ffefd2">STM32LIB::reg::NVIC::IPR0</a>
</li>
<li>PRI_03
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r0.html#a8da8b49de34bdf4a50e955a96b0030a3">STM32LIB::reg::NVIC::IPR0</a>
</li>
<li>PRI_120
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r3.html#a6418912f8a0c88c23ecf0c0010534490">STM32LIB::reg::NVIC::IPR3</a>
</li>
<li>PRI_121
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r3.html#a6f3738f95584f32cd838d6e6c47aa795">STM32LIB::reg::NVIC::IPR3</a>
</li>
<li>PRI_122
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r3.html#a940d67b05ab4156868d632e8a9361168">STM32LIB::reg::NVIC::IPR3</a>
</li>
<li>PRI_123
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r3.html#af66bb97b7cd2b3a8480d5c42adaa200d">STM32LIB::reg::NVIC::IPR3</a>
</li>
<li>PRI_160
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r4.html#a2bdb977c8a25e846470747dc10ff26f0">STM32LIB::reg::NVIC::IPR4</a>
</li>
<li>PRI_161
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r4.html#a25fb2670575e21292bf64d02fb368b54">STM32LIB::reg::NVIC::IPR4</a>
</li>
<li>PRI_162
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r4.html#ad9b7362fe0c427ffe549bc43f2a01754">STM32LIB::reg::NVIC::IPR4</a>
</li>
<li>PRI_163
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r4.html#a1352e532500dfc9b60ef7e786987d378">STM32LIB::reg::NVIC::IPR4</a>
</li>
<li>PRI_200
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r5.html#a10fe6af2c8bedb2300a1e114c1057dce">STM32LIB::reg::NVIC::IPR5</a>
</li>
<li>PRI_201
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r5.html#a99963612c9bb01466f4af0ffcbe40daf">STM32LIB::reg::NVIC::IPR5</a>
</li>
<li>PRI_202
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r5.html#ad84df93db55d9ec102e67d759bba5be1">STM32LIB::reg::NVIC::IPR5</a>
</li>
<li>PRI_203
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r5.html#a1ffc2318e4d38b6655b4027f00f9de45">STM32LIB::reg::NVIC::IPR5</a>
</li>
<li>PRI_240
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r6.html#a0e398f67ec1afa75467ae06a35dab225">STM32LIB::reg::NVIC::IPR6</a>
</li>
<li>PRI_241
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r6.html#a3ca12604b99d3f2cc66516ec68b9733b">STM32LIB::reg::NVIC::IPR6</a>
</li>
<li>PRI_242
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r6.html#a2e12347fca3112114d33b66fdb9d7a05">STM32LIB::reg::NVIC::IPR6</a>
</li>
<li>PRI_243
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r6.html#ab5137000eb0ee352020b532a5debc657">STM32LIB::reg::NVIC::IPR6</a>
</li>
<li>PRI_280
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r7.html#a4770ca2339c6d7dc9155cfdb6eb9b941">STM32LIB::reg::NVIC::IPR7</a>
</li>
<li>PRI_281
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r7.html#a5060503eba5be11996dd17f112e36fc0">STM32LIB::reg::NVIC::IPR7</a>
</li>
<li>PRI_282
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r7.html#a4e303804e46748147c2d8b6e140bf9a4">STM32LIB::reg::NVIC::IPR7</a>
</li>
<li>PRI_283
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r7.html#aa5703e493605b10a497d7105fc098772">STM32LIB::reg::NVIC::IPR7</a>
</li>
<li>PRI_40
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r1.html#a573da0c289506a752f97de5f47ea45f3">STM32LIB::reg::NVIC::IPR1</a>
</li>
<li>PRI_41
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r1.html#af864e5da19d1c9280ea80851defe2e68">STM32LIB::reg::NVIC::IPR1</a>
</li>
<li>PRI_42
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r1.html#a6e10860cabba1c566c4e58ddda1e7c67">STM32LIB::reg::NVIC::IPR1</a>
</li>
<li>PRI_43
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r1.html#ae6799b2eed9b98e20401b073b7f9ead3">STM32LIB::reg::NVIC::IPR1</a>
</li>
<li>PRI_80
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r2.html#a8aa2d9bc53e3ca173caed5b162ef4d43">STM32LIB::reg::NVIC::IPR2</a>
</li>
<li>PRI_81
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r2.html#add539af42ad951a9c06afc184c8f4935">STM32LIB::reg::NVIC::IPR2</a>
</li>
<li>PRI_82
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r2.html#a90d776500168b9fe6d3f00b008197cf6">STM32LIB::reg::NVIC::IPR2</a>
</li>
<li>PRI_83
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r2.html#a149456b5a345469d84daaa705dac109d">STM32LIB::reg::NVIC::IPR2</a>
</li>
<li>PS
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a9620eddb4c57aae9aaa6d6f206993c87">STM32LIB::reg::USART1::CR1</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#add52ec0d5a22708d3db712e4d46fd6f0">STM32LIB::reg::USART2::CR1</a>
</li>
<li>PSC
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m14.html#ad2d554672d583ac98fb00dec3d0dfccd">STM32LIB::reg::TIM14</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15.html#a9e2dcfc74bd20bf95cb7396e95f60281">STM32LIB::reg::TIM15</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16.html#adf95598666d7ae61dcb3b4f5263537ba">STM32LIB::reg::TIM16</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17.html#affe44a0658272344dd8d0d93d02be6fc">STM32LIB::reg::TIM17</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1.html#a4c2ba03df01a230c9bc66794566a5c4e">STM32LIB::reg::TIM1</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3.html#a8b3f98c4af0c65b9a820fe72791eafa2">STM32LIB::reg::TIM3</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m6.html#a5804fc23dc062541d42638318e158a00">STM32LIB::reg::TIM6</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_g_t_p_r.html#ac09c67ab6c10c9e9e0b16fdcd761e172">STM32LIB::reg::USART1::GTPR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_g_t_p_r.html#a0144825a987fdd1b6ff3a8ed747d3fa5">STM32LIB::reg::USART2::GTPR</a>
</li>
<li>PSIZE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html#a4f4805def367c640090c386ee9d38b2a">STM32LIB::reg::DMA::CCR1</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html#a80a89e345352d1c89f3f4b9be7352189">STM32LIB::reg::DMA::CCR2</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r3.html#a3daba0799b882d66ee830647a634c93a">STM32LIB::reg::DMA::CCR3</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html#a218508edb5b4d3e41bc4806df0c505c8">STM32LIB::reg::DMA::CCR4</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html#a2c20c014025a24000d5d28ca93560887">STM32LIB::reg::DMA::CCR5</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r6.html#a5e5897d9bddac738ee764c6f3785cb31">STM32LIB::reg::DMA::CCR6</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r7.html#a613370761ac0e86caa9304bb7eac9bd7">STM32LIB::reg::DMA::CCR7</a>
</li>
<li>PUPDR0
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_p_u_p_d_r.html#a4a67192b1945579793075c7955901f68">STM32LIB::reg::GPIOA::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_p_u_p_d_r.html#afe2b9332b63d1651afd89f5e69a2621a">STM32LIB::reg::GPIOB::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_p_u_p_d_r.html#a7029fa0694b701e8f85b3cdf20cd0275">STM32LIB::reg::GPIOC::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_p_u_p_d_r.html#aed05a3c34d5b20d1b9f1236a0fa7c476">STM32LIB::reg::GPIOD::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_p_u_p_d_r.html#ab689ca5f2f21d4eb1d3d639db0867e6a">STM32LIB::reg::GPIOF::PUPDR</a>
</li>
<li>PUPDR1
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_p_u_p_d_r.html#acf91bd2bcf5af4a45ea851c42c419700">STM32LIB::reg::GPIOA::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_p_u_p_d_r.html#a4e68de835ecf7eb671e4da469aaaad7f">STM32LIB::reg::GPIOB::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_p_u_p_d_r.html#aabd280f1d57a50b9e368eeb73c077011">STM32LIB::reg::GPIOC::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_p_u_p_d_r.html#a342b6df7447aea82f54192e94cdceacd">STM32LIB::reg::GPIOD::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_p_u_p_d_r.html#a815da4ed1aea0eaadb28523f4f5a6177">STM32LIB::reg::GPIOF::PUPDR</a>
</li>
<li>PUPDR10
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_p_u_p_d_r.html#a664795f1e731a11c7a69ae1f75f72516">STM32LIB::reg::GPIOA::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_p_u_p_d_r.html#afa8497151ae71744b991559698cb41e5">STM32LIB::reg::GPIOB::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_p_u_p_d_r.html#aac53998e55e0edf076412657f32839eb">STM32LIB::reg::GPIOC::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_p_u_p_d_r.html#a7c2eee0c03bebeef10f2e6e9ba08674f">STM32LIB::reg::GPIOD::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_p_u_p_d_r.html#ac921ceae7c3e06d594175d4aa06be89a">STM32LIB::reg::GPIOF::PUPDR</a>
</li>
<li>PUPDR11
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_p_u_p_d_r.html#a27181b64f8c6018135ce4a517d4ff90d">STM32LIB::reg::GPIOA::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_p_u_p_d_r.html#a75f61343b0d1d4e06b6fcb49eb3f7880">STM32LIB::reg::GPIOB::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_p_u_p_d_r.html#a5d00764a42ac46466560bcc8e63cf59a">STM32LIB::reg::GPIOC::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_p_u_p_d_r.html#a044d8ab425c009e7a9ddc6f4000b1150">STM32LIB::reg::GPIOD::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_p_u_p_d_r.html#a5c1e113dcfa46c125c8e3decc4464d53">STM32LIB::reg::GPIOF::PUPDR</a>
</li>
<li>PUPDR12
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_p_u_p_d_r.html#aa53cc2acb6ee91d77183f447a2c516b3">STM32LIB::reg::GPIOA::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_p_u_p_d_r.html#a75add6e6f42a4d5e5797877f6eedeb2c">STM32LIB::reg::GPIOB::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_p_u_p_d_r.html#a5da984f863c62275c884abc198689ea8">STM32LIB::reg::GPIOC::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_p_u_p_d_r.html#ab833474b2bf593fd3cea8861e95ab9db">STM32LIB::reg::GPIOD::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_p_u_p_d_r.html#af410237d808cac70e90abdbd63280ff3">STM32LIB::reg::GPIOF::PUPDR</a>
</li>
<li>PUPDR13
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_p_u_p_d_r.html#aaba88465cadf74394ada439798c99b48">STM32LIB::reg::GPIOA::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_p_u_p_d_r.html#ace01e01b8d6432ead664a34026b795bc">STM32LIB::reg::GPIOB::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_p_u_p_d_r.html#ab98183efe95e4f07c5c34785f90f45c1">STM32LIB::reg::GPIOC::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_p_u_p_d_r.html#a641f6533f8e91a17a138a657e6778cec">STM32LIB::reg::GPIOD::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_p_u_p_d_r.html#a8f9c0c2fcf1b4ba015c19b9fadeac23f">STM32LIB::reg::GPIOF::PUPDR</a>
</li>
<li>PUPDR14
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_p_u_p_d_r.html#a50605ef1fa19a0dce154eeca889add53">STM32LIB::reg::GPIOA::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_p_u_p_d_r.html#a13428ed312424e82da6f072210376874">STM32LIB::reg::GPIOB::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_p_u_p_d_r.html#ac1bcd5ef59b3cb14df07ed3001cc2e13">STM32LIB::reg::GPIOC::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_p_u_p_d_r.html#ae1302c808e6f64140d1b151fbf5f0dae">STM32LIB::reg::GPIOD::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_p_u_p_d_r.html#a788afaaaa3069bdbc4e53a76cfb8e334">STM32LIB::reg::GPIOF::PUPDR</a>
</li>
<li>PUPDR15
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_p_u_p_d_r.html#a4e25d1d59cfb9a88d0b5433d00289998">STM32LIB::reg::GPIOA::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_p_u_p_d_r.html#ae70f16d393bf13f06f62d467df5f289e">STM32LIB::reg::GPIOB::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_p_u_p_d_r.html#a31c817a090f9e5b0db14872ffed4cc51">STM32LIB::reg::GPIOC::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_p_u_p_d_r.html#a1d8af16f1c929e8d6c47ad6a9dddb2f6">STM32LIB::reg::GPIOD::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_p_u_p_d_r.html#a489056b0bd16c1307c8dc2a2be1cab48">STM32LIB::reg::GPIOF::PUPDR</a>
</li>
<li>PUPDR2
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_p_u_p_d_r.html#a75fe55f918d5062a0827c721b71a25a4">STM32LIB::reg::GPIOA::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_p_u_p_d_r.html#a7b223044ef7ee8322fd66453940f54ba">STM32LIB::reg::GPIOB::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_p_u_p_d_r.html#ab77a3db5429e20c05da15f3003ea2cdb">STM32LIB::reg::GPIOC::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_p_u_p_d_r.html#a2794524725ebd831bca6460090511886">STM32LIB::reg::GPIOD::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_p_u_p_d_r.html#afbaa783a5681dacdfd413c046e052a66">STM32LIB::reg::GPIOF::PUPDR</a>
</li>
<li>PUPDR3
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_p_u_p_d_r.html#affff786e8fbddfb5420d6701d5086ee2">STM32LIB::reg::GPIOA::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_p_u_p_d_r.html#aea0ce4f76004f1f2abf674a281af71f0">STM32LIB::reg::GPIOB::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_p_u_p_d_r.html#af7b528fceddd9294dd9fa7ae962e32d0">STM32LIB::reg::GPIOC::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_p_u_p_d_r.html#afbb92dc9af584434dc917457e7ac0ab4">STM32LIB::reg::GPIOD::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_p_u_p_d_r.html#a17f488406441b42e57f1ae1f1a17589e">STM32LIB::reg::GPIOF::PUPDR</a>
</li>
<li>PUPDR4
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_p_u_p_d_r.html#acc2acabfea7c35afd5dad3dc63472cac">STM32LIB::reg::GPIOA::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_p_u_p_d_r.html#ae773abb1ed5b6aa6e196c5ace53ee1bd">STM32LIB::reg::GPIOB::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_p_u_p_d_r.html#ab7be268631da938c410d2ac47dab71c2">STM32LIB::reg::GPIOC::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_p_u_p_d_r.html#a1367997841c224cbd59cdcccf1d58905">STM32LIB::reg::GPIOD::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_p_u_p_d_r.html#abfe6e84648d8642c594f68810590a737">STM32LIB::reg::GPIOF::PUPDR</a>
</li>
<li>PUPDR5
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_p_u_p_d_r.html#a248c78c05e13dc49fdd35beeee34076d">STM32LIB::reg::GPIOA::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_p_u_p_d_r.html#af72d77ab6a5adb49e91e0f1f7388fda5">STM32LIB::reg::GPIOB::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_p_u_p_d_r.html#a119216268f89bc2117f87545581447d3">STM32LIB::reg::GPIOC::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_p_u_p_d_r.html#a79bd60e9a9631435b851ebfc73f611e8">STM32LIB::reg::GPIOD::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_p_u_p_d_r.html#aa7ac2a492fe12dabf8ac8288902062d2">STM32LIB::reg::GPIOF::PUPDR</a>
</li>
<li>PUPDR6
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_p_u_p_d_r.html#a8fb312248df6652999454aec00f936c3">STM32LIB::reg::GPIOA::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_p_u_p_d_r.html#abcc582a73aa2703b07047d9d1af9ca23">STM32LIB::reg::GPIOB::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_p_u_p_d_r.html#afc316219e5de367a773c6968a6078135">STM32LIB::reg::GPIOC::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_p_u_p_d_r.html#abf097d8c70a0d170438b09b001812fad">STM32LIB::reg::GPIOD::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_p_u_p_d_r.html#a257857e0fb27d51b98c0c4c7df421c28">STM32LIB::reg::GPIOF::PUPDR</a>
</li>
<li>PUPDR7
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_p_u_p_d_r.html#a5885f0d10569f87630050ac3e81c95ed">STM32LIB::reg::GPIOA::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_p_u_p_d_r.html#a439dad1107db539619d5ab33582505d6">STM32LIB::reg::GPIOB::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_p_u_p_d_r.html#a8e789f4f81813fc1ef7f0c769a850fc2">STM32LIB::reg::GPIOC::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_p_u_p_d_r.html#aef437de99f7453e7ba2edf2bdcfb3b20">STM32LIB::reg::GPIOD::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_p_u_p_d_r.html#a3265b30647fad1ab6f3f1942546a90e5">STM32LIB::reg::GPIOF::PUPDR</a>
</li>
<li>PUPDR8
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_p_u_p_d_r.html#a2c246c68b77dd0f346740dc2d3e9e944">STM32LIB::reg::GPIOA::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_p_u_p_d_r.html#a60d8fbc1d719be177f557b4f7ed52035">STM32LIB::reg::GPIOB::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_p_u_p_d_r.html#a41fc5dcef063255b91b53ea3aeae4581">STM32LIB::reg::GPIOC::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_p_u_p_d_r.html#abe4e24958c7a0fbc111807487b520d85">STM32LIB::reg::GPIOD::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_p_u_p_d_r.html#aab7eaf7f59fa0660dcf276109ed16679">STM32LIB::reg::GPIOF::PUPDR</a>
</li>
<li>PUPDR9
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_p_u_p_d_r.html#a7dfafd3628fcab57739a5933ec50cae8">STM32LIB::reg::GPIOA::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_p_u_p_d_r.html#ae615d9f1357c63b82f930c80a2ba82fb">STM32LIB::reg::GPIOB::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_p_u_p_d_r.html#a1ba52c4746f378324541705308787d48">STM32LIB::reg::GPIOC::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_p_u_p_d_r.html#aeda290f56223f7eebac37543a8cb5114">STM32LIB::reg::GPIOD::PUPDR</a>
, <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_p_u_p_d_r.html#a5e2a7e41d2792776289a31cd68108668">STM32LIB::reg::GPIOF::PUPDR</a>
</li>
<li>PVD_LOCK
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r2.html#a9b3d1256247c5e527c31b2a729f7cb35">STM32LIB::reg::SYSCFG::CFGR2</a>
</li>
<li>PVDE
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_p_w_r_1_1_c_r.html#ad19457c69ebaf54e0bc238180acc7346">STM32LIB::reg::PWR::CR</a>
</li>
<li>PVDO
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_p_w_r_1_1_c_s_r.html#a0ee25c467b1ffe95b04326ef18d3fa4b">STM32LIB::reg::PWR::CSR</a>
</li>
<li>PVU
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i_w_d_g_1_1_s_r.html#a63c29c987300e927acaa1ae2f35b00f1">STM32LIB::reg::IWDG::SR</a>
</li>
<li>PWREN
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_p_b1_e_n_r.html#a61d9ccec08a8c0c81da5cbb8ca3aca9c">STM32LIB::reg::RCC::APB1ENR</a>
</li>
<li>PWRRST
: <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_p_b1_r_s_t_r.html#adec1b7184749d945576c607b507b9422">STM32LIB::reg::RCC::APB1RSTR</a>
</li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:17 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
