[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TypespecBits/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 153
LIB: work
FILE: ${SURELOG_DIR}/tests/TypespecBits/dut.sv
n<> u<152> t<Top_level_rule> c<1> l<2:1> el<11:1>
  n<> u<1> t<Null_rule> p<152> s<151> l<2:1> el<2:1>
  n<> u<151> t<Source_text> p<152> c<150> l<2:1> el<9:10>
    n<> u<150> t<Description> p<151> c<149> l<2:1> el<9:10>
      n<> u<149> t<Module_declaration> p<150> c<37> l<2:1> el<9:10>
        n<> u<37> t<Module_ansi_header> p<149> c<2> s<67> l<2:1> el<2:57>
          n<module> u<2> t<Module_keyword> p<37> s<3> l<2:1> el<2:7>
          n<top> u<3> t<STRING_CONST> p<37> s<4> l<2:8> el<2:11>
          n<> u<4> t<Package_import_declaration_list> p<37> s<19> l<2:12> el<2:12>
          n<> u<19> t<Parameter_port_list> p<37> c<18> s<36> l<2:12> el<2:34>
            n<> u<18> t<Parameter_port_declaration> p<19> c<17> l<2:14> el<2:33>
              n<> u<17> t<Parameter_declaration> p<18> c<7> l<2:14> el<2:33>
                n<> u<7> t<Data_type_or_implicit> p<17> c<6> s<16> l<2:24> el<2:27>
                  n<> u<6> t<Data_type> p<7> c<5> l<2:24> el<2:27>
                    n<> u<5> t<IntegerAtomType_Int> p<6> l<2:24> el<2:27>
                n<> u<16> t<Param_assignment_list> p<17> c<15> l<2:28> el<2:33>
                  n<> u<15> t<Param_assignment> p<16> c<8> l<2:28> el<2:33>
                    n<W> u<8> t<STRING_CONST> p<15> s<14> l<2:28> el<2:29>
                    n<> u<14> t<Constant_param_expression> p<15> c<13> l<2:32> el<2:33>
                      n<> u<13> t<Constant_mintypmax_expression> p<14> c<12> l<2:32> el<2:33>
                        n<> u<12> t<Constant_expression> p<13> c<11> l<2:32> el<2:33>
                          n<> u<11> t<Constant_primary> p<12> c<10> l<2:32> el<2:33>
                            n<> u<10> t<Primary_literal> p<11> c<9> l<2:32> el<2:33>
                              n<4> u<9> t<INT_CONST> p<10> l<2:32> el<2:33>
          n<> u<36> t<Port_declaration_list> p<37> c<35> l<2:35> el<2:56>
            n<> u<35> t<Ansi_port_declaration> p<36> c<33> l<2:36> el<2:55>
              n<> u<33> t<Net_port_header> p<35> c<20> s<34> l<2:36> el<2:48>
                n<> u<20> t<PortDir_Inp> p<33> s<32> l<2:36> el<2:41>
                n<> u<32> t<Net_port_type> p<33> c<31> l<2:42> el<2:48>
                  n<> u<31> t<Data_type_or_implicit> p<32> c<30> l<2:42> el<2:48>
                    n<> u<30> t<Packed_dimension> p<31> c<29> l<2:42> el<2:48>
                      n<> u<29> t<Constant_range> p<30> c<24> l<2:43> el<2:47>
                        n<> u<24> t<Constant_expression> p<29> c<23> s<28> l<2:43> el<2:45>
                          n<> u<23> t<Constant_primary> p<24> c<22> l<2:43> el<2:45>
                            n<> u<22> t<Primary_literal> p<23> c<21> l<2:43> el<2:45>
                              n<31> u<21> t<INT_CONST> p<22> l<2:43> el<2:45>
                        n<> u<28> t<Constant_expression> p<29> c<27> l<2:46> el<2:47>
                          n<> u<27> t<Constant_primary> p<28> c<26> l<2:46> el<2:47>
                            n<> u<26> t<Primary_literal> p<27> c<25> l<2:46> el<2:47>
                              n<0> u<25> t<INT_CONST> p<26> l<2:46> el<2:47>
              n<rand_i> u<34> t<STRING_CONST> p<35> l<2:49> el<2:55>
        n<> u<67> t<Non_port_module_item> p<149> c<66> s<101> l<4:1> el<4:39>
          n<> u<66> t<Module_or_generate_item> p<67> c<65> l<4:1> el<4:39>
            n<> u<65> t<Module_common_item> p<66> c<64> l<4:1> el<4:39>
              n<> u<64> t<Module_or_generate_item_declaration> p<65> c<63> l<4:1> el<4:39>
                n<> u<63> t<Package_or_generate_item_declaration> p<64> c<62> l<4:1> el<4:39>
                  n<> u<62> t<Data_declaration> p<63> c<61> l<4:1> el<4:39>
                    n<> u<61> t<Type_declaration> p<62> c<59> l<4:1> el<4:39>
                      n<> u<59> t<Data_type> p<61> c<38> s<60> l<4:9> el<4:30>
                        n<> u<38> t<IntVec_TypeLogic> p<59> s<48> l<4:9> el<4:14>
                        n<> u<48> t<Packed_dimension> p<59> c<47> s<58> l<4:20> el<4:25>
                          n<> u<47> t<Constant_range> p<48> c<42> l<4:21> el<4:24>
                            n<> u<42> t<Constant_expression> p<47> c<41> s<46> l<4:21> el<4:22>
                              n<> u<41> t<Constant_primary> p<42> c<40> l<4:21> el<4:22>
                                n<> u<40> t<Primary_literal> p<41> c<39> l<4:21> el<4:22>
                                  n<4> u<39> t<INT_CONST> p<40> l<4:21> el<4:22>
                            n<> u<46> t<Constant_expression> p<47> c<45> l<4:23> el<4:24>
                              n<> u<45> t<Constant_primary> p<46> c<44> l<4:23> el<4:24>
                                n<> u<44> t<Primary_literal> p<45> c<43> l<4:23> el<4:24>
                                  n<0> u<43> t<INT_CONST> p<44> l<4:23> el<4:24>
                        n<> u<58> t<Packed_dimension> p<59> c<57> l<4:25> el<4:30>
                          n<> u<57> t<Constant_range> p<58> c<52> l<4:26> el<4:29>
                            n<> u<52> t<Constant_expression> p<57> c<51> s<56> l<4:26> el<4:27>
                              n<> u<51> t<Constant_primary> p<52> c<50> l<4:26> el<4:27>
                                n<> u<50> t<Primary_literal> p<51> c<49> l<4:26> el<4:27>
                                  n<W> u<49> t<STRING_CONST> p<50> l<4:26> el<4:27>
                            n<> u<56> t<Constant_expression> p<57> c<55> l<4:28> el<4:29>
                              n<> u<55> t<Constant_primary> p<56> c<54> l<4:28> el<4:29>
                                n<> u<54> t<Primary_literal> p<55> c<53> l<4:28> el<4:29>
                                  n<0> u<53> t<INT_CONST> p<54> l<4:28> el<4:29>
                      n<sheet_t> u<60> t<STRING_CONST> p<61> l<4:31> el<4:38>
        n<> u<101> t<Non_port_module_item> p<149> c<100> s<147> l<6:1> el<6:31>
          n<> u<100> t<Module_or_generate_item> p<101> c<99> l<6:1> el<6:31>
            n<> u<99> t<Module_common_item> p<100> c<98> l<6:1> el<6:31>
              n<> u<98> t<Module_or_generate_item_declaration> p<99> c<97> l<6:1> el<6:31>
                n<> u<97> t<Package_or_generate_item_declaration> p<98> c<96> l<6:1> el<6:31>
                  n<> u<96> t<Data_declaration> p<97> c<95> l<6:1> el<6:31>
                    n<> u<95> t<Variable_declaration> p<96> c<91> l<6:1> el<6:31>
                      n<> u<91> t<Data_type> p<95> c<68> s<94> l<6:1> el<6:27>
                        n<> u<68> t<IntVec_TypeLogic> p<91> s<90> l<6:1> el<6:6>
                        n<> u<90> t<Packed_dimension> p<91> c<89> l<6:7> el<6:27>
                          n<> u<89> t<Constant_range> p<90> c<84> l<6:8> el<6:26>
                            n<> u<84> t<Constant_expression> p<89> c<78> s<88> l<6:8> el<6:24>
                              n<> u<78> t<Constant_expression> p<84> c<77> s<83> l<6:8> el<6:22>
                                n<> u<77> t<Constant_primary> p<78> c<76> l<6:8> el<6:22>
                                  n<> u<76> t<Subroutine_call> p<77> c<69> l<6:8> el<6:22>
                                    n<> u<69> t<Dollar_keyword> p<76> s<70> l<6:8> el<6:9>
                                    n<bits> u<70> t<STRING_CONST> p<76> s<75> l<6:9> el<6:13>
                                    n<> u<75> t<Argument_list> p<76> c<74> l<6:14> el<6:21>
                                      n<> u<74> t<Expression> p<75> c<73> l<6:14> el<6:21>
                                        n<> u<73> t<Primary> p<74> c<72> l<6:14> el<6:21>
                                          n<> u<72> t<Primary_literal> p<73> c<71> l<6:14> el<6:21>
                                            n<sheet_t> u<71> t<STRING_CONST> p<72> l<6:14> el<6:21>
                              n<> u<83> t<BinOp_Minus> p<84> s<82> l<6:22> el<6:23>
                              n<> u<82> t<Constant_expression> p<84> c<81> l<6:23> el<6:24>
                                n<> u<81> t<Constant_primary> p<82> c<80> l<6:23> el<6:24>
                                  n<> u<80> t<Primary_literal> p<81> c<79> l<6:23> el<6:24>
                                    n<1> u<79> t<INT_CONST> p<80> l<6:23> el<6:24>
                            n<> u<88> t<Constant_expression> p<89> c<87> l<6:25> el<6:26>
                              n<> u<87> t<Constant_primary> p<88> c<86> l<6:25> el<6:26>
                                n<> u<86> t<Primary_literal> p<87> c<85> l<6:25> el<6:26>
                                  n<0> u<85> t<INT_CONST> p<86> l<6:25> el<6:26>
                      n<> u<94> t<Variable_decl_assignment_list> p<95> c<93> l<6:28> el<6:30>
                        n<> u<93> t<Variable_decl_assignment> p<94> c<92> l<6:28> el<6:30>
                          n<c0> u<92> t<STRING_CONST> p<93> l<6:28> el<6:30>
        n<> u<147> t<Non_port_module_item> p<149> c<146> s<148> l<7:1> el<7:54>
          n<> u<146> t<Module_or_generate_item> p<147> c<145> l<7:1> el<7:54>
            n<> u<145> t<Module_common_item> p<146> c<144> l<7:1> el<7:54>
              n<> u<144> t<Continuous_assign> p<145> c<143> l<7:1> el<7:54>
                n<> u<143> t<Net_assignment_list> p<144> c<142> l<7:8> el<7:53>
                  n<> u<142> t<Net_assignment> p<143> c<106> l<7:8> el<7:53>
                    n<> u<106> t<Net_lvalue> p<142> c<103> s<141> l<7:8> el<7:10>
                      n<> u<103> t<Ps_or_hierarchical_identifier> p<106> c<102> s<105> l<7:8> el<7:10>
                        n<c0> u<102> t<STRING_CONST> p<103> l<7:8> el<7:10>
                      n<> u<105> t<Constant_select> p<106> c<104> l<7:11> el<7:11>
                        n<> u<104> t<Constant_bit_select> p<105> l<7:11> el<7:11>
                    n<> u<141> t<Expression> p<142> c<140> l<7:13> el<7:53>
                      n<> u<140> t<Primary> p<141> c<139> l<7:13> el<7:53>
                        n<> u<139> t<Complex_func_call> p<140> c<107> l<7:13> el<7:53>
                          n<rand_i> u<107> t<STRING_CONST> p<139> s<138> l<7:13> el<7:19>
                          n<> u<138> t<Select> p<139> c<108> l<7:19> el<7:53>
                            n<> u<108> t<Bit_select> p<138> s<137> l<7:19> el<7:19>
                            n<> u<137> t<Part_select_range> p<138> c<136> l<7:20> el<7:52>
                              n<> u<136> t<Indexed_range> p<137> c<124> l<7:20> el<7:52>
                                n<> u<124> t<Expression> p<136> c<112> s<125> l<7:20> el<7:36>
                                  n<> u<112> t<Expression> p<124> c<111> s<123> l<7:20> el<7:21>
                                    n<> u<111> t<Primary> p<112> c<110> l<7:20> el<7:21>
                                      n<> u<110> t<Primary_literal> p<111> c<109> l<7:20> el<7:21>
                                        n<1> u<109> t<INT_CONST> p<110> l<7:20> el<7:21>
                                  n<> u<123> t<BinOp_Mult> p<124> s<122> l<7:21> el<7:22>
                                  n<> u<122> t<Expression> p<124> c<121> l<7:22> el<7:36>
                                    n<> u<121> t<Primary> p<122> c<120> l<7:22> el<7:36>
                                      n<> u<120> t<Complex_func_call> p<121> c<113> l<7:22> el<7:36>
                                        n<> u<113> t<Dollar_keyword> p<120> s<114> l<7:22> el<7:23>
                                        n<bits> u<114> t<STRING_CONST> p<120> s<119> l<7:23> el<7:27>
                                        n<> u<119> t<Argument_list> p<120> c<118> l<7:28> el<7:35>
                                          n<> u<118> t<Expression> p<119> c<117> l<7:28> el<7:35>
                                            n<> u<117> t<Primary> p<118> c<116> l<7:28> el<7:35>
                                              n<> u<116> t<Primary_literal> p<117> c<115> l<7:28> el<7:35>
                                                n<sheet_t> u<115> t<STRING_CONST> p<116> l<7:28> el<7:35>
                                n<> u<125> t<IncPartSelectOp> p<136> s<135> l<7:36> el<7:38>
                                n<> u<135> t<Constant_expression> p<136> c<134> l<7:38> el<7:52>
                                  n<> u<134> t<Constant_primary> p<135> c<133> l<7:38> el<7:52>
                                    n<> u<133> t<Subroutine_call> p<134> c<126> l<7:38> el<7:52>
                                      n<> u<126> t<Dollar_keyword> p<133> s<127> l<7:38> el<7:39>
                                      n<bits> u<127> t<STRING_CONST> p<133> s<132> l<7:39> el<7:43>
                                      n<> u<132> t<Argument_list> p<133> c<131> l<7:44> el<7:51>
                                        n<> u<131> t<Expression> p<132> c<130> l<7:44> el<7:51>
                                          n<> u<130> t<Primary> p<131> c<129> l<7:44> el<7:51>
                                            n<> u<129> t<Primary_literal> p<130> c<128> l<7:44> el<7:51>
                                              n<sheet_t> u<128> t<STRING_CONST> p<129> l<7:44> el<7:51>
        n<> u<148> t<ENDMODULE> p<149> l<9:1> el<9:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TypespecBits/dut.sv:2:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TypespecBits/dut.sv:2:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              11
ContAssign                                             1
Design                                                 1
Identifier                                             5
IndexedPartSelect                                      1
IntTypespec                                            1
LogicNet                                               2
LogicTypespec                                          4
Module                                                 1
ModuleTypespec                                         1
Operation                                              2
ParamAssign                                            1
Parameter                                              1
Port                                                   1
Range                                                  5
RefObj                                                 5
RefTypespec                                            5
SourceFile                                             1
SysFuncCall                                            3
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TypespecBits/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/TypespecBits/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
    |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.W), line:2:28, endln:2:33
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
    |UINT:4
    |vpiTypespec:
    \_RefTypespec: (work@top.W), line:2:24, endln:2:27
      |vpiParent:
      \_Parameter: (work@top.W), line:2:28, endln:2:33
      |vpiFullName:work@top.W
      |vpiActual:
      \_IntTypespec: 
    |vpiSigned:1
    |vpiName:W
    |vpiFullName:work@top.W
  |vpiParamAssign:
  \_ParamAssign: , line:2:28, endln:2:33
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
    |vpiRhs:
    \_Constant: , line:2:32, endln:2:33
      |vpiParent:
      \_ParamAssign: , line:2:28, endln:2:33
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@top.W), line:2:28, endln:2:33
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
    |vpiRange:
    \_Range: , line:4:20, endln:4:25
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:4:21, endln:4:22
        |vpiParent:
        \_Range: , line:4:20, endln:4:25
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:23, endln:4:24
        |vpiParent:
        \_Range: , line:4:20, endln:4:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_Range: , line:4:25, endln:4:30
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_RefObj: (work@top.W), line:4:26, endln:4:27
        |vpiParent:
        \_Range: , line:4:25, endln:4:30
        |vpiName:W
        |vpiFullName:work@top.W
        |vpiActual:
        \_Parameter: (work@top.W), line:2:28, endln:2:33
      |vpiRightRange:
      \_Constant: , line:4:28, endln:4:29
        |vpiParent:
        \_Range: , line:4:25, endln:4:30
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_TypedefTypespec: (sheet_t), line:4:31, endln:4:38
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
    |vpiName:
    \_Identifier: (sheet_t)
      |vpiParent:
      \_TypedefTypespec: (sheet_t), line:4:31, endln:4:38
      |vpiName:sheet_t
    |vpiTypedefAlias:
    \_RefTypespec: (work@top.sheet_t), line:4:9, endln:4:14
      |vpiParent:
      \_TypedefTypespec: (sheet_t), line:4:31, endln:4:38
      |vpiFullName:work@top.sheet_t
      |vpiActual:
      \_LogicTypespec: 
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
    |vpiRange:
    \_Range: , line:2:42, endln:2:48
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:2:43, endln:2:45
        |vpiParent:
        \_Range: , line:2:42, endln:2:48
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:46, endln:2:47
        |vpiParent:
        \_Range: , line:2:42, endln:2:48
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
    |vpiRange:
    \_Range: , line:6:7, endln:6:27
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:6:8, endln:6:24
        |vpiParent:
        \_Range: , line:6:7, endln:6:27
        |vpiOpType:11
        |vpiOperand:
        \_SysFuncCall: ($bits), line:6:8, endln:6:22
          |vpiParent:
          \_Operation: , line:6:8, endln:6:24
          |vpiArgument:
          \_RefTypespec: (work@top.sheet_t), line:6:14, endln:6:21
            |vpiParent:
            \_SysFuncCall: ($bits), line:6:8, endln:6:22
            |vpiName:sheet_t
            |vpiFullName:work@top.sheet_t
            |vpiActual:
            \_TypedefTypespec: (sheet_t), line:4:31, endln:4:38
          |vpiName:
          \_Identifier: ($bits)
            |vpiParent:
            \_SysFuncCall: ($bits), line:6:8, endln:6:22
            |vpiName:$bits
        |vpiOperand:
        \_Constant: , line:6:23, endln:6:24
          |vpiParent:
          \_Operation: , line:6:8, endln:6:24
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:25, endln:6:26
        |vpiParent:
        \_Range: , line:6:7, endln:6:27
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_TypedefTypespec: (sheet_t), line:4:31, endln:4:38
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@top.rand_i), line:2:49, endln:2:55
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
    |vpiTypespec:
    \_RefTypespec: (work@top.rand_i), line:2:42, endln:2:48
      |vpiParent:
      \_LogicNet: (work@top.rand_i), line:2:49, endln:2:55
      |vpiFullName:work@top.rand_i
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:rand_i
    |vpiFullName:work@top.rand_i
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@top.c0), line:6:28, endln:6:30
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
    |vpiTypespec:
    \_RefTypespec: (work@top.c0), line:6:1, endln:6:27
      |vpiParent:
      \_LogicNet: (work@top.c0), line:6:28, endln:6:30
      |vpiFullName:work@top.c0
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:c0
    |vpiFullName:work@top.c0
    |vpiNetType:36
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.rand_i), line:2:49, endln:2:55
  |vpiNet:
  \_LogicNet: (work@top.c0), line:6:28, endln:6:30
  |vpiPort:
  \_Port: (rand_i), line:2:49, endln:2:55
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
    |vpiName:rand_i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@top.rand_i), line:2:42, endln:2:48
      |vpiParent:
      \_Port: (rand_i), line:2:49, endln:2:55
      |vpiFullName:work@top.rand_i
      |vpiActual:
      \_LogicTypespec: 
  |vpiContAssign:
  \_ContAssign: , line:7:8, endln:7:53
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
    |vpiRhs:
    \_IndexedPartSelect: rand_i (work@top.rand_i), line:7:20, endln:7:52
      |vpiParent:
      \_ContAssign: , line:7:8, endln:7:53
      |vpiName:rand_i
      |vpiFullName:work@top.rand_i
      |vpiDefName:rand_i
      |vpiActual:
      \_LogicNet: (work@top.rand_i), line:2:49, endln:2:55
      |vpiConstantSelect:1
      |vpiIndexedPartSelectType:1
      |vpiBaseExpr:
      \_Operation: , line:7:20, endln:7:36
        |vpiParent:
        \_IndexedPartSelect: rand_i (work@top.rand_i), line:7:20, endln:7:52
        |vpiOpType:25
        |vpiOperand:
        \_Constant: , line:7:20, endln:7:21
          |vpiParent:
          \_Operation: , line:7:20, endln:7:36
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_SysFuncCall: ($bits), line:7:28, endln:7:35
          |vpiParent:
          \_Operation: , line:7:20, endln:7:36
          |vpiArgument:
          \_RefTypespec: (work@top.rand_i.sheet_t), line:7:28, endln:7:35
            |vpiParent:
            \_SysFuncCall: ($bits), line:7:28, endln:7:35
            |vpiName:sheet_t
            |vpiFullName:work@top.rand_i.sheet_t
            |vpiActual:
            \_TypedefTypespec: (sheet_t), line:4:31, endln:4:38
          |vpiName:
          \_Identifier: ($bits)
            |vpiParent:
            \_SysFuncCall: ($bits), line:7:28, endln:7:35
            |vpiName:$bits
      |vpiWidthExpr:
      \_SysFuncCall: ($bits), line:7:38, endln:7:52
        |vpiParent:
        \_IndexedPartSelect: rand_i (work@top.rand_i), line:7:20, endln:7:52
        |vpiArgument:
        \_RefTypespec: (work@top.rand_i.sheet_t), line:7:44, endln:7:51
          |vpiParent:
          \_SysFuncCall: ($bits), line:7:38, endln:7:52
          |vpiName:sheet_t
          |vpiFullName:work@top.rand_i.sheet_t
          |vpiActual:
          \_TypedefTypespec: (sheet_t), line:4:31, endln:4:38
        |vpiName:
        \_Identifier: ($bits)
          |vpiParent:
          \_SysFuncCall: ($bits), line:7:38, endln:7:52
          |vpiName:$bits
    |vpiLhs:
    \_RefObj: (work@top.c0), line:7:8, endln:7:10
      |vpiParent:
      \_ContAssign: , line:7:8, endln:7:53
      |vpiName:c0
      |vpiFullName:work@top.c0
      |vpiActual:
      \_LogicNet: (work@top.c0), line:6:28, endln:6:30
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypespecBits/dut.sv, line:2:1, endln:9:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
