{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569263784760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569263784765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 23 13:36:24 2019 " "Processing started: Mon Sep 23 13:36:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569263784765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569263784765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE385_LAB_5 -c ECE385_LAB_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE385_LAB_5 -c ECE385_LAB_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569263784765 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1569263785286 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569263785286 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction Multiplier_toplevel.sv(20) " "Verilog HDL syntax error at Multiplier_toplevel.sv(20) near text: \")\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Multiplier_toplevel.sv" "" { Text "C:/Apps/Github/ECE385/Lab5/Multiplier_toplevel.sv" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1569263792935 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "multiplier_toplevel Multiplier_toplevel.sv(4) " "Ignored design unit \"multiplier_toplevel\" at Multiplier_toplevel.sv(4) due to previous errors" {  } { { "Multiplier_toplevel.sv" "" { Text "C:/Apps/Github/ECE385/Lab5/Multiplier_toplevel.sv" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1569263792937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_toplevel.sv 0 0 " "Found 0 design units, including 0 entities, in source file multiplier_toplevel.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569263792939 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "B control.sv(6) " "Verilog HDL Declaration error at control.sv(6): identifier \"B\" is already declared in the present scope" {  } { { "control.sv" "" { Text "C:/Apps/Github/ECE385/Lab5/control.sv" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1569263792941 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control control.sv(1) " "Ignored design unit \"control\" at control.sv(1) due to previous errors" {  } { { "control.sv" "" { Text "C:/Apps/Github/ECE385/Lab5/control.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1569263792942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 0 0 " "Found 0 design units, including 0 entities, in source file control.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569263792942 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \")\" 9_bit_adder.sv(14) " "Verilog HDL syntax error at 9_bit_adder.sv(14) near text: \",\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "9_bit_adder.sv" "" { Text "C:/Apps/Github/ECE385/Lab5/9_bit_adder.sv" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1569263792945 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "nine_bit_adder_subtractor 9_bit_adder.sv(1) " "Ignored design unit \"nine_bit_adder_subtractor\" at 9_bit_adder.sv(1) due to previous errors" {  } { { "9_bit_adder.sv" "" { Text "C:/Apps/Github/ECE385/Lab5/9_bit_adder.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1569263792946 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "four_bit_ra 9_bit_adder.sv(24) " "Ignored design unit \"four_bit_ra\" at 9_bit_adder.sv(24) due to previous errors" {  } { { "9_bit_adder.sv" "" { Text "C:/Apps/Github/ECE385/Lab5/9_bit_adder.sv" 24 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1569263792946 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "full_adder 9_bit_adder.sv(41) " "Ignored design unit \"full_adder\" at 9_bit_adder.sv(41) due to previous errors" {  } { { "9_bit_adder.sv" "" { Text "C:/Apps/Github/ECE385/Lab5/9_bit_adder.sv" 41 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1569263792946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "9_bit_adder.sv 0 0 " "Found 0 design units, including 0 entities, in source file 9_bit_adder.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569263792946 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" shift_reg_8.sv(5) " "Verilog HDL syntax error at shift_reg_8.sv(5) near text: \"@\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "shift_reg_8.sv" "" { Text "C:/Apps/Github/ECE385/Lab5/shift_reg_8.sv" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1569263792950 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" shift_reg_8.sv(13) " "Verilog HDL syntax error at shift_reg_8.sv(13) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "shift_reg_8.sv" "" { Text "C:/Apps/Github/ECE385/Lab5/shift_reg_8.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1569263792950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_Out Data_out shift_reg_8.sv(4) " "Verilog HDL Declaration information at shift_reg_8.sv(4): object \"Data_Out\" differs only in case from object \"Data_out\" in the same scope" {  } { { "shift_reg_8.sv" "" { Text "C:/Apps/Github/ECE385/Lab5/shift_reg_8.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1569263792951 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "shift_reg8 shift_reg_8.sv(1) " "Ignored design unit \"shift_reg8\" at shift_reg_8.sv(1) due to previous errors" {  } { { "shift_reg_8.sv" "" { Text "C:/Apps/Github/ECE385/Lab5/shift_reg_8.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1569263792951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg_8.sv 0 0 " "Found 0 design units, including 0 entities, in source file shift_reg_8.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569263792952 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting \")\" multiplier.sv(4) " "Verilog HDL syntax error at multiplier.sv(4) near text: \"output\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "multiplier.sv" "" { Text "C:/Apps/Github/ECE385/Lab5/multiplier.sv" 4 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1569263792955 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" multiplier.sv(10) " "Verilog HDL syntax error at multiplier.sv(10) near text: \"=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "multiplier.sv" "" { Text "C:/Apps/Github/ECE385/Lab5/multiplier.sv" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1569263792955 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"==\";  expecting \".\", or an identifier multiplier.sv(16) " "Verilog HDL syntax error at multiplier.sv(16) near text: \"==\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "multiplier.sv" "" { Text "C:/Apps/Github/ECE385/Lab5/multiplier.sv" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1569263792955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.sv 0 0 " "Found 0 design units, including 0 entities, in source file multiplier.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569263792956 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "DFF " "Entity \"DFF\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "Dflipflop.sv" "" { Text "C:/Apps/Github/ECE385/Lab5/Dflipflop.sv" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1569263792960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569263792960 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Apps/Github/ECE385/Lab5/output_files/ECE385_LAB_5.map.smsg " "Generated suppressed messages file C:/Apps/Github/ECE385/Lab5/output_files/ECE385_LAB_5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569263792991 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569263793066 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 23 13:36:33 2019 " "Processing ended: Mon Sep 23 13:36:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569263793066 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569263793066 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569263793066 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569263793066 ""}
