{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "e951e845",
   "metadata": {},
   "source": [
    "### Chapter 19: Advanced SystemVerilog Features\n",
    "\n",
    "This chapter covers advanced SystemVerilog features that provide powerful capabilities for complex design and verification scenarios. These features enable efficient data manipulation, interface with external languages, and provide sophisticated control mechanisms."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "99624cc8",
   "metadata": {},
   "source": [
    "#### Packed Unions\n",
    "\n",
    "Packed unions allow multiple data types to share the same memory space, enabling efficient memory usage and type conversion."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "01667b87",
   "metadata": {},
   "source": [
    "##### Basic Packed Union Syntax\n",
    "\n",
    "```systemverilog\n",
    "typedef union packed {\n",
    "    logic [31:0] word;\n",
    "    logic [15:0] half_word[2];\n",
    "    logic [7:0]  byte_data[4];\n",
    "    struct packed {\n",
    "        logic [7:0] a, b, c, d;\n",
    "    } bytes;\n",
    "} data_union_t;\n",
    "\n",
    "module packed_union_example;\n",
    "    data_union_t data;\n",
    "    \n",
    "    initial begin\n",
    "        // Write as word\n",
    "        data.word = 32'h12345678;\n",
    "        $display(\"Word: %h\", data.word);\n",
    "        \n",
    "        // Read as half words\n",
    "        $display(\"Half words: %h %h\", data.half_word[1], data.half_word[0]);\n",
    "        \n",
    "        // Read as bytes\n",
    "        $display(\"Bytes: %h %h %h %h\", \n",
    "                 data.byte_data[3], data.byte_data[2], \n",
    "                 data.byte_data[1], data.byte_data[0]);\n",
    "        \n",
    "        // Access struct members\n",
    "        $display(\"Struct bytes: a=%h, b=%h, c=%h, d=%h\",\n",
    "                 data.bytes.a, data.bytes.b, data.bytes.c, data.bytes.d);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "48dfe7e2",
   "metadata": {},
   "source": [
    "##### Packed Union with Different Data Types\n",
    "\n",
    "```systemverilog\n",
    "typedef union packed {\n",
    "    logic [31:0] instruction;\n",
    "    struct packed {\n",
    "        logic [5:0]  opcode;\n",
    "        logic [4:0]  rs;\n",
    "        logic [4:0]  rt;\n",
    "        logic [4:0]  rd;\n",
    "        logic [4:0]  shamt;\n",
    "        logic [5:0]  funct;\n",
    "    } r_type;\n",
    "    struct packed {\n",
    "        logic [5:0]  opcode;\n",
    "        logic [4:0]  rs;\n",
    "        logic [4:0]  rt;\n",
    "        logic [15:0] immediate;\n",
    "    } i_type;\n",
    "    struct packed {\n",
    "        logic [5:0]  opcode;\n",
    "        logic [25:0] address;\n",
    "    } j_type;\n",
    "} instruction_t;\n",
    "\n",
    "module instruction_decoder;\n",
    "    instruction_t instr;\n",
    "    \n",
    "    task decode_instruction(input logic [31:0] raw_instr);\n",
    "        instr.instruction = raw_instr;\n",
    "        \n",
    "        case (instr.r_type.opcode)\n",
    "            6'b000000: begin // R-type\n",
    "                $display(\"R-type: rs=%d, rt=%d, rd=%d, funct=%b\",\n",
    "                        instr.r_type.rs, instr.r_type.rt, \n",
    "                        instr.r_type.rd, instr.r_type.funct);\n",
    "            end\n",
    "            6'b001000: begin // I-type (ADDI)\n",
    "                $display(\"I-type: rs=%d, rt=%d, imm=%d\",\n",
    "                        instr.i_type.rs, instr.i_type.rt, \n",
    "                        $signed(instr.i_type.immediate));\n",
    "            end\n",
    "            6'b000010: begin // J-type (JUMP)\n",
    "                $display(\"J-type: address=%h\", instr.j_type.address);\n",
    "            end\n",
    "        endcase\n",
    "    endtask\n",
    "    \n",
    "    initial begin\n",
    "        decode_instruction(32'h00851020); // ADD R2, R4, R5\n",
    "        decode_instruction(32'h20420005); // ADDI R2, R2, 5\n",
    "        decode_instruction(32'h08000100); // J 0x400\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "347ff210",
   "metadata": {},
   "source": [
    "#### Tagged Unions\n",
    "\n",
    "Tagged unions provide type safety by maintaining information about which member is currently active.\n",
    "\n",
    "##### Basic Tagged Union\n",
    "\n",
    "```systemverilog\n",
    "typedef union tagged {\n",
    "    void Invalid;\n",
    "    int Integer;\n",
    "    real Real;\n",
    "    string String;\n",
    "} value_t;\n",
    "\n",
    "module tagged_union_example;\n",
    "    value_t values[4];\n",
    "    \n",
    "    initial begin\n",
    "        // Initialize tagged union members\n",
    "        values[0] = tagged Invalid;\n",
    "        values[1] = tagged Integer 42;\n",
    "        values[2] = tagged Real 3.14159;\n",
    "        values[3] = tagged String \"Hello World\";\n",
    "        \n",
    "        // Process each value\n",
    "        foreach (values[i]) begin\n",
    "            $display(\"Value[%0d]: \", i);\n",
    "            case (values[i]) matches\n",
    "                tagged Invalid: \n",
    "                    $display(\"  Invalid value\");\n",
    "                tagged Integer .n: \n",
    "                    $display(\"  Integer: %0d\", n);\n",
    "                tagged Real .r: \n",
    "                    $display(\"  Real: %f\", r);\n",
    "                tagged String .s: \n",
    "                    $display(\"  String: %s\", s);\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ee2917bb",
   "metadata": {},
   "source": [
    "##### Complex Tagged Union Example\n",
    "\n",
    "```systemverilog\n",
    "typedef union tagged {\n",
    "    void Empty;\n",
    "    struct {\n",
    "        int x, y;\n",
    "    } Point;\n",
    "    struct {\n",
    "        int x, y, width, height;\n",
    "    } Rectangle;\n",
    "    struct {\n",
    "        int x, y, radius;\n",
    "    } Circle;\n",
    "} shape_t;\n",
    "\n",
    "module shape_processor;\n",
    "    shape_t shapes[$];\n",
    "    \n",
    "    function real calculate_area(shape_t shape);\n",
    "        case (shape) matches\n",
    "            tagged Empty: return 0.0;\n",
    "            tagged Point: return 0.0;\n",
    "            tagged Rectangle .r: \n",
    "                return real'(r.width * r.height);\n",
    "            tagged Circle .c: \n",
    "                return 3.14159 * real'(c.radius * c.radius);\n",
    "        endcase\n",
    "    endfunction\n",
    "    \n",
    "    initial begin\n",
    "        // Create different shapes\n",
    "        shapes.push_back(tagged Point '{10, 20});\n",
    "        shapes.push_back(tagged Rectangle '{0, 0, 50, 30});\n",
    "        shapes.push_back(tagged Circle '{25, 25, 10});\n",
    "        \n",
    "        foreach (shapes[i]) begin\n",
    "            $display(\"Shape %0d area: %f\", i, calculate_area(shapes[i]));\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5ae9f4ec",
   "metadata": {},
   "source": [
    "#### Streaming Operators\n",
    "\n",
    "Streaming operators provide efficient ways to pack and unpack data structures."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c6ce8e2a",
   "metadata": {},
   "source": [
    "##### Pack and Unpack Operations\n",
    "\n",
    "```systemverilog\n",
    "module streaming_operators_example;\n",
    "    typedef struct packed {\n",
    "        logic [7:0] header;\n",
    "        logic [15:0] data;\n",
    "        logic [7:0] checksum;\n",
    "    } packet_t;\n",
    "    \n",
    "    packet_t packet;\n",
    "    logic [31:0] packed_data;\n",
    "    logic [7:0] byte_array[4];\n",
    "    \n",
    "    initial begin\n",
    "        // Initialize packet\n",
    "        packet.header = 8'hAA;\n",
    "        packet.data = 16'h1234;\n",
    "        packet.checksum = 8'h55;\n",
    "        \n",
    "        // Pack using streaming operator\n",
    "        packed_data = {>>{packet}};\n",
    "        $display(\"Packed data: %h\", packed_data);\n",
    "        \n",
    "        // Unpack using streaming operator\n",
    "        {>>{packet}} = packed_data;\n",
    "        $display(\"Unpacked - Header: %h, Data: %h, Checksum: %h\",\n",
    "                 packet.header, packet.data, packet.checksum);\n",
    "        \n",
    "        // Pack into byte array\n",
    "        {>>{byte_array}} = packet;\n",
    "        $display(\"Byte array: %h %h %h %h\", \n",
    "                 byte_array[0], byte_array[1], byte_array[2], byte_array[3]);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "39ab7ef1",
   "metadata": {},
   "source": [
    "##### Streaming with Different Sizes\n",
    "\n",
    "```systemverilog\n",
    "module streaming_sizes_example;\n",
    "    logic [63:0] data64;\n",
    "    logic [31:0] data32[2];\n",
    "    logic [15:0] data16[4];\n",
    "    logic [7:0]  data8[8];\n",
    "    \n",
    "    initial begin\n",
    "        data64 = 64'h123456789ABCDEF0;\n",
    "        \n",
    "        // Stream to different sizes\n",
    "        {>>{data32}} = data64;\n",
    "        {>>{data16}} = data64;\n",
    "        {>>{data8}}  = data64;\n",
    "        \n",
    "        $display(\"Original: %h\", data64);\n",
    "        $display(\"32-bit chunks: %h %h\", data32[0], data32[1]);\n",
    "        $display(\"16-bit chunks: %h %h %h %h\", \n",
    "                 data16[0], data16[1], data16[2], data16[3]);\n",
    "        $display(\"8-bit chunks: %h %h %h %h %h %h %h %h\",\n",
    "                 data8[0], data8[1], data8[2], data8[3],\n",
    "                 data8[4], data8[5], data8[6], data8[7]);\n",
    "        \n",
    "        // Stream back\n",
    "        logic [63:0] reconstructed;\n",
    "        {>>{reconstructed}} = data8;\n",
    "        $display(\"Reconstructed: %h\", reconstructed);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6ca1aec2",
   "metadata": {},
   "source": [
    "#### DPI (Direct Programming Interface)\n",
    "\n",
    "DPI allows SystemVerilog to interface with C/C++ functions, enabling powerful mixed-language simulation."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6480fe6f",
   "metadata": {},
   "source": [
    "##### Basic DPI Import\n",
    "\n",
    "```systemverilog\n",
    "// DPI function declarations\n",
    "import \"DPI-C\" function int c_add(input int a, input int b);\n",
    "import \"DPI-C\" function void c_print_message(input string msg);\n",
    "import \"DPI-C\" function real c_sqrt(input real x);\n",
    "\n",
    "module dpi_example;\n",
    "    initial begin\n",
    "        int result;\n",
    "        real sqrt_result;\n",
    "        \n",
    "        // Call C functions\n",
    "        result = c_add(10, 20);\n",
    "        $display(\"C add result: %0d\", result);\n",
    "        \n",
    "        c_print_message(\"Hello from SystemVerilog!\");\n",
    "        \n",
    "        sqrt_result = c_sqrt(16.0);\n",
    "        $display(\"Square root of 16: %f\", sqrt_result);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9979bc07",
   "metadata": {},
   "source": [
    "##### DPI Export (SystemVerilog to C)\n",
    "\n",
    "```systemverilog\n",
    "// Export SystemVerilog functions to C\n",
    "export \"DPI-C\" function sv_callback;\n",
    "export \"DPI-C\" task sv_display_data;\n",
    "\n",
    "// Import C function that will call back\n",
    "import \"DPI-C\" function void c_process_with_callback();\n",
    "\n",
    "function int sv_callback(input int value);\n",
    "    $display(\"SV callback called with: %0d\", value);\n",
    "    return value * 2;\n",
    "endfunction\n",
    "\n",
    "task sv_display_data(input int data[], input int size);\n",
    "    $display(\"Displaying %0d elements:\", size);\n",
    "    for (int i = 0; i < size; i++) begin\n",
    "        $display(\"  [%0d] = %0d\", i, data[i]);\n",
    "    end\n",
    "endtask\n",
    "\n",
    "module dpi_export_example;\n",
    "    initial begin\n",
    "        c_process_with_callback();\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "838b4bca",
   "metadata": {},
   "source": [
    "##### DPI with Complex Data Types\n",
    "\n",
    "```systemverilog\n",
    "typedef struct {\n",
    "    int id;\n",
    "    real value;\n",
    "    string name;\n",
    "} record_t;\n",
    "\n",
    "// DPI functions with complex types\n",
    "import \"DPI-C\" function void c_process_record(input record_t rec);\n",
    "import \"DPI-C\" function record_t c_create_record(input int id);\n",
    "\n",
    "module dpi_complex_example;\n",
    "    record_t my_record;\n",
    "    \n",
    "    initial begin\n",
    "        // Create record in C\n",
    "        my_record = c_create_record(123);\n",
    "        $display(\"Created record: id=%0d, value=%f, name=%s\",\n",
    "                 my_record.id, my_record.value, my_record.name);\n",
    "        \n",
    "        // Modify and send to C\n",
    "        my_record.value = 42.5;\n",
    "        my_record.name = \"Modified\";\n",
    "        c_process_record(my_record);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "82968ec8",
   "metadata": {},
   "source": [
    "#### System Tasks and Functions\n",
    "\n",
    "SystemVerilog provides numerous built-in system tasks and functions for various purposes."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "798b71c5",
   "metadata": {},
   "source": [
    "##### File I/O System Tasks\n",
    "\n",
    "```systemverilog\n",
    "module file_io_example;\n",
    "    int file_handle;\n",
    "    string filename = \"output.txt\";\n",
    "    int data_array[10] = '{0,1,2,3,4,5,6,7,8,9};\n",
    "    \n",
    "    initial begin\n",
    "        // Open file for writing\n",
    "        file_handle = $fopen(filename, \"w\");\n",
    "        if (file_handle == 0) begin\n",
    "            $error(\"Failed to open file: %s\", filename);\n",
    "            $finish;\n",
    "        end\n",
    "        \n",
    "        // Write data to file\n",
    "        $fwrite(file_handle, \"Data Array Contents:\\n\");\n",
    "        foreach (data_array[i]) begin\n",
    "            $fwrite(file_handle, \"data[%0d] = %0d\\n\", i, data_array[i]);\n",
    "        end\n",
    "        \n",
    "        // Close file\n",
    "        $fclose(file_handle);\n",
    "        \n",
    "        // Read file back\n",
    "        file_handle = $fopen(filename, \"r\");\n",
    "        if (file_handle != 0) begin\n",
    "            string line;\n",
    "            $display(\"File contents:\");\n",
    "            while (!$feof(file_handle)) begin\n",
    "                $fgets(line, file_handle);\n",
    "                $write(\"%s\", line);\n",
    "            end\n",
    "            $fclose(file_handle);\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4d031ebb",
   "metadata": {},
   "source": [
    "##### Memory and String System Functions\n",
    "\n",
    "```systemverilog\n",
    "module system_functions_example;\n",
    "    string str1 = \"Hello\";\n",
    "    string str2 = \"World\";\n",
    "    string result;\n",
    "    \n",
    "    int memory[1024];\n",
    "    \n",
    "    initial begin\n",
    "        // String functions\n",
    "        result = {str1, \" \", str2};\n",
    "        $display(\"Concatenated: %s\", result);\n",
    "        $display(\"Length of '%s': %0d\", result, result.len());\n",
    "        $display(\"Substring: %s\", result.substr(0, 4));\n",
    "        \n",
    "        // Case conversion\n",
    "        $display(\"Upper case: %s\", result.toupper());\n",
    "        $display(\"Lower case: %s\", result.tolower());\n",
    "        \n",
    "        // Memory functions\n",
    "        $display(\"Memory size: %0d bytes\", $bits(memory));\n",
    "        $display(\"Array size: %0d elements\", $size(memory));\n",
    "        \n",
    "        // Random number generation\n",
    "        $display(\"Random numbers:\");\n",
    "        for (int i = 0; i < 5; i++) begin\n",
    "            $display(\"  %0d\", $urandom_range(1, 100));\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "01392dc1",
   "metadata": {},
   "source": [
    "##### Assertion System Tasks\n",
    "\n",
    "```systemverilog\n",
    "module assertion_system_tasks;\n",
    "    logic clk = 0;\n",
    "    logic reset = 1;\n",
    "    logic [7:0] counter = 0;\n",
    "    \n",
    "    always #5 clk = ~clk;\n",
    "    \n",
    "    initial begin\n",
    "        #20 reset = 0;\n",
    "        #200 $finish;\n",
    "    end\n",
    "    \n",
    "    always @(posedge clk) begin\n",
    "        if (reset) begin\n",
    "            counter <= 0;\n",
    "        end else begin\n",
    "            counter <= counter + 1;\n",
    "            \n",
    "            // Assertion system tasks\n",
    "            if (counter < 100) begin\n",
    "                $info(\"Counter value: %0d\", counter);\n",
    "            end else if (counter < 200) begin\n",
    "                $warning(\"Counter getting high: %0d\", counter);\n",
    "            end else begin\n",
    "                $error(\"Counter overflow: %0d\", counter);\n",
    "                $fatal(\"Simulation terminated due to counter overflow\");\n",
    "            end\n",
    "            \n",
    "            // Immediate assertions\n",
    "            assert (counter <= 255) else \n",
    "                $error(\"Counter exceeded maximum value\");\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b2b684d6",
   "metadata": {},
   "source": [
    "#### Compiler Directives\n",
    "\n",
    "Compiler directives control compilation behavior and provide conditional compilation capabilities."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4d149ccb",
   "metadata": {},
   "source": [
    "##### Conditional Compilation\n",
    "\n",
    "```systemverilog\n",
    "`define DEBUG_MODE\n",
    "`define SYNTHESIS_MODE\n",
    "\n",
    "`ifdef DEBUG_MODE\n",
    "    `define DBG_PRINT(msg) $display(\"[DEBUG] %s\", msg)\n",
    "`else\n",
    "    `define DBG_PRINT(msg)\n",
    "`endif\n",
    "\n",
    "module compiler_directives_example;\n",
    "    logic [31:0] data;\n",
    "    \n",
    "    initial begin\n",
    "        data = 32'h12345678;\n",
    "        \n",
    "        `DBG_PRINT(\"Starting simulation\")\n",
    "        \n",
    "        `ifdef SYNTHESIS_MODE\n",
    "            $display(\"Synthesis mode enabled\");\n",
    "        `else\n",
    "            $display(\"Simulation mode\");\n",
    "        `endif\n",
    "        \n",
    "        `ifndef FAST_SIM\n",
    "            #100; // Add delay only if FAST_SIM not defined\n",
    "        `endif\n",
    "        \n",
    "        `DBG_PRINT(\"Simulation complete\")\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0a127e1c",
   "metadata": {},
   "source": [
    "##### Macro Definitions\n",
    "\n",
    "```systemverilog\n",
    "// Function-like macros\n",
    "`define MAX(a,b) ((a) > (b) ? (a) : (b))\n",
    "`define MIN(a,b) ((a) < (b) ? (a) : (b))\n",
    "`define CLAMP(val,min,max) `MIN(`MAX(val,min),max)\n",
    "\n",
    "// Multi-line macros\n",
    "`define ASSERT_CLK(clk, cond, msg) \\\n",
    "    always @(posedge clk) begin \\\n",
    "        assert(cond) else $error(msg); \\\n",
    "    end\n",
    "\n",
    "// Parameterized macros\n",
    "`define REG_ARRAY(name, width, depth) \\\n",
    "    logic [width-1:0] name [depth-1:0]\n",
    "\n",
    "module macro_example;\n",
    "    `REG_ARRAY(memory, 32, 1024);\n",
    "    \n",
    "    logic clk = 0;\n",
    "    logic [7:0] value = 0;\n",
    "    \n",
    "    always #5 clk = ~clk;\n",
    "    \n",
    "    `ASSERT_CLK(clk, value < 200, \"Value exceeded limit\")\n",
    "    \n",
    "    initial begin\n",
    "        int a = 10, b = 20, c = 15;\n",
    "        \n",
    "        $display(\"MAX(%0d, %0d) = %0d\", a, b, `MAX(a, b));\n",
    "        $display(\"MIN(%0d, %0d) = %0d\", a, b, `MIN(a, b));\n",
    "        $display(\"CLAMP(%0d, %0d, %0d) = %0d\", 25, a, b, `CLAMP(25, a, b));\n",
    "        \n",
    "        repeat (10) @(posedge clk) value++;\n",
    "        \n",
    "        $finish;\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0d79c841",
   "metadata": {},
   "source": [
    "##### Include and Timescale Directives\n",
    "\n",
    "```systemverilog\n",
    "// File: common_defines.sv\n",
    "`ifndef COMMON_DEFINES_SV\n",
    "`define COMMON_DEFINES_SV\n",
    "\n",
    "`define ADDR_WIDTH 32\n",
    "`define DATA_WIDTH 64\n",
    "`define CACHE_SIZE 1024\n",
    "\n",
    "typedef logic [`ADDR_WIDTH-1:0] addr_t;\n",
    "typedef logic [`DATA_WIDTH-1:0] data_t;\n",
    "\n",
    "`endif // COMMON_DEFINES_SV\n",
    "\n",
    "// File: main_module.sv\n",
    "`timescale 1ns/1ps\n",
    "\n",
    "`include \"common_defines.sv\"\n",
    "\n",
    "module main_module;\n",
    "    addr_t address;\n",
    "    data_t data;\n",
    "    \n",
    "    initial begin\n",
    "        address = `ADDR_WIDTH'h12345678;\n",
    "        data = `DATA_WIDTH'h123456789ABCDEF0;\n",
    "        \n",
    "        $display(\"Address width: %0d bits\", `ADDR_WIDTH);\n",
    "        $display(\"Data width: %0d bits\", `DATA_WIDTH);\n",
    "        $display(\"Cache size: %0d entries\", `CACHE_SIZE);\n",
    "        \n",
    "        #1.5 $display(\"Time: %t\", $time);\n",
    "        $finish;\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5033c6d1",
   "metadata": {},
   "source": [
    "##### Pragma Directives\n",
    "\n",
    "```systemverilog\n",
    "module pragma_example;\n",
    "    // Synthesis pragmas\n",
    "    (* synthesis, keep *) logic important_signal;\n",
    "    (* synthesis, dont_touch *) logic critical_path;\n",
    "    \n",
    "    // Simulation pragmas\n",
    "    (* simulator, translate_off *)\n",
    "    initial begin\n",
    "        $display(\"This code only runs in simulation\");\n",
    "    end\n",
    "    (* simulator, translate_on *)\n",
    "    \n",
    "    // Coverage pragmas\n",
    "    logic [3:0] state;\n",
    "    \n",
    "    always @* begin\n",
    "        case (state)\n",
    "            4'b0000: important_signal = 1'b0;\n",
    "            4'b0001: important_signal = 1'b1;\n",
    "            // synthesis translate_off\n",
    "            default: $error(\"Invalid state: %b\", state);\n",
    "            // synthesis translate_on\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    // Lint pragmas\n",
    "    //synopsys translate_off\n",
    "    always @(important_signal) begin\n",
    "        if (important_signal)\n",
    "            $display(\"Important signal asserted\");\n",
    "    end\n",
    "    //synopsys translate_on\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4fe8fa79",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "This chapter covered advanced SystemVerilog features that provide powerful capabilities for complex designs:\n",
    "\n",
    "- **Packed Unions**: Enable efficient memory usage and type conversion by allowing multiple data types to share memory space\n",
    "- **Tagged Unions**: Provide type-safe unions with runtime type information\n",
    "- **Streaming Operators**: Offer efficient data packing and unpacking capabilities\n",
    "- **DPI**: Enables seamless integration with C/C++ code for enhanced functionality\n",
    "- **System Tasks and Functions**: Provide built-in capabilities for file I/O, debugging, and simulation control\n",
    "- **Compiler Directives**: Enable conditional compilation, macro definition, and compilation control\n",
    "\n",
    "These advanced features are essential for creating sophisticated verification environments, implementing complex data structures, and interfacing with external tools and languages. They enable SystemVerilog to be used effectively in large-scale, professional verification and design projects."
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
