
Microsoft Visual Studio Solution File, Format Version 12.00
# Visual Studio Version 16
VisualStudioVersion = 16.0.30011.22
MinimumVisualStudioVersion = 10.0.40219.1
Project("{FAE04EC0-301F-11D3-BF4B-00C04F79EFBC}") = "Verilog", "Verilog\Verilog.csproj", "{9A4A3D89-477A-4F28-A1C0-5107AB41EE3B}"
EndProject
Global
	GlobalSection(SolutionConfigurationPlatforms) = preSolution
		Debug|Any CPU = Debug|Any CPU
		Release|Any CPU = Release|Any CPU
	EndGlobalSection
	GlobalSection(ProjectConfigurationPlatforms) = postSolution
		{9A4A3D89-477A-4F28-A1C0-5107AB41EE3B}.Debug|Any CPU.ActiveCfg = Debug|Any CPU
		{9A4A3D89-477A-4F28-A1C0-5107AB41EE3B}.Debug|Any CPU.Build.0 = Debug|Any CPU
		{9A4A3D89-477A-4F28-A1C0-5107AB41EE3B}.Release|Any CPU.ActiveCfg = Release|Any CPU
		{9A4A3D89-477A-4F28-A1C0-5107AB41EE3B}.Release|Any CPU.Build.0 = Release|Any CPU
	EndGlobalSection
	GlobalSection(SolutionProperties) = preSolution
		HideSolutionNode = FALSE
	EndGlobalSection
	GlobalSection(ExtensibilityGlobals) = postSolution
		SolutionGuid = {DFBA2AA1-B10D-4C89-9168-9BD55C81186F}
	EndGlobalSection
EndGlobal
