-- ==============================================================
-- Generated by Vitis HLS v2025.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity snn_top_hls_process_pre_spike_Pipeline_STDP_LTD_LOOP is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    weight_update_fifo_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    weight_update_fifo_full_n : IN STD_LOGIC;
    weight_update_fifo_write : OUT STD_LOGIC;
    params_stdp_window_val : IN STD_LOGIC_VECTOR (15 downto 0);
    current_time : IN STD_LOGIC_VECTOR (31 downto 0);
    sext_ln55 : IN STD_LOGIC_VECTOR (15 downto 0);
    zext_ln46 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln48 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln58 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln93 : IN STD_LOGIC_VECTOR (15 downto 0);
    pre_id : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZL16post_spike_times_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL16post_spike_times_7_ce0 : OUT STD_LOGIC;
    p_ZL16post_spike_times_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL16post_spike_times_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL16post_spike_times_6_ce0 : OUT STD_LOGIC;
    p_ZL16post_spike_times_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL16post_spike_times_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL16post_spike_times_5_ce0 : OUT STD_LOGIC;
    p_ZL16post_spike_times_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL16post_spike_times_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL16post_spike_times_4_ce0 : OUT STD_LOGIC;
    p_ZL16post_spike_times_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL16post_spike_times_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL16post_spike_times_3_ce0 : OUT STD_LOGIC;
    p_ZL16post_spike_times_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL16post_spike_times_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL16post_spike_times_2_ce0 : OUT STD_LOGIC;
    p_ZL16post_spike_times_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL16post_spike_times_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL16post_spike_times_1_ce0 : OUT STD_LOGIC;
    p_ZL16post_spike_times_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL16post_spike_times_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL16post_spike_times_0_ce0 : OUT STD_LOGIC;
    p_ZL16post_spike_times_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of snn_top_hls_process_pre_spike_Pipeline_STDP_LTD_LOOP is 
    attribute DowngradeIPIdentifiedWarnings : STRING;
    attribute DowngradeIPIdentifiedWarnings of behav : architecture is "yes";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv33_0 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000000";
    constant ap_const_lv16_100 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal icmp_ln98_4_reg_2933 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_4_reg_2933_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_4_reg_3659 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_nbwritereq_fu_202_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op1008_write_state40 : BOOLEAN;
    signal ap_block_state40_pp0_stage7_iter4_grp5 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal tmp_reg_2825 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage7 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal weight_update_fifo_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3_grp1 : BOOLEAN;
    signal icmp_ln98_reg_2877 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_reg_2877_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_3523 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4_grp2 : BOOLEAN;
    signal icmp_ln98_1_reg_2891 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_1_reg_2891_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_1_reg_3557 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5_grp3 : BOOLEAN;
    signal icmp_ln98_2_reg_2905 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_2_reg_2905_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_2_reg_3591 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6_grp4 : BOOLEAN;
    signal icmp_ln98_3_reg_2919 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_3_reg_2919_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_3_reg_3625 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage7_grp5 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln98_5_reg_2947 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_5_reg_2947_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_5_reg_3671 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_grp7 : BOOLEAN;
    signal icmp_ln98_6_reg_2961 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_6_reg_2961_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_6_reg_3683 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_grp8 : BOOLEAN;
    signal icmp_ln98_7_reg_2975 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_7_reg_2975_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_7_reg_3690 : STD_LOGIC_VECTOR (0 downto 0);
    signal delta_24_reg_321 : STD_LOGIC_VECTOR (15 downto 0);
    signal delta_25_reg_347 : STD_LOGIC_VECTOR (15 downto 0);
    signal delta_26_reg_373 : STD_LOGIC_VECTOR (15 downto 0);
    signal delta_27_reg_399 : STD_LOGIC_VECTOR (15 downto 0);
    signal delta_28_reg_425 : STD_LOGIC_VECTOR (15 downto 0);
    signal delta_29_reg_451 : STD_LOGIC_VECTOR (15 downto 0);
    signal delta_30_reg_477 : STD_LOGIC_VECTOR (15 downto 0);
    signal delta_31_reg_503 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_op1029_write_state41 : BOOLEAN;
    signal ap_block_state41_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal sext_ln93_cast_fu_538_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln93_cast_reg_2741 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal sext_ln58_cast_fu_542_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln58_cast_reg_2753 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln48_cast_fu_546_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln48_cast_reg_2765 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln46_cast_fu_550_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln46_cast_reg_2777 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln55_cast_fu_554_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln55_cast_reg_2789 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln53_fu_558_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln53_reg_2801 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln41_fu_562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_reg_2813 : STD_LOGIC_VECTOR (0 downto 0);
    signal post_id_2_reg_2817 : STD_LOGIC_VECTOR (6 downto 0);
    signal post_id_2_reg_2817_pp0_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal post_id_2_reg_2817_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal post_id_2_reg_2817_pp0_iter3_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal post_id_2_reg_2817_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_fu_576_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2825_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2825_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2825_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2825_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln5_fu_584_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln5_reg_2829 : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln5_reg_2829_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln5_reg_2829_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln5_reg_2829_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln5_reg_2829_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln5_reg_2829_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln98_fu_617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage1_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal icmp_ln98_reg_2877_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_reg_2877_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_reg_2877_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dt_fu_623_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dt_reg_2881 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln98_1_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_1_reg_2891_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_1_reg_2891_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_1_reg_2891_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dt_1_fu_634_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dt_1_reg_2895 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln98_2_fu_639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_2_reg_2905_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_2_reg_2905_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_2_reg_2905_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dt_2_fu_645_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dt_2_reg_2909 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln98_3_fu_650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_3_reg_2919_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_3_reg_2919_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_3_reg_2919_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dt_3_fu_656_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dt_3_reg_2923 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln98_4_fu_661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_4_reg_2933_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_4_reg_2933_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_4_reg_2933_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dt_4_fu_667_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dt_4_reg_2937 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln98_5_fu_672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_5_reg_2947_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_5_reg_2947_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_5_reg_2947_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dt_5_fu_678_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dt_5_reg_2951 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln98_6_fu_683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op1047_write_state42 : BOOLEAN;
    signal ap_block_state42_pp0_stage1_iter5_grp7 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp7 : BOOLEAN;
    signal icmp_ln98_6_reg_2961_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_6_reg_2961_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_6_reg_2961_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dt_6_fu_689_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dt_6_reg_2965 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln98_7_fu_694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_7_reg_2975_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_7_reg_2975_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_7_reg_2975_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_7_reg_2975_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dt_7_fu_700_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dt_7_reg_2979 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln46_fu_714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_2989 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage2_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal and_ln46_reg_2989_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_2989_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_2989_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_720_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_2993 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_2993_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_2993_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_2993_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_fu_736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_reg_2997 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_reg_2997_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_reg_2997_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_reg_2997_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_1_fu_782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_1_reg_3011 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_1_reg_3011_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_1_reg_3011_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_1_reg_3011_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_788_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_3015 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_3015_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_3015_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_3015_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_1_fu_804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_1_reg_3019 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_1_reg_3019_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_1_reg_3019_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_1_reg_3019_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_2_fu_850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_2_reg_3033 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_2_reg_3033_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_2_reg_3033_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_2_reg_3033_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_856_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_3037 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_3037_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_3037_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_3037_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_2_fu_872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_2_reg_3041 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_2_reg_3041_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_2_reg_3041_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_2_reg_3041_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln55_4_fu_877_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln55_4_reg_3045 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_4_fu_880_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_4_reg_3050 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln46_3_fu_892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_3_reg_3055 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_3_reg_3055_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_3_reg_3055_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_3_reg_3055_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_3_reg_3055_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_898_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_3059 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_3059_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_3059_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_3059_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_3059_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_3_fu_914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_3_reg_3063 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_3_reg_3063_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_3_reg_3063_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_3_reg_3063_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_3_reg_3063_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln55_6_fu_919_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln55_6_reg_3067 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_6_fu_922_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_6_reg_3072 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln46_4_fu_934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_4_reg_3077 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_4_reg_3077_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_4_reg_3077_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_4_reg_3077_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_4_reg_3077_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_940_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_3081 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_3081_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_3081_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_3081_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_3081_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_4_fu_956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_4_reg_3085 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_4_reg_3085_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_4_reg_3085_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_4_reg_3085_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_4_reg_3085_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln55_8_fu_961_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln55_8_reg_3089 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_8_fu_964_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_8_reg_3094 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln46_5_fu_976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_5_reg_3099 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_5_reg_3099_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_5_reg_3099_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_5_reg_3099_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_5_reg_3099_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_982_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_3103 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_3103_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_3103_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_3103_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_3103_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_5_fu_998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_5_reg_3107 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_5_reg_3107_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_5_reg_3107_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_5_reg_3107_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_5_reg_3107_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln55_10_fu_1003_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln55_10_reg_3111 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_10_fu_1006_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_10_reg_3116 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln46_6_fu_1018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_6_reg_3121 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_6_reg_3121_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_6_reg_3121_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_6_reg_3121_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_6_reg_3121_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_1024_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_3125 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_3125_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_3125_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_3125_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_reg_3125_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_6_fu_1040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_6_reg_3129 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_6_reg_3129_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_6_reg_3129_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_6_reg_3129_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_6_reg_3129_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln55_12_fu_1045_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln55_12_reg_3133 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_12_fu_1048_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_12_reg_3138 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln46_7_fu_1060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_7_reg_3143 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_7_reg_3143_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_7_reg_3143_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_7_reg_3143_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_7_reg_3143_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_1066_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_3147 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_3147_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_3147_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_3147_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_3147_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_7_fu_1082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_7_reg_3151 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_7_reg_3151_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_7_reg_3151_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_7_reg_3151_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln53_7_reg_3151_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln55_14_fu_1087_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln55_14_reg_3155 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_14_fu_1090_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_14_reg_3160 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage3_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal grp_fu_752_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sdiv_ln55_reg_3225 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_fu_1241_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_reg_3230 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_820_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sdiv_ln55_1_reg_3236 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_836_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sdiv_ln48_1_reg_3241 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln57_fu_1256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_3246 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage6_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage6_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal icmp_ln50_fu_1266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_reg_3255 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln51_fu_1274_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_reg_3259 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_10_cast_reg_3264 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln51_fu_1289_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln51_reg_3271 : STD_LOGIC_VECTOR (8 downto 0);
    signal exp_decay_3_fu_1296_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_3_reg_3276 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln57_1_fu_1302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_1_reg_3281 : STD_LOGIC_VECTOR (0 downto 0);
    signal exp_decay_2_fu_1311_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_2_reg_3285 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln50_1_fu_1317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_1_reg_3290 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1100_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sdiv_ln55_2_reg_3294 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1112_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sdiv_ln48_2_reg_3299 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1124_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sdiv_ln55_3_reg_3304 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_6_fu_1327_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_6_reg_3309 : STD_LOGIC_VECTOR (15 downto 0);
    signal delta_fu_1365_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage7_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage7_subdone_grp0 : BOOLEAN;
    signal mul_ln51_1_fu_1378_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_1_reg_3325 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_13_cast_reg_3330 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln51_1_fu_1393_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln51_1_reg_3337 : STD_LOGIC_VECTOR (8 downto 0);
    signal exp_decay_5_fu_1400_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_5_reg_3342 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln57_2_fu_1406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_2_reg_3347 : STD_LOGIC_VECTOR (0 downto 0);
    signal exp_decay_4_fu_1415_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_4_reg_3351 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln50_2_fu_1421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_2_reg_3356 : STD_LOGIC_VECTOR (0 downto 0);
    signal exp_decay_7_fu_1430_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_7_reg_3360 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln57_3_fu_1436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_3_reg_3365 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_3_fu_1442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_3_reg_3369 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1148_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sdiv_ln55_4_reg_3373 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_8_fu_1451_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_8_reg_3378 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1172_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sdiv_ln55_5_reg_3384 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_10_fu_1461_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_10_reg_3389 : STD_LOGIC_VECTOR (15 downto 0);
    signal delta_3_fu_1499_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_2_fu_1512_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_2_reg_3405 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_17_cast_reg_3410 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln51_2_fu_1527_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln51_2_reg_3417 : STD_LOGIC_VECTOR (8 downto 0);
    signal exp_decay_9_fu_1534_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_9_reg_3422 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln57_4_fu_1540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_4_reg_3427 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_4_fu_1546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_4_reg_3431 : STD_LOGIC_VECTOR (0 downto 0);
    signal exp_decay_11_fu_1554_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_11_reg_3435 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln57_5_fu_1560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_5_reg_3440 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_5_fu_1566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_5_reg_3444 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1196_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sdiv_ln55_6_reg_3448 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_12_fu_1575_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_12_reg_3453 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1220_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sdiv_ln55_7_reg_3459 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_14_fu_1585_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_14_reg_3464 : STD_LOGIC_VECTOR (15 downto 0);
    signal delta_6_fu_1679_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_3_fu_1692_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_3_reg_3480 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_21_cast_reg_3485 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln51_3_fu_1707_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln51_3_reg_3492 : STD_LOGIC_VECTOR (8 downto 0);
    signal exp_decay_13_fu_1714_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_13_reg_3497 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln57_6_fu_1720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_6_reg_3502 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_6_fu_1726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_6_reg_3506 : STD_LOGIC_VECTOR (0 downto 0);
    signal exp_decay_15_fu_1734_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_15_reg_3510 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln57_7_fu_1740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_7_reg_3515 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_7_fu_1746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_7_reg_3519 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_fu_1751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal delta_9_fu_1845_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_4_fu_1858_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_4_reg_3537 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_44_cast_reg_3542 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln51_4_fu_1873_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln51_4_reg_3549 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln102_1_fu_1893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal delta_12_fu_1987_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_5_fu_2000_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_5_reg_3571 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_53_cast_reg_3576 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln51_5_fu_2015_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln51_5_reg_3583 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln102_2_fu_2043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal delta_15_fu_2137_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_6_fu_2150_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_6_reg_3605 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_62_cast_reg_3610 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln51_6_fu_2165_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln51_6_reg_3617 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln102_3_fu_2184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal delta_18_fu_2278_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_7_fu_2291_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_7_reg_3639 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_76_cast_reg_3644 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln51_7_fu_2306_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln51_7_reg_3651 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln102_4_fu_2325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal delta_21_fu_2419_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln102_5_fu_2440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_3675 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_6_fu_2526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_7_fu_2602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op1055_write_state43 : BOOLEAN;
    signal ap_block_state43_pp0_stage2_iter5_grp8 : BOOLEAN;
    signal delta_1_fu_1638_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_delta_24_reg_321 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1094_state34 : BOOLEAN;
    signal ap_phi_reg_pp0_iter2_delta_24_reg_321 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_delta_24_reg_321 : STD_LOGIC_VECTOR (15 downto 0);
    signal delta_4_fu_1804_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_delta_25_reg_347 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1186_state35 : BOOLEAN;
    signal ap_phi_reg_pp0_iter2_delta_25_reg_347 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_delta_25_reg_347 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal ap_predicate_pred1207_state33 : BOOLEAN;
    signal delta_7_fu_1946_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_delta_26_reg_373 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1264_state36 : BOOLEAN;
    signal ap_phi_reg_pp0_iter3_delta_26_reg_373 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1285_state34 : BOOLEAN;
    signal delta_10_fu_2096_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_delta_27_reg_399 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_op873_write_state36 : BOOLEAN;
    signal ap_block_state36_pp0_stage3_iter4_grp1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_predicate_pred1337_state37 : BOOLEAN;
    signal ap_phi_reg_pp0_iter3_delta_27_reg_399 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1362_state35 : BOOLEAN;
    signal delta_13_fu_2237_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_delta_28_reg_425 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_op909_write_state37 : BOOLEAN;
    signal ap_block_state37_pp0_stage4_iter4_grp2 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_predicate_pred1419_state38 : BOOLEAN;
    signal ap_phi_reg_pp0_iter3_delta_28_reg_425 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1442_state36 : BOOLEAN;
    signal delta_16_fu_2378_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_delta_29_reg_451 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_op945_write_state38 : BOOLEAN;
    signal ap_block_state38_pp0_stage5_iter4_grp3 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_predicate_pred1501_state39 : BOOLEAN;
    signal ap_phi_reg_pp0_iter3_delta_29_reg_451 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1524_state37 : BOOLEAN;
    signal delta_19_fu_2500_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_delta_30_reg_477 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_op981_write_state39 : BOOLEAN;
    signal ap_block_state39_pp0_stage6_iter4_grp4 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal ap_predicate_pred1583_state40 : BOOLEAN;
    signal ap_phi_reg_pp0_iter3_delta_30_reg_477 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1606_state38 : BOOLEAN;
    signal delta_22_fu_2579_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_delta_31_reg_503 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1670_state41 : BOOLEAN;
    signal ap_phi_reg_pp0_iter3_delta_31_reg_503 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_delta_31_reg_503 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1682_state39 : BOOLEAN;
    signal zext_ln93_fu_594_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal post_id_fu_150 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal post_id_3_fu_606_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_post_id_2 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_s_fu_1880_p6 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3_01001_grp1 : BOOLEAN;
    signal p_1_fu_2028_p7 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4_01001_grp2 : BOOLEAN;
    signal p_2_fu_2169_p7 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5_01001_grp3 : BOOLEAN;
    signal p_3_fu_2310_p7 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6_01001_grp4 : BOOLEAN;
    signal p_4_fu_2426_p7 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7_01001_grp5 : BOOLEAN;
    signal p_5_fu_2509_p9 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_6_fu_2588_p7 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1_01001_grp7 : BOOLEAN;
    signal p_0_fu_2608_p7 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2_01001_grp8 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_grp1 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_grp2 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_grp3 : BOOLEAN;
    signal ap_block_pp0_stage6_11001_grp4 : BOOLEAN;
    signal ap_block_pp0_stage7_11001_grp5 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_grp8 : BOOLEAN;
    signal p_ZL16post_spike_times_0_ce0_local : STD_LOGIC;
    signal p_ZL16post_spike_times_1_ce0_local : STD_LOGIC;
    signal p_ZL16post_spike_times_2_ce0_local : STD_LOGIC;
    signal p_ZL16post_spike_times_3_ce0_local : STD_LOGIC;
    signal p_ZL16post_spike_times_4_ce0_local : STD_LOGIC;
    signal p_ZL16post_spike_times_5_ce0_local : STD_LOGIC;
    signal p_ZL16post_spike_times_6_ce0_local : STD_LOGIC;
    signal p_ZL16post_spike_times_7_ce0_local : STD_LOGIC;
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_grp0 : BOOLEAN;
    signal icmp_ln46_fu_705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_1_fu_710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln53_fu_727_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sub_ln53_fu_730_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln55_fu_741_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_752_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_752_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln48_fu_757_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_768_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_768_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln46_2_fu_773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_3_fu_778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln53_1_fu_795_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sub_ln53_1_fu_798_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln55_2_fu_809_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_820_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_820_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln48_2_fu_825_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_836_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_836_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln46_4_fu_841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_5_fu_846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln53_2_fu_863_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sub_ln53_2_fu_866_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln46_6_fu_883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_7_fu_888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln53_3_fu_905_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sub_ln53_3_fu_908_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln46_8_fu_925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_9_fu_930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln53_4_fu_947_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sub_ln53_4_fu_950_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln46_10_fu_967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_11_fu_972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln53_5_fu_989_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sub_ln53_5_fu_992_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln46_12_fu_1009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_13_fu_1014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln53_6_fu_1031_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sub_ln53_6_fu_1034_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln46_14_fu_1051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_15_fu_1056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln53_7_fu_1073_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sub_ln53_7_fu_1076_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_block_pp0_stage3_grp0 : BOOLEAN;
    signal grp_fu_1100_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1100_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1112_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1112_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1124_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1124_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1136_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1136_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage4_grp0 : BOOLEAN;
    signal grp_fu_1148_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1148_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1160_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1160_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1172_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1172_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1184_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1184_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage5_grp0 : BOOLEAN;
    signal grp_fu_1196_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1196_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1208_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1208_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1220_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1220_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1232_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1232_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_768_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_fu_1237_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage6_grp0 : BOOLEAN;
    signal dt_ratio_1_fu_1247_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_decay_1_fu_1250_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_fu_1274_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_fu_1274_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_3_fu_1293_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_2_fu_1308_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1136_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_6_fu_1323_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage7_grp0 : BOOLEAN;
    signal tmp_s_fu_1340_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln51_fu_1347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln51_fu_1353_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_fu_1333_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln51_fu_1358_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_1_fu_1378_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_1_fu_1378_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_5_fu_1397_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_4_fu_1412_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_7_fu_1427_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1160_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_8_fu_1447_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1184_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_10_fu_1457_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_fu_1474_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln51_1_fu_1481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln51_1_fu_1487_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_fu_1467_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln51_1_fu_1492_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_2_fu_1512_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_2_fu_1512_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_9_fu_1531_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_11_fu_1551_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1208_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_12_fu_1571_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1232_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_14_fu_1581_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_cast_fu_1591_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2622_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_fu_1600_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_fu_1607_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_fu_1607_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_10_fu_1610_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_cast_fu_1591_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln58_fu_1618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln58_fu_1624_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_fu_1600_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_fu_1630_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_fu_1654_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln51_2_fu_1661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln51_2_fu_1667_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_23_fu_1647_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln51_2_fu_1672_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_3_fu_1692_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_3_fu_1692_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_13_fu_1711_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dt_ratio_15_fu_1731_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_cast_fu_1757_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2632_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_18_fu_1766_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_1_fu_1773_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_1_fu_1773_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_19_fu_1776_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_cast_fu_1757_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln58_1_fu_1784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln58_1_fu_1790_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_fu_1766_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_1_fu_1796_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_fu_1820_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln51_3_fu_1827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln51_3_fu_1833_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_30_fu_1813_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln51_3_fu_1838_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_4_fu_1858_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_4_fu_1858_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln110_fu_1877_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_19_cast_fu_1899_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2642_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_25_fu_1908_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_2_fu_1915_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_2_fu_1915_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_26_fu_1918_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_cast_fu_1899_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln58_2_fu_1926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln58_2_fu_1932_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_fu_1908_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_2_fu_1938_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_fu_1962_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln51_4_fu_1969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln51_4_fu_1975_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_fu_1955_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln51_4_fu_1980_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_5_fu_2000_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_5_fu_2000_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_fu_2019_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_23_cast_fu_2049_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2652_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_32_fu_2058_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_3_fu_2065_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_3_fu_2065_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_33_fu_2068_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_23_cast_fu_2049_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln58_3_fu_2076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln58_3_fu_2082_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_fu_2058_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_3_fu_2088_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_44_fu_2112_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln51_5_fu_2119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln51_5_fu_2125_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_fu_2105_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln51_5_fu_2130_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_6_fu_2150_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_6_fu_2150_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_529_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_48_cast_fu_2190_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2662_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_39_fu_2199_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_4_fu_2206_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_4_fu_2206_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_40_fu_2209_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_cast_fu_2190_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln58_4_fu_2217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln58_4_fu_2223_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_fu_2199_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_4_fu_2229_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_fu_2253_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln51_6_fu_2260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln51_6_fu_2266_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_fu_2246_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln51_6_fu_2271_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_7_fu_2291_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln51_7_fu_2291_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_cast_fu_2331_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2672_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_45_fu_2340_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_5_fu_2347_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_5_fu_2347_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_46_fu_2350_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_cast_fu_2331_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln58_5_fu_2358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln58_5_fu_2364_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_45_fu_2340_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_5_fu_2370_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_fu_2394_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln51_7_fu_2401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln51_7_fu_2407_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_fu_2387_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln51_7_fu_2412_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_66_cast_fu_2453_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2682_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_52_fu_2462_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_6_fu_2469_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_6_fu_2469_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_53_fu_2472_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_66_cast_fu_2453_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln58_6_fu_2480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln58_6_fu_2486_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_fu_2462_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_6_fu_2492_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_78_cast_fu_2532_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2692_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_58_fu_2541_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_7_fu_2548_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_7_fu_2548_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_59_fu_2551_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_78_cast_fu_2532_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln58_7_fu_2559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln58_7_fu_2565_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_58_fu_2541_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_7_fu_2571_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2622_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2622_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2632_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2632_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2642_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2642_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2652_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2652_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2662_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2662_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2672_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2672_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2682_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2682_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2692_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2692_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_752_ce : STD_LOGIC;
    signal grp_fu_768_ce : STD_LOGIC;
    signal grp_fu_820_ce : STD_LOGIC;
    signal grp_fu_836_ce : STD_LOGIC;
    signal grp_fu_1100_ce : STD_LOGIC;
    signal grp_fu_1112_ce : STD_LOGIC;
    signal grp_fu_1124_ce : STD_LOGIC;
    signal grp_fu_1136_ce : STD_LOGIC;
    signal grp_fu_1148_ce : STD_LOGIC;
    signal grp_fu_1160_ce : STD_LOGIC;
    signal grp_fu_1172_ce : STD_LOGIC;
    signal grp_fu_1184_ce : STD_LOGIC;
    signal grp_fu_1196_ce : STD_LOGIC;
    signal grp_fu_1208_ce : STD_LOGIC;
    signal grp_fu_1220_ce : STD_LOGIC;
    signal grp_fu_1232_ce : STD_LOGIC;
    signal ap_predicate_pred1092_state31 : BOOLEAN;
    signal ap_predicate_pred1240_state31 : BOOLEAN;
    signal ap_predicate_pred1313_state32 : BOOLEAN;
    signal ap_predicate_pred1394_state32 : BOOLEAN;
    signal ap_predicate_pred1476_state33 : BOOLEAN;
    signal ap_predicate_pred1557_state33 : BOOLEAN;
    signal ap_predicate_pred1639_state34 : BOOLEAN;
    signal ap_predicate_pred1713_state34 : BOOLEAN;
    signal grp_fu_2622_ce : STD_LOGIC;
    signal grp_fu_2632_ce : STD_LOGIC;
    signal grp_fu_2642_ce : STD_LOGIC;
    signal grp_fu_2652_ce : STD_LOGIC;
    signal grp_fu_2662_ce : STD_LOGIC;
    signal grp_fu_2672_ce : STD_LOGIC;
    signal grp_fu_2682_ce : STD_LOGIC;
    signal grp_fu_2692_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter4_stage2 : STD_LOGIC;
    signal ap_idle_pp0_0to3 : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal grp_fu_2622_p10 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2632_p10 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2642_p10 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2652_p10 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2662_p10 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2672_p10 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2682_p10 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_2692_p10 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_1_fu_1378_p00 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_2_fu_1512_p00 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_3_fu_1692_p00 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_4_fu_1858_p00 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_5_fu_2000_p00 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_6_fu_2150_p00 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_7_fu_2291_p00 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln51_fu_1274_p00 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_condition_1128 : BOOLEAN;
    signal ap_condition_1124 : BOOLEAN;
    signal ap_condition_1659 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component snn_top_hls_sdiv_24ns_16s_16_28_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component snn_top_hls_mul_16ns_16s_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component snn_top_hls_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sdiv_24ns_16s_16_28_1_U29 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_752_p0,
        din1 => grp_fu_752_p1,
        ce => grp_fu_752_ce,
        dout => grp_fu_752_p2);

    sdiv_24ns_16s_16_28_1_U30 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_768_p0,
        din1 => grp_fu_768_p1,
        ce => grp_fu_768_ce,
        dout => grp_fu_768_p2);

    sdiv_24ns_16s_16_28_1_U31 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_820_p0,
        din1 => grp_fu_820_p1,
        ce => grp_fu_820_ce,
        dout => grp_fu_820_p2);

    sdiv_24ns_16s_16_28_1_U32 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_836_p0,
        din1 => grp_fu_836_p1,
        ce => grp_fu_836_ce,
        dout => grp_fu_836_p2);

    sdiv_24ns_16s_16_28_1_U33 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1100_p0,
        din1 => grp_fu_1100_p1,
        ce => grp_fu_1100_ce,
        dout => grp_fu_1100_p2);

    sdiv_24ns_16s_16_28_1_U34 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1112_p0,
        din1 => grp_fu_1112_p1,
        ce => grp_fu_1112_ce,
        dout => grp_fu_1112_p2);

    sdiv_24ns_16s_16_28_1_U35 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1124_p0,
        din1 => grp_fu_1124_p1,
        ce => grp_fu_1124_ce,
        dout => grp_fu_1124_p2);

    sdiv_24ns_16s_16_28_1_U36 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1136_p0,
        din1 => grp_fu_1136_p1,
        ce => grp_fu_1136_ce,
        dout => grp_fu_1136_p2);

    sdiv_24ns_16s_16_28_1_U37 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1148_p0,
        din1 => grp_fu_1148_p1,
        ce => grp_fu_1148_ce,
        dout => grp_fu_1148_p2);

    sdiv_24ns_16s_16_28_1_U38 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1160_p0,
        din1 => grp_fu_1160_p1,
        ce => grp_fu_1160_ce,
        dout => grp_fu_1160_p2);

    sdiv_24ns_16s_16_28_1_U39 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1172_p0,
        din1 => grp_fu_1172_p1,
        ce => grp_fu_1172_ce,
        dout => grp_fu_1172_p2);

    sdiv_24ns_16s_16_28_1_U40 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1184_p0,
        din1 => grp_fu_1184_p1,
        ce => grp_fu_1184_ce,
        dout => grp_fu_1184_p2);

    sdiv_24ns_16s_16_28_1_U41 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1196_p0,
        din1 => grp_fu_1196_p1,
        ce => grp_fu_1196_ce,
        dout => grp_fu_1196_p2);

    sdiv_24ns_16s_16_28_1_U42 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1208_p0,
        din1 => grp_fu_1208_p1,
        ce => grp_fu_1208_ce,
        dout => grp_fu_1208_p2);

    sdiv_24ns_16s_16_28_1_U43 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1220_p0,
        din1 => grp_fu_1220_p1,
        ce => grp_fu_1220_ce,
        dout => grp_fu_1220_p2);

    sdiv_24ns_16s_16_28_1_U44 : component snn_top_hls_sdiv_24ns_16s_16_28_1
    generic map (
        ID => 1,
        NUM_STAGE => 28,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1232_p0,
        din1 => grp_fu_1232_p1,
        ce => grp_fu_1232_ce,
        dout => grp_fu_1232_p2);

    mul_16ns_16s_31_1_1_U45 : component snn_top_hls_mul_16ns_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln51_fu_1274_p0,
        din1 => mul_ln51_fu_1274_p1,
        dout => mul_ln51_fu_1274_p2);

    mul_16ns_16s_31_1_1_U46 : component snn_top_hls_mul_16ns_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln51_1_fu_1378_p0,
        din1 => mul_ln51_1_fu_1378_p1,
        dout => mul_ln51_1_fu_1378_p2);

    mul_16ns_16s_31_1_1_U47 : component snn_top_hls_mul_16ns_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln51_2_fu_1512_p0,
        din1 => mul_ln51_2_fu_1512_p1,
        dout => mul_ln51_2_fu_1512_p2);

    mul_16ns_16s_31_1_1_U48 : component snn_top_hls_mul_16ns_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln51_3_fu_1692_p0,
        din1 => mul_ln51_3_fu_1692_p1,
        dout => mul_ln51_3_fu_1692_p2);

    mul_16ns_16s_31_1_1_U49 : component snn_top_hls_mul_16ns_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln51_4_fu_1858_p0,
        din1 => mul_ln51_4_fu_1858_p1,
        dout => mul_ln51_4_fu_1858_p2);

    mul_16ns_16s_31_1_1_U50 : component snn_top_hls_mul_16ns_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln51_5_fu_2000_p0,
        din1 => mul_ln51_5_fu_2000_p1,
        dout => mul_ln51_5_fu_2000_p2);

    mul_16ns_16s_31_1_1_U51 : component snn_top_hls_mul_16ns_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln51_6_fu_2150_p0,
        din1 => mul_ln51_6_fu_2150_p1,
        dout => mul_ln51_6_fu_2150_p2);

    mul_16ns_16s_31_1_1_U52 : component snn_top_hls_mul_16ns_16s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln51_7_fu_2291_p0,
        din1 => mul_ln51_7_fu_2291_p1,
        dout => mul_ln51_7_fu_2291_p2);

    mac_mulsub_16s_16ns_1ns_31_4_1_U53 : component snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2622_p0,
        din1 => grp_fu_2622_p1,
        din2 => grp_fu_2622_p2,
        ce => grp_fu_2622_ce,
        dout => grp_fu_2622_p3);

    mac_mulsub_16s_16ns_1ns_31_4_1_U54 : component snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2632_p0,
        din1 => grp_fu_2632_p1,
        din2 => grp_fu_2632_p2,
        ce => grp_fu_2632_ce,
        dout => grp_fu_2632_p3);

    mac_mulsub_16s_16ns_1ns_31_4_1_U55 : component snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2642_p0,
        din1 => grp_fu_2642_p1,
        din2 => grp_fu_2642_p2,
        ce => grp_fu_2642_ce,
        dout => grp_fu_2642_p3);

    mac_mulsub_16s_16ns_1ns_31_4_1_U56 : component snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2652_p0,
        din1 => grp_fu_2652_p1,
        din2 => grp_fu_2652_p2,
        ce => grp_fu_2652_ce,
        dout => grp_fu_2652_p3);

    mac_mulsub_16s_16ns_1ns_31_4_1_U57 : component snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2662_p0,
        din1 => grp_fu_2662_p1,
        din2 => grp_fu_2662_p2,
        ce => grp_fu_2662_ce,
        dout => grp_fu_2662_p3);

    mac_mulsub_16s_16ns_1ns_31_4_1_U58 : component snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2672_p0,
        din1 => grp_fu_2672_p1,
        din2 => grp_fu_2672_p2,
        ce => grp_fu_2672_ce,
        dout => grp_fu_2672_p3);

    mac_mulsub_16s_16ns_1ns_31_4_1_U59 : component snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2682_p0,
        din1 => grp_fu_2682_p1,
        din2 => grp_fu_2682_p2,
        ce => grp_fu_2682_ce,
        dout => grp_fu_2682_p3);

    mac_mulsub_16s_16ns_1ns_31_4_1_U60 : component snn_top_hls_mac_mulsub_16s_16ns_1ns_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 1,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2692_p0,
        din1 => grp_fu_2692_p1,
        din2 => grp_fu_2692_p2,
        ce => grp_fu_2692_ce,
        dout => grp_fu_2692_p3);

    flow_control_loop_pipe_sequential_init_U : component snn_top_hls_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage7,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0)) then 
                        ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0)) then 
                        ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0)) then 
                        ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage6_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage6_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then 
                        ap_block_pp0_stage6_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0)) then 
                        ap_block_pp0_stage6_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage7_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage7_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then 
                        ap_block_pp0_stage7_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0)) then 
                        ap_block_pp0_stage7_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage7)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to3 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter4_stage2))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to3 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter4_stage2))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter3_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to3 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter4_stage2))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter4_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to3 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter4_stage2))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_delta_24_reg_321_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    ap_phi_reg_pp0_iter3_delta_25_reg_347_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    ap_phi_reg_pp0_iter4_delta_24_reg_321_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1124)) then
                if ((ap_const_boolean_1 = ap_condition_1128)) then 
                    ap_phi_reg_pp0_iter4_delta_24_reg_321 <= delta_fu_1365_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_delta_24_reg_321 <= ap_phi_reg_pp0_iter3_delta_24_reg_321;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_delta_25_reg_347_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_pred1207_state33 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter4_delta_25_reg_347 <= delta_3_fu_1499_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter4_delta_25_reg_347 <= ap_phi_reg_pp0_iter3_delta_25_reg_347;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_delta_26_reg_373_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln50_2_fu_1421_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_lv1_1 = and_ln46_2_reg_3033_pp0_iter3_reg) and (icmp_ln98_2_reg_2905_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2825_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln57_2_fu_1406_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_lv1_0 = and_ln46_2_reg_3033_pp0_iter3_reg) and (icmp_ln53_2_reg_3041_pp0_iter3_reg = ap_const_lv1_1) and (tmp_22_reg_3037_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln98_2_reg_2905_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2825_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7)))) then 
                ap_phi_reg_pp0_iter4_delta_26_reg_373 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1285_state34 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter4_delta_26_reg_373 <= delta_6_fu_1679_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter4_delta_26_reg_373 <= ap_phi_reg_pp0_iter3_delta_26_reg_373;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_delta_27_reg_399_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln50_3_fu_1442_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_lv1_1 = and_ln46_3_reg_3055_pp0_iter3_reg) and (icmp_ln98_3_reg_2919_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2825_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln57_3_fu_1436_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (icmp_ln53_3_reg_3063_pp0_iter3_reg = ap_const_lv1_1) and (tmp_29_reg_3059_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_3_reg_3055_pp0_iter3_reg) and (icmp_ln98_3_reg_2919_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2825_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage7)))) then 
                ap_phi_reg_pp0_iter4_delta_27_reg_399 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_predicate_pred1362_state35 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter4_delta_27_reg_399 <= delta_9_fu_1845_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter4_delta_27_reg_399 <= ap_phi_reg_pp0_iter3_delta_27_reg_399;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_delta_28_reg_425_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln50_4_fu_1546_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_lv1_1 = and_ln46_4_reg_3077_pp0_iter3_reg) and (icmp_ln98_4_reg_2933_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (tmp_reg_2825_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln57_4_fu_1540_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (icmp_ln53_4_reg_3085_pp0_iter3_reg = ap_const_lv1_1) and (tmp_36_reg_3081_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_4_reg_3077_pp0_iter3_reg) and (icmp_ln98_4_reg_2933_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (tmp_reg_2825_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter4_delta_28_reg_425 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_predicate_pred1442_state36 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter4_delta_28_reg_425 <= delta_12_fu_1987_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter4_delta_28_reg_425 <= ap_phi_reg_pp0_iter3_delta_28_reg_425;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_delta_29_reg_451_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln50_5_fu_1566_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_lv1_1 = and_ln46_5_reg_3099_pp0_iter3_reg) and (icmp_ln98_5_reg_2947_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (tmp_reg_2825_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln57_5_fu_1560_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (icmp_ln53_5_reg_3107_pp0_iter3_reg = ap_const_lv1_1) and (tmp_42_reg_3103_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_5_reg_3099_pp0_iter3_reg) and (icmp_ln98_5_reg_2947_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (tmp_reg_2825_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter4_delta_29_reg_451 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_predicate_pred1524_state37 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter4_delta_29_reg_451 <= delta_15_fu_2137_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter4_delta_29_reg_451 <= ap_phi_reg_pp0_iter3_delta_29_reg_451;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_delta_30_reg_477_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln50_6_fu_1726_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_lv1_1 = and_ln46_6_reg_3121_pp0_iter3_reg) and (icmp_ln98_6_reg_2961_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (tmp_reg_2825_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln57_6_fu_1720_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (icmp_ln53_6_reg_3129_pp0_iter3_reg = ap_const_lv1_1) and (tmp_49_reg_3125_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_6_reg_3121_pp0_iter3_reg) and (icmp_ln98_6_reg_2961_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (tmp_reg_2825_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage1)))) then 
                ap_phi_reg_pp0_iter4_delta_30_reg_477 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_predicate_pred1606_state38 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter4_delta_30_reg_477 <= delta_18_fu_2278_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter4_delta_30_reg_477 <= ap_phi_reg_pp0_iter3_delta_30_reg_477;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_delta_31_reg_503_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_lv1_1 = and_ln46_7_reg_3143_pp0_iter3_reg) and (icmp_ln98_7_reg_2975_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (tmp_reg_2825_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln50_7_fu_1746_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (icmp_ln53_7_reg_3151_pp0_iter3_reg = ap_const_lv1_1) and (tmp_55_reg_3147_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_7_reg_3143_pp0_iter3_reg) and (icmp_ln98_7_reg_2975_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (tmp_reg_2825_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln57_7_fu_1740_p2 
    = ap_const_lv1_0)))) then 
                ap_phi_reg_pp0_iter4_delta_31_reg_503 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_predicate_pred1682_state39 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter4_delta_31_reg_503 <= delta_21_fu_2419_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter4_delta_31_reg_503 <= ap_phi_reg_pp0_iter3_delta_31_reg_503;
            end if; 
        end if;
    end process;

    delta_24_reg_321_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1094_state34 = ap_const_boolean_1))) then 
                delta_24_reg_321 <= delta_1_fu_1638_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or (not((tmp_reg_2825_pp0_iter4_reg = ap_const_lv1_1)) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
                delta_24_reg_321 <= ap_phi_reg_pp0_iter4_delta_24_reg_321;
            end if; 
        end if;
    end process;

    delta_25_reg_347_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_predicate_pred1186_state35 = ap_const_boolean_1))) then 
                delta_25_reg_347 <= delta_4_fu_1804_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or (not((tmp_reg_2825_pp0_iter4_reg = ap_const_lv1_1)) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
                delta_25_reg_347 <= ap_phi_reg_pp0_iter4_delta_25_reg_347;
            end if; 
        end if;
    end process;

    delta_26_reg_373_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_predicate_pred1264_state36 = ap_const_boolean_1))) then 
                delta_26_reg_373 <= delta_7_fu_1946_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or (not((tmp_reg_2825_pp0_iter4_reg = ap_const_lv1_1)) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
                delta_26_reg_373 <= ap_phi_reg_pp0_iter4_delta_26_reg_373;
            end if; 
        end if;
    end process;

    delta_27_reg_399_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_predicate_pred1337_state37 = ap_const_boolean_1))) then 
                delta_27_reg_399 <= delta_10_fu_2096_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or (not((tmp_reg_2825_pp0_iter4_reg = ap_const_lv1_1)) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
                delta_27_reg_399 <= ap_phi_reg_pp0_iter4_delta_27_reg_399;
            end if; 
        end if;
    end process;

    delta_28_reg_425_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_predicate_pred1419_state38 = ap_const_boolean_1))) then 
                delta_28_reg_425 <= delta_13_fu_2237_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or (not((tmp_reg_2825_pp0_iter4_reg = ap_const_lv1_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
                delta_28_reg_425 <= ap_phi_reg_pp0_iter4_delta_28_reg_425;
            end if; 
        end if;
    end process;

    delta_29_reg_451_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_predicate_pred1501_state39 = ap_const_boolean_1))) then 
                delta_29_reg_451 <= delta_16_fu_2378_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or (not((tmp_reg_2825_pp0_iter4_reg = ap_const_lv1_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
                delta_29_reg_451 <= ap_phi_reg_pp0_iter4_delta_29_reg_451;
            end if; 
        end if;
    end process;

    delta_30_reg_477_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_predicate_pred1583_state40 = ap_const_boolean_1))) then 
                delta_30_reg_477 <= delta_19_fu_2500_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or (not((tmp_reg_2825_pp0_iter4_reg = ap_const_lv1_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
                delta_30_reg_477 <= ap_phi_reg_pp0_iter4_delta_30_reg_477;
            end if; 
        end if;
    end process;

    delta_31_reg_503_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1659)) then
                if ((ap_predicate_pred1670_state41 = ap_const_boolean_1)) then 
                    delta_31_reg_503 <= delta_22_fu_2579_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    delta_31_reg_503 <= ap_phi_reg_pp0_iter5_delta_31_reg_503;
                end if;
            end if; 
        end if;
    end process;

    post_id_fu_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((tmp_fu_576_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    post_id_fu_150 <= post_id_3_fu_606_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    post_id_fu_150 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                and_ln46_1_reg_3011 <= and_ln46_1_fu_782_p2;
                and_ln46_1_reg_3011_pp0_iter1_reg <= and_ln46_1_reg_3011;
                and_ln46_1_reg_3011_pp0_iter2_reg <= and_ln46_1_reg_3011_pp0_iter1_reg;
                and_ln46_1_reg_3011_pp0_iter3_reg <= and_ln46_1_reg_3011_pp0_iter2_reg;
                and_ln46_2_reg_3033 <= and_ln46_2_fu_850_p2;
                and_ln46_2_reg_3033_pp0_iter1_reg <= and_ln46_2_reg_3033;
                and_ln46_2_reg_3033_pp0_iter2_reg <= and_ln46_2_reg_3033_pp0_iter1_reg;
                and_ln46_2_reg_3033_pp0_iter3_reg <= and_ln46_2_reg_3033_pp0_iter2_reg;
                and_ln46_3_reg_3055 <= and_ln46_3_fu_892_p2;
                and_ln46_3_reg_3055_pp0_iter1_reg <= and_ln46_3_reg_3055;
                and_ln46_3_reg_3055_pp0_iter2_reg <= and_ln46_3_reg_3055_pp0_iter1_reg;
                and_ln46_3_reg_3055_pp0_iter3_reg <= and_ln46_3_reg_3055_pp0_iter2_reg;
                and_ln46_3_reg_3055_pp0_iter4_reg <= and_ln46_3_reg_3055_pp0_iter3_reg;
                and_ln46_4_reg_3077 <= and_ln46_4_fu_934_p2;
                and_ln46_4_reg_3077_pp0_iter1_reg <= and_ln46_4_reg_3077;
                and_ln46_4_reg_3077_pp0_iter2_reg <= and_ln46_4_reg_3077_pp0_iter1_reg;
                and_ln46_4_reg_3077_pp0_iter3_reg <= and_ln46_4_reg_3077_pp0_iter2_reg;
                and_ln46_4_reg_3077_pp0_iter4_reg <= and_ln46_4_reg_3077_pp0_iter3_reg;
                and_ln46_5_reg_3099 <= and_ln46_5_fu_976_p2;
                and_ln46_5_reg_3099_pp0_iter1_reg <= and_ln46_5_reg_3099;
                and_ln46_5_reg_3099_pp0_iter2_reg <= and_ln46_5_reg_3099_pp0_iter1_reg;
                and_ln46_5_reg_3099_pp0_iter3_reg <= and_ln46_5_reg_3099_pp0_iter2_reg;
                and_ln46_5_reg_3099_pp0_iter4_reg <= and_ln46_5_reg_3099_pp0_iter3_reg;
                and_ln46_6_reg_3121 <= and_ln46_6_fu_1018_p2;
                and_ln46_6_reg_3121_pp0_iter1_reg <= and_ln46_6_reg_3121;
                and_ln46_6_reg_3121_pp0_iter2_reg <= and_ln46_6_reg_3121_pp0_iter1_reg;
                and_ln46_6_reg_3121_pp0_iter3_reg <= and_ln46_6_reg_3121_pp0_iter2_reg;
                and_ln46_6_reg_3121_pp0_iter4_reg <= and_ln46_6_reg_3121_pp0_iter3_reg;
                and_ln46_7_reg_3143 <= and_ln46_7_fu_1060_p2;
                and_ln46_7_reg_3143_pp0_iter1_reg <= and_ln46_7_reg_3143;
                and_ln46_7_reg_3143_pp0_iter2_reg <= and_ln46_7_reg_3143_pp0_iter1_reg;
                and_ln46_7_reg_3143_pp0_iter3_reg <= and_ln46_7_reg_3143_pp0_iter2_reg;
                and_ln46_7_reg_3143_pp0_iter4_reg <= and_ln46_7_reg_3143_pp0_iter3_reg;
                and_ln46_reg_2989 <= and_ln46_fu_714_p2;
                and_ln46_reg_2989_pp0_iter1_reg <= and_ln46_reg_2989;
                and_ln46_reg_2989_pp0_iter2_reg <= and_ln46_reg_2989_pp0_iter1_reg;
                and_ln46_reg_2989_pp0_iter3_reg <= and_ln46_reg_2989_pp0_iter2_reg;
                    ap_predicate_pred1264_state36 <= ((icmp_ln57_2_reg_3347 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_2_reg_3033_pp0_iter3_reg) and (icmp_ln53_2_reg_3041_pp0_iter3_reg = ap_const_lv1_1) and (tmp_22_reg_3037_pp0_iter3_reg = ap_const_lv1_1) and (tmp_reg_2825_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0) and (icmp_ln98_2_reg_2905_pp0_iter4_reg = ap_const_lv1_0));
                    ap_predicate_pred1442_state36 <= ((icmp_ln50_4_reg_3431 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln46_4_reg_3077_pp0_iter3_reg) and (icmp_ln98_4_reg_2933_pp0_iter4_reg = ap_const_lv1_0) and (tmp_reg_2825_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0));
                icmp_ln102_reg_3523 <= icmp_ln102_fu_1751_p2;
                icmp_ln53_1_reg_3019 <= icmp_ln53_1_fu_804_p2;
                icmp_ln53_1_reg_3019_pp0_iter1_reg <= icmp_ln53_1_reg_3019;
                icmp_ln53_1_reg_3019_pp0_iter2_reg <= icmp_ln53_1_reg_3019_pp0_iter1_reg;
                icmp_ln53_1_reg_3019_pp0_iter3_reg <= icmp_ln53_1_reg_3019_pp0_iter2_reg;
                icmp_ln53_2_reg_3041 <= icmp_ln53_2_fu_872_p2;
                icmp_ln53_2_reg_3041_pp0_iter1_reg <= icmp_ln53_2_reg_3041;
                icmp_ln53_2_reg_3041_pp0_iter2_reg <= icmp_ln53_2_reg_3041_pp0_iter1_reg;
                icmp_ln53_2_reg_3041_pp0_iter3_reg <= icmp_ln53_2_reg_3041_pp0_iter2_reg;
                icmp_ln53_3_reg_3063 <= icmp_ln53_3_fu_914_p2;
                icmp_ln53_3_reg_3063_pp0_iter1_reg <= icmp_ln53_3_reg_3063;
                icmp_ln53_3_reg_3063_pp0_iter2_reg <= icmp_ln53_3_reg_3063_pp0_iter1_reg;
                icmp_ln53_3_reg_3063_pp0_iter3_reg <= icmp_ln53_3_reg_3063_pp0_iter2_reg;
                icmp_ln53_3_reg_3063_pp0_iter4_reg <= icmp_ln53_3_reg_3063_pp0_iter3_reg;
                icmp_ln53_4_reg_3085 <= icmp_ln53_4_fu_956_p2;
                icmp_ln53_4_reg_3085_pp0_iter1_reg <= icmp_ln53_4_reg_3085;
                icmp_ln53_4_reg_3085_pp0_iter2_reg <= icmp_ln53_4_reg_3085_pp0_iter1_reg;
                icmp_ln53_4_reg_3085_pp0_iter3_reg <= icmp_ln53_4_reg_3085_pp0_iter2_reg;
                icmp_ln53_4_reg_3085_pp0_iter4_reg <= icmp_ln53_4_reg_3085_pp0_iter3_reg;
                icmp_ln53_5_reg_3107 <= icmp_ln53_5_fu_998_p2;
                icmp_ln53_5_reg_3107_pp0_iter1_reg <= icmp_ln53_5_reg_3107;
                icmp_ln53_5_reg_3107_pp0_iter2_reg <= icmp_ln53_5_reg_3107_pp0_iter1_reg;
                icmp_ln53_5_reg_3107_pp0_iter3_reg <= icmp_ln53_5_reg_3107_pp0_iter2_reg;
                icmp_ln53_5_reg_3107_pp0_iter4_reg <= icmp_ln53_5_reg_3107_pp0_iter3_reg;
                icmp_ln53_6_reg_3129 <= icmp_ln53_6_fu_1040_p2;
                icmp_ln53_6_reg_3129_pp0_iter1_reg <= icmp_ln53_6_reg_3129;
                icmp_ln53_6_reg_3129_pp0_iter2_reg <= icmp_ln53_6_reg_3129_pp0_iter1_reg;
                icmp_ln53_6_reg_3129_pp0_iter3_reg <= icmp_ln53_6_reg_3129_pp0_iter2_reg;
                icmp_ln53_6_reg_3129_pp0_iter4_reg <= icmp_ln53_6_reg_3129_pp0_iter3_reg;
                icmp_ln53_7_reg_3151 <= icmp_ln53_7_fu_1082_p2;
                icmp_ln53_7_reg_3151_pp0_iter1_reg <= icmp_ln53_7_reg_3151;
                icmp_ln53_7_reg_3151_pp0_iter2_reg <= icmp_ln53_7_reg_3151_pp0_iter1_reg;
                icmp_ln53_7_reg_3151_pp0_iter3_reg <= icmp_ln53_7_reg_3151_pp0_iter2_reg;
                icmp_ln53_7_reg_3151_pp0_iter4_reg <= icmp_ln53_7_reg_3151_pp0_iter3_reg;
                icmp_ln53_reg_2997 <= icmp_ln53_fu_736_p2;
                icmp_ln53_reg_2997_pp0_iter1_reg <= icmp_ln53_reg_2997;
                icmp_ln53_reg_2997_pp0_iter2_reg <= icmp_ln53_reg_2997_pp0_iter1_reg;
                icmp_ln53_reg_2997_pp0_iter3_reg <= icmp_ln53_reg_2997_pp0_iter2_reg;
                mul_ln51_4_reg_3537 <= mul_ln51_4_fu_1858_p2;
                tmp_13_reg_2993 <= dt_reg_2881(31 downto 31);
                tmp_13_reg_2993_pp0_iter1_reg <= tmp_13_reg_2993;
                tmp_13_reg_2993_pp0_iter2_reg <= tmp_13_reg_2993_pp0_iter1_reg;
                tmp_13_reg_2993_pp0_iter3_reg <= tmp_13_reg_2993_pp0_iter2_reg;
                tmp_16_reg_3015 <= dt_1_reg_2895(31 downto 31);
                tmp_16_reg_3015_pp0_iter1_reg <= tmp_16_reg_3015;
                tmp_16_reg_3015_pp0_iter2_reg <= tmp_16_reg_3015_pp0_iter1_reg;
                tmp_16_reg_3015_pp0_iter3_reg <= tmp_16_reg_3015_pp0_iter2_reg;
                tmp_22_reg_3037 <= dt_2_reg_2909(31 downto 31);
                tmp_22_reg_3037_pp0_iter1_reg <= tmp_22_reg_3037;
                tmp_22_reg_3037_pp0_iter2_reg <= tmp_22_reg_3037_pp0_iter1_reg;
                tmp_22_reg_3037_pp0_iter3_reg <= tmp_22_reg_3037_pp0_iter2_reg;
                tmp_29_reg_3059 <= dt_3_reg_2923(31 downto 31);
                tmp_29_reg_3059_pp0_iter1_reg <= tmp_29_reg_3059;
                tmp_29_reg_3059_pp0_iter2_reg <= tmp_29_reg_3059_pp0_iter1_reg;
                tmp_29_reg_3059_pp0_iter3_reg <= tmp_29_reg_3059_pp0_iter2_reg;
                tmp_29_reg_3059_pp0_iter4_reg <= tmp_29_reg_3059_pp0_iter3_reg;
                tmp_36_reg_3081 <= dt_4_reg_2937(31 downto 31);
                tmp_36_reg_3081_pp0_iter1_reg <= tmp_36_reg_3081;
                tmp_36_reg_3081_pp0_iter2_reg <= tmp_36_reg_3081_pp0_iter1_reg;
                tmp_36_reg_3081_pp0_iter3_reg <= tmp_36_reg_3081_pp0_iter2_reg;
                tmp_36_reg_3081_pp0_iter4_reg <= tmp_36_reg_3081_pp0_iter3_reg;
                tmp_42_reg_3103 <= dt_5_reg_2951(31 downto 31);
                tmp_42_reg_3103_pp0_iter1_reg <= tmp_42_reg_3103;
                tmp_42_reg_3103_pp0_iter2_reg <= tmp_42_reg_3103_pp0_iter1_reg;
                tmp_42_reg_3103_pp0_iter3_reg <= tmp_42_reg_3103_pp0_iter2_reg;
                tmp_42_reg_3103_pp0_iter4_reg <= tmp_42_reg_3103_pp0_iter3_reg;
                tmp_44_cast_reg_3542 <= mul_ln51_4_fu_1858_p2(24 downto 9);
                tmp_49_reg_3125 <= dt_6_reg_2965(31 downto 31);
                tmp_49_reg_3125_pp0_iter1_reg <= tmp_49_reg_3125;
                tmp_49_reg_3125_pp0_iter2_reg <= tmp_49_reg_3125_pp0_iter1_reg;
                tmp_49_reg_3125_pp0_iter3_reg <= tmp_49_reg_3125_pp0_iter2_reg;
                tmp_49_reg_3125_pp0_iter4_reg <= tmp_49_reg_3125_pp0_iter3_reg;
                tmp_55_reg_3147 <= dt_7_reg_2979(31 downto 31);
                tmp_55_reg_3147_pp0_iter1_reg <= tmp_55_reg_3147;
                tmp_55_reg_3147_pp0_iter2_reg <= tmp_55_reg_3147_pp0_iter1_reg;
                tmp_55_reg_3147_pp0_iter3_reg <= tmp_55_reg_3147_pp0_iter2_reg;
                tmp_55_reg_3147_pp0_iter4_reg <= tmp_55_reg_3147_pp0_iter3_reg;
                trunc_ln48_10_reg_3116 <= trunc_ln48_10_fu_1006_p1;
                trunc_ln48_12_reg_3138 <= trunc_ln48_12_fu_1048_p1;
                trunc_ln48_14_reg_3160 <= trunc_ln48_14_fu_1090_p1;
                trunc_ln48_4_reg_3050 <= trunc_ln48_4_fu_880_p1;
                trunc_ln48_6_reg_3072 <= trunc_ln48_6_fu_922_p1;
                trunc_ln48_8_reg_3094 <= trunc_ln48_8_fu_964_p1;
                trunc_ln51_4_reg_3549 <= trunc_ln51_4_fu_1873_p1;
                trunc_ln55_10_reg_3111 <= trunc_ln55_10_fu_1003_p1;
                trunc_ln55_12_reg_3133 <= trunc_ln55_12_fu_1045_p1;
                trunc_ln55_14_reg_3155 <= trunc_ln55_14_fu_1087_p1;
                trunc_ln55_4_reg_3045 <= trunc_ln55_4_fu_877_p1;
                trunc_ln55_6_reg_3067 <= trunc_ln55_6_fu_919_p1;
                trunc_ln55_8_reg_3089 <= trunc_ln55_8_fu_961_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                ap_phi_reg_pp0_iter5_delta_31_reg_503 <= ap_phi_reg_pp0_iter4_delta_31_reg_503;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                    ap_predicate_pred1092_state31 <= ((ap_const_lv1_0 = and_ln46_reg_2989_pp0_iter3_reg) and (icmp_ln53_reg_2997_pp0_iter3_reg = ap_const_lv1_1) and (tmp_13_reg_2993_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln98_reg_2877_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2825_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0));
                    ap_predicate_pred1240_state31 <= ((ap_const_lv1_0 = and_ln46_1_reg_3011_pp0_iter3_reg) and (icmp_ln53_1_reg_3019_pp0_iter3_reg = ap_const_lv1_1) and (tmp_16_reg_3015_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln98_1_reg_2891_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2825_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0));
                    ap_predicate_pred1501_state39 <= ((icmp_ln57_5_reg_3440 = ap_const_lv1_1) and (icmp_ln53_5_reg_3107_pp0_iter4_reg = ap_const_lv1_1) and (tmp_42_reg_3103_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_5_reg_3099_pp0_iter4_reg) and (tmp_reg_2825_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0) and (icmp_ln98_5_reg_2947_pp0_iter4_reg = ap_const_lv1_0));
                    ap_predicate_pred1682_state39 <= ((ap_const_lv1_1 = and_ln46_7_reg_3143_pp0_iter4_reg) and (icmp_ln98_7_reg_2975_pp0_iter4_reg = ap_const_lv1_0) and (tmp_reg_2825_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0) and (icmp_ln50_7_reg_3519 = ap_const_lv1_1));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    ap_predicate_pred1094_state34 <= ((icmp_ln57_reg_3246 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_reg_2989_pp0_iter3_reg) and (icmp_ln53_reg_2997_pp0_iter3_reg = ap_const_lv1_1) and (tmp_13_reg_2993_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln98_reg_2877_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2825_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0));
                    ap_predicate_pred1285_state34 <= ((icmp_ln50_2_reg_3356 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln46_2_reg_3033_pp0_iter3_reg) and (icmp_ln98_2_reg_2905_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2825_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0));
                    ap_predicate_pred1639_state34 <= ((icmp_ln53_6_reg_3129_pp0_iter3_reg = ap_const_lv1_1) and (tmp_49_reg_3125_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_6_reg_3121_pp0_iter3_reg) and (icmp_ln98_6_reg_2961_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2825_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0));
                    ap_predicate_pred1713_state34 <= ((icmp_ln53_7_reg_3151_pp0_iter3_reg = ap_const_lv1_1) and (tmp_55_reg_3147_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_7_reg_3143_pp0_iter3_reg) and (icmp_ln98_7_reg_2975_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2825_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0));
                icmp_ln41_reg_2813 <= icmp_ln41_fu_562_p2;
                lshr_ln5_reg_2829 <= ap_sig_allocacmp_post_id_2(5 downto 3);
                lshr_ln5_reg_2829_pp0_iter1_reg <= lshr_ln5_reg_2829;
                lshr_ln5_reg_2829_pp0_iter2_reg <= lshr_ln5_reg_2829_pp0_iter1_reg;
                lshr_ln5_reg_2829_pp0_iter3_reg <= lshr_ln5_reg_2829_pp0_iter2_reg;
                lshr_ln5_reg_2829_pp0_iter4_reg <= lshr_ln5_reg_2829_pp0_iter3_reg;
                lshr_ln5_reg_2829_pp0_iter5_reg <= lshr_ln5_reg_2829_pp0_iter4_reg;
                post_id_2_reg_2817 <= ap_sig_allocacmp_post_id_2;
                post_id_2_reg_2817_pp0_iter1_reg <= post_id_2_reg_2817;
                post_id_2_reg_2817_pp0_iter2_reg <= post_id_2_reg_2817_pp0_iter1_reg;
                post_id_2_reg_2817_pp0_iter3_reg <= post_id_2_reg_2817_pp0_iter2_reg;
                post_id_2_reg_2817_pp0_iter4_reg <= post_id_2_reg_2817_pp0_iter3_reg;
                tmp_reg_2825 <= ap_sig_allocacmp_post_id_2(6 downto 6);
                tmp_reg_2825_pp0_iter1_reg <= tmp_reg_2825;
                tmp_reg_2825_pp0_iter2_reg <= tmp_reg_2825_pp0_iter1_reg;
                tmp_reg_2825_pp0_iter3_reg <= tmp_reg_2825_pp0_iter2_reg;
                tmp_reg_2825_pp0_iter4_reg <= tmp_reg_2825_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                    ap_predicate_pred1186_state35 <= ((icmp_ln57_1_reg_3281 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_1_reg_3011_pp0_iter3_reg) and (icmp_ln53_1_reg_3019_pp0_iter3_reg = ap_const_lv1_1) and (tmp_16_reg_3015_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln98_1_reg_2891_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2825_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0));
                    ap_predicate_pred1362_state35 <= ((icmp_ln50_3_reg_3369 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln46_3_reg_3055_pp0_iter3_reg) and (icmp_ln98_3_reg_2919_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2825_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0));
                dt_1_reg_2895 <= dt_1_fu_634_p2;
                dt_2_reg_2909 <= dt_2_fu_645_p2;
                dt_3_reg_2923 <= dt_3_fu_656_p2;
                dt_4_reg_2937 <= dt_4_fu_667_p2;
                dt_5_reg_2951 <= dt_5_fu_678_p2;
                dt_7_reg_2979 <= dt_7_fu_700_p2;
                dt_reg_2881 <= dt_fu_623_p2;
                exp_decay_13_reg_3497 <= exp_decay_13_fu_1714_p2;
                exp_decay_15_reg_3510 <= exp_decay_15_fu_1734_p2;
                icmp_ln102_7_reg_3690 <= icmp_ln102_7_fu_2602_p2;
                icmp_ln50_6_reg_3506 <= icmp_ln50_6_fu_1726_p2;
                icmp_ln50_7_reg_3519 <= icmp_ln50_7_fu_1746_p2;
                icmp_ln57_6_reg_3502 <= icmp_ln57_6_fu_1720_p2;
                icmp_ln57_7_reg_3515 <= icmp_ln57_7_fu_1740_p2;
                icmp_ln98_1_reg_2891 <= icmp_ln98_1_fu_628_p2;
                icmp_ln98_1_reg_2891_pp0_iter1_reg <= icmp_ln98_1_reg_2891;
                icmp_ln98_1_reg_2891_pp0_iter2_reg <= icmp_ln98_1_reg_2891_pp0_iter1_reg;
                icmp_ln98_1_reg_2891_pp0_iter3_reg <= icmp_ln98_1_reg_2891_pp0_iter2_reg;
                icmp_ln98_1_reg_2891_pp0_iter4_reg <= icmp_ln98_1_reg_2891_pp0_iter3_reg;
                icmp_ln98_2_reg_2905 <= icmp_ln98_2_fu_639_p2;
                icmp_ln98_2_reg_2905_pp0_iter1_reg <= icmp_ln98_2_reg_2905;
                icmp_ln98_2_reg_2905_pp0_iter2_reg <= icmp_ln98_2_reg_2905_pp0_iter1_reg;
                icmp_ln98_2_reg_2905_pp0_iter3_reg <= icmp_ln98_2_reg_2905_pp0_iter2_reg;
                icmp_ln98_2_reg_2905_pp0_iter4_reg <= icmp_ln98_2_reg_2905_pp0_iter3_reg;
                icmp_ln98_3_reg_2919 <= icmp_ln98_3_fu_650_p2;
                icmp_ln98_3_reg_2919_pp0_iter1_reg <= icmp_ln98_3_reg_2919;
                icmp_ln98_3_reg_2919_pp0_iter2_reg <= icmp_ln98_3_reg_2919_pp0_iter1_reg;
                icmp_ln98_3_reg_2919_pp0_iter3_reg <= icmp_ln98_3_reg_2919_pp0_iter2_reg;
                icmp_ln98_3_reg_2919_pp0_iter4_reg <= icmp_ln98_3_reg_2919_pp0_iter3_reg;
                icmp_ln98_4_reg_2933 <= icmp_ln98_4_fu_661_p2;
                icmp_ln98_4_reg_2933_pp0_iter1_reg <= icmp_ln98_4_reg_2933;
                icmp_ln98_4_reg_2933_pp0_iter2_reg <= icmp_ln98_4_reg_2933_pp0_iter1_reg;
                icmp_ln98_4_reg_2933_pp0_iter3_reg <= icmp_ln98_4_reg_2933_pp0_iter2_reg;
                icmp_ln98_4_reg_2933_pp0_iter4_reg <= icmp_ln98_4_reg_2933_pp0_iter3_reg;
                icmp_ln98_5_reg_2947 <= icmp_ln98_5_fu_672_p2;
                icmp_ln98_5_reg_2947_pp0_iter1_reg <= icmp_ln98_5_reg_2947;
                icmp_ln98_5_reg_2947_pp0_iter2_reg <= icmp_ln98_5_reg_2947_pp0_iter1_reg;
                icmp_ln98_5_reg_2947_pp0_iter3_reg <= icmp_ln98_5_reg_2947_pp0_iter2_reg;
                icmp_ln98_5_reg_2947_pp0_iter4_reg <= icmp_ln98_5_reg_2947_pp0_iter3_reg;
                icmp_ln98_7_reg_2975 <= icmp_ln98_7_fu_694_p2;
                icmp_ln98_7_reg_2975_pp0_iter1_reg <= icmp_ln98_7_reg_2975;
                icmp_ln98_7_reg_2975_pp0_iter2_reg <= icmp_ln98_7_reg_2975_pp0_iter1_reg;
                icmp_ln98_7_reg_2975_pp0_iter3_reg <= icmp_ln98_7_reg_2975_pp0_iter2_reg;
                icmp_ln98_7_reg_2975_pp0_iter4_reg <= icmp_ln98_7_reg_2975_pp0_iter3_reg;
                icmp_ln98_7_reg_2975_pp0_iter5_reg <= icmp_ln98_7_reg_2975_pp0_iter4_reg;
                icmp_ln98_reg_2877 <= icmp_ln98_fu_617_p2;
                icmp_ln98_reg_2877_pp0_iter1_reg <= icmp_ln98_reg_2877;
                icmp_ln98_reg_2877_pp0_iter2_reg <= icmp_ln98_reg_2877_pp0_iter1_reg;
                icmp_ln98_reg_2877_pp0_iter3_reg <= icmp_ln98_reg_2877_pp0_iter2_reg;
                icmp_ln98_reg_2877_pp0_iter4_reg <= icmp_ln98_reg_2877_pp0_iter3_reg;
                mul_ln51_3_reg_3480 <= mul_ln51_3_fu_1692_p2;
                tmp_21_cast_reg_3485 <= mul_ln51_3_fu_1692_p2(24 downto 9);
                trunc_ln51_3_reg_3492 <= trunc_ln51_3_fu_1707_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                    ap_predicate_pred1207_state33 <= ((icmp_ln50_1_reg_3290 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln46_1_reg_3011_pp0_iter3_reg) and (icmp_ln98_1_reg_2891_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2825_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0));
                    ap_predicate_pred1476_state33 <= ((icmp_ln53_4_reg_3085_pp0_iter3_reg = ap_const_lv1_1) and (tmp_36_reg_3081_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_4_reg_3077_pp0_iter3_reg) and (icmp_ln98_4_reg_2933_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2825_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0));
                    ap_predicate_pred1557_state33 <= ((icmp_ln53_5_reg_3107_pp0_iter3_reg = ap_const_lv1_1) and (tmp_42_reg_3103_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_5_reg_3099_pp0_iter3_reg) and (icmp_ln98_5_reg_2947_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2825_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0));
                    ap_predicate_pred1670_state41 <= ((icmp_ln53_7_reg_3151_pp0_iter4_reg = ap_const_lv1_1) and (tmp_55_reg_3147_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_7_reg_3143_pp0_iter4_reg) and (icmp_ln98_7_reg_2975_pp0_iter4_reg = ap_const_lv1_0) and (tmp_reg_2825_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0) and (icmp_ln57_7_reg_3515 = ap_const_lv1_1));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                    ap_predicate_pred1313_state32 <= ((ap_const_lv1_0 = and_ln46_2_reg_3033_pp0_iter3_reg) and (icmp_ln53_2_reg_3041_pp0_iter3_reg = ap_const_lv1_1) and (tmp_22_reg_3037_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln98_2_reg_2905_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2825_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0));
                    ap_predicate_pred1394_state32 <= ((icmp_ln53_3_reg_3063_pp0_iter3_reg = ap_const_lv1_1) and (tmp_29_reg_3059_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_3_reg_3055_pp0_iter3_reg) and (icmp_ln98_3_reg_2919_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2825_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0));
                    ap_predicate_pred1583_state40 <= ((icmp_ln57_6_reg_3502 = ap_const_lv1_1) and (icmp_ln53_6_reg_3129_pp0_iter4_reg = ap_const_lv1_1) and (tmp_49_reg_3125_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_6_reg_3121_pp0_iter4_reg) and (tmp_reg_2825_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0) and (icmp_ln98_6_reg_2961_pp0_iter4_reg = ap_const_lv1_0));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                    ap_predicate_pred1337_state37 <= ((icmp_ln57_3_reg_3365 = ap_const_lv1_1) and (icmp_ln53_3_reg_3063_pp0_iter4_reg = ap_const_lv1_1) and (tmp_29_reg_3059_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_3_reg_3055_pp0_iter4_reg) and (tmp_reg_2825_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0) and (icmp_ln98_3_reg_2919_pp0_iter4_reg = ap_const_lv1_0));
                    ap_predicate_pred1524_state37 <= ((icmp_ln50_5_reg_3444 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln46_5_reg_3099_pp0_iter4_reg) and (tmp_reg_2825_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0) and (icmp_ln98_5_reg_2947_pp0_iter4_reg = ap_const_lv1_0));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                    ap_predicate_pred1419_state38 <= ((icmp_ln57_4_reg_3427 = ap_const_lv1_1) and (icmp_ln53_4_reg_3085_pp0_iter4_reg = ap_const_lv1_1) and (tmp_36_reg_3081_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln46_4_reg_3077_pp0_iter4_reg) and (icmp_ln98_4_reg_2933_pp0_iter4_reg = ap_const_lv1_0) and (tmp_reg_2825_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0));
                    ap_predicate_pred1606_state38 <= ((icmp_ln50_6_reg_3506 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln46_6_reg_3121_pp0_iter4_reg) and (tmp_reg_2825_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0) and (icmp_ln98_6_reg_2961_pp0_iter4_reg = ap_const_lv1_0));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                dt_6_reg_2965 <= dt_6_fu_689_p2;
                icmp_ln98_6_reg_2961 <= icmp_ln98_6_fu_683_p2;
                icmp_ln98_6_reg_2961_pp0_iter1_reg <= icmp_ln98_6_reg_2961;
                icmp_ln98_6_reg_2961_pp0_iter2_reg <= icmp_ln98_6_reg_2961_pp0_iter1_reg;
                icmp_ln98_6_reg_2961_pp0_iter3_reg <= icmp_ln98_6_reg_2961_pp0_iter2_reg;
                icmp_ln98_6_reg_2961_pp0_iter4_reg <= icmp_ln98_6_reg_2961_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                exp_decay_10_reg_3389 <= exp_decay_10_fu_1461_p2;
                exp_decay_4_reg_3351 <= exp_decay_4_fu_1415_p2;
                exp_decay_5_reg_3342 <= exp_decay_5_fu_1400_p2;
                exp_decay_7_reg_3360 <= exp_decay_7_fu_1430_p2;
                exp_decay_8_reg_3378 <= exp_decay_8_fu_1451_p2;
                icmp_ln102_5_reg_3671 <= icmp_ln102_5_fu_2440_p2;
                icmp_ln50_2_reg_3356 <= icmp_ln50_2_fu_1421_p2;
                icmp_ln50_3_reg_3369 <= icmp_ln50_3_fu_1442_p2;
                icmp_ln57_2_reg_3347 <= icmp_ln57_2_fu_1406_p2;
                icmp_ln57_3_reg_3365 <= icmp_ln57_3_fu_1436_p2;
                mul_ln51_1_reg_3325 <= mul_ln51_1_fu_1378_p2;
                sdiv_ln55_4_reg_3373 <= grp_fu_1148_p2;
                sdiv_ln55_5_reg_3384 <= grp_fu_1172_p2;
                tmp_13_cast_reg_3330 <= mul_ln51_1_fu_1378_p2(24 downto 9);
                tmp_47_reg_3675 <= post_id_2_reg_2817_pp0_iter4_reg(1 downto 1);
                trunc_ln51_1_reg_3337 <= trunc_ln51_1_fu_1393_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exp_decay_11_reg_3435 <= exp_decay_11_fu_1554_p2;
                exp_decay_12_reg_3453 <= exp_decay_12_fu_1575_p2;
                exp_decay_14_reg_3464 <= exp_decay_14_fu_1585_p2;
                exp_decay_9_reg_3422 <= exp_decay_9_fu_1534_p2;
                icmp_ln102_6_reg_3683 <= icmp_ln102_6_fu_2526_p2;
                icmp_ln50_4_reg_3431 <= icmp_ln50_4_fu_1546_p2;
                icmp_ln50_5_reg_3444 <= icmp_ln50_5_fu_1566_p2;
                icmp_ln57_4_reg_3427 <= icmp_ln57_4_fu_1540_p2;
                icmp_ln57_5_reg_3440 <= icmp_ln57_5_fu_1560_p2;
                mul_ln51_2_reg_3405 <= mul_ln51_2_fu_1512_p2;
                sdiv_ln55_6_reg_3448 <= grp_fu_1196_p2;
                sdiv_ln55_7_reg_3459 <= grp_fu_1220_p2;
                sext_ln48_cast_reg_2765 <= sext_ln48_cast_fu_546_p1;
                sext_ln55_cast_reg_2789 <= sext_ln55_cast_fu_554_p1;
                sext_ln58_cast_reg_2753 <= sext_ln58_cast_fu_542_p1;
                sext_ln93_cast_reg_2741 <= sext_ln93_cast_fu_538_p1;
                tmp_17_cast_reg_3410 <= mul_ln51_2_fu_1512_p2(24 downto 9);
                trunc_ln51_2_reg_3417 <= trunc_ln51_2_fu_1527_p1;
                    zext_ln46_cast_reg_2777(15 downto 0) <= zext_ln46_cast_fu_550_p1(15 downto 0);
                    zext_ln53_reg_2801(15 downto 0) <= zext_ln53_fu_558_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                exp_decay_2_reg_3285 <= exp_decay_2_fu_1311_p2;
                exp_decay_3_reg_3276 <= exp_decay_3_fu_1296_p2;
                exp_decay_6_reg_3309 <= exp_decay_6_fu_1327_p2;
                icmp_ln102_4_reg_3659 <= icmp_ln102_4_fu_2325_p2;
                icmp_ln50_1_reg_3290 <= icmp_ln50_1_fu_1317_p2;
                icmp_ln50_reg_3255 <= icmp_ln50_fu_1266_p2;
                icmp_ln57_1_reg_3281 <= icmp_ln57_1_fu_1302_p2;
                icmp_ln57_reg_3246 <= icmp_ln57_fu_1256_p2;
                mul_ln51_reg_3259 <= mul_ln51_fu_1274_p2;
                sdiv_ln48_2_reg_3299 <= grp_fu_1112_p2;
                sdiv_ln55_2_reg_3294 <= grp_fu_1100_p2;
                sdiv_ln55_3_reg_3304 <= grp_fu_1124_p2;
                tmp_10_cast_reg_3264 <= mul_ln51_fu_1274_p2(24 downto 9);
                trunc_ln51_reg_3271 <= trunc_ln51_fu_1289_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                exp_decay_reg_3230 <= exp_decay_fu_1241_p2;
                icmp_ln102_3_reg_3625 <= icmp_ln102_3_fu_2184_p2;
                mul_ln51_7_reg_3639 <= mul_ln51_7_fu_2291_p2;
                sdiv_ln48_1_reg_3241 <= grp_fu_836_p2;
                sdiv_ln55_1_reg_3236 <= grp_fu_820_p2;
                sdiv_ln55_reg_3225 <= grp_fu_752_p2;
                tmp_76_cast_reg_3644 <= mul_ln51_7_fu_2291_p2(24 downto 9);
                trunc_ln51_7_reg_3651 <= trunc_ln51_7_fu_2306_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                icmp_ln102_1_reg_3557 <= icmp_ln102_1_fu_1893_p2;
                mul_ln51_5_reg_3571 <= mul_ln51_5_fu_2000_p2;
                tmp_53_cast_reg_3576 <= mul_ln51_5_fu_2000_p2(24 downto 9);
                trunc_ln51_5_reg_3583 <= trunc_ln51_5_fu_2015_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                icmp_ln102_2_reg_3591 <= icmp_ln102_2_fu_2043_p2;
                mul_ln51_6_reg_3605 <= mul_ln51_6_fu_2150_p2;
                tmp_62_cast_reg_3610 <= mul_ln51_6_fu_2150_p2(24 downto 9);
                trunc_ln51_6_reg_3617 <= trunc_ln51_6_fu_2165_p1;
            end if;
        end if;
    end process;
    zext_ln46_cast_reg_2777(31 downto 16) <= "0000000000000000";
    zext_ln53_reg_2801(32 downto 16) <= "00000000000000000";
    ap_phi_reg_pp0_iter3_delta_24_reg_321(15 downto 0) <= "0000000000000000";
    ap_phi_reg_pp0_iter3_delta_25_reg_347(15 downto 0) <= "0000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_idle_pp0, ap_block_pp0_stage7_subdone, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_condition_exit_pp0_iter4_stage2, ap_idle_pp0_0to3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if (((ap_idle_pp0_0to3 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter4_stage2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln51_1_fu_1487_p2 <= std_logic_vector(unsigned(tmp_13_cast_reg_3330) + unsigned(ap_const_lv16_1));
    add_ln51_2_fu_1667_p2 <= std_logic_vector(unsigned(tmp_17_cast_reg_3410) + unsigned(ap_const_lv16_1));
    add_ln51_3_fu_1833_p2 <= std_logic_vector(unsigned(tmp_21_cast_reg_3485) + unsigned(ap_const_lv16_1));
    add_ln51_4_fu_1975_p2 <= std_logic_vector(unsigned(tmp_44_cast_reg_3542) + unsigned(ap_const_lv16_1));
    add_ln51_5_fu_2125_p2 <= std_logic_vector(unsigned(tmp_53_cast_reg_3576) + unsigned(ap_const_lv16_1));
    add_ln51_6_fu_2266_p2 <= std_logic_vector(unsigned(tmp_62_cast_reg_3610) + unsigned(ap_const_lv16_1));
    add_ln51_7_fu_2407_p2 <= std_logic_vector(unsigned(tmp_76_cast_reg_3644) + unsigned(ap_const_lv16_1));
    add_ln51_fu_1353_p2 <= std_logic_vector(unsigned(tmp_10_cast_reg_3264) + unsigned(ap_const_lv16_1));
    add_ln58_1_fu_1790_p2 <= std_logic_vector(unsigned(tmp_15_cast_fu_1757_p4) + unsigned(ap_const_lv16_1));
    add_ln58_2_fu_1932_p2 <= std_logic_vector(unsigned(tmp_19_cast_fu_1899_p4) + unsigned(ap_const_lv16_1));
    add_ln58_3_fu_2082_p2 <= std_logic_vector(unsigned(tmp_23_cast_fu_2049_p4) + unsigned(ap_const_lv16_1));
    add_ln58_4_fu_2223_p2 <= std_logic_vector(unsigned(tmp_48_cast_fu_2190_p4) + unsigned(ap_const_lv16_1));
    add_ln58_5_fu_2364_p2 <= std_logic_vector(unsigned(tmp_57_cast_fu_2331_p4) + unsigned(ap_const_lv16_1));
    add_ln58_6_fu_2486_p2 <= std_logic_vector(unsigned(tmp_66_cast_fu_2453_p4) + unsigned(ap_const_lv16_1));
    add_ln58_7_fu_2565_p2 <= std_logic_vector(unsigned(tmp_78_cast_fu_2532_p4) + unsigned(ap_const_lv16_1));
    add_ln58_fu_1624_p2 <= std_logic_vector(unsigned(tmp_11_cast_fu_1591_p4) + unsigned(ap_const_lv16_1));
    and_ln46_1_fu_782_p2 <= (icmp_ln46_3_fu_778_p2 and icmp_ln46_2_fu_773_p2);
    and_ln46_2_fu_850_p2 <= (icmp_ln46_5_fu_846_p2 and icmp_ln46_4_fu_841_p2);
    and_ln46_3_fu_892_p2 <= (icmp_ln46_7_fu_888_p2 and icmp_ln46_6_fu_883_p2);
    and_ln46_4_fu_934_p2 <= (icmp_ln46_9_fu_930_p2 and icmp_ln46_8_fu_925_p2);
    and_ln46_5_fu_976_p2 <= (icmp_ln46_11_fu_972_p2 and icmp_ln46_10_fu_967_p2);
    and_ln46_6_fu_1018_p2 <= (icmp_ln46_13_fu_1014_p2 and icmp_ln46_12_fu_1009_p2);
    and_ln46_7_fu_1060_p2 <= (icmp_ln46_15_fu_1056_p2 and icmp_ln46_14_fu_1051_p2);
    and_ln46_fu_714_p2 <= (icmp_ln46_fu_705_p2 and icmp_ln46_1_fu_710_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_state41_pp0_stage0_iter5)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state41_pp0_stage0_iter5));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_state41_pp0_stage0_iter5)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state41_pp0_stage0_iter5));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_state41_pp0_stage0_iter5)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state41_pp0_stage0_iter5));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_grp7_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_state42_pp0_stage1_iter5_grp7)
    begin
                ap_block_pp0_stage1_01001_grp7 <= ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state42_pp0_stage1_iter5_grp7));
    end process;

        ap_block_pp0_stage1_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_grp7_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_state42_pp0_stage1_iter5_grp7)
    begin
                ap_block_pp0_stage1_11001_grp7 <= ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state42_pp0_stage1_iter5_grp7));
    end process;

        ap_block_pp0_stage1_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_state42_pp0_stage1_iter5_grp7)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state42_pp0_stage1_iter5_grp7));
    end process;

        ap_block_pp0_stage1_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_01001_grp8_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_state43_pp0_stage2_iter5_grp8)
    begin
                ap_block_pp0_stage2_01001_grp8 <= ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state43_pp0_stage2_iter5_grp8));
    end process;

        ap_block_pp0_stage2_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_grp8_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_state43_pp0_stage2_iter5_grp8)
    begin
                ap_block_pp0_stage2_11001_grp8 <= ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state43_pp0_stage2_iter5_grp8));
    end process;

        ap_block_pp0_stage2_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_grp8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_state43_pp0_stage2_iter5_grp8)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state43_pp0_stage2_iter5_grp8));
    end process;

        ap_block_pp0_stage2_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_01001_grp1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state36_pp0_stage3_iter4_grp1)
    begin
                ap_block_pp0_stage3_01001_grp1 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state36_pp0_stage3_iter4_grp1));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state36_pp0_stage3_iter4_grp1)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state36_pp0_stage3_iter4_grp1));
    end process;

        ap_block_pp0_stage3_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state36_pp0_stage3_iter4_grp1)
    begin
                ap_block_pp0_stage3_11001_grp1 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state36_pp0_stage3_iter4_grp1));
    end process;

        ap_block_pp0_stage3_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state36_pp0_stage3_iter4_grp1)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state36_pp0_stage3_iter4_grp1));
    end process;

        ap_block_pp0_stage3_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_01001_grp2_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state37_pp0_stage4_iter4_grp2)
    begin
                ap_block_pp0_stage4_01001_grp2 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state37_pp0_stage4_iter4_grp2));
    end process;


    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state37_pp0_stage4_iter4_grp2)
    begin
                ap_block_pp0_stage4_11001 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state37_pp0_stage4_iter4_grp2));
    end process;

        ap_block_pp0_stage4_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_grp2_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state37_pp0_stage4_iter4_grp2)
    begin
                ap_block_pp0_stage4_11001_grp2 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state37_pp0_stage4_iter4_grp2));
    end process;

        ap_block_pp0_stage4_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state37_pp0_stage4_iter4_grp2)
    begin
                ap_block_pp0_stage4_subdone <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state37_pp0_stage4_iter4_grp2));
    end process;

        ap_block_pp0_stage4_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_01001_grp3_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state38_pp0_stage5_iter4_grp3)
    begin
                ap_block_pp0_stage5_01001_grp3 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state38_pp0_stage5_iter4_grp3));
    end process;


    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state38_pp0_stage5_iter4_grp3)
    begin
                ap_block_pp0_stage5_11001 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state38_pp0_stage5_iter4_grp3));
    end process;

        ap_block_pp0_stage5_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_grp3_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state38_pp0_stage5_iter4_grp3)
    begin
                ap_block_pp0_stage5_11001_grp3 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state38_pp0_stage5_iter4_grp3));
    end process;

        ap_block_pp0_stage5_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_grp3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state38_pp0_stage5_iter4_grp3)
    begin
                ap_block_pp0_stage5_subdone <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state38_pp0_stage5_iter4_grp3));
    end process;

        ap_block_pp0_stage5_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_01001_grp4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state39_pp0_stage6_iter4_grp4)
    begin
                ap_block_pp0_stage6_01001_grp4 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state39_pp0_stage6_iter4_grp4));
    end process;


    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state39_pp0_stage6_iter4_grp4)
    begin
                ap_block_pp0_stage6_11001 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state39_pp0_stage6_iter4_grp4));
    end process;

        ap_block_pp0_stage6_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_grp4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state39_pp0_stage6_iter4_grp4)
    begin
                ap_block_pp0_stage6_11001_grp4 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state39_pp0_stage6_iter4_grp4));
    end process;

        ap_block_pp0_stage6_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_grp4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state39_pp0_stage6_iter4_grp4)
    begin
                ap_block_pp0_stage6_subdone <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state39_pp0_stage6_iter4_grp4));
    end process;

        ap_block_pp0_stage6_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_01001_grp5_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state40_pp0_stage7_iter4_grp5)
    begin
                ap_block_pp0_stage7_01001_grp5 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state40_pp0_stage7_iter4_grp5));
    end process;


    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state40_pp0_stage7_iter4_grp5)
    begin
                ap_block_pp0_stage7_11001 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state40_pp0_stage7_iter4_grp5));
    end process;

        ap_block_pp0_stage7_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_11001_grp5_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state40_pp0_stage7_iter4_grp5)
    begin
                ap_block_pp0_stage7_11001_grp5 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state40_pp0_stage7_iter4_grp5));
    end process;

        ap_block_pp0_stage7_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_grp5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state40_pp0_stage7_iter4_grp5)
    begin
                ap_block_pp0_stage7_subdone <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state40_pp0_stage7_iter4_grp5));
    end process;

        ap_block_pp0_stage7_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state36_pp0_stage3_iter4_grp1_assign_proc : process(weight_update_fifo_full_n, ap_predicate_op873_write_state36)
    begin
                ap_block_state36_pp0_stage3_iter4_grp1 <= ((weight_update_fifo_full_n = ap_const_logic_0) and (ap_predicate_op873_write_state36 = ap_const_boolean_1));
    end process;


    ap_block_state37_pp0_stage4_iter4_grp2_assign_proc : process(weight_update_fifo_full_n, ap_predicate_op909_write_state37)
    begin
                ap_block_state37_pp0_stage4_iter4_grp2 <= ((weight_update_fifo_full_n = ap_const_logic_0) and (ap_predicate_op909_write_state37 = ap_const_boolean_1));
    end process;


    ap_block_state38_pp0_stage5_iter4_grp3_assign_proc : process(weight_update_fifo_full_n, ap_predicate_op945_write_state38)
    begin
                ap_block_state38_pp0_stage5_iter4_grp3 <= ((weight_update_fifo_full_n = ap_const_logic_0) and (ap_predicate_op945_write_state38 = ap_const_boolean_1));
    end process;


    ap_block_state39_pp0_stage6_iter4_grp4_assign_proc : process(weight_update_fifo_full_n, ap_predicate_op981_write_state39)
    begin
                ap_block_state39_pp0_stage6_iter4_grp4 <= ((weight_update_fifo_full_n = ap_const_logic_0) and (ap_predicate_op981_write_state39 = ap_const_boolean_1));
    end process;


    ap_block_state40_pp0_stage7_iter4_grp5_assign_proc : process(weight_update_fifo_full_n, ap_predicate_op1008_write_state40)
    begin
                ap_block_state40_pp0_stage7_iter4_grp5 <= ((ap_predicate_op1008_write_state40 = ap_const_boolean_1) and (weight_update_fifo_full_n = ap_const_logic_0));
    end process;


    ap_block_state41_pp0_stage0_iter5_assign_proc : process(weight_update_fifo_full_n, ap_predicate_op1029_write_state41)
    begin
                ap_block_state41_pp0_stage0_iter5 <= ((weight_update_fifo_full_n = ap_const_logic_0) and (ap_predicate_op1029_write_state41 = ap_const_boolean_1));
    end process;


    ap_block_state42_pp0_stage1_iter5_grp7_assign_proc : process(weight_update_fifo_full_n, ap_predicate_op1047_write_state42)
    begin
                ap_block_state42_pp0_stage1_iter5_grp7 <= ((weight_update_fifo_full_n = ap_const_logic_0) and (ap_predicate_op1047_write_state42 = ap_const_boolean_1));
    end process;


    ap_block_state43_pp0_stage2_iter5_grp8_assign_proc : process(weight_update_fifo_full_n, ap_predicate_op1055_write_state43)
    begin
                ap_block_state43_pp0_stage2_iter5_grp8 <= ((weight_update_fifo_full_n = ap_const_logic_0) and (ap_predicate_op1055_write_state43 = ap_const_boolean_1));
    end process;


    ap_condition_1124_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
                ap_condition_1124 <= ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7));
    end process;


    ap_condition_1128_assign_proc : process(icmp_ln41_reg_2813, tmp_reg_2825_pp0_iter3_reg, icmp_ln98_reg_2877_pp0_iter3_reg, and_ln46_reg_2989_pp0_iter3_reg, icmp_ln50_reg_3255)
    begin
                ap_condition_1128 <= ((icmp_ln50_reg_3255 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln46_reg_2989_pp0_iter3_reg) and (icmp_ln98_reg_2877_pp0_iter3_reg = ap_const_lv1_0) and (tmp_reg_2825_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln41_reg_2813 = ap_const_lv1_0));
    end process;


    ap_condition_1659_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
                ap_condition_1659 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage7_assign_proc : process(ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone, ap_enable_reg_pp0_iter0_reg, tmp_reg_2825)
    begin
        if (((tmp_reg_2825 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            ap_condition_exit_pp0_iter0_stage7 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter4_stage2_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2, tmp_reg_2825_pp0_iter4_reg, ap_block_pp0_stage2_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (tmp_reg_2825_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_condition_exit_pp0_iter4_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter4_stage2 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to3 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage7;
    ap_phi_reg_pp0_iter2_delta_24_reg_321 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter2_delta_25_reg_347 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter3_delta_26_reg_373 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter3_delta_27_reg_399 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter3_delta_28_reg_425 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter3_delta_29_reg_451 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter3_delta_30_reg_477 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter3_delta_31_reg_503 <= ap_const_lv16_0;

    ap_predicate_op1008_write_state40_assign_proc : process(icmp_ln98_4_reg_2933_pp0_iter4_reg, icmp_ln102_4_reg_3659, grp_nbwritereq_fu_202_p3)
    begin
                ap_predicate_op1008_write_state40 <= ((grp_nbwritereq_fu_202_p3 = ap_const_lv1_1) and (icmp_ln102_4_reg_3659 = ap_const_lv1_0) and (icmp_ln98_4_reg_2933_pp0_iter4_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op1029_write_state41_assign_proc : process(grp_nbwritereq_fu_202_p3, icmp_ln98_5_reg_2947_pp0_iter4_reg, icmp_ln102_5_reg_3671)
    begin
                ap_predicate_op1029_write_state41 <= ((grp_nbwritereq_fu_202_p3 = ap_const_lv1_1) and (icmp_ln102_5_reg_3671 = ap_const_lv1_0) and (icmp_ln98_5_reg_2947_pp0_iter4_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op1047_write_state42_assign_proc : process(grp_nbwritereq_fu_202_p3, icmp_ln98_6_reg_2961_pp0_iter4_reg, icmp_ln102_6_reg_3683)
    begin
                ap_predicate_op1047_write_state42 <= ((grp_nbwritereq_fu_202_p3 = ap_const_lv1_1) and (icmp_ln102_6_reg_3683 = ap_const_lv1_0) and (icmp_ln98_6_reg_2961_pp0_iter4_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op1055_write_state43_assign_proc : process(grp_nbwritereq_fu_202_p3, icmp_ln98_7_reg_2975_pp0_iter5_reg, icmp_ln102_7_reg_3690)
    begin
                ap_predicate_op1055_write_state43 <= ((grp_nbwritereq_fu_202_p3 = ap_const_lv1_1) and (icmp_ln102_7_reg_3690 = ap_const_lv1_0) and (icmp_ln98_7_reg_2975_pp0_iter5_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op873_write_state36_assign_proc : process(grp_nbwritereq_fu_202_p3, icmp_ln98_reg_2877_pp0_iter4_reg, icmp_ln102_reg_3523)
    begin
                ap_predicate_op873_write_state36 <= ((grp_nbwritereq_fu_202_p3 = ap_const_lv1_1) and (icmp_ln102_reg_3523 = ap_const_lv1_0) and (icmp_ln98_reg_2877_pp0_iter4_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op909_write_state37_assign_proc : process(grp_nbwritereq_fu_202_p3, icmp_ln98_1_reg_2891_pp0_iter4_reg, icmp_ln102_1_reg_3557)
    begin
                ap_predicate_op909_write_state37 <= ((grp_nbwritereq_fu_202_p3 = ap_const_lv1_1) and (icmp_ln102_1_reg_3557 = ap_const_lv1_0) and (icmp_ln98_1_reg_2891_pp0_iter4_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op945_write_state38_assign_proc : process(grp_nbwritereq_fu_202_p3, icmp_ln98_2_reg_2905_pp0_iter4_reg, icmp_ln102_2_reg_3591)
    begin
                ap_predicate_op945_write_state38 <= ((grp_nbwritereq_fu_202_p3 = ap_const_lv1_1) and (icmp_ln102_2_reg_3591 = ap_const_lv1_0) and (icmp_ln98_2_reg_2905_pp0_iter4_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op981_write_state39_assign_proc : process(grp_nbwritereq_fu_202_p3, icmp_ln98_3_reg_2919_pp0_iter4_reg, icmp_ln102_3_reg_3625)
    begin
                ap_predicate_op981_write_state39 <= ((grp_nbwritereq_fu_202_p3 = ap_const_lv1_1) and (icmp_ln102_3_reg_3625 = ap_const_lv1_0) and (icmp_ln98_3_reg_2919_pp0_iter4_reg = ap_const_lv1_0));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_post_id_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, post_id_fu_150, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_post_id_2 <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_post_id_2 <= post_id_fu_150;
        end if; 
    end process;

    delta_10_fu_2096_p3 <= 
        select_ln58_3_fu_2088_p3 when (tmp_32_fu_2058_p3(0) = '1') else 
        tmp_23_cast_fu_2049_p4;
    delta_12_fu_1987_p3 <= 
        select_ln51_4_fu_1980_p3 when (tmp_37_fu_1955_p3(0) = '1') else 
        tmp_44_cast_reg_3542;
    delta_13_fu_2237_p3 <= 
        select_ln58_4_fu_2229_p3 when (tmp_39_fu_2199_p3(0) = '1') else 
        tmp_48_cast_fu_2190_p4;
    delta_15_fu_2137_p3 <= 
        select_ln51_5_fu_2130_p3 when (tmp_43_fu_2105_p3(0) = '1') else 
        tmp_53_cast_reg_3576;
    delta_16_fu_2378_p3 <= 
        select_ln58_5_fu_2370_p3 when (tmp_45_fu_2340_p3(0) = '1') else 
        tmp_57_cast_fu_2331_p4;
    delta_18_fu_2278_p3 <= 
        select_ln51_6_fu_2271_p3 when (tmp_50_fu_2246_p3(0) = '1') else 
        tmp_62_cast_reg_3610;
    delta_19_fu_2500_p3 <= 
        select_ln58_6_fu_2492_p3 when (tmp_52_fu_2462_p3(0) = '1') else 
        tmp_66_cast_fu_2453_p4;
    delta_1_fu_1638_p3 <= 
        select_ln58_fu_1630_p3 when (tmp_15_fu_1600_p3(0) = '1') else 
        tmp_11_cast_fu_1591_p4;
    delta_21_fu_2419_p3 <= 
        select_ln51_7_fu_2412_p3 when (tmp_56_fu_2387_p3(0) = '1') else 
        tmp_76_cast_reg_3644;
    delta_22_fu_2579_p3 <= 
        select_ln58_7_fu_2571_p3 when (tmp_58_fu_2541_p3(0) = '1') else 
        tmp_78_cast_fu_2532_p4;
    delta_3_fu_1499_p3 <= 
        select_ln51_1_fu_1492_p3 when (tmp_17_fu_1467_p3(0) = '1') else 
        tmp_13_cast_reg_3330;
    delta_4_fu_1804_p3 <= 
        select_ln58_1_fu_1796_p3 when (tmp_18_fu_1766_p3(0) = '1') else 
        tmp_15_cast_fu_1757_p4;
    delta_6_fu_1679_p3 <= 
        select_ln51_2_fu_1672_p3 when (tmp_23_fu_1647_p3(0) = '1') else 
        tmp_17_cast_reg_3410;
    delta_7_fu_1946_p3 <= 
        select_ln58_2_fu_1938_p3 when (tmp_25_fu_1908_p3(0) = '1') else 
        tmp_19_cast_fu_1899_p4;
    delta_9_fu_1845_p3 <= 
        select_ln51_3_fu_1838_p3 when (tmp_30_fu_1813_p3(0) = '1') else 
        tmp_21_cast_reg_3485;
    delta_fu_1365_p3 <= 
        select_ln51_fu_1358_p3 when (tmp_14_fu_1333_p3(0) = '1') else 
        tmp_10_cast_reg_3264;
    dt_1_fu_634_p2 <= std_logic_vector(unsigned(p_ZL16post_spike_times_1_q0) - unsigned(current_time));
    dt_2_fu_645_p2 <= std_logic_vector(unsigned(p_ZL16post_spike_times_2_q0) - unsigned(current_time));
    dt_3_fu_656_p2 <= std_logic_vector(unsigned(p_ZL16post_spike_times_3_q0) - unsigned(current_time));
    dt_4_fu_667_p2 <= std_logic_vector(unsigned(p_ZL16post_spike_times_4_q0) - unsigned(current_time));
    dt_5_fu_678_p2 <= std_logic_vector(unsigned(p_ZL16post_spike_times_5_q0) - unsigned(current_time));
    dt_6_fu_689_p2 <= std_logic_vector(unsigned(p_ZL16post_spike_times_6_q0) - unsigned(current_time));
    dt_7_fu_700_p2 <= std_logic_vector(unsigned(p_ZL16post_spike_times_7_q0) - unsigned(current_time));
    dt_fu_623_p2 <= std_logic_vector(unsigned(p_ZL16post_spike_times_0_q0) - unsigned(current_time));
    dt_ratio_10_fu_1457_p1 <= grp_fu_1184_p2(16 - 1 downto 0);
    dt_ratio_11_fu_1551_p1 <= sdiv_ln55_5_reg_3384(16 - 1 downto 0);
    dt_ratio_12_fu_1571_p1 <= grp_fu_1208_p2(16 - 1 downto 0);
    dt_ratio_13_fu_1711_p1 <= sdiv_ln55_6_reg_3448(16 - 1 downto 0);
    dt_ratio_14_fu_1581_p1 <= grp_fu_1232_p2(16 - 1 downto 0);
    dt_ratio_15_fu_1731_p1 <= sdiv_ln55_7_reg_3459(16 - 1 downto 0);
    dt_ratio_1_fu_1247_p1 <= sdiv_ln55_reg_3225(16 - 1 downto 0);
    dt_ratio_2_fu_1308_p1 <= sdiv_ln48_1_reg_3241(16 - 1 downto 0);
    dt_ratio_3_fu_1293_p1 <= sdiv_ln55_1_reg_3236(16 - 1 downto 0);
    dt_ratio_4_fu_1412_p1 <= sdiv_ln48_2_reg_3299(16 - 1 downto 0);
    dt_ratio_5_fu_1397_p1 <= sdiv_ln55_2_reg_3294(16 - 1 downto 0);
    dt_ratio_6_fu_1323_p1 <= grp_fu_1136_p2(16 - 1 downto 0);
    dt_ratio_7_fu_1427_p1 <= sdiv_ln55_3_reg_3304(16 - 1 downto 0);
    dt_ratio_8_fu_1447_p1 <= grp_fu_1160_p2(16 - 1 downto 0);
    dt_ratio_9_fu_1531_p1 <= sdiv_ln55_4_reg_3373(16 - 1 downto 0);
    dt_ratio_fu_1237_p1 <= grp_fu_768_p2(16 - 1 downto 0);
    exp_decay_10_fu_1461_p2 <= std_logic_vector(unsigned(ap_const_lv16_100) - unsigned(dt_ratio_10_fu_1457_p1));
    exp_decay_11_fu_1554_p2 <= std_logic_vector(unsigned(dt_ratio_11_fu_1551_p1) + unsigned(ap_const_lv16_100));
    exp_decay_12_fu_1575_p2 <= std_logic_vector(unsigned(ap_const_lv16_100) - unsigned(dt_ratio_12_fu_1571_p1));
    exp_decay_13_fu_1714_p2 <= std_logic_vector(unsigned(dt_ratio_13_fu_1711_p1) + unsigned(ap_const_lv16_100));
    exp_decay_14_fu_1585_p2 <= std_logic_vector(unsigned(ap_const_lv16_100) - unsigned(dt_ratio_14_fu_1581_p1));
    exp_decay_15_fu_1734_p2 <= std_logic_vector(unsigned(dt_ratio_15_fu_1731_p1) + unsigned(ap_const_lv16_100));
    exp_decay_1_fu_1250_p2 <= std_logic_vector(unsigned(dt_ratio_1_fu_1247_p1) + unsigned(ap_const_lv16_100));
    exp_decay_2_fu_1311_p2 <= std_logic_vector(unsigned(ap_const_lv16_100) - unsigned(dt_ratio_2_fu_1308_p1));
    exp_decay_3_fu_1296_p2 <= std_logic_vector(unsigned(dt_ratio_3_fu_1293_p1) + unsigned(ap_const_lv16_100));
    exp_decay_4_fu_1415_p2 <= std_logic_vector(unsigned(ap_const_lv16_100) - unsigned(dt_ratio_4_fu_1412_p1));
    exp_decay_5_fu_1400_p2 <= std_logic_vector(unsigned(dt_ratio_5_fu_1397_p1) + unsigned(ap_const_lv16_100));
    exp_decay_6_fu_1327_p2 <= std_logic_vector(unsigned(ap_const_lv16_100) - unsigned(dt_ratio_6_fu_1323_p1));
    exp_decay_7_fu_1430_p2 <= std_logic_vector(unsigned(dt_ratio_7_fu_1427_p1) + unsigned(ap_const_lv16_100));
    exp_decay_8_fu_1451_p2 <= std_logic_vector(unsigned(ap_const_lv16_100) - unsigned(dt_ratio_8_fu_1447_p1));
    exp_decay_9_fu_1534_p2 <= std_logic_vector(unsigned(dt_ratio_9_fu_1531_p1) + unsigned(ap_const_lv16_100));
    exp_decay_fu_1241_p2 <= std_logic_vector(unsigned(ap_const_lv16_100) - unsigned(dt_ratio_fu_1237_p1));

    grp_fu_1100_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1100_ce <= ap_const_logic_1;
        else 
            grp_fu_1100_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1100_p0 <= (trunc_ln55_4_reg_3045 & ap_const_lv16_0);
    grp_fu_1100_p1 <= sext_ln58_cast_reg_2753(16 - 1 downto 0);

    grp_fu_1112_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1112_ce <= ap_const_logic_1;
        else 
            grp_fu_1112_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1112_p0 <= (trunc_ln48_4_reg_3050 & ap_const_lv16_0);
    grp_fu_1112_p1 <= sext_ln55_cast_reg_2789(16 - 1 downto 0);

    grp_fu_1124_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1124_ce <= ap_const_logic_1;
        else 
            grp_fu_1124_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1124_p0 <= (trunc_ln55_6_reg_3067 & ap_const_lv16_0);
    grp_fu_1124_p1 <= sext_ln58_cast_reg_2753(16 - 1 downto 0);

    grp_fu_1136_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1136_ce <= ap_const_logic_1;
        else 
            grp_fu_1136_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1136_p0 <= (trunc_ln48_6_reg_3072 & ap_const_lv16_0);
    grp_fu_1136_p1 <= sext_ln55_cast_reg_2789(16 - 1 downto 0);

    grp_fu_1148_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1148_ce <= ap_const_logic_1;
        else 
            grp_fu_1148_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1148_p0 <= (trunc_ln55_8_reg_3089 & ap_const_lv16_0);
    grp_fu_1148_p1 <= sext_ln58_cast_reg_2753(16 - 1 downto 0);

    grp_fu_1160_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1160_ce <= ap_const_logic_1;
        else 
            grp_fu_1160_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1160_p0 <= (trunc_ln48_8_reg_3094 & ap_const_lv16_0);
    grp_fu_1160_p1 <= sext_ln55_cast_reg_2789(16 - 1 downto 0);

    grp_fu_1172_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1172_ce <= ap_const_logic_1;
        else 
            grp_fu_1172_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1172_p0 <= (trunc_ln55_10_reg_3111 & ap_const_lv16_0);
    grp_fu_1172_p1 <= sext_ln58_cast_reg_2753(16 - 1 downto 0);

    grp_fu_1184_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1184_ce <= ap_const_logic_1;
        else 
            grp_fu_1184_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1184_p0 <= (trunc_ln48_10_reg_3116 & ap_const_lv16_0);
    grp_fu_1184_p1 <= sext_ln55_cast_reg_2789(16 - 1 downto 0);

    grp_fu_1196_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1196_ce <= ap_const_logic_1;
        else 
            grp_fu_1196_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1196_p0 <= (trunc_ln55_12_reg_3133 & ap_const_lv16_0);
    grp_fu_1196_p1 <= sext_ln58_cast_reg_2753(16 - 1 downto 0);

    grp_fu_1208_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1208_ce <= ap_const_logic_1;
        else 
            grp_fu_1208_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1208_p0 <= (trunc_ln48_12_reg_3138 & ap_const_lv16_0);
    grp_fu_1208_p1 <= sext_ln55_cast_reg_2789(16 - 1 downto 0);

    grp_fu_1220_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1220_ce <= ap_const_logic_1;
        else 
            grp_fu_1220_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1220_p0 <= (trunc_ln55_14_reg_3155 & ap_const_lv16_0);
    grp_fu_1220_p1 <= sext_ln58_cast_reg_2753(16 - 1 downto 0);

    grp_fu_1232_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_1232_ce <= ap_const_logic_1;
        else 
            grp_fu_1232_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1232_p0 <= (trunc_ln48_14_reg_3160 & ap_const_lv16_0);
    grp_fu_1232_p1 <= sext_ln55_cast_reg_2789(16 - 1 downto 0);

    grp_fu_2622_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_2622_ce <= ap_const_logic_1;
        else 
            grp_fu_2622_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2622_p0 <= sext_ln93_cast_reg_2741(16 - 1 downto 0);
    grp_fu_2622_p1 <= grp_fu_2622_p10(16 - 1 downto 0);
    grp_fu_2622_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_1_fu_1250_p2),31));
    grp_fu_2622_p2 <= ap_const_lv31_0(1 - 1 downto 0);

    grp_fu_2632_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_2632_ce <= ap_const_logic_1;
        else 
            grp_fu_2632_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2632_p0 <= sext_ln93_cast_reg_2741(16 - 1 downto 0);
    grp_fu_2632_p1 <= grp_fu_2632_p10(16 - 1 downto 0);
    grp_fu_2632_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_3_reg_3276),31));
    grp_fu_2632_p2 <= ap_const_lv31_0(1 - 1 downto 0);

    grp_fu_2642_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_2642_ce <= ap_const_logic_1;
        else 
            grp_fu_2642_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2642_p0 <= sext_ln93_cast_reg_2741(16 - 1 downto 0);
    grp_fu_2642_p1 <= grp_fu_2642_p10(16 - 1 downto 0);
    grp_fu_2642_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_5_reg_3342),31));
    grp_fu_2642_p2 <= ap_const_lv31_0(1 - 1 downto 0);

    grp_fu_2652_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_2652_ce <= ap_const_logic_1;
        else 
            grp_fu_2652_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2652_p0 <= sext_ln93_cast_reg_2741(16 - 1 downto 0);
    grp_fu_2652_p1 <= grp_fu_2652_p10(16 - 1 downto 0);
    grp_fu_2652_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_7_reg_3360),31));
    grp_fu_2652_p2 <= ap_const_lv31_0(1 - 1 downto 0);

    grp_fu_2662_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_2662_ce <= ap_const_logic_1;
        else 
            grp_fu_2662_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2662_p0 <= sext_ln93_cast_reg_2741(16 - 1 downto 0);
    grp_fu_2662_p1 <= grp_fu_2662_p10(16 - 1 downto 0);
    grp_fu_2662_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_9_reg_3422),31));
    grp_fu_2662_p2 <= ap_const_lv31_0(1 - 1 downto 0);

    grp_fu_2672_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_2672_ce <= ap_const_logic_1;
        else 
            grp_fu_2672_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2672_p0 <= sext_ln93_cast_reg_2741(16 - 1 downto 0);
    grp_fu_2672_p1 <= grp_fu_2672_p10(16 - 1 downto 0);
    grp_fu_2672_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_11_reg_3435),31));
    grp_fu_2672_p2 <= ap_const_lv31_0(1 - 1 downto 0);

    grp_fu_2682_ce_assign_proc : process(ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_2682_ce <= ap_const_logic_1;
        else 
            grp_fu_2682_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2682_p0 <= sext_ln93_cast_reg_2741(16 - 1 downto 0);
    grp_fu_2682_p1 <= grp_fu_2682_p10(16 - 1 downto 0);
    grp_fu_2682_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_13_reg_3497),31));
    grp_fu_2682_p2 <= ap_const_lv31_0(1 - 1 downto 0);

    grp_fu_2692_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_2692_ce <= ap_const_logic_1;
        else 
            grp_fu_2692_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2692_p0 <= sext_ln93_cast_reg_2741(16 - 1 downto 0);
    grp_fu_2692_p1 <= grp_fu_2692_p10(16 - 1 downto 0);
    grp_fu_2692_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_15_reg_3510),31));
    grp_fu_2692_p2 <= ap_const_lv31_0(1 - 1 downto 0);
    grp_fu_529_p4 <= post_id_2_reg_2817_pp0_iter4_reg(5 downto 2);

    grp_fu_752_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_752_ce <= ap_const_logic_1;
        else 
            grp_fu_752_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_752_p0 <= (trunc_ln55_fu_741_p1 & ap_const_lv16_0);
    grp_fu_752_p1 <= sext_ln58_cast_reg_2753(16 - 1 downto 0);

    grp_fu_768_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_768_ce <= ap_const_logic_1;
        else 
            grp_fu_768_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_768_p0 <= (trunc_ln48_fu_757_p1 & ap_const_lv16_0);
    grp_fu_768_p1 <= sext_ln55_cast_reg_2789(16 - 1 downto 0);

    grp_fu_820_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_820_ce <= ap_const_logic_1;
        else 
            grp_fu_820_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_820_p0 <= (trunc_ln55_2_fu_809_p1 & ap_const_lv16_0);
    grp_fu_820_p1 <= sext_ln58_cast_reg_2753(16 - 1 downto 0);

    grp_fu_836_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_836_ce <= ap_const_logic_1;
        else 
            grp_fu_836_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_836_p0 <= (trunc_ln48_2_fu_825_p1 & ap_const_lv16_0);
    grp_fu_836_p1 <= sext_ln55_cast_reg_2789(16 - 1 downto 0);
    grp_nbwritereq_fu_202_p3 <= (0=>weight_update_fifo_full_n, others=>'-');
    icmp_ln102_1_fu_1893_p2 <= "1" when (delta_25_reg_347 = ap_const_lv16_0) else "0";
    icmp_ln102_2_fu_2043_p2 <= "1" when (delta_26_reg_373 = ap_const_lv16_0) else "0";
    icmp_ln102_3_fu_2184_p2 <= "1" when (delta_27_reg_399 = ap_const_lv16_0) else "0";
    icmp_ln102_4_fu_2325_p2 <= "1" when (delta_28_reg_425 = ap_const_lv16_0) else "0";
    icmp_ln102_5_fu_2440_p2 <= "1" when (delta_29_reg_451 = ap_const_lv16_0) else "0";
    icmp_ln102_6_fu_2526_p2 <= "1" when (delta_30_reg_477 = ap_const_lv16_0) else "0";
    icmp_ln102_7_fu_2602_p2 <= "1" when (delta_31_reg_503 = ap_const_lv16_0) else "0";
    icmp_ln102_fu_1751_p2 <= "1" when (delta_24_reg_321 = ap_const_lv16_0) else "0";
    icmp_ln41_fu_562_p2 <= "1" when (current_time = ap_const_lv32_0) else "0";
    icmp_ln46_10_fu_967_p2 <= "1" when (signed(dt_5_reg_2951) > signed(ap_const_lv32_0)) else "0";
    icmp_ln46_11_fu_972_p2 <= "1" when (signed(dt_5_reg_2951) < signed(zext_ln46_cast_reg_2777)) else "0";
    icmp_ln46_12_fu_1009_p2 <= "1" when (signed(dt_6_reg_2965) > signed(ap_const_lv32_0)) else "0";
    icmp_ln46_13_fu_1014_p2 <= "1" when (signed(dt_6_reg_2965) < signed(zext_ln46_cast_reg_2777)) else "0";
    icmp_ln46_14_fu_1051_p2 <= "1" when (signed(dt_7_reg_2979) > signed(ap_const_lv32_0)) else "0";
    icmp_ln46_15_fu_1056_p2 <= "1" when (signed(dt_7_reg_2979) < signed(zext_ln46_cast_reg_2777)) else "0";
    icmp_ln46_1_fu_710_p2 <= "1" when (signed(dt_reg_2881) < signed(zext_ln46_cast_reg_2777)) else "0";
    icmp_ln46_2_fu_773_p2 <= "1" when (signed(dt_1_reg_2895) > signed(ap_const_lv32_0)) else "0";
    icmp_ln46_3_fu_778_p2 <= "1" when (signed(dt_1_reg_2895) < signed(zext_ln46_cast_reg_2777)) else "0";
    icmp_ln46_4_fu_841_p2 <= "1" when (signed(dt_2_reg_2909) > signed(ap_const_lv32_0)) else "0";
    icmp_ln46_5_fu_846_p2 <= "1" when (signed(dt_2_reg_2909) < signed(zext_ln46_cast_reg_2777)) else "0";
    icmp_ln46_6_fu_883_p2 <= "1" when (signed(dt_3_reg_2923) > signed(ap_const_lv32_0)) else "0";
    icmp_ln46_7_fu_888_p2 <= "1" when (signed(dt_3_reg_2923) < signed(zext_ln46_cast_reg_2777)) else "0";
    icmp_ln46_8_fu_925_p2 <= "1" when (signed(dt_4_reg_2937) > signed(ap_const_lv32_0)) else "0";
    icmp_ln46_9_fu_930_p2 <= "1" when (signed(dt_4_reg_2937) < signed(zext_ln46_cast_reg_2777)) else "0";
    icmp_ln46_fu_705_p2 <= "1" when (signed(dt_reg_2881) > signed(ap_const_lv32_0)) else "0";
    icmp_ln50_1_fu_1317_p2 <= "1" when (signed(exp_decay_2_fu_1311_p2) > signed(ap_const_lv16_0)) else "0";
    icmp_ln50_2_fu_1421_p2 <= "1" when (signed(exp_decay_4_fu_1415_p2) > signed(ap_const_lv16_0)) else "0";
    icmp_ln50_3_fu_1442_p2 <= "1" when (signed(exp_decay_6_reg_3309) > signed(ap_const_lv16_0)) else "0";
    icmp_ln50_4_fu_1546_p2 <= "1" when (signed(exp_decay_8_reg_3378) > signed(ap_const_lv16_0)) else "0";
    icmp_ln50_5_fu_1566_p2 <= "1" when (signed(exp_decay_10_reg_3389) > signed(ap_const_lv16_0)) else "0";
    icmp_ln50_6_fu_1726_p2 <= "1" when (signed(exp_decay_12_reg_3453) > signed(ap_const_lv16_0)) else "0";
    icmp_ln50_7_fu_1746_p2 <= "1" when (signed(exp_decay_14_reg_3464) > signed(ap_const_lv16_0)) else "0";
    icmp_ln50_fu_1266_p2 <= "1" when (signed(exp_decay_reg_3230) > signed(ap_const_lv16_0)) else "0";
    icmp_ln51_1_fu_1481_p2 <= "0" when (tmp_12_fu_1474_p3 = ap_const_lv16_0) else "1";
    icmp_ln51_2_fu_1661_p2 <= "0" when (tmp_24_fu_1654_p3 = ap_const_lv16_0) else "1";
    icmp_ln51_3_fu_1827_p2 <= "0" when (tmp_31_fu_1820_p3 = ap_const_lv16_0) else "1";
    icmp_ln51_4_fu_1969_p2 <= "0" when (tmp_38_fu_1962_p3 = ap_const_lv16_0) else "1";
    icmp_ln51_5_fu_2119_p2 <= "0" when (tmp_44_fu_2112_p3 = ap_const_lv16_0) else "1";
    icmp_ln51_6_fu_2260_p2 <= "0" when (tmp_51_fu_2253_p3 = ap_const_lv16_0) else "1";
    icmp_ln51_7_fu_2401_p2 <= "0" when (tmp_57_fu_2394_p3 = ap_const_lv16_0) else "1";
    icmp_ln51_fu_1347_p2 <= "0" when (tmp_s_fu_1340_p3 = ap_const_lv16_0) else "1";
    icmp_ln53_1_fu_804_p2 <= "1" when (signed(zext_ln53_reg_2801) > signed(sub_ln53_1_fu_798_p2)) else "0";
    icmp_ln53_2_fu_872_p2 <= "1" when (signed(zext_ln53_reg_2801) > signed(sub_ln53_2_fu_866_p2)) else "0";
    icmp_ln53_3_fu_914_p2 <= "1" when (signed(zext_ln53_reg_2801) > signed(sub_ln53_3_fu_908_p2)) else "0";
    icmp_ln53_4_fu_956_p2 <= "1" when (signed(zext_ln53_reg_2801) > signed(sub_ln53_4_fu_950_p2)) else "0";
    icmp_ln53_5_fu_998_p2 <= "1" when (signed(zext_ln53_reg_2801) > signed(sub_ln53_5_fu_992_p2)) else "0";
    icmp_ln53_6_fu_1040_p2 <= "1" when (signed(zext_ln53_reg_2801) > signed(sub_ln53_6_fu_1034_p2)) else "0";
    icmp_ln53_7_fu_1082_p2 <= "1" when (signed(zext_ln53_reg_2801) > signed(sub_ln53_7_fu_1076_p2)) else "0";
    icmp_ln53_fu_736_p2 <= "1" when (signed(zext_ln53_reg_2801) > signed(sub_ln53_fu_730_p2)) else "0";
    icmp_ln57_1_fu_1302_p2 <= "1" when (signed(exp_decay_3_fu_1296_p2) > signed(ap_const_lv16_0)) else "0";
    icmp_ln57_2_fu_1406_p2 <= "1" when (signed(exp_decay_5_fu_1400_p2) > signed(ap_const_lv16_0)) else "0";
    icmp_ln57_3_fu_1436_p2 <= "1" when (signed(exp_decay_7_fu_1430_p2) > signed(ap_const_lv16_0)) else "0";
    icmp_ln57_4_fu_1540_p2 <= "1" when (signed(exp_decay_9_fu_1534_p2) > signed(ap_const_lv16_0)) else "0";
    icmp_ln57_5_fu_1560_p2 <= "1" when (signed(exp_decay_11_fu_1554_p2) > signed(ap_const_lv16_0)) else "0";
    icmp_ln57_6_fu_1720_p2 <= "1" when (signed(exp_decay_13_fu_1714_p2) > signed(ap_const_lv16_0)) else "0";
    icmp_ln57_7_fu_1740_p2 <= "1" when (signed(exp_decay_15_fu_1734_p2) > signed(ap_const_lv16_0)) else "0";
    icmp_ln57_fu_1256_p2 <= "1" when (signed(exp_decay_1_fu_1250_p2) > signed(ap_const_lv16_0)) else "0";
    icmp_ln58_1_fu_1784_p2 <= "0" when (tmp_19_fu_1776_p3 = ap_const_lv16_0) else "1";
    icmp_ln58_2_fu_1926_p2 <= "0" when (tmp_26_fu_1918_p3 = ap_const_lv16_0) else "1";
    icmp_ln58_3_fu_2076_p2 <= "0" when (tmp_33_fu_2068_p3 = ap_const_lv16_0) else "1";
    icmp_ln58_4_fu_2217_p2 <= "0" when (tmp_40_fu_2209_p3 = ap_const_lv16_0) else "1";
    icmp_ln58_5_fu_2358_p2 <= "0" when (tmp_46_fu_2350_p3 = ap_const_lv16_0) else "1";
    icmp_ln58_6_fu_2480_p2 <= "0" when (tmp_53_fu_2472_p3 = ap_const_lv16_0) else "1";
    icmp_ln58_7_fu_2559_p2 <= "0" when (tmp_59_fu_2551_p3 = ap_const_lv16_0) else "1";
    icmp_ln58_fu_1618_p2 <= "0" when (tmp_10_fu_1610_p3 = ap_const_lv16_0) else "1";
    icmp_ln98_1_fu_628_p2 <= "1" when (p_ZL16post_spike_times_1_q0 = ap_const_lv32_0) else "0";
    icmp_ln98_2_fu_639_p2 <= "1" when (p_ZL16post_spike_times_2_q0 = ap_const_lv32_0) else "0";
    icmp_ln98_3_fu_650_p2 <= "1" when (p_ZL16post_spike_times_3_q0 = ap_const_lv32_0) else "0";
    icmp_ln98_4_fu_661_p2 <= "1" when (p_ZL16post_spike_times_4_q0 = ap_const_lv32_0) else "0";
    icmp_ln98_5_fu_672_p2 <= "1" when (p_ZL16post_spike_times_5_q0 = ap_const_lv32_0) else "0";
    icmp_ln98_6_fu_683_p2 <= "1" when (p_ZL16post_spike_times_6_q0 = ap_const_lv32_0) else "0";
    icmp_ln98_7_fu_694_p2 <= "1" when (p_ZL16post_spike_times_7_q0 = ap_const_lv32_0) else "0";
    icmp_ln98_fu_617_p2 <= "1" when (p_ZL16post_spike_times_0_q0 = ap_const_lv32_0) else "0";
    lshr_ln5_fu_584_p4 <= ap_sig_allocacmp_post_id_2(5 downto 3);
    mul_ln51_1_fu_1378_p0 <= mul_ln51_1_fu_1378_p00(16 - 1 downto 0);
    mul_ln51_1_fu_1378_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_2_reg_3285),31));
    mul_ln51_1_fu_1378_p1 <= sext_ln48_cast_reg_2765(16 - 1 downto 0);
    mul_ln51_2_fu_1512_p0 <= mul_ln51_2_fu_1512_p00(16 - 1 downto 0);
    mul_ln51_2_fu_1512_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_4_reg_3351),31));
    mul_ln51_2_fu_1512_p1 <= sext_ln48_cast_reg_2765(16 - 1 downto 0);
    mul_ln51_3_fu_1692_p0 <= mul_ln51_3_fu_1692_p00(16 - 1 downto 0);
    mul_ln51_3_fu_1692_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_6_reg_3309),31));
    mul_ln51_3_fu_1692_p1 <= sext_ln48_cast_reg_2765(16 - 1 downto 0);
    mul_ln51_4_fu_1858_p0 <= mul_ln51_4_fu_1858_p00(16 - 1 downto 0);
    mul_ln51_4_fu_1858_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_8_reg_3378),31));
    mul_ln51_4_fu_1858_p1 <= sext_ln48_cast_reg_2765(16 - 1 downto 0);
    mul_ln51_5_fu_2000_p0 <= mul_ln51_5_fu_2000_p00(16 - 1 downto 0);
    mul_ln51_5_fu_2000_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_10_reg_3389),31));
    mul_ln51_5_fu_2000_p1 <= sext_ln48_cast_reg_2765(16 - 1 downto 0);
    mul_ln51_6_fu_2150_p0 <= mul_ln51_6_fu_2150_p00(16 - 1 downto 0);
    mul_ln51_6_fu_2150_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_12_reg_3453),31));
    mul_ln51_6_fu_2150_p1 <= sext_ln48_cast_reg_2765(16 - 1 downto 0);
    mul_ln51_7_fu_2291_p0 <= mul_ln51_7_fu_2291_p00(16 - 1 downto 0);
    mul_ln51_7_fu_2291_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_14_reg_3464),31));
    mul_ln51_7_fu_2291_p1 <= sext_ln48_cast_reg_2765(16 - 1 downto 0);
    mul_ln51_fu_1274_p0 <= mul_ln51_fu_1274_p00(16 - 1 downto 0);
    mul_ln51_fu_1274_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_decay_reg_3230),31));
    mul_ln51_fu_1274_p1 <= sext_ln48_cast_reg_2765(16 - 1 downto 0);
    p_0_fu_2608_p7 <= (((((current_time & delta_31_reg_503) & ap_const_lv2_0) & lshr_ln5_reg_2829_pp0_iter5_reg) & ap_const_lv3_7) & pre_id);
    p_1_fu_2028_p7 <= (((((current_time & delta_25_reg_347) & ap_const_lv2_0) & tmp_20_fu_2019_p4) & ap_const_lv1_1) & pre_id);
    p_2_fu_2169_p7 <= (((((current_time & delta_26_reg_373) & ap_const_lv2_0) & grp_fu_529_p4) & ap_const_lv2_2) & pre_id);
    p_3_fu_2310_p7 <= (((((current_time & delta_27_reg_399) & ap_const_lv2_0) & grp_fu_529_p4) & ap_const_lv2_3) & pre_id);
    p_4_fu_2426_p7 <= (((((current_time & delta_28_reg_425) & ap_const_lv2_0) & lshr_ln5_reg_2829_pp0_iter4_reg) & ap_const_lv3_4) & pre_id);
    p_5_fu_2509_p9 <= (((((((current_time & delta_29_reg_451) & ap_const_lv2_0) & lshr_ln5_reg_2829_pp0_iter4_reg) & ap_const_lv1_1) & tmp_47_reg_3675) & ap_const_lv1_1) & pre_id);
    p_6_fu_2588_p7 <= (((((current_time & delta_30_reg_477) & ap_const_lv2_0) & lshr_ln5_reg_2829_pp0_iter5_reg) & ap_const_lv3_6) & pre_id);
    p_ZL16post_spike_times_0_address0 <= zext_ln93_fu_594_p1(3 - 1 downto 0);
    p_ZL16post_spike_times_0_ce0 <= p_ZL16post_spike_times_0_ce0_local;

    p_ZL16post_spike_times_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL16post_spike_times_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZL16post_spike_times_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_spike_times_1_address0 <= zext_ln93_fu_594_p1(3 - 1 downto 0);
    p_ZL16post_spike_times_1_ce0 <= p_ZL16post_spike_times_1_ce0_local;

    p_ZL16post_spike_times_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL16post_spike_times_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZL16post_spike_times_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_spike_times_2_address0 <= zext_ln93_fu_594_p1(3 - 1 downto 0);
    p_ZL16post_spike_times_2_ce0 <= p_ZL16post_spike_times_2_ce0_local;

    p_ZL16post_spike_times_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL16post_spike_times_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZL16post_spike_times_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_spike_times_3_address0 <= zext_ln93_fu_594_p1(3 - 1 downto 0);
    p_ZL16post_spike_times_3_ce0 <= p_ZL16post_spike_times_3_ce0_local;

    p_ZL16post_spike_times_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL16post_spike_times_3_ce0_local <= ap_const_logic_1;
        else 
            p_ZL16post_spike_times_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_spike_times_4_address0 <= zext_ln93_fu_594_p1(3 - 1 downto 0);
    p_ZL16post_spike_times_4_ce0 <= p_ZL16post_spike_times_4_ce0_local;

    p_ZL16post_spike_times_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL16post_spike_times_4_ce0_local <= ap_const_logic_1;
        else 
            p_ZL16post_spike_times_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_spike_times_5_address0 <= zext_ln93_fu_594_p1(3 - 1 downto 0);
    p_ZL16post_spike_times_5_ce0 <= p_ZL16post_spike_times_5_ce0_local;

    p_ZL16post_spike_times_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL16post_spike_times_5_ce0_local <= ap_const_logic_1;
        else 
            p_ZL16post_spike_times_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_spike_times_6_address0 <= zext_ln93_fu_594_p1(3 - 1 downto 0);
    p_ZL16post_spike_times_6_ce0 <= p_ZL16post_spike_times_6_ce0_local;

    p_ZL16post_spike_times_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL16post_spike_times_6_ce0_local <= ap_const_logic_1;
        else 
            p_ZL16post_spike_times_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_spike_times_7_address0 <= zext_ln93_fu_594_p1(3 - 1 downto 0);
    p_ZL16post_spike_times_7_ce0 <= p_ZL16post_spike_times_7_ce0_local;

    p_ZL16post_spike_times_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL16post_spike_times_7_ce0_local <= ap_const_logic_1;
        else 
            p_ZL16post_spike_times_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_s_fu_1880_p6 <= ((((current_time & delta_24_reg_321) & ap_const_lv2_0) & trunc_ln110_fu_1877_p1) & pre_id);
    post_id_3_fu_606_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_post_id_2) + unsigned(ap_const_lv7_8));
    select_ln51_1_fu_1492_p3 <= 
        add_ln51_1_fu_1487_p2 when (icmp_ln51_1_fu_1481_p2(0) = '1') else 
        tmp_13_cast_reg_3330;
    select_ln51_2_fu_1672_p3 <= 
        add_ln51_2_fu_1667_p2 when (icmp_ln51_2_fu_1661_p2(0) = '1') else 
        tmp_17_cast_reg_3410;
    select_ln51_3_fu_1838_p3 <= 
        add_ln51_3_fu_1833_p2 when (icmp_ln51_3_fu_1827_p2(0) = '1') else 
        tmp_21_cast_reg_3485;
    select_ln51_4_fu_1980_p3 <= 
        add_ln51_4_fu_1975_p2 when (icmp_ln51_4_fu_1969_p2(0) = '1') else 
        tmp_44_cast_reg_3542;
    select_ln51_5_fu_2130_p3 <= 
        add_ln51_5_fu_2125_p2 when (icmp_ln51_5_fu_2119_p2(0) = '1') else 
        tmp_53_cast_reg_3576;
    select_ln51_6_fu_2271_p3 <= 
        add_ln51_6_fu_2266_p2 when (icmp_ln51_6_fu_2260_p2(0) = '1') else 
        tmp_62_cast_reg_3610;
    select_ln51_7_fu_2412_p3 <= 
        add_ln51_7_fu_2407_p2 when (icmp_ln51_7_fu_2401_p2(0) = '1') else 
        tmp_76_cast_reg_3644;
    select_ln51_fu_1358_p3 <= 
        add_ln51_fu_1353_p2 when (icmp_ln51_fu_1347_p2(0) = '1') else 
        tmp_10_cast_reg_3264;
    select_ln58_1_fu_1796_p3 <= 
        add_ln58_1_fu_1790_p2 when (icmp_ln58_1_fu_1784_p2(0) = '1') else 
        tmp_15_cast_fu_1757_p4;
    select_ln58_2_fu_1938_p3 <= 
        add_ln58_2_fu_1932_p2 when (icmp_ln58_2_fu_1926_p2(0) = '1') else 
        tmp_19_cast_fu_1899_p4;
    select_ln58_3_fu_2088_p3 <= 
        add_ln58_3_fu_2082_p2 when (icmp_ln58_3_fu_2076_p2(0) = '1') else 
        tmp_23_cast_fu_2049_p4;
    select_ln58_4_fu_2229_p3 <= 
        add_ln58_4_fu_2223_p2 when (icmp_ln58_4_fu_2217_p2(0) = '1') else 
        tmp_48_cast_fu_2190_p4;
    select_ln58_5_fu_2370_p3 <= 
        add_ln58_5_fu_2364_p2 when (icmp_ln58_5_fu_2358_p2(0) = '1') else 
        tmp_57_cast_fu_2331_p4;
    select_ln58_6_fu_2492_p3 <= 
        add_ln58_6_fu_2486_p2 when (icmp_ln58_6_fu_2480_p2(0) = '1') else 
        tmp_66_cast_fu_2453_p4;
    select_ln58_7_fu_2571_p3 <= 
        add_ln58_7_fu_2565_p2 when (icmp_ln58_7_fu_2559_p2(0) = '1') else 
        tmp_78_cast_fu_2532_p4;
    select_ln58_fu_1630_p3 <= 
        add_ln58_fu_1624_p2 when (icmp_ln58_fu_1618_p2(0) = '1') else 
        tmp_11_cast_fu_1591_p4;
        sext_ln48_cast_fu_546_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln48),31));

        sext_ln53_1_fu_795_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dt_1_reg_2895),33));

        sext_ln53_2_fu_863_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dt_2_reg_2909),33));

        sext_ln53_3_fu_905_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dt_3_reg_2923),33));

        sext_ln53_4_fu_947_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dt_4_reg_2937),33));

        sext_ln53_5_fu_989_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dt_5_reg_2951),33));

        sext_ln53_6_fu_1031_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dt_6_reg_2965),33));

        sext_ln53_7_fu_1073_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dt_7_reg_2979),33));

        sext_ln53_fu_727_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dt_reg_2881),33));

        sext_ln55_cast_fu_554_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln55),24));

        sext_ln58_cast_fu_542_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln58),24));

        sext_ln93_cast_fu_538_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln93),31));

    sub_ln53_1_fu_798_p2 <= std_logic_vector(unsigned(ap_const_lv33_0) - unsigned(sext_ln53_1_fu_795_p1));
    sub_ln53_2_fu_866_p2 <= std_logic_vector(unsigned(ap_const_lv33_0) - unsigned(sext_ln53_2_fu_863_p1));
    sub_ln53_3_fu_908_p2 <= std_logic_vector(unsigned(ap_const_lv33_0) - unsigned(sext_ln53_3_fu_905_p1));
    sub_ln53_4_fu_950_p2 <= std_logic_vector(unsigned(ap_const_lv33_0) - unsigned(sext_ln53_4_fu_947_p1));
    sub_ln53_5_fu_992_p2 <= std_logic_vector(unsigned(ap_const_lv33_0) - unsigned(sext_ln53_5_fu_989_p1));
    sub_ln53_6_fu_1034_p2 <= std_logic_vector(unsigned(ap_const_lv33_0) - unsigned(sext_ln53_6_fu_1031_p1));
    sub_ln53_7_fu_1076_p2 <= std_logic_vector(unsigned(ap_const_lv33_0) - unsigned(sext_ln53_7_fu_1073_p1));
    sub_ln53_fu_730_p2 <= std_logic_vector(unsigned(ap_const_lv33_0) - unsigned(sext_ln53_fu_727_p1));
    tmp_10_fu_1610_p3 <= (trunc_ln58_fu_1607_p1 & ap_const_lv7_0);
    tmp_11_cast_fu_1591_p1 <= grp_fu_2622_p3;
    tmp_11_cast_fu_1591_p4 <= tmp_11_cast_fu_1591_p1(24 downto 9);
    tmp_12_fu_1474_p3 <= (trunc_ln51_1_reg_3337 & ap_const_lv7_0);
    tmp_13_fu_720_p3 <= dt_reg_2881(31 downto 31);
    tmp_14_fu_1333_p3 <= mul_ln51_reg_3259(30 downto 30);
    tmp_15_cast_fu_1757_p1 <= grp_fu_2632_p3;
    tmp_15_cast_fu_1757_p4 <= tmp_15_cast_fu_1757_p1(24 downto 9);
    tmp_15_fu_1600_p1 <= grp_fu_2622_p3;
    tmp_15_fu_1600_p3 <= tmp_15_fu_1600_p1(30 downto 30);
    tmp_16_fu_788_p3 <= dt_1_reg_2895(31 downto 31);
    tmp_17_fu_1467_p3 <= mul_ln51_1_reg_3325(30 downto 30);
    tmp_18_fu_1766_p1 <= grp_fu_2632_p3;
    tmp_18_fu_1766_p3 <= tmp_18_fu_1766_p1(30 downto 30);
    tmp_19_cast_fu_1899_p1 <= grp_fu_2642_p3;
    tmp_19_cast_fu_1899_p4 <= tmp_19_cast_fu_1899_p1(24 downto 9);
    tmp_19_fu_1776_p3 <= (trunc_ln58_1_fu_1773_p1 & ap_const_lv7_0);
    tmp_20_fu_2019_p4 <= post_id_2_reg_2817_pp0_iter4_reg(5 downto 1);
    tmp_22_fu_856_p3 <= dt_2_reg_2909(31 downto 31);
    tmp_23_cast_fu_2049_p1 <= grp_fu_2652_p3;
    tmp_23_cast_fu_2049_p4 <= tmp_23_cast_fu_2049_p1(24 downto 9);
    tmp_23_fu_1647_p3 <= mul_ln51_2_reg_3405(30 downto 30);
    tmp_24_fu_1654_p3 <= (trunc_ln51_2_reg_3417 & ap_const_lv7_0);
    tmp_25_fu_1908_p1 <= grp_fu_2642_p3;
    tmp_25_fu_1908_p3 <= tmp_25_fu_1908_p1(30 downto 30);
    tmp_26_fu_1918_p3 <= (trunc_ln58_2_fu_1915_p1 & ap_const_lv7_0);
    tmp_29_fu_898_p3 <= dt_3_reg_2923(31 downto 31);
    tmp_30_fu_1813_p3 <= mul_ln51_3_reg_3480(30 downto 30);
    tmp_31_fu_1820_p3 <= (trunc_ln51_3_reg_3492 & ap_const_lv7_0);
    tmp_32_fu_2058_p1 <= grp_fu_2652_p3;
    tmp_32_fu_2058_p3 <= tmp_32_fu_2058_p1(30 downto 30);
    tmp_33_fu_2068_p3 <= (trunc_ln58_3_fu_2065_p1 & ap_const_lv7_0);
    tmp_36_fu_940_p3 <= dt_4_reg_2937(31 downto 31);
    tmp_37_fu_1955_p3 <= mul_ln51_4_reg_3537(30 downto 30);
    tmp_38_fu_1962_p3 <= (trunc_ln51_4_reg_3549 & ap_const_lv7_0);
    tmp_39_fu_2199_p1 <= grp_fu_2662_p3;
    tmp_39_fu_2199_p3 <= tmp_39_fu_2199_p1(30 downto 30);
    tmp_40_fu_2209_p3 <= (trunc_ln58_4_fu_2206_p1 & ap_const_lv7_0);
    tmp_42_fu_982_p3 <= dt_5_reg_2951(31 downto 31);
    tmp_43_fu_2105_p3 <= mul_ln51_5_reg_3571(30 downto 30);
    tmp_44_fu_2112_p3 <= (trunc_ln51_5_reg_3583 & ap_const_lv7_0);
    tmp_45_fu_2340_p1 <= grp_fu_2672_p3;
    tmp_45_fu_2340_p3 <= tmp_45_fu_2340_p1(30 downto 30);
    tmp_46_fu_2350_p3 <= (trunc_ln58_5_fu_2347_p1 & ap_const_lv7_0);
    tmp_48_cast_fu_2190_p1 <= grp_fu_2662_p3;
    tmp_48_cast_fu_2190_p4 <= tmp_48_cast_fu_2190_p1(24 downto 9);
    tmp_49_fu_1024_p3 <= dt_6_reg_2965(31 downto 31);
    tmp_50_fu_2246_p3 <= mul_ln51_6_reg_3605(30 downto 30);
    tmp_51_fu_2253_p3 <= (trunc_ln51_6_reg_3617 & ap_const_lv7_0);
    tmp_52_fu_2462_p1 <= grp_fu_2682_p3;
    tmp_52_fu_2462_p3 <= tmp_52_fu_2462_p1(30 downto 30);
    tmp_53_fu_2472_p3 <= (trunc_ln58_6_fu_2469_p1 & ap_const_lv7_0);
    tmp_55_fu_1066_p3 <= dt_7_reg_2979(31 downto 31);
    tmp_56_fu_2387_p3 <= mul_ln51_7_reg_3639(30 downto 30);
    tmp_57_cast_fu_2331_p1 <= grp_fu_2672_p3;
    tmp_57_cast_fu_2331_p4 <= tmp_57_cast_fu_2331_p1(24 downto 9);
    tmp_57_fu_2394_p3 <= (trunc_ln51_7_reg_3651 & ap_const_lv7_0);
    tmp_58_fu_2541_p1 <= grp_fu_2692_p3;
    tmp_58_fu_2541_p3 <= tmp_58_fu_2541_p1(30 downto 30);
    tmp_59_fu_2551_p3 <= (trunc_ln58_7_fu_2548_p1 & ap_const_lv7_0);
    tmp_66_cast_fu_2453_p1 <= grp_fu_2682_p3;
    tmp_66_cast_fu_2453_p4 <= tmp_66_cast_fu_2453_p1(24 downto 9);
    tmp_78_cast_fu_2532_p1 <= grp_fu_2692_p3;
    tmp_78_cast_fu_2532_p4 <= tmp_78_cast_fu_2532_p1(24 downto 9);
    tmp_fu_576_p3 <= ap_sig_allocacmp_post_id_2(6 downto 6);
    tmp_s_fu_1340_p3 <= (trunc_ln51_reg_3271 & ap_const_lv7_0);
    trunc_ln110_fu_1877_p1 <= post_id_2_reg_2817_pp0_iter4_reg(6 - 1 downto 0);
    trunc_ln48_10_fu_1006_p1 <= dt_5_reg_2951(8 - 1 downto 0);
    trunc_ln48_12_fu_1048_p1 <= dt_6_reg_2965(8 - 1 downto 0);
    trunc_ln48_14_fu_1090_p1 <= dt_7_reg_2979(8 - 1 downto 0);
    trunc_ln48_2_fu_825_p1 <= dt_1_reg_2895(8 - 1 downto 0);
    trunc_ln48_4_fu_880_p1 <= dt_2_reg_2909(8 - 1 downto 0);
    trunc_ln48_6_fu_922_p1 <= dt_3_reg_2923(8 - 1 downto 0);
    trunc_ln48_8_fu_964_p1 <= dt_4_reg_2937(8 - 1 downto 0);
    trunc_ln48_fu_757_p1 <= dt_reg_2881(8 - 1 downto 0);
    trunc_ln51_1_fu_1393_p1 <= mul_ln51_1_fu_1378_p2(9 - 1 downto 0);
    trunc_ln51_2_fu_1527_p1 <= mul_ln51_2_fu_1512_p2(9 - 1 downto 0);
    trunc_ln51_3_fu_1707_p1 <= mul_ln51_3_fu_1692_p2(9 - 1 downto 0);
    trunc_ln51_4_fu_1873_p1 <= mul_ln51_4_fu_1858_p2(9 - 1 downto 0);
    trunc_ln51_5_fu_2015_p1 <= mul_ln51_5_fu_2000_p2(9 - 1 downto 0);
    trunc_ln51_6_fu_2165_p1 <= mul_ln51_6_fu_2150_p2(9 - 1 downto 0);
    trunc_ln51_7_fu_2306_p1 <= mul_ln51_7_fu_2291_p2(9 - 1 downto 0);
    trunc_ln51_fu_1289_p1 <= mul_ln51_fu_1274_p2(9 - 1 downto 0);
    trunc_ln55_10_fu_1003_p1 <= dt_5_reg_2951(8 - 1 downto 0);
    trunc_ln55_12_fu_1045_p1 <= dt_6_reg_2965(8 - 1 downto 0);
    trunc_ln55_14_fu_1087_p1 <= dt_7_reg_2979(8 - 1 downto 0);
    trunc_ln55_2_fu_809_p1 <= dt_1_reg_2895(8 - 1 downto 0);
    trunc_ln55_4_fu_877_p1 <= dt_2_reg_2909(8 - 1 downto 0);
    trunc_ln55_6_fu_919_p1 <= dt_3_reg_2923(8 - 1 downto 0);
    trunc_ln55_8_fu_961_p1 <= dt_4_reg_2937(8 - 1 downto 0);
    trunc_ln55_fu_741_p1 <= dt_reg_2881(8 - 1 downto 0);
    trunc_ln58_1_fu_1773_p0 <= grp_fu_2632_p3;
    trunc_ln58_1_fu_1773_p1 <= trunc_ln58_1_fu_1773_p0(9 - 1 downto 0);
    trunc_ln58_2_fu_1915_p0 <= grp_fu_2642_p3;
    trunc_ln58_2_fu_1915_p1 <= trunc_ln58_2_fu_1915_p0(9 - 1 downto 0);
    trunc_ln58_3_fu_2065_p0 <= grp_fu_2652_p3;
    trunc_ln58_3_fu_2065_p1 <= trunc_ln58_3_fu_2065_p0(9 - 1 downto 0);
    trunc_ln58_4_fu_2206_p0 <= grp_fu_2662_p3;
    trunc_ln58_4_fu_2206_p1 <= trunc_ln58_4_fu_2206_p0(9 - 1 downto 0);
    trunc_ln58_5_fu_2347_p0 <= grp_fu_2672_p3;
    trunc_ln58_5_fu_2347_p1 <= trunc_ln58_5_fu_2347_p0(9 - 1 downto 0);
    trunc_ln58_6_fu_2469_p0 <= grp_fu_2682_p3;
    trunc_ln58_6_fu_2469_p1 <= trunc_ln58_6_fu_2469_p0(9 - 1 downto 0);
    trunc_ln58_7_fu_2548_p0 <= grp_fu_2692_p3;
    trunc_ln58_7_fu_2548_p1 <= trunc_ln58_7_fu_2548_p0(9 - 1 downto 0);
    trunc_ln58_fu_1607_p0 <= grp_fu_2622_p3;
    trunc_ln58_fu_1607_p1 <= trunc_ln58_fu_1607_p0(9 - 1 downto 0);

    weight_update_fifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, weight_update_fifo_full_n, grp_nbwritereq_fu_202_p3, ap_predicate_op1008_write_state40, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_grp1, icmp_ln98_reg_2877_pp0_iter4_reg, icmp_ln102_reg_3523, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_grp2, icmp_ln98_1_reg_2891_pp0_iter4_reg, icmp_ln102_1_reg_3557, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_grp3, icmp_ln98_2_reg_2905_pp0_iter4_reg, icmp_ln102_2_reg_3591, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_grp4, icmp_ln98_3_reg_2919_pp0_iter4_reg, icmp_ln102_3_reg_3625, ap_block_pp0_stage7_grp5, ap_block_pp0_stage0, icmp_ln98_5_reg_2947_pp0_iter4_reg, icmp_ln102_5_reg_3671, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp7, icmp_ln98_6_reg_2961_pp0_iter4_reg, icmp_ln102_6_reg_3683, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_grp8, icmp_ln98_7_reg_2975_pp0_iter5_reg, icmp_ln102_7_reg_3690)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_grp8) and (grp_nbwritereq_fu_202_p3 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln102_7_reg_3690 = ap_const_lv1_0) and (icmp_ln98_7_reg_2975_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_grp7) and (grp_nbwritereq_fu_202_p3 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln102_6_reg_3683 = ap_const_lv1_0) and (icmp_ln98_6_reg_2961_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (grp_nbwritereq_fu_202_p3 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln102_5_reg_3671 = ap_const_lv1_0) and (icmp_ln98_5_reg_2947_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_grp5) and (ap_predicate_op1008_write_state40 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter4 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_grp4) and (grp_nbwritereq_fu_202_p3 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln102_3_reg_3625 = ap_const_lv1_0) and (icmp_ln98_3_reg_2919_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_grp3) and (grp_nbwritereq_fu_202_p3 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (icmp_ln102_2_reg_3591 = ap_const_lv1_0) and (icmp_ln98_2_reg_2905_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_grp2) and (grp_nbwritereq_fu_202_p3 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (icmp_ln102_1_reg_3557 = ap_const_lv1_0) and (icmp_ln98_1_reg_2891_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_grp1) and (grp_nbwritereq_fu_202_p3 
    = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln102_reg_3523 = ap_const_lv1_0) and (icmp_ln98_reg_2877_pp0_iter4_reg = ap_const_lv1_0)))) then 
            weight_update_fifo_blk_n <= weight_update_fifo_full_n;
        else 
            weight_update_fifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    weight_update_fifo_din_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_predicate_op1008_write_state40, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_predicate_op1029_write_state41, ap_predicate_op1047_write_state42, ap_predicate_op1055_write_state43, ap_predicate_op873_write_state36, ap_predicate_op909_write_state37, ap_predicate_op945_write_state38, ap_predicate_op981_write_state39, p_s_fu_1880_p6, ap_block_pp0_stage3_01001_grp1, p_1_fu_2028_p7, ap_block_pp0_stage4_01001_grp2, p_2_fu_2169_p7, ap_block_pp0_stage5_01001_grp3, p_3_fu_2310_p7, ap_block_pp0_stage6_01001_grp4, p_4_fu_2426_p7, ap_block_pp0_stage7_01001_grp5, p_5_fu_2509_p9, ap_block_pp0_stage0_01001, p_6_fu_2588_p7, ap_block_pp0_stage1_01001_grp7, p_0_fu_2608_p7, ap_block_pp0_stage2_01001_grp8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_01001_grp8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_predicate_op1055_write_state43 = ap_const_boolean_1))) then 
            weight_update_fifo_din <= p_0_fu_2608_p7;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_01001_grp7) and (ap_predicate_op1047_write_state42 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            weight_update_fifo_din <= p_6_fu_2588_p7;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_op1029_write_state41 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            weight_update_fifo_din <= p_5_fu_2509_p9;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_01001_grp5) and (ap_predicate_op1008_write_state40 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            weight_update_fifo_din <= p_4_fu_2426_p7;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_01001_grp4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_predicate_op981_write_state39 = ap_const_boolean_1))) then 
            weight_update_fifo_din <= p_3_fu_2310_p7;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_01001_grp3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_predicate_op945_write_state38 = ap_const_boolean_1))) then 
            weight_update_fifo_din <= p_2_fu_2169_p7;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_01001_grp2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_predicate_op909_write_state37 = ap_const_boolean_1))) then 
            weight_update_fifo_din <= p_1_fu_2028_p7;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_01001_grp1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_predicate_op873_write_state36 = ap_const_boolean_1))) then 
            weight_update_fifo_din <= p_s_fu_1880_p6;
        else 
            weight_update_fifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    weight_update_fifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_predicate_op1008_write_state40, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_predicate_op1029_write_state41, ap_block_pp0_stage0_11001, ap_predicate_op1047_write_state42, ap_block_pp0_stage1_11001_grp7, ap_predicate_op1055_write_state43, ap_predicate_op873_write_state36, ap_predicate_op909_write_state37, ap_predicate_op945_write_state38, ap_predicate_op981_write_state39, ap_block_pp0_stage3_11001_grp1, ap_block_pp0_stage4_11001_grp2, ap_block_pp0_stage5_11001_grp3, ap_block_pp0_stage6_11001_grp4, ap_block_pp0_stage7_11001_grp5, ap_block_pp0_stage2_11001_grp8)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp7) and (ap_predicate_op1047_write_state42 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_op1029_write_state41 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_predicate_op1055_write_state43 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp5) and (ap_predicate_op1008_write_state40 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_predicate_op981_write_state39 
    = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_predicate_op945_write_state38 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_predicate_op909_write_state37 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_predicate_op873_write_state36 = ap_const_boolean_1)))) then 
            weight_update_fifo_write <= ap_const_logic_1;
        else 
            weight_update_fifo_write <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln46_cast_fu_550_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln46),32));
    zext_ln53_fu_558_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(params_stdp_window_val),33));
    zext_ln93_fu_594_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln5_fu_584_p4),64));
end behav;
