$comment
	File created using the following command:
		vcd file mux4_to_1.msim.vcd -direction
$end
$date
	Sun May 30 17:07:24 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module mux4_to_1_vlg_vec_tst $end
$var reg 4 ! in [3:0] $end
$var reg 2 " s [1:0] $end
$var wire 1 # out $end
$var wire 1 $ sampler $end
$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + mux2|out~0_combout $end
$var wire 1 , mux2|out~1_combout $end
$var wire 1 - s~combout [1] $end
$var wire 1 . s~combout [0] $end
$var wire 1 / in~combout [3] $end
$var wire 1 0 in~combout [2] $end
$var wire 1 1 in~combout [1] $end
$var wire 1 2 in~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
x$
0%
1&
x'
1(
1)
1*
0+
0,
0.
0-
02
01
00
0/
$end
#30000
b1 !
12
0$
1+
1,
1#
#60000
b0 !
02
1$
0+
0,
0#
#70000
b1 "
1.
0$
#80000
b10 !
11
1$
1+
1,
1#
#100000
b0 "
b0 !
01
0.
0$
0+
0,
0#
#140000
b100 !
b10 "
1-
10
1$
1,
1#
#160000
b0 !
00
0$
0,
0#
#170000
b0 "
0-
1$
#190000
b1000 !
b1 "
b11 "
1.
1-
1/
0$
1+
1,
1#
#210000
b0 !
0/
1$
0,
0#
#220000
b10 "
b0 "
0.
0-
0$
0+
1,
0,
1#
0#
#1000000
