# Random Access Memory Table

The RAM is accessible through `read_mem` and `write_mem` commands.

## Base Columns

The RAM Table has 8 columns:
1. the cycle counter `clk`,
1. the inverse-or-zero of clock cycle differences minus 1 `clk_di`,
1. the instruction executed in the previous clock cycle `previous_instruction`,
1. RAM address pointer `ramp`,
1. the value of the memory at that address `ramv`,
1. helper variable `iord` ("inverse of `ramp` difference", but elsewhere also "difference inverse" and `di` for short),
1. BÃ©zout coefficient polynomial coefficient 0 `bcpc0`,
1. BÃ©zout coefficient polynomial coefficient 1 `bcpc1`,

| Clock | Inverse of Clock Difference Minus One | Previous Instruction | RAM Pointer | RAM Value | Inverse of RAM Pointer Difference | BÃ©zout coefficient polynomial's coefficients 0 | BÃ©zout coefficient polynomial's coefficients 1 |
|:------|:--------------------------------------|:---------------------|:------------|:----------|:----------------------------------|:-----------------------------------------------|:-----------------------------------------------|
| -     | -                                     | -                    | -           | -         | -                                 | -                                              | -                                              |

Columns `clk`, `previous_instruction`, `ramp`, and `ramv` correspond to the columns of the same name in the [Processor Table](processor-table.md).
A permutation argument with the Processor Table establishes that, selecting the columns with these labels, the two tables' sets of rows are identical.

Column `iord` helps with detecting a change of `ramp` across two RAM Table rows.
The function of `iord` is best explained in the context of sorting the RAM Table's rows, which is what the next section is about.

The BÃ©zout coefficient polynomial coefficients `bcpc0` and `bcpc1` represent the coefficients of polynomials that are needed for the [contiguity argument](memory-consistency.md#contiguity-for-ram-table).
This argument establishes that all regions of constant `ramp` are contiguous.

Column `clk_di` is used to discount clock cycle differences that are equal to one.
It is necessary to establish the [inner sorting](memory-consistency.md#clock-jump-differences-and-inner-sorting) by `clk` within contiguous regions of constant `ramp`.

## Extension Columns

The RAM Table has 2 extension columns, `rppa` and `rpcjd`.

1. A Permutation Argument establishes that the rows in the RAM Table correspond to the rows of the [Processor Table](processor-table.md), after selecting for columns `clk`, `ramp`, `ramv` in both tables.
    The running product for this argument is contained in the `rppa` column.
1. In order to achieve [memory consistency](memory-consistency.md), a [multi-table Permutation Argument](memory-consistency.md#memory-like-tables) shows that all clock jump differences greater than one, from all memory-like tables (i.e., including the [OpStack Table](operational-stack-table.md) and the [JumpStack Table](jump-stack-table.md)), are contained in the `cjd` column of the [Processor Table](processor-table.md).
    The running product for this argument is contained in the `rpcjd` column.

## Sorting Rows

Up to order, the rows of the Hash Table in columns `clk`, `ramp`, `ramv` are identical to the rows in the [Processor Table](processor-table.md) in columns `clk`, `ramp`, and `ramv`.
In the Hash Table, the rows are arranged such that they

1. form contiguous regions of `ramp`, and
1. are sorted by cycle counter `clk` within each such region.

One way to achieve this is to sort by `ramp` first, `clk` second.

Coming back to `iord`:
if the difference between `ramp` in row $i$ and row $i+1$ is 0, then `iord` in row $i$ is 0.
Otherwise, `iord` in row $i$ is the multiplicative inverse of the difference between `ramp` in row $i+1$ and `ramp` in row $i$.
In the last row, there being no next row, `iord` is 0.

An example of the mechanics can be found below.
For reasons of display width, we abbreviate `previous_instruction` by `pi`.
For illustrative purposes only, we use four stack registers `st0` through `st3` in the example.
Triton VM has 16 stack registers, `st0` through `st15`.

Processor Table:

| clk | pi        | ci        | nia  | st0 | st1 | st2 | st3 | ramp | ramv |
|----:|:----------|:----------|:-----|----:|----:|----:|----:|-----:|-----:|
|   0 | -         | push      | 5    |   0 |   0 |   0 |   0 |    0 |    0 |
|   1 | push      | push      | 6    |   5 |   0 |   0 |   0 |    0 |    0 |
|   2 | push      | write_mem | pop  |   6 |   5 |   0 |   0 |    0 |    0 |
|   3 | write_mem | pop       | pop  |   6 |   5 |   0 |   0 |    5 |    6 |
|   4 | pop       | pop       | push |   5 |   0 |   0 |   0 |    5 |    6 |
|   5 | pop       | push      | 15   |   0 |   0 |   0 |   0 |    5 |    6 |
|   6 | push      | push      | 16   |  15 |   0 |   0 |   0 |    5 |    6 |
|   7 | push      | write_mem | pop  |  16 |  15 |   0 |   0 |    5 |    6 |
|   8 | write_mem | pop       | pop  |  16 |  15 |   0 |   0 |   15 |   16 |
|   9 | pop       | pop       | push |  15 |   0 |   0 |   0 |   15 |   16 |
|  10 | pop       | push      | 5    |   0 |   0 |   0 |   0 |   15 |   16 |
|  11 | push      | push      | 0    |   5 |   0 |   0 |   0 |   15 |   16 |
|  12 | push      | read_mem  | pop  |   0 |   5 |   0 |   0 |   15 |   16 |
|  13 | read_mem  | pop       | pop  |   6 |   5 |   0 |   0 |    5 |    6 |
|  14 | pop       | pop       | push |   5 |   0 |   0 |   0 |    5 |    6 |
|  15 | pop       | push      | 15   |   0 |   0 |   0 |   0 |    5 |    6 |
|  16 | push      | push      | 0    |  15 |   0 |   0 |   0 |    5 |    6 |
|  17 | push      | read_mem  | pop  |   0 |  15 |   0 |   0 |    5 |    6 |
|  18 | read_mem  | pop       | pop  |  16 |  15 |   0 |   0 |   15 |   16 |
|  19 | pop       | pop       | push |  15 |   0 |   0 |   0 |   15 |   16 |
|  20 | pop       | push      | 5    |   0 |   0 |   0 |   0 |   15 |   16 |
|  21 | push      | push      | 7    |   5 |   0 |   0 |   0 |   15 |   16 |
|  22 | push      | write_mem | pop  |   7 |   5 |   0 |   0 |   15 |   16 |
|  23 | write_mem | pop       | pop  |   7 |   5 |   0 |   0 |    5 |    7 |
|  24 | pop       | pop       | push |   5 |   0 |   0 |   0 |    5 |    7 |
|  25 | pop       | push      | 15   |   0 |   0 |   0 |   0 |    5 |    7 |
|  26 | push      | push      | 0    |  15 |   0 |   0 |   0 |    5 |    7 |
|  27 | push      | read_mem  | push |   0 |  15 |   0 |   0 |    5 |    7 |
|  28 | read_mem  | push      | 5    |  16 |  15 |   0 |   0 |   15 |   16 |
|  29 | push      | push      | 0    |   5 |  16 |  15 |   0 |   15 |   16 |
|  30 | push      | read_mem  | halt |   0 |   5 |  16 |  15 |   15 |   16 |
|  31 | read_mem  | halt      | halt |   7 |   5 |  16 |  15 |    5 |    7 |

RAM Table:

| clk | pi        | ramp | ramv |        iord |
|----:|:----------|-----:|-----:|------------:|
|   3 | write_mem |    5 |    6 |           0 |
|   4 | pop       |    5 |    6 |           0 |
|   5 | pop       |    5 |    6 |           0 |
|   6 | push      |    5 |    6 |           0 |
|   7 | push      |    5 |    6 |           0 |
|  13 | read_mem  |    5 |    6 |           0 |
|  14 | pop       |    5 |    6 |           0 |
|  15 | pop       |    5 |    6 |           0 |
|  16 | push      |    5 |    6 |           0 |
|  17 | push      |    5 |    6 |           0 |
|  23 | write_mem |    5 |    7 |           0 |
|  24 | pop       |    5 |    7 |           0 |
|  25 | pop       |    5 |    7 |           0 |
|  26 | push      |    5 |    7 |           0 |
|  27 | push      |    5 |    7 |           0 |
|  31 | read_mem  |    5 |    7 | -5${}^{-1}$ |
|   0 | -         |    0 |    0 |           0 |
|   1 | push      |    0 |    0 |           0 |
|   2 | push      |    0 |    0 | 15${}^{-1}$ |
|   8 | write_mem |   15 |   16 |           0 |
|   9 | pop       |   15 |   16 |           0 |
|  10 | pop       |   15 |   16 |           0 |
|  11 | push      |   15 |   16 |           0 |
|  12 | push      |   15 |   16 |           0 |
|  18 | read_mem  |   15 |   16 |           0 |
|  19 | pop       |   15 |   16 |           0 |
|  20 | pop       |   15 |   16 |           0 |
|  21 | push      |   15 |   16 |           0 |
|  22 | push      |   15 |   16 |           0 |
|  28 | read_mem  |   15 |   16 |           0 |
|  29 | push      |   15 |   16 |           0 |
|  30 | push      |   15 |   16 |           0 |

## Padding

A padding row is a direct copy of the RAM Table's row with the highest value for column `clk`, called template row, with the exception of the cycle count column `clk`.
In a padding row, the value of column `clk` is 1 greater than the value of column `clk` in the template row.
The padding row is inserted right below the template row.
Finally, the value of column `iord` is set to 0 in the template row.
These steps are repeated until the desired padded height is reached.
In total, above steps ensure that the Permutation Argument between the RAM Table and the [Processor Table](processor-table.md) holds up.

## Contiguity Argument

As a stepping stone to proving memory-consistency, it is necessary to prove that all regions of constant `ramp` are contiguous. In simpler terms, this condition stipulates that after filtering the rows in the RAM Table for any given `ramp` value, the resulting sublist of rows forms a contiguous sublist with no gaps. The contiguity establishes this property. What follows here is a summary of the [Contiguity Argument for RAM Consistency](memory-consistency.md#contiguity-for-ram-table).

The contiguity argument is a Randomized AIR without Preprocessing (RAP). In particular, there are 4 extension columns whose values depend on the verifier's challenge $\alpha$:

 - The running product polynomial `rpp`, which accumulates a factor $(\alpha - \mathsf{ramp})$ in every consecutive pair of rows (including the first) where the current row's `ramp` value is different from the previous row's `ramp` value.
 - The formal derivative `fd`, which is updated according to the product rule of differentiation and therefore tracks the formal derivative of `rpp`.
 - The BÃ©zout coefficient 0 `bc0`, which is the evaluation of the polynomial defined by the coefficients of `bcpc0` in $\alpha$.
 - The BÃ©zout coefficient 1 `bc1`, which is the evaluation of the polynomial defined by the coefficients of `bcpc1` in $\alpha$.

The contiguity of regions of constant `ramp` is implied by the square-freeness (as a polynomial in $\alpha$) of `rpp`. If `rpp` is square-free, then the BÃ©zout relation

$$ \mathsf{bc0} \cdot \mathsf{rpp} + \mathsf{bc1} \cdot \mathsf{fd} = 1 $$

holds for any $\alpha$. However, if `rp` is *not* square-free, indicating a malicious prover, then the above relation holds in a negligible fraction of possible $\alpha$'s. Therefore, the AIR enforces the BÃ©zout relation as a terminal boundary constraint.

## Inner Sorting

The second stepping stone to proving memory-consistency is to establish that the rows in each region of constant `ramp` are correctly sorted for `clk` in ascending order. To prove this property, we show that all differences of `clk` values difference greater than 1 in consecutive rows with the same `ramp` value â€“ the *clock jump differences* â€“ are contained in the `clk` table of the [Processor Table](processor-table.md). What follows here is a summary of the construction reduced to the RAM Table; the bulk of the logic and constraints that make this argument work is located in the Processor Table. The entirety of this construction is motivated and explained in [TIP-0003](https://github.com/TritonVM/triton-vm/blob/master/tips/tip-0003/tip-0003.md).

The inner sorting argument requires one extension column `cjdrp`, which contains a running product. Specifically, this column accumulates a factor $\beta - (\mathsf{clk}' - \mathsf{clk})$ in every pair of consecutive rows where a) the `ramp` value is the same, and b) the difference in `clk` values minus one is different from zero.

## Row Permutation Argument

Selecting for the columns `clk`, `ramp`, and `ramv`, the set of rows of the RAM Table is identical to the set of rows of the Processor Table. This argument requires one extension column, `rppa`, short for "running product for Permutation Argument". This column accumulates a factor $(a \cdot \mathsf{clk} + b \cdot \mathsf{ramp} + c \cdot \mathsf{ramv} - \gamma)$ in every row. In this expression, $a$, $b$, $c$, and $\gamma$ are challenges from the verifier.

# Arithmetic Intermediate Representation

Let all household items (ğŸª¥, ğŸ›, etc.) be challenges, concretely evaluation points, supplied by the verifier.
Let all fruit & vegetables (ğŸ¥, ğŸ¥¥, etc.) be challenges, concretely weights to compress rows, supplied by the verifier.
Both types of challenges are X-field elements, _i.e._, elements of $\mathbb{F}_{p^3}$.

## Initial Constraints

1. RAM value `ramv` is 0 or `previous_instruction` is `write_mem`.
1. The first coefficient of the BÃ©zout coefficient polynomial 0 `bcpc0` is 0.
1. The BÃ©zout coefficient 0 `bc0` is 0.
1. The BÃ©zout coefficient 1 `bc1` is equal to the first coefficient of the BÃ©zout coefficient polynomial `bcpc1`.
1. The running product polynomial `rpp` starts with `ğŸ§¼ - ramp`.
1. The formal derivative `fd` starts with 1.
1. The running product for clock jump differences `rpcjd` starts with 1.
1. The running product for the permutation argument with the Processor Table `rppa` has absorbed the first row with respect to challenges ğŸ, ğŸˆ, ğŸ, and ğŸŒ½ and indeterminate ğŸ›‹.

### Initial Constraints as Polynomials

1. `ramvÂ·(previous_instruction - opcode(write_mem))`
1. `bcpc0`
1. `bc0`
1. `bc1 - bcpc1`
1. `rpp - ğŸ§¼ + ramp`
1. `fd - 1`
1. `rpcjd - 1`
1. `rppa - ğŸ›‹ - ğŸÂ·clk - ğŸˆÂ·ramp - ğŸÂ·ramv - ğŸŒ½Â·previous_instruction`

## Consistency Constraints

None.

## Transition Constraints

1. If `(ramp - ramp')` is 0, then `iord` is 0, else `iord` is the multiplicative inverse of `(ramp' - ramp)`.
1. If the `ramp` changes and `previous_instruction` in the next row is not `write_mem`, then the RAM value `ramv` in the next row is 0.
1. If the `ramp` does not change and `previous_instruction` in the next row is not `write_mem`, then the RAM value `ramv` does not change.
1. The BÃ©zout coefficient polynomial coefficients are allowed to change only when the `ramp` changes.
1. The running product polynomial `rpp` accumulates a factor `(ğŸ§¼ - ramp)` whenever `ramp` changes.
1. The clock difference inverse `clk_di` is the inverse-or-zero of the clock difference minus 1.
1. The running product for clock jump differences `rpcjd` accumulates a factor `(ğŸš¿ - clk' + clk)` whenever that difference is greater than one and `ramp` is the same.
1. The running product for the permutation argument with the Processor Table `rppa` absorbs the next row with respect to challenges ğŸ, ğŸˆ, ğŸ, and ğŸŒ½ and indeterminate ğŸ›‹.

Written as Disjunctive Normal Form, the same constraints can be expressed as:
1. `iord` is 0 or `iord` is the inverse of `(ramp' - ramp)`.
1. `(ramp' - ramp)` is zero or `iord` is the inverse of `(ramp' - ramp)`.
1. `(ramp' - ramp)` is zero or `previous_instruction'` is `opcode(write_mem)` or `ramv'` 0.
1. `(ramp' - ramp)` non-zero or `previous_instruction'` is `opcode(write_mem)` or `ramv'` is `ramv`.
1. `bcpc0' - bcpc0` is zero or `(ramp' - ramp)` is nonzero.
1. `bcpc1' - bcpc1` is zero or `(ramp' - ramp)` is nonzero.
1. `(ramp' - ramp)` is zero and `rpp' = rpp`; or `(ramp' - ramp)` is nonzero and `rpp' = rppÂ·(ramp'-ğŸ§¼))` is zero.
1. the formal derivative `fd` applies the product rule of differentiation (as necessary).
1. BÃ©zout coefficient 0 is evaluated correctly.
1. BÃ©zout coefficient 1 is evaluated correctly.
1. `clk_di` is zero or the inverse of `(clk' - clk - 1)`.
1. `(clk' - clk - 1)` is zero or the inverse of `clk_di`.
1. `(clk' - clk - 1) â‰  0` and `rpcjd' = rpcjd`;
    or `ramp' - ramp â‰  0` and `rpcjd' = rpcjd`;
    or `(clk' - clk - 1) = 0` and `ramp' - ramp = 0` and `rpcjd' = rpcjdÂ·(ğŸš¿ - clk' + clk)`.
1. `rppa' = rppaÂ·(ğŸ›‹ - ğŸÂ·clk' - ğŸˆÂ·ramp' - ğŸÂ·ramv' - ğŸŒ½Â·previous_instruction')`

### Transition Constraints as Polynomials

1. `iordÂ·(iordÂ·(ramp' - ramp) - 1)`
1. `(ramp' - ramp)Â·(iordÂ·(ramp' - ramp) - 1)`
1. `(ramp' - ramp)Â·(previous_instruction - opcode(write_mem))Â·ramv'`
1. `(1 - iordÂ·(ramp' - ramp))Â·(previous_instruction - opcode(write_mem))Â·(ramv' - ramv)`
1. `(iordÂ·(ramp' - ramp) - 1)Â·(bcpc0' - bcpc0)`
1. `(iordÂ·(ramp' - ramp) - 1)Â·(bcpc1' - bcpc1)`
1. `(iordÂ·(ramp' - ramp) - 1)Â·(rpp' - rpp) + (ramp' - ramp)Â·(rpp' - rppÂ·(ramp'-ğŸ§¼))`
1. `(iordÂ·(ramp' - ramp) - 1)Â·(fd' - fd) + (ramp' - ramp)Â·(fd' - fdÂ·(ramp'-ğŸ§¼) - rpp)`
1. `(iordÂ·(ramp' - ramp) - 1)Â·(bc0' - bc0) + (ramp' - ramp)Â·(bc0' - bc0Â·ğŸ§¼ - bcpc0')`
1. `(iordÂ·(ramp' - ramp) - 1)Â·(bc1' - bc1) + (ramp' - ramp)Â·(bc1' - bc1Â·ğŸ§¼ - bcpc1')`
1. `clk_diÂ·(clk_diÂ·(clk' - clk - 1) - 1)`
1. `(clk' - clk - 1)Â·(clk_diÂ·(clk' - clk - 1) - 1)`
1. `(clk' - clk - 1)Â·(rpcjd' - rpcjd) + (1 - (ramp' - ramp)Â·iord)Â·(rpcjd' - rpcjd) + (1 - (clk' - clk - 1)Â·clk_di)Â·rampÂ·(rpcjd' - rpcjdÂ·(ğŸš¿ - clk' + clk))`
1. `rppa' - rppaÂ·(ğŸ›‹ - ğŸÂ·clk' - ğŸˆÂ·ramp' - ğŸÂ·ramv' - ğŸŒ½Â·previous_instruction')`

## Terminal Constraints

1. The BÃ©zout relation holds between `rp`, `fd`, `bc0`, and `bc1`.

### Terminal Constraints as Polynomials

1. `rppÂ·bc0 + fdÂ·bc1 - 1`
