{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689480902530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689480902537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 15 21:15:02 2023 " "Processing started: Sat Jul 15 21:15:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689480902537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480902537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microcontroller -c microcontroller " "Command: quartus_map --read_settings_files=on --write_settings_files=off microcontroller -c microcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480902538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1689480903258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1689480903259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_unit-rtl " "Found design unit 1: forwarding_unit-rtl" {  } { { "cpu/forwarding_unit.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/forwarding_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913717 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "cpu/forwarding_unit.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/forwarding_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480913717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/mem_wb_pipe_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/mem_wb_pipe_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_wb_pipe_reg-rtl " "Found design unit 1: mem_wb_pipe_reg-rtl" {  } { { "cpu/mem_wb_pipe_reg.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/mem_wb_pipe_reg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913720 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_wb_pipe_reg " "Found entity 1: mem_wb_pipe_reg" {  } { { "cpu/mem_wb_pipe_reg.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/mem_wb_pipe_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480913720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/if_id_pipe_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/if_id_pipe_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_id_pipe_reg-rtl " "Found design unit 1: if_id_pipe_reg-rtl" {  } { { "cpu/if_id_pipe_reg.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/if_id_pipe_reg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913723 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_id_pipe_reg " "Found entity 1: if_id_pipe_reg" {  } { { "cpu/if_id_pipe_reg.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/if_id_pipe_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480913723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/id_ex_pipe_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/id_ex_pipe_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id_ex_pipe_reg-rtl " "Found design unit 1: id_ex_pipe_reg-rtl" {  } { { "cpu/id_ex_pipe_reg.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/id_ex_pipe_reg.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913726 ""} { "Info" "ISGN_ENTITY_NAME" "1 id_ex_pipe_reg " "Found entity 1: id_ex_pipe_reg" {  } { { "cpu/id_ex_pipe_reg.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/id_ex_pipe_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480913726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ex_mem_pipe_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/ex_mem_pipe_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_mem_pipe_reg-rtl " "Found design unit 1: ex_mem_pipe_reg-rtl" {  } { { "cpu/ex_mem_pipe_reg.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/ex_mem_pipe_reg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913728 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_mem_pipe_reg " "Found entity 1: ex_mem_pipe_reg" {  } { { "cpu/ex_mem_pipe_reg.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/ex_mem_pipe_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480913728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu_pipelined.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/cpu_pipelined.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_pipelined-rtl " "Found design unit 1: cpu_pipelined-rtl" {  } { { "cpu/cpu_pipelined.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913732 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_pipelined " "Found entity 1: cpu_pipelined" {  } { { "cpu/cpu_pipelined.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480913732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-rtl " "Found design unit 1: control_unit-rtl" {  } { { "cpu/control_unit.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/control_unit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913735 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "cpu/control_unit.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480913735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/branch_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/branch_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_controller-rtl " "Found design unit 1: branch_controller-rtl" {  } { { "cpu/branch_controller.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/branch_controller.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913737 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_controller " "Found entity 1: branch_controller" {  } { { "cpu/branch_controller.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/branch_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480913737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/branch_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/branch_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_calculator-rtl " "Found design unit 1: branch_calculator-rtl" {  } { { "cpu/branch_calculator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/branch_calculator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913740 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_calculator " "Found entity 1: branch_calculator" {  } { { "cpu/branch_calculator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/branch_calculator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480913740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-arch " "Found design unit 1: register_file-arch" {  } { { "cpu/register_file.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/register_file.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913743 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "cpu/register_file.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480913743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/pc_container.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/pc_container.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_container-rtl " "Found design unit 1: pc_container-rtl" {  } { { "cpu/pc_container.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/pc_container.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913745 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_container " "Found entity 1: pc_container" {  } { { "cpu/pc_container.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/pc_container.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480913745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-arch " "Found design unit 1: pc-arch" {  } { { "cpu/pc.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/pc.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913748 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "cpu/pc.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480913748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/one_bit_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/one_bit_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_bit_alu-arch " "Found design unit 1: one_bit_alu-arch" {  } { { "cpu/one_bit_alu.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/one_bit_alu.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913751 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_bit_alu " "Found entity 1: one_bit_alu" {  } { { "cpu/one_bit_alu.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/one_bit_alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480913751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-rtl " "Found design unit 1: instruction_memory-rtl" {  } { { "cpu/instruction_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/instruction_memory.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913754 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "cpu/instruction_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/instruction_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480913754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/immediate_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/immediate_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate_generator-rtl " "Found design unit 1: immediate_generator-rtl" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913757 ""} { "Info" "ISGN_ENTITY_NAME" "1 immediate_generator " "Found entity 1: immediate_generator" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480913757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-arch " "Found design unit 1: half_adder-arch" {  } { { "cpu/half_adder.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/half_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913759 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "cpu/half_adder.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/half_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480913759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-arch " "Found design unit 1: full_adder-arch" {  } { { "cpu/full_adder.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/full_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913762 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "cpu/full_adder.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480913762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-rtl " "Found design unit 1: data_memory-rtl" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913765 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480913765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/cpu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_tb-sim " "Found design unit 1: cpu_tb-sim" {  } { { "cpu/cpu_tb.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913767 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu/cpu_tb.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480913767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-rtl " "Found design unit 1: cpu-rtl" {  } { { "cpu/cpu.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913770 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu/cpu.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480913770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/alu_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_controller-rtl " "Found design unit 1: alu_controller-rtl" {  } { { "cpu/alu_controller.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913773 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_controller " "Found entity 1: alu_controller" {  } { { "cpu/alu_controller.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480913773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch " "Found design unit 1: alu-arch" {  } { { "cpu/alu.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913775 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "cpu/alu.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480913775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/address_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/address_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_decoder-rtl " "Found design unit 1: address_decoder-rtl" {  } { { "cpu/address_decoder.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/address_decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913777 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_decoder " "Found entity 1: address_decoder" {  } { { "cpu/address_decoder.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/address_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480913777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-arch " "Found design unit 1: adder-arch" {  } { { "cpu/adder.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913780 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "cpu/adder.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689480913780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480913780 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_pipelined " "Elaborating entity \"cpu_pipelined\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689480913925 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_cout cpu_pipelined.vhd(282) " "Verilog HDL or VHDL warning at cpu_pipelined.vhd(282): object \"alu_cout\" assigned a value but never read" {  } { { "cpu/cpu_pipelined.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689480913927 "|cpu_pipelined"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_address_piped_if cpu_pipelined.vhd(290) " "Verilog HDL or VHDL warning at cpu_pipelined.vhd(290): object \"pc_address_piped_if\" assigned a value but never read" {  } { { "cpu/cpu_pipelined.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689480913927 "|cpu_pipelined"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_a_piped cpu_pipelined.vhd(304) " "Verilog HDL or VHDL warning at cpu_pipelined.vhd(304): object \"alu_a_piped\" assigned a value but never read" {  } { { "cpu/cpu_pipelined.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 304 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689480913928 "|cpu_pipelined"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_container pc_container:pc_u " "Elaborating entity \"pc_container\" for hierarchy \"pc_container:pc_u\"" {  } { { "cpu/cpu_pipelined.vhd" "pc_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689480914014 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "added_cout pc_container.vhd(59) " "Verilog HDL or VHDL warning at pc_container.vhd(59): object \"added_cout\" assigned a value but never read" {  } { { "cpu/pc_container.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/pc_container.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689480914062 "|cpu|pc_container:pc_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc_container:pc_u\|pc:pc_u " "Elaborating entity \"pc\" for hierarchy \"pc_container:pc_u\|pc:pc_u\"" {  } { { "cpu/pc_container.vhd" "pc_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/pc_container.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689480914063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder pc_container:pc_u\|adder:increment_adder " "Elaborating entity \"adder\" for hierarchy \"pc_container:pc_u\|adder:increment_adder\"" {  } { { "cpu/pc_container.vhd" "increment_adder" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/pc_container.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689480914100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder pc_container:pc_u\|adder:increment_adder\|full_adder:\\adder_GEN:0:adderX " "Elaborating entity \"full_adder\" for hierarchy \"pc_container:pc_u\|adder:increment_adder\|full_adder:\\adder_GEN:0:adderX\"" {  } { { "cpu/adder.vhd" "\\adder_GEN:0:adderX" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/adder.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689480914126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder pc_container:pc_u\|adder:increment_adder\|full_adder:\\adder_GEN:0:adderX\|half_adder:adder1 " "Elaborating entity \"half_adder\" for hierarchy \"pc_container:pc_u\|adder:increment_adder\|full_adder:\\adder_GEN:0:adderX\|half_adder:adder1\"" {  } { { "cpu/full_adder.vhd" "adder1" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/full_adder.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689480914152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_controller branch_controller:branch_controller_u " "Elaborating entity \"branch_controller\" for hierarchy \"branch_controller:branch_controller_u\"" {  } { { "cpu/cpu_pipelined.vhd" "branch_controller_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689480914211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_calculator branch_calculator:branch_calculator_u " "Elaborating entity \"branch_calculator\" for hierarchy \"branch_calculator:branch_calculator_u\"" {  } { { "cpu/cpu_pipelined.vhd" "branch_calculator_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689480914248 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout branch_calculator.vhd(31) " "Verilog HDL or VHDL warning at branch_calculator.vhd(31): object \"cout\" assigned a value but never read" {  } { { "cpu/branch_calculator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/branch_calculator.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689480914276 "|cpu|branch_calculator:branch_calculator_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:instruction_memory_u " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:instruction_memory_u\"" {  } { { "cpu/cpu_pipelined.vhd" "instruction_memory_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689480914324 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "instruction_array " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"instruction_array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1689480914401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_decoder instruction_memory:instruction_memory_u\|address_decoder:address_decoder_u " "Elaborating entity \"address_decoder\" for hierarchy \"instruction_memory:instruction_memory_u\|address_decoder:address_decoder_u\"" {  } { { "cpu/instruction_memory.vhd" "address_decoder_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/instruction_memory.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689480914445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register_file_u " "Elaborating entity \"register_file\" for hierarchy \"register_file:register_file_u\"" {  } { { "cpu/cpu_pipelined.vhd" "register_file_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689480914481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_u " "Elaborating entity \"alu\" for hierarchy \"alu:alu_u\"" {  } { { "cpu/cpu_pipelined.vhd" "alu_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689480914652 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero_vector alu.vhd(54) " "VHDL Signal Declaration warning at alu.vhd(54): used explicit default value for signal \"zero_vector\" because signal was never assigned a value" {  } { { "cpu/alu.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1689480914707 "|cpu|alu:alu_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_alu alu:alu_u\|one_bit_alu:one_bit_alu_least " "Elaborating entity \"one_bit_alu\" for hierarchy \"alu:alu_u\|one_bit_alu:one_bit_alu_least\"" {  } { { "cpu/alu.vhd" "one_bit_alu_least" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689480914708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_controller alu_controller:alu_controller_u " "Elaborating entity \"alu_controller\" for hierarchy \"alu_controller:alu_controller_u\"" {  } { { "cpu/cpu_pipelined.vhd" "alu_controller_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689480914793 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "func alu_controller.vhd(22) " "VHDL Process Statement warning at alu_controller.vhd(22): signal \"func\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu/alu_controller.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1689480914819 "|cpu|alu_controller:alu_controller_u"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_controls alu_controller.vhd(19) " "VHDL Process Statement warning at alu_controller.vhd(19): inferring latch(es) for signal or variable \"alu_controls\", which holds its previous value in one or more paths through the process" {  } { { "cpu/alu_controller.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1689480914819 "|cpu|alu_controller:alu_controller_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_controls\[0\] alu_controller.vhd(19) " "Inferred latch for \"alu_controls\[0\]\" at alu_controller.vhd(19)" {  } { { "cpu/alu_controller.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914819 "|cpu|alu_controller:alu_controller_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_controls\[1\] alu_controller.vhd(19) " "Inferred latch for \"alu_controls\[1\]\" at alu_controller.vhd(19)" {  } { { "cpu/alu_controller.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914819 "|cpu|alu_controller:alu_controller_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_controls\[2\] alu_controller.vhd(19) " "Inferred latch for \"alu_controls\[2\]\" at alu_controller.vhd(19)" {  } { { "cpu/alu_controller.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914819 "|cpu|alu_controller:alu_controller_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_controls\[3\] alu_controller.vhd(19) " "Inferred latch for \"alu_controls\[3\]\" at alu_controller.vhd(19)" {  } { { "cpu/alu_controller.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914819 "|cpu|alu_controller:alu_controller_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_controls\[4\] alu_controller.vhd(19) " "Inferred latch for \"alu_controls\[4\]\" at alu_controller.vhd(19)" {  } { { "cpu/alu_controller.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914819 "|cpu|alu_controller:alu_controller_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_generator immediate_generator:immediate_generator_u " "Elaborating entity \"immediate_generator\" for hierarchy \"immediate_generator:immediate_generator_u\"" {  } { { "cpu/cpu_pipelined.vhd" "immediate_generator_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689480914820 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "immediate_buffer_I immediate_generator.vhd(28) " "VHDL Process Statement warning at immediate_generator.vhd(28): inferring latch(es) for signal or variable \"immediate_buffer_I\", which holds its previous value in one or more paths through the process" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1689480914871 "|cpu|immediate_generator:immediate_generator_u"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "immediate_buffer_S immediate_generator.vhd(28) " "VHDL Process Statement warning at immediate_generator.vhd(28): inferring latch(es) for signal or variable \"immediate_buffer_S\", which holds its previous value in one or more paths through the process" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1689480914872 "|cpu|immediate_generator:immediate_generator_u"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "immediate_buffer_SB immediate_generator.vhd(28) " "VHDL Process Statement warning at immediate_generator.vhd(28): inferring latch(es) for signal or variable \"immediate_buffer_SB\", which holds its previous value in one or more paths through the process" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1689480914872 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[0\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[0\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914872 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[1\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[1\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914872 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[2\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[2\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914872 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[3\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[3\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914872 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[4\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[4\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914872 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[5\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[5\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914872 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[6\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[6\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914872 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[7\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[7\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914872 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[8\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[8\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914872 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[9\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[9\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914872 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[10\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[10\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914873 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_SB\[11\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_SB\[11\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914873 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[0\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[0\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914873 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[1\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[1\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914873 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[2\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[2\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914873 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[3\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[3\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914873 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[4\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[4\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914873 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[5\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[5\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914873 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[6\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[6\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914873 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[7\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[7\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914873 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[8\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[8\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914873 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[9\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[9\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914873 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[10\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[10\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914873 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_S\[11\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_S\[11\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914873 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[0\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[0\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914873 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[1\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[1\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914873 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[2\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[2\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914873 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[3\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[3\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914874 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[4\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[4\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914874 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[5\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[5\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914874 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[6\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[6\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914874 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[7\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[7\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914874 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[8\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[8\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914874 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[9\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[9\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914874 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[10\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[10\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914874 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate_buffer_I\[11\] immediate_generator.vhd(28) " "Inferred latch for \"immediate_buffer_I\[11\]\" at immediate_generator.vhd(28)" {  } { { "cpu/immediate_generator.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480914874 "|cpu|immediate_generator:immediate_generator_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_memory_u " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_memory_u\"" {  } { { "cpu/cpu_pipelined.vhd" "data_memory_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689480914875 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[0\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[0\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915022 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[1\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[1\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915022 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[2\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[2\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915022 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[3\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[3\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915022 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[4\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[4\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915022 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[5\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[5\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915022 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[6\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[6\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915022 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[7\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[7\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915022 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[8\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[8\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915022 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[9\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[9\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915022 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[10\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[10\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915022 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[11\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[11\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915022 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[12\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[12\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915022 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[13\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[13\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915022 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[14\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[14\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915022 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[15\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[15\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915023 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[16\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[16\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915023 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[17\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[17\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915023 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[18\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[18\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915023 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[19\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[19\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915023 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[20\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[20\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915023 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[21\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[21\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915023 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[22\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[22\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915023 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[23\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[23\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915023 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[24\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[24\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915023 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[25\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[25\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915023 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[26\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[26\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915023 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[27\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[27\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915023 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[28\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[28\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915023 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[29\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[29\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915023 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[30\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[30\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915023 "|cpu|data_memory:data_memory_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_buffer\[31\] data_memory.vhd(45) " "Inferred latch for \"read_buffer\[31\]\" at data_memory.vhd(45)" {  } { { "cpu/data_memory.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480915023 "|cpu|data_memory:data_memory_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_unit_u " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_unit_u\"" {  } { { "cpu/cpu_pipelined.vhd" "control_unit_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689480915025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id_pipe_reg if_id_pipe_reg:if_id_pipe_reg_u " "Elaborating entity \"if_id_pipe_reg\" for hierarchy \"if_id_pipe_reg:if_id_pipe_reg_u\"" {  } { { "cpu/cpu_pipelined.vhd" "if_id_pipe_reg_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689480915057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex_pipe_reg id_ex_pipe_reg:id_ex_pipe_reg_u " "Elaborating entity \"id_ex_pipe_reg\" for hierarchy \"id_ex_pipe_reg:id_ex_pipe_reg_u\"" {  } { { "cpu/cpu_pipelined.vhd" "id_ex_pipe_reg_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689480915092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem_pipe_reg ex_mem_pipe_reg:ex_mem_pipe_reg_u " "Elaborating entity \"ex_mem_pipe_reg\" for hierarchy \"ex_mem_pipe_reg:ex_mem_pipe_reg_u\"" {  } { { "cpu/cpu_pipelined.vhd" "ex_mem_pipe_reg_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689480915148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb_pipe_reg mem_wb_pipe_reg:mem_wb_pipe_reg_u " "Elaborating entity \"mem_wb_pipe_reg\" for hierarchy \"mem_wb_pipe_reg:mem_wb_pipe_reg_u\"" {  } { { "cpu/cpu_pipelined.vhd" "mem_wb_pipe_reg_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689480915190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:forwarding_unit_u " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:forwarding_unit_u\"" {  } { { "cpu/cpu_pipelined.vhd" "forwarding_unit_u" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689480915229 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_addr_wb forwarding_unit.vhd(19) " "VHDL Process Statement warning at forwarding_unit.vhd(19): signal \"rd_addr_wb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu/forwarding_unit.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/forwarding_unit.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1689480915245 "|cpu_pipelined|forwarding_unit:forwarding_unit_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_addr_wb forwarding_unit.vhd(26) " "VHDL Process Statement warning at forwarding_unit.vhd(26): signal \"rd_addr_wb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu/forwarding_unit.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/forwarding_unit.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1689480915245 "|cpu_pipelined|forwarding_unit:forwarding_unit_u"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689480918067 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689480918067 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "cpu/cpu_pipelined.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689480918543 "|cpu_pipelined|reset_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "cpu/cpu_pipelined.vhd" "" { Text "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689480918543 "|cpu_pipelined|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1689480918543 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689480918544 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689480918544 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1689480918544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689480918664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 15 21:15:18 2023 " "Processing ended: Sat Jul 15 21:15:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689480918664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689480918664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689480918664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689480918664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1689480921985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689480921992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 15 21:15:19 2023 " "Processing started: Sat Jul 15 21:15:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689480921992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1689480921992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off microcontroller -c microcontroller " "Command: quartus_fit --read_settings_files=off --write_settings_files=off microcontroller -c microcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1689480921992 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1689480923452 ""}
{ "Info" "0" "" "Project  = microcontroller" {  } {  } 0 0 "Project  = microcontroller" 0 0 "Fitter" 0 0 1689480923452 ""}
{ "Info" "0" "" "Revision = microcontroller" {  } {  } 0 0 "Revision = microcontroller" 0 0 "Fitter" 0 0 1689480923452 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1689480923681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1689480923684 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "microcontroller 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"microcontroller\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1689480923696 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1689480923767 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1689480923767 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1689480924310 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1689480924320 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1689480925044 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689480925047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689480925047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689480925047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689480925047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689480925047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689480925047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689480925047 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689480925047 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1689480925047 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1689480925048 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1689480925048 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1689480925048 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1689480925048 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1689480925049 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1689480925383 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "microcontroller.sdc " "Synopsys Design Constraints File file not found: 'microcontroller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1689480925818 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1689480925819 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1689480925819 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1689480925820 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1689480925820 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1689480925820 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1689480925821 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1689480925823 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1689480925823 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1689480925823 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1689480925824 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1689480925824 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1689480925824 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1689480925824 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1689480925824 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1689480925824 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1689480925825 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1689480925825 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1689480925827 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1689480925827 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1689480925827 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689480925829 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689480925829 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689480925829 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689480925829 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689480925829 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689480925829 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689480925829 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689480925829 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1689480925829 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1689480925829 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1689480925829 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689480925839 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1689480925858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1689480927651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689480927708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1689480927734 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1689480927967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689480927967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1689480928715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y44 X44_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y44 to location X44_Y54" {  } { { "loc" "" { Generic "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y44 to location X44_Y54"} { { 12 { 0 ""} 33 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1689480930320 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1689480930320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1689480930508 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1689480930508 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1689480930508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689480930519 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1689480930783 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1689480930802 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1689480930802 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1689480931092 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1689480931092 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1689480931092 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1689480931367 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689480931850 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/output_files/microcontroller.fit.smsg " "Generated suppressed messages file C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/output_files/microcontroller.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1689480932217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5656 " "Peak virtual memory: 5656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689480932980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 15 21:15:32 2023 " "Processing ended: Sat Jul 15 21:15:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689480932980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689480932980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689480932980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1689480932980 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1689480935364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689480935366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 15 21:15:35 2023 " "Processing started: Sat Jul 15 21:15:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689480935366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1689480935366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off microcontroller -c microcontroller " "Command: quartus_asm --read_settings_files=off --write_settings_files=off microcontroller -c microcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1689480935366 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1689480935906 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1689480938374 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1689480938550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689480939871 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 15 21:15:39 2023 " "Processing ended: Sat Jul 15 21:15:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689480939871 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689480939871 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689480939871 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1689480939871 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1689480940617 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1689480941931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689480941937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 15 21:15:41 2023 " "Processing started: Sat Jul 15 21:15:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689480941937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1689480941937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta microcontroller -c microcontroller " "Command: quartus_sta microcontroller -c microcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1689480941937 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1689480942144 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1689480942533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1689480942533 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689480942606 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689480942606 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "microcontroller.sdc " "Synopsys Design Constraints File file not found: 'microcontroller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1689480942965 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1689480942966 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1689480942966 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1689480942966 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1689480942966 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1689480942967 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1689480942967 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1689480942989 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1689480943002 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689480943004 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1689480943021 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689480943035 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689480943058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689480943078 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689480943096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689480943114 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1689480943133 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1689480943180 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1689480943181 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1689480943658 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1689480943724 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1689480943724 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1689480943724 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1689480943724 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689480943726 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689480943764 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689480943780 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689480943792 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689480943810 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689480943813 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1689480943817 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1689480943992 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1689480943993 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1689480943993 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1689480943993 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689480944011 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689480944032 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689480944050 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689480944064 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689480944080 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1689480945129 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1689480945129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689480945298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 15 21:15:45 2023 " "Processing ended: Sat Jul 15 21:15:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689480945298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689480945298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689480945298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1689480945298 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1689480946935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689480946937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 15 21:15:46 2023 " "Processing started: Sat Jul 15 21:15:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689480946937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1689480946937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off microcontroller -c microcontroller " "Command: quartus_eda --read_settings_files=off --write_settings_files=off microcontroller -c microcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1689480946937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1689480947786 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "microcontroller.vho C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/simulation/modelsim/ simulation " "Generated file microcontroller.vho in folder \"C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1689480947888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689480947986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 15 21:15:47 2023 " "Processing ended: Sat Jul 15 21:15:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689480947986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689480947986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689480947986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1689480947986 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus Prime Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1689480948716 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689481061162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689481061169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 15 21:17:41 2023 " "Processing started: Sat Jul 15 21:17:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689481061169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1689481061169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp microcontroller -c microcontroller --netlist_type=sgate " "Command: quartus_npp microcontroller -c microcontroller --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1689481061169 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1689481061512 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689481063343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 15 21:17:43 2023 " "Processing ended: Sat Jul 15 21:17:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689481063343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689481063343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689481063343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1689481063343 ""}
