#!/usr/bin/env python
#  -*- coding: <utf-8> -*-

"""
This file is part of Spartacus project
Copyright (C) 2016  CSE

This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License along
with this program; if not, write to the Free Software Foundation, Inc.,
51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
"""

from CapuaEnvironment.Instruction.Instruction import Instruction
from CapuaEnvironment.IntructionFetchUnit.InstructionFetchUnit import InstructionFetchUnit
from CapuaEnvironment.IntructionFetchUnit.FormDescription import formDescription
from CapuaEnvironment.IOComponent.MemoryIOController import MemoryIOController
from Configuration.Configuration import REGISTER_A, \
                                        REGISTER_B, \
                                        REGISTER_C, \
                                        REGISTER_D, \
                                        REGISTER_E, \
                                        REGISTER_F, \
                                        REGISTER_G, \
                                        REGISTER_A2, \
                                        REGISTER_B2, \
                                        REGISTER_C2, \
                                        REGISTER_D2, \
                                        REGISTER_E2, \
                                        REGISTER_F2, \
                                        REGISTER_G2, \
                                        REGISTER_S, \
                                        REGISTER_S2, \
                                        MEMORY_END_AT, \
                                        MEMORY_START_AT, \
                                        VIRTUAL_NULL, \
                                        ACCESS_GRANTED, \
                                        EXCEPTION_BAD_INSTRUCTION_FETCH, \
                                        EXCEPTION_DIVIDE_BY_ZERO

import threading

__author__ = "CSE"
__copyright__ = "Copyright 2015, CSE"
__credits__ = ["CSE"]
__license__ = "GPL"
__version__ = "2.1"
__maintainer__ = "CSE"
__status__ = "Dev"


class ExecutionUnit:
    """
    The execution unit represent a single core in the system. Registers are hosted here. This can be
    seen as the "heart" of the system in the sense that everything happen inside of the ExecutionUnit
    """

    # All registers are hosted in the ExecutionUnit
    A = 0           # Software limited to 32 bits General purpose register
    B = 0           # Software limited to 32 bits General purpose register
    C = 0           # Software limited to 32 bits General purpose register
    D = 0           # Software limited to 32 bits General purpose register
    E = 0           # Software limited to 32 bits General purpose register
    F = 0           # Software limited to 32 bits General purpose register
    G = 0           # Software limited to 32 bits General purpose register
    S = 0           # Software limited to 32 bits Stack pointer. Can be used as a GPR if not using the stack
    A2 = 0          # Software limited to 32 bits General purpose register
    B2 = 0          # Software limited to 32 bits General purpose register
    C2 = 0          # Software limited to 32 bits General purpose register
    D2 = 0          # Software limited to 32 bits General purpose register
    E2 = 0          # Software limited to 32 bits General purpose register
    F2 = 0          # Software limited to 32 bits General purpose register
    G2 = 0          # Software limited to 32 bits General purpose register
    S2 = 0          # Software limited to 32 bits General purpose register. Not currently configured for stack.
    I = 0           # Software limited to 32 bits Instruction pointer. This one is not accessible from instructions
    FLAGS = 0b000   # 3 bits limited ZLH = Zero, Lower, Higher
    IS = 0b0        # 1 bit boolean indicating if interrupts are activated or not
    IVR = 0x00      # 32 bits Interrupt Vector Register. This points to the area containing the interrupts vector
    VMR = VIRTUAL_NULL      # 32 bits pointer to physical address for a Translation Table (virtual memory)

    exceptionCode = 0       # 32 bits, this is a code set by hardware generating exception
    exceptionAddress = 0    # 32 bits, this is the address of the instruction that is running when exception happens

    # This is the buffer/register that tells if an hardware interrupt is being signaled
    # None indicates no interrupt waiting to be processed. Anything else would
    # be the interrupt number for a specific device. Note that a hardware interrupt
    # will cause interrupts to be disabled until the hardware interrupt had been handled.
    # This means that a single hardware interrupt at a time can be handled.
    _interruptSignal = None
    interruptSignalLock = threading.Lock()
    _exceptionSignal = None
    exceptionSignalLock = threading.Lock()

    # Other required hardware components
    mioc = None  # MemoryInputOutputController
    ifu = None   # InstructionFetchUnit
    lu = None    # LogicUnit

    # Simple "process" identification token, this is changed to the name of the player
    # program when in game mode
    name = "System"

    previousI = 0       # This is used to keep track of exception causing code
    previousFlags = 0   # Need to be able to reset flags when handling an exception

    currentPrivilegeLevel = True    # This is currently in Kernel mode

    def __init__(self, name: str="System"):
        """
        This will setup the ExecutionUnit so that it is in a state that it can be used to run code
        from memory.
        :param name: str, a name identifying the core
        """
        self.name = name
        self.lu = LogicUnit(self)  # LogicUnit is lower in this file

    def setupCore(self, I: int=MEMORY_START_AT):
        """
        Before execution can happen on a given core, that core needs to be "setup" so that the I pointer points to
        a valid address in memory. Almost no validation is made here. Calling code is responsible for giving a correct
        address.
        :param I: int, a memory address where I pointer should be pointing
        :return: Nothing just does what it's being asked.
        """
        if MEMORY_START_AT <= I <= MEMORY_END_AT:
            self.reset(I)
        else:
            raise RuntimeError("Capua core {} Initialisation failed".format(self.name))

    def reset(self, I: int=MEMORY_START_AT):
        """
        This is a convenience method made available for cases where we need to ensure a clean state
        of the execution unit. This is used in test case as the EU does not currently support a "RESET"
        instruction. After reset is issued, all registers will be set to 0
        :param I: int, a memory address where I pointer should be pointing
        :return: nothing
        """
        self.A = 0
        self.B = 0
        self.C = 0
        self.D = 0
        self.E = 0
        self.F = 0
        self.G = 0
        self.A2 = 0
        self.B2 = 0
        self.C2 = 0
        self.D2 = 0
        self.E2 = 0
        self.F2 = 0
        self.G2 = 0
        self.I = I
        self.IS = 0
        self.IVR = 0
        self.S = 0
        self.S2 = 0
        self.FLAGS = 0
        self.VMR = VIRTUAL_NULL

        self.exceptionCode = 0
        self.exceptionAddress = 0


    def halt(self):
        """
        This method is to be called when the core is going down. This method will signal the MIOC so that it can
        let devices be aware that they need to stop their threads.
        :return:
        """
        self.mioc.prepareForShutdown()

    def execute(self):
        """
        A call to this will cause the next instruction (the one where I points) to be executed. IMPORTANT
        note, the I pointer is incremented right before the execution of the instruction. This has the
        side effect that the I value while an instruction is being executed is, really the I value for the
        next instruction to be executed.
        :return: Nothing
        """
        # Running things is this order makes it easier to debug
        # When handling interrupt first, we end-up with an instruction
        # that is executed without it being visible to the debugger.

        # First we need to run the current instruction
        instruction, nextInstructionAddress = self.ifu.fetchInstructionAtAddress(self.I, self.VMR)

        # We need to check for exception caused by the FetchUnit
        self.exceptionSignalLock.acquire()
        currentException = self._exceptionSignal
        self.exceptionSignalLock.release()
        if currentException is not None:
            self._handleHardwareException()
            return

        self.previousI = self.I          # This is kept in case of an exception at run time
        self.previousFlags = self.FLAGS
        self.I = nextInstructionAddress
        self.lu.executeInstruction(instruction)

        # We need to check for exception caused by the attempted execution of a given instruction
        self.exceptionSignalLock.acquire()
        currentException = self._exceptionSignal
        self.exceptionSignalLock.release()
        if currentException is not None:
            self.FLAGS = self.previousFlags     # Reset the flags to what they were before instruction
            self._handleHardwareException()
            return

        # Then we can handle the interrupt
        self.interruptSignalLock.acquire()
        currentInterrupt = self._interruptSignal
        self.interruptSignalLock.release()
        if currentInterrupt is not None:
            self._handleHardwareInterrupt()

    def setRegisterValue(self, registerCode: int=None, value: int=None):
        """
        This is the gate keeper to setting registers value. It make sure that the
        value set into the registerCode has a max value of 0xFFFFFFFF and truncate any
        overflowing value. It also makes sure that only valid registerCode are referenced
        :param registerCode: str, a string representing a valid registerCode
        :param value: int, the value that needs to be written into the registerCode
        :return:
        """
        value &= 0xFFFFFFFF
        if registerCode == REGISTER_A:
            self.A = value
        elif registerCode == REGISTER_B:
            self.B = value
        elif registerCode == REGISTER_C:
            self.C = value
        elif registerCode == REGISTER_D:
            self.D = value
        elif registerCode == REGISTER_E:
            self.E = value
        elif registerCode == REGISTER_F:
            self.F = value
        elif registerCode == REGISTER_G:
            self.G = value
        elif registerCode == REGISTER_A2:
            self.A2 = value
        elif registerCode == REGISTER_B2:
            self.B2 = value
        elif registerCode == REGISTER_C2:
            self.C2 = value
        elif registerCode == REGISTER_D2:
            self.D2 = value
        elif registerCode == REGISTER_E2:
            self.E2 = value
        elif registerCode == REGISTER_F2:
            self.F2 = value
        elif registerCode == REGISTER_G2:
            self.G2 = value
        elif registerCode == REGISTER_S:
            self.S = value
        elif registerCode == REGISTER_S2:
            self.S2 = value
        else:
            raise ValueError("Core {} caused executed an invalid instruction.". format(self.name,))

    def getRegisterValue(self, registerCode=None):
        """
        This method simply returns the value of a specific register based on the
        register code.
        :param registerCode: int, from 0b00 to 0b11
        :return:
        """
        if registerCode == REGISTER_A:
            register = self.A
        elif registerCode == REGISTER_B:
            register = self.B
        elif registerCode == REGISTER_C:
            register = self.C
        elif registerCode == REGISTER_D:
            register = self.D
        elif registerCode == REGISTER_E:
            register = self.E
        elif registerCode == REGISTER_F:
            register = self.F
        elif registerCode == REGISTER_G:
            register = self.G
        elif registerCode == REGISTER_A2:
            register = self.A2
        elif registerCode == REGISTER_B2:
            register = self.B2
        elif registerCode == REGISTER_C2:
            register = self.C2
        elif registerCode == REGISTER_D2:
            register = self.D2
        elif registerCode == REGISTER_E2:
            register = self.E2
        elif registerCode == REGISTER_F2:
            register = self.F2
        elif registerCode == REGISTER_G2:
            register = self.G2
        elif registerCode == REGISTER_S:
            register = self.S
        elif registerCode == REGISTER_S2:
            register = self.S2
        else:
            raise ValueError("Core exception access to invalid register")

        return register

    def signalHardwareInterrupt(self, interruptNumber=None):
        """
        This will safely line up an interrupt to be handled by the execution unit.
        :param interruptNumber: int, this is the number to be used for the interrupt handler
        :return: bool, True if interrupt was signaled, false otherwise. This gives a second chance if ever needed
        """
        signalingValue = False

        self.interruptSignalLock.acquire()

        # Need to check Interrupt State before signaling
        if self.IS != 0 and self._interruptSignal is None:
            self._interruptSignal = interruptNumber
            signalingValue = True

        self.interruptSignalLock.release()

        return signalingValue

    def signalHardwareException(self, interruptNumber=None, exceptionCode=None, faultyInstruction=None):
        """
        This will safely line up an exception to be handled by the execution unit.
        :param interruptNumber: int, this is the number to be used for the interrupt handler
        :param exceptionCode: int, a code explaining the exception
        :param faultyInstruction: int, the address of the instruction that caused the exception
        :return: bool, True if interrupt was signaled, false otherwise. This gives a second chance if ever needed
        """
        signalingValue = False

        self.exceptionSignalLock.acquire()

        # Need to check Interrupt State before signaling
        self._exceptionSignal = interruptNumber
        self.exceptionCode = exceptionCode
        self.exceptionAddress = faultyInstruction
        signalingValue = True

        self.exceptionSignalLock.release()

        return signalingValue


    def _handleHardwareInterrupt(self):
        """
        This will handle an hardwareInterrupt. It will deactivate the interrupts on a given core and
        attempt at jumping into the code handling the latest successfully signaled interrupt.
        :return: Nothing
        """

        self.interruptSignalLock.acquire()

        self.IS = 0  # Interrupts are now deactivated across the core

        intInstruction = Instruction(binaryInstruction=(0b10000011 << 8 * 4) | self._interruptSignal,
                                     form=formDescription["InsImm"])
        self.lu.executeInstruction(instruction=intInstruction, hardware=True)

        self._interruptSignal = None  # Interrupt has been handled, we need to reset this

        self.interruptSignalLock.release()


    def _handleHardwareException(self):
        """
        This will handle an hardwareException. It will deactivate the interrupts on a given core and
        attempt at jumping into the code handling the latest successfully signaled exception.
        :return: Nothing
        """

        self.exceptionSignalLock.acquire()

        self.IS = 0  # Interrupts are now deactivated across the core

        intInstruction = Instruction(binaryInstruction=(0b10000011 << 8 * 4) | self._exceptionSignal,
                                     form=formDescription["InsImm"])
        self.lu.executeInstruction(instruction=intInstruction, hardware=True)

        self._exceptionSignal = None  # Interrupt has been handled, we need to reset this

        self.exceptionSignalLock.release()

    def checkAccessLevel(self, execute=[], available=[], signal=True):
        """
        This method is to be used by the LogicUnit to validate access to memory
        before running instructions.
        :param execute: list, Address with execute required
        :param available: list, Address with available required
        :param signal:, bool, if true, this method is responsible for signaling the access exception
        :return: int, the access level, = to ACCESS_GRANTED if so
        """
        # Proceed to access validation
        accessLevel, eAddress = self.mioc.virtualMemoryManager.validateAccessRequirements(self.currentPrivilegeLevel,
                                                                                          execute=execute,
                                                                                          available=available,
                                                                                          vmr=self.VMR)
        if signal and accessLevel != ACCESS_GRANTED:
            # Need to signal exception
            self.signalHardwareException(interruptNumber=accessLevel,
                                         exceptionCode=eAddress,
                                         faultyInstruction=self.previousI)
        return accessLevel


class LogicUnit:
    """
    The LogicUnit is tightly coupled with the ExecutionUnit. It is integral part of the
    ExecutionUnit and is not meant to be accessed outside of the ExecutionUnit. It has
    full access to everything that the execution unit has. It has been taking out of
    the ExecutionUnit for code cleanliness purposes only. Nothing else.
    The LogicUnit is almost analogous to the ALU in a normal architecture...
    Here, it is put on steroids and it does a bit more than a normal ALU would be doing.

    Note about getting the source information:
    As you will see, many methods bellow uses the following lines of code in order
    to get the source value:

    if self.ci.sourceImmediate is None:
        sourceValue = self.eu.getRegisterValue(registerCode=self.ci.sourceRegister)
    else:
        sourceValue = self.ci.sourceImmediate

    These lines repeats in many of the methods present in this class. I made the decision
    of NOT TAKING these lines out into a helper method in order to avoid the method call
    overhead. Keep in mind that the code in the LogicUnit class is typically called from
    within a very tight loop. Therefore, code performance here is of the utmost importance.

    """

    eu = None  # The execution unit.
    ci = None  # The current instruction that is being executed.

    def __init__(self, executionUnit: ExecutionUnit=None):
        """
        Prepare this LogicUnit so that it has access to the ExecutionUnit where it sits.
        :param executionUnit: ExecutionUnit, the "Parent" execution unit for this LogicUnit
        :return:
        """

        if executionUnit is not None and type(executionUnit) is ExecutionUnit:
            self.eu = executionUnit
        else:
            RuntimeError("Capua environment, error initializing the logic unit")

    def executeInstruction(self, instruction: Instruction=None, hardware: bool=False):
        """
        This is the "public" entry point for the LogicUnit. The individual operations are not to be directly
        called. This method will call the individual instruction and make sure that the FLAGS register gets
        correctly updated after each instruction is executed.
        :param instruction: Instruction, the instruction to be executed.
        :param hardware: bool, if the instruction is generated in hardware this will be true
               This is required because some instructions can be hardware generated and launched by
               the execution unit (outside of the LogicUnit but with a slight variation in behaviour.
        :return: Nothing!
        """
        if instruction is None or type(instruction) is not Instruction:
            raise RuntimeError("Capua execution error, got into unstable state")

        self.ci = instruction

        if hasattr(self, self.ci.operationMnemonic):
            # Using the mnemonic to find the correct method for the call
            callableOperation = getattr(self, self.ci.operationMnemonic)
            # This simply calls the correct mnemonic method
            result = callableOperation(hardware)

            # Some mnemonic return values causing FLAGS update
            if 0 <= result <= 0b111:
                # If that is the case, update the FLAGS register
                self.eu.FLAGS = result
            else:
                RuntimeError("LogicUnit error, core flags are in an inconsistent state")
        else:
            RuntimeError("LogicUnit Unknown error,operation {} went bad".format(instruction.operationMnemonic))

    def ACTI(self, hardware=False):
        """
        1 possibility:
        ACTI
        This activates the interrupts for the current ExecutionUnit
        :return: 0, resets the flags
        """
        self.eu.interruptSignalLock.acquire()
        self.eu.IS = 0b1
        self.eu.interruptSignalLock.release()
        return 0

    def ADD(self, hardware=False):
        """
        2 possibilities:
        ADD sReg, dReg       : Total Length 2B : ID 0b0111 10 : sR 00 : dR 1B : exec time = 1 : Addition
        ADD imm, dReg        : Total Length 5B : ID 0b0111 11 : dR 00 : sI 4B: exec time = 1 : Addition
        :return: 0, resets the flags
        """
        sourceValue = 0
        destinationValue = 0

        destinationValue = self.eu.getRegisterValue(registerCode=self.ci.destinationRegister)

        if self.ci.sourceImmediate is None:
            sourceValue = self.eu.getRegisterValue(registerCode=self.ci.sourceRegister)
        else:
            sourceValue = self.ci.sourceImmediate

        result = sourceValue + destinationValue
        self.eu.setRegisterValue(self.ci.destinationRegister, result)

        return 0

    def AND(self, hardware=False):
        """
        2 possibilities:
        AND sReg, dReg   : Total Length 2B : ID 0b0101 00 : sR 00 : dR 1B : exec time = 1 : Binary and
        AND imm, dReg    : Total Length 5B : ID 0b0101 01 : dR 00 : sI 4B : exec time = 1 : Binary and
        :return: 0, resets the flags
        """
        sourceValue = 0
        destinationValue = 0

        destinationValue = self.eu.getRegisterValue(registerCode=self.ci.destinationRegister)

        if self.ci.sourceImmediate is None:
            sourceValue = self.eu.getRegisterValue(registerCode=self.ci.sourceRegister)
        else:
            sourceValue = self.ci.sourceImmediate

        result = sourceValue & destinationValue
        self.eu.setRegisterValue(self.ci.destinationRegister, result)

        return 0

    def CALL(self, hardware=False):
        """
        More complex case. This does multiple things:
            1- Push next I on top of stack
            2- Change I to given value
            3- return 0

        2 possible cases:
        CALL imm   : Total Length 5B : ID 0b0010 11 : I 4B : exec time = 2 : Transfer execution to imm pointer pushing return address to the stack
        CALL reg   : Total Length 1B : ID 0b0011 00 : R 00 : exec time = 2 : Transfer execution to imm pointer pushing return address to the stack
        :return:
        """
        stackPointer = self.eu.S + 4  # Stack grows upward!!!

        # Proceed to access validation
        accessLevel = self.eu.checkAccessLevel(available=[stackPointer])

        if accessLevel != ACCESS_GRANTED:
            # Can't run instruction! Access is not granted!
            return 0

        # Lets adjust the stack!
        self.eu.S = stackPointer

        # return I address
        # I has already been incremented at this point we can simply use it as is for return address
        returnIAddress = self.eu.I

        # Write value to top of stack
        self.eu.mioc.memoryWriteAtAddressForLength(stackPointer, 4, returnIAddress, source=self.eu.name)

        # Now we can transfer execution to CALL destination for next execution
        sourceValue = 0

        if self.ci.sourceImmediate is None:
            sourceValue = self.eu.getRegisterValue(registerCode=self.ci.sourceRegister)
        else:
            sourceValue = self.ci.sourceImmediate

        self.eu.I = sourceValue
        return 0

    def CMP(self, hardware=False):
        """
        This will not change the register values... simply set the flags accordingly.
        2 possibilities:
        CMP imm, reg : Total Length 5B : ID 0b0011 01 : R 00 : I 4B : exec time = 1 : Compare immediate with register, set flags accordingly
        CMP reg, reg : Total Length 2B : ID 0b0011 10 : R1 00 : R2 1B exec time = 1 : Compare register with register, set flags accordingly

        FLAGS: 0b000 : Zero, Lower, Higher

        :return: This affects the FLAGS!!!!
        """
        sourceValue = 0
        destinationValue = 0

        destinationValue = self.eu.getRegisterValue(registerCode=self.ci.destinationRegister)

        if self.ci.sourceImmediate is None:
            sourceValue = self.eu.getRegisterValue(registerCode=self.ci.sourceRegister)
        else:
            sourceValue = self.ci.sourceImmediate

        result = sourceValue - destinationValue
        flagsResult = 0b000

        if result == 0:
            flagsResult = 0b100  # Zero or equal
        elif result < 0:
            flagsResult = 0b010  # Less
        elif result > 0:
            flagsResult = 0b001  # Higher

        return flagsResult

    def DACTI(self, hardware=False):
        """
        1 possibility:
        DACTI
        This deactivates the interrupts for the current ExecutionUnit
        :return: 0, resets the flags
        """
        self.eu.interruptSignalLock.acquire()
        self.eu.IS = 0b0
        self.eu.interruptSignalLock.release()
        return 0

    def DIV(self, hardware=False):
        """
        1 possibility:
        DIV sReg, dReg  : Total Length 2B : ID 0b1001 10 : sR 00 : dR 1B : exec time = 3 : Division, result is put in A, rest is put in B
        :return: 0, resets the flags
        """
        sourceValue = 0
        destinationValue = 0

        destinationValue = self.eu.getRegisterValue(registerCode=self.ci.destinationRegister)

        if destinationValue == 0:
            # Divide by 0 exception
            self.eu.signalHardwareException(EXCEPTION_DIVIDE_BY_ZERO, 0, self.eu.previousI)

        if self.ci.sourceImmediate is None:
            sourceValue = self.eu.getRegisterValue(registerCode=self.ci.sourceRegister)
        else:
            sourceValue = self.ci.sourceImmediate

        resultA = sourceValue // destinationValue
        resultB = sourceValue % destinationValue
        self.eu.setRegisterValue(REGISTER_A, resultA)
        self.eu.setRegisterValue(REGISTER_B, resultB)

        return 0

    def HIRET(self, hardware=False):
        """
        This instruction is used to return from a hardware interrupt. It will reactivate the interrupts
        on the core, restore the flags and will then return.
        :param hardware: bool, optional, hardware, This indicates if the instruction executed was hardware generated
        :return: 0, this method does not affect the flags register
        """

        # Proceed to access validation
        accessLevel = self.eu.checkAccessLevel(available=[self.eu.S, self.eu.S - 4])

        if accessLevel != ACCESS_GRANTED:
            # Can't run instruction! Access is not granted!
            return 0

        currentInstruction = self.ci

        oldAValue = self.eu.A
        # First save the return address
        popInstruction = Instruction(binaryInstruction=(0b01110100 << 8) | REGISTER_A, form=formDescription["InsReg"])
        self.executeInstruction(popInstruction, hardware=True)
        returnAddress = self.eu.A
        self.executeInstruction(popInstruction, hardware=True)
        flagsToBeRestored = self.eu.A

        self.eu.A = oldAValue
        self.eu.I = returnAddress

        self.ci = currentInstruction

        # This absolutely needs to happen last since the core plays with registers. Would that happen
        # before, there would be a big risk for the core to be in an inconsistent state.
        self.eu.interruptSignalLock.acquire()
        self.eu.IS = 0b1
        self.eu.interruptSignalLock.release()

        # Flags are restored in the return value other wise it will be overwritten
        return flagsToBeRestored

    def INT(self, hardware=False):
        """
        This method is a bit more complex. If interrupt are deactivated, simply return. Otherwise
        the correct interrupt handler address needs to be fetched from the interrupt vector. Also
        the return address needs to be pushed on the stack. Interrupt handler number is given
        either in a register or as an immediate value.
        2 possibilities:
        INT sReg
        int sImm
        :param: bool, optional, hardware, This indicates if the interrupt has been hardware generated
        :return:
        """

        # Proceed to access validation
        # todo access validation is not complete here!
        accessLevel = self.eu.checkAccessLevel(available=[self.eu.S, self.eu.S + 4, self.eu.IVR], signal=False)

        if accessLevel != ACCESS_GRANTED:
            # Can't run instruction! Access is not granted!
            # This since this was in interrupt handling, this causes a fatal error
            raise RuntimeError("Fatal Error - Required memory access not available when interrupting " +
                               str(accessLevel))

        sourceValue = 0

        # Interrupts are deactivated by the execution unit when handling a hardware interrupt
        # Since the hardware interrupt reuse this code, a check needs to happen here in order
        # to allow interrupt execution if generated in hardware.
        if hardware or self.eu.IS != 0b0:
            intInstruction = self.ci

            if hardware:
                # If this is an hardware generated interrupt, we NEED to save the flags
                flags = self.eu.FLAGS
                pushInstruction = Instruction(binaryInstruction=(0b10000001 << 8 * 4) | flags,
                                              form=formDescription["InsImm"])
                self.executeInstruction(pushInstruction, hardware=True)

            # Bring the correct instruction!!!
            self.ci = intInstruction
            if self.ci.sourceImmediate is None:
                sourceValue = self.eu.getRegisterValue(self.ci.sourceRegister)
            else:
                sourceValue = self.ci.sourceImmediate
            # At this moment, sourceValue hold the vector number
            # we need sourceValue * 4 since the system uses 32 bits pointers
            sourceValue *= 4

            # Here, we read the vector data into source value
            sourceValue = self.eu.mioc.memoryReadAtAddressForLength(self.eu.IVR + sourceValue, 4)

            # Now int can be managed like a call
            callInstruction = Instruction(binaryInstruction=(0b10000010 << 8 * 4) | sourceValue,
                                          form=formDescription["InsImm"])

            self.executeInstruction(callInstruction, hardware=True)
            self.ci = intInstruction
        return 0

    def JMP(self, hardware=False):
        """
        More complex case. This does multiple things:
            1- Check for condition
            2- Change I to given value
            3- return 0

        2 possible cases:
        JMP[FLAGS] imm  : Total Length 5B : ID 0b0100 10 : FL 00 : I 4B : exec time = 2 : Jump to imm, can use flag modifier
        JMP[FLAGS] reg  : Total Length 2B : ID 0b0100 11 : FL 00 : R 1B: exec time = 2 : Jump to register, can use flag modifier        :return:
        """

        # Validate flags
        if 0 > self.ci.flags > 0b111:
            self.eu.signalHardwareException(interruptNumber=EXCEPTION_BAD_INSTRUCTION_FETCH,
                                            exceptionCode=0,
                                            faultyInstruction=self.eu.previousI)
            return 0

        nextI = self.eu.I  # This is already calculated with the next I value

        # As strange as the next conditional looks, the second part is for
        # unconditional jump detection.
        if ((self.ci.flags & self.eu.FLAGS) > 0) or (self.ci.flags == self.eu.FLAGS):
            # Condition is met, jump has to occur...
            if self.ci.sourceImmediate is None:
                sourceValue = self.eu.getRegisterValue(registerCode=self.ci.sourceRegister)
            else:
                sourceValue = self.ci.sourceImmediate

            nextI = sourceValue

        self.eu.I = nextI

        return 0

    def JMPR(self, hardware=False):
        """
        More complex case. This does multiple things:
            1- Check for condition
            2- Change I to given value
            3- return 0

        The Relative part of the jump is calculated based on the I value of the instruction following
        the JMPR instruction. I gets incremented to the next instruction before the execution of the
        current instruction happens.

        2 possible cases:
        JMPR[FLAGS] imm  : Total Length 5B : ID 0b0011 11 : FL 00 : I 4B : exec time = 1 : Jump relative to register I to imm, can use flag modifier
        JMPR[FLAGS] reg  : Total Length 2B : ID 0b0100 01 : FL 00 : R 1B : exec time = 1 : Jump relative to register I to imm, can use flag modifier
        """

        # Validate flags
        if 0 > self.ci.flags > 0b111:
            self.eu.signalHardwareException(interruptNumber=EXCEPTION_BAD_INSTRUCTION_FETCH,
                                            exceptionCode=0,
                                            faultyInstruction=self.eu.previousI)
            return 0

        nextI = self.eu.I  # This is already calculated with the next I value

        # As strange as the next conditional looks, the second part is for
        # unconditional jump detection.
        if ((self.ci.flags & self.eu.FLAGS) > 0) or (self.ci.flags == self.eu.FLAGS):
            # Condition is met, jump has to occur...
            if self.ci.sourceImmediate is None:
                sourceValue = self.eu.getRegisterValue(registerCode=self.ci.sourceRegister)
            else:
                sourceValue = self.ci.sourceImmediate

            if (0x1 << 31) & sourceValue != 0:
                # This is a negative number!!! Converting binary neg to usable, base 10, neg
                sourceValue ^= 0xFFFFFFFF  # Two's complement
                sourceValue += 1
                sourceValue *= -1 # Simply making the number negative...

            nextI = self.eu.I + sourceValue

        self.eu.I = nextI
        return 0

    def MEMR(self, hardware=False):
        """
        2 possibilities:
        MEMR[WIDTH] sImm, dReg          : Total Length 6B : ID 0b0000 10 : wD 00 : sI 4B : dR 1B : exec time = 2 : Read a pointer value to the register
        MEMR[WIDTH] sReg, dReg          : Total Length 2B : ID 0b0000 11 : wD 00 : sR 0000 : dR 0000 : exec time = 2 : Same as previous, content of reg is used as a pointer
        :return: 0, resets the flags
        """
        sourceValue = 0
        destinationValue = 0

        # Validate width
        if 0 >= self.ci.width > 4:
            raise ValueError("Invalid instruction format detected")

        if self.ci.sourceImmediate is None:
            sourceValue = self.eu.getRegisterValue(registerCode=self.ci.sourceRegister)
        else:
            sourceValue = self.ci.sourceImmediate

        # Proceed to access validation
        accessLevel = self.eu.checkAccessLevel(available=[sourceValue, sourceValue + 3])

        if accessLevel != ACCESS_GRANTED:
            # Can't run instruction! Access is not granted!
            return 0

        result = self.eu.mioc.memoryReadAtAddressForLength(sourceValue, self.ci.width)
        self.eu.setRegisterValue(self.ci.destinationRegister, result)

        return 0

    def MEMW(self, hardware=False):
        """
        4 possibilities:
        MEMW[WIDTH] sReg, dReg          : Total Length 2B : ID 0b0001 00 : wD 00 : sR 0000 : dR 0000 : exec time = 3 : Write the content of a register to a given memory address (in register)
        MEMW[WIDTH] sImm, dReg          : Total Length 6B : ID 0b0001 01 : wD 00 : sI 4B : dR 1B : exec time = 3 : Write an immediate value to a memory address (in register)
        MEMW[WIDTH] sReg, dImm          : Total Length 6B : ID 0b0001 10 : wD 00 : sR 1B : dI 4B : exec time = 3 : Write an immediate value to a memory address (given as an immediate value)
        MEMW[WIDTH] sImm, dImm          : Total Length 9B : ID 0b0001 11 : wD 00 : sI 4B : dI 4B : exec time = 3 : Write an immediate value to a memory address (given as an immediate value)
        :return: 0, resets the flags
        """
        sourceValue = 0
        destinationValue = 0

        # Validate width
        if 0 >= self.ci.width > 4:
            raise ValueError("Invalid instruction format detected")

        if self.ci.destinationImmediate is None:
            destinationValue = self.eu.getRegisterValue(registerCode=self.ci.destinationRegister)
        else:
            destinationValue = self.ci.destinationImmediate

        if self.ci.sourceImmediate is None:
            sourceValue = self.eu.getRegisterValue(registerCode=self.ci.sourceRegister)
        else:
            sourceValue = self.ci.sourceImmediate

        valueMask = 0x00
        for i in range(0, self.ci.width):
            valueMask <<= 8
            valueMask |= 0xFF
        sourceValue &= valueMask

        # Proceed to access validation
        accessLevel = self.eu.checkAccessLevel(available=[destinationValue, destinationValue + 3])

        if accessLevel != ACCESS_GRANTED:
            # Can't run instruction! Access is not granted!
            return 0

        self.eu.mioc.memoryWriteAtAddressForLength(destinationValue,
                                                   self.ci.width,
                                                   sourceValue,
                                                   source=self.eu.name)

        return 0

    def MOV(self, hardware=False):
        """
        2 possibilities:
        MOV sReg, dReg  : Total Length 2B : ID 0b0000 00 : sR 00 : dR 1B : exec time = 1 : Mov content of register to other register
        MOV sImm, dReg  : Total Length 5B : ID 0b0000 01 : dR 00 : sI 4B : exec time = 1 : Mov an immediate to a register
        :return: 0, resets the flags
        """
        sourceValue = 0
        destinationValue = 0

        if self.ci.sourceImmediate is None:
            sourceValue = self.eu.getRegisterValue(registerCode=self.ci.sourceRegister)
        else:
            sourceValue = self.ci.sourceImmediate

        result = sourceValue
        self.eu.setRegisterValue(self.ci.destinationRegister, result)

        return 0

    def MUL(self, hardware=False):
        """
        1 possibility:
        MUL sReg, dReg : Total Length 2B : ID 0b1001 01 : sR 00 : dR 1B : exec time = 2 : Multiplication, result is put in B:A
        :return: 0, resets the flags
        """
        sourceValue = 0
        destinationValue = 0

        destinationValue = self.eu.getRegisterValue(registerCode=self.ci.destinationRegister)

        if self.ci.sourceImmediate is None:
            sourceValue = self.eu.getRegisterValue(registerCode=self.ci.sourceRegister)
        else:
            sourceValue = self.ci.sourceImmediate

        result = sourceValue * destinationValue
        resultA = 0x00000000FFFFFFFF & result
        resultB = 0xFFFFFFFF00000000 & destinationValue
        self.eu.setRegisterValue(REGISTER_A, resultA)
        self.eu.setRegisterValue(REGISTER_B, resultB)

        return 0

    def NOP(self, hardware=False):
        """
        No operation, simply return 0
        :return:
        """
        return 0

    def NOT(self, hardware=False):
        """
        1 possibility:
        NOT Reg     : Total Length 1B : ID 0b1000 10 : R 00 : exec time = 1 : Negation (bit inversion)
        :return: 0, resets the flags
        """
        sourceValue = 0

        sourceValue = self.eu.getRegisterValue(registerCode=self.ci.sourceRegister)

        result = sourceValue ^ 0xFFFFFFFF
        self.eu.setRegisterValue(self.ci.sourceRegister, result)

        return 0

    def OR(self, hardware=False):
        """
        2 possibilities:
        OR sReg, dReg       : Total Length 2B : ID 0b0101 10 : sR 00 : dR 1B : exec time = 1 : Binary or
        OR imm, dReg        : Total Length 5B : ID 0b0101 11 : dR 00 : sI 4B : exec time = 1 : Binary or
        :return: 0, resets the flags
        """
        sourceValue = 0
        destinationValue = 0

        destinationValue = self.eu.getRegisterValue(registerCode=self.ci.destinationRegister)

        if self.ci.sourceImmediate is None:
            sourceValue = self.eu.getRegisterValue(registerCode=self.ci.sourceRegister)
        else:
            sourceValue = self.ci.sourceImmediate

        result = sourceValue | destinationValue
        self.eu.setRegisterValue(self.ci.destinationRegister, result)

        return 0

    def POP(self, hardware=False):
        """
        More complex case. This does multiple things:
            1- Get value from stack
            2- Adjust stack pointer
            3- return 0

        1 possible case:
        POP Reg     : Total Length 1B : ID 0b0010 10 : R 00 : exec time = 1 : Pop to pof stack to register
        :return:
        """
        # Proceed to access validation
        accessLevel = self.eu.checkAccessLevel(available=[self.eu.S, self.eu.S - 4])

        if accessLevel != ACCESS_GRANTED:
            # Can't run instruction! Access is not granted!
            return 0

        stackPointer = self.eu.S

        # Read value to top of stack
        topStackValue = self.eu.mioc.memoryReadAtAddressForLength(stackPointer, 4)

        # Lets adjust the stack!
        stackPointer = self.eu.S - 4  # Stack grows upward!!!
        self.eu.S = stackPointer

        # Save value to register
        self.eu.setRegisterValue(self.ci.sourceRegister, topStackValue)

        return 0

    def PUSH(self, hardware=False):
        """
        More complex case. This does multiple things:
            1- Get current stack pointer + adjust stack pointer
            2- Write value to top of stack
            3- return 0

        2 possible cases:
        PUSH Reg   : Total Length 1B : ID 0b0010 00 : R 00 : exec time = 2 : Push value of register on top of the stack
        PUSH Imm   : Total Length 5B : ID 0b0010 01 : I 4B : exec time = 2 : Push value of register on top of the stack
        :return:
        """
        # Proceed to access validation
        accessLevel = self.eu.checkAccessLevel(available=[self.eu.S, self.eu.S + 4])

        if accessLevel != ACCESS_GRANTED:
            # Can't run instruction! Access is not granted!
            return 0

        # Lets adjust the stack!
        stackPointer = self.eu.S
        stackPointer = self.eu.S + 4  # Stack grows upward!!!
        self.eu.S = stackPointer

        sourceValue = 0

        if self.ci.sourceImmediate is None:
            sourceValue = self.eu.getRegisterValue(registerCode=self.ci.sourceRegister)
        else:
            sourceValue = self.ci.sourceImmediate

        # Now write value to top of stack!
        self.eu.mioc.memoryWriteAtAddressForLength(stackPointer, 4, sourceValue, source=self.eu.name)

        return 0

    def RET(self, hardware=False):
        """
        More complex case. This does multiple things:
            1- Get value from stack
            2- CAdjust stack pointer
            3- Adjust next instruction pointer
            3- return 0

        1 possible case:
        RET       : Total Length 1B : ID 0b1001 0100 : exec time = 1 : Return from a function call
        :return:
        """

        # Proceed to access validation
        accessLevel = self.eu.checkAccessLevel(available=[self.eu.S, self.eu.S - 4, self.eu.S - 7])

        if accessLevel != ACCESS_GRANTED:
            # Can't run instruction! Access is not granted!
            return 0

        stackPointer = self.eu.S

        # Read value to top of stack
        topStackValue = self.eu.mioc.memoryReadAtAddressForLength(stackPointer, 4)

        # Lets adjust the stack!
        stackPointer = self.eu.S - 4  # Stack grows upward!!!
        self.eu.S = stackPointer

        # Adjust next instruction pointer
        self.eu.I = topStackValue

        return 0

    def SFSTOR(self, hardware=False):
        """
        This is a more complicated instruction. This instruction will compare the source value
        with the value located at the address contained in $A. If the resulting flags matches the
        source value is then copied at $A. Of importance, source register can't be $A.

        2 possibilities:
        SFSTOR <FLAGS> imm
        SFSTOR <FLAGS> reg
        :return: The flags are affected by this instruction and can be used to check if the value has been copied
        """
        sourceValue = 0
        destinationPointer = 0
        condition = self.ci.flags
        sfstorInstruction = self.ci

        # This will be saved back in the register at the end of the operation
        destinationPointer = self.eu.getRegisterValue(registerCode=REGISTER_A)

        # Proceed to access validation
        accessLevel = self.eu.checkAccessLevel(available=[destinationPointer])

        if accessLevel != ACCESS_GRANTED:
            # Can't run instruction! Access is not granted!
            return 0

        if self.ci.sourceImmediate is None:
            sourceValue = self.eu.getRegisterValue(registerCode=self.ci.sourceRegister)
        else:
            sourceValue = self.ci.sourceImmediate

        # Now first step is to read the data
        widthAndDestination = 0b01000000  # width = 4, destination = reg A
        memrInstruction = Instruction(binaryInstruction=(0b00000001 << 8 * 5) |
                                                        (widthAndDestination << 8 * 4) |
                                                        destinationPointer,
                                      form=formDescription["InsWidthImmReg"])

        self.executeInstruction(memrInstruction)
        # Second step is to compare the data
        cmpInstruction = Instruction(binaryInstruction=(0b01101000 << 8 * 5) |
                                                       (sourceValue << 8 * 1) |
                                                       REGISTER_A,
                                     form=formDescription["InsImmReg"])
        # This will cause a modification of the live Flags register
        self.executeInstruction(cmpInstruction)

        # Need to make $A be the initial $A again
        self.eu.setRegisterValue(REGISTER_A, destinationPointer)

        # Flags after cmp instruction
        cmpFlags = self.eu.FLAGS

        # if this succeeds, we can move forward with the memory write
        # As strange as the next conditional looks, the second part is for
        # unconditional set detection.
        if ((condition & self.eu.FLAGS) > 0) or (condition == self.eu.FLAGS):
            memwInstruction = Instruction(binaryInstruction=(0b00000000 << 8 * 5) |
                                                            (widthAndDestination << 8 * 4) |
                                                            sourceValue,
                                          form=formDescription["InsWidthImmReg"])
            self.executeInstruction(memwInstruction)

        self.ci = sfstorInstruction
        # Need to return the current FLAGS as these would be overwritten upon return of this method.
        return cmpFlags

    def SHL(self, hardware=False):
        """
        2 possibilities:
        SHL sReg, dReg        : Total Length 2B : ID 0b0111 00 : sR 00 : dR 1B : exec time = 1 : Shift Left
        SHL imm, dReg         : Total Length 5B : ID 0b0111 01 : dR 00 : sI 4B: exec time = 1 : Shift Left
        :return: 0, resets the flags
        """
        sourceValue = 0
        destinationValue = 0

        destinationValue = self.eu.getRegisterValue(registerCode=self.ci.destinationRegister)

        if self.ci.sourceImmediate is None:
            sourceValue = self.eu.getRegisterValue(registerCode=self.ci.sourceRegister)
        else:
            sourceValue = self.ci.sourceImmediate

        result = destinationValue << sourceValue
        self.eu.setRegisterValue(self.ci.destinationRegister, result)

        return 0

    def SHR(self, hardware=False):
        """
        2 possibilities:
        SHR sReg, dReg       : Total Length 2B : ID 0b0110 10 : sR 00 : dR 1B : exec time = 1 : Shift Right
        SHR imm, dReg        : Total Length 5B : ID 0b0110 11 : dR 00 : sI 4B : exec time = 1 : Shift Right
        :return: 0, resets the flags
        """
        sourceValue = 0
        destinationValue = 0

        destinationValue = self.eu.getRegisterValue(registerCode=self.ci.destinationRegister)

        if self.ci.sourceImmediate is None:
            sourceValue = self.eu.getRegisterValue(registerCode=self.ci.sourceRegister)
        else:
            sourceValue = self.ci.sourceImmediate

        result = destinationValue >> sourceValue
        self.eu.setRegisterValue(self.ci.destinationRegister, result)

        return 0

    def SIVR(self, hardware=False):
        """
        This instruction loads the Interrupt Vector Register with a value given in the sReg
        1 possibility:
        SIVR sReg
        :return: 0, resets the flags
        """
        sourceValue = self.eu.getRegisterValue(registerCode=self.ci.sourceRegister)
        sourceValue &= 0xFFFFFFFF
        self.eu.IVR = sourceValue

        return 0

    def SNT(self, hardware=False):
        """
        Not implemented yet!
        :return:
        """
        return 0

    def SUB(self, hardware=False):
        """
        2 possibilities:
        SUB sReg, dReg     : Total Length 2B : ID 0b1000 00 : sR 00 : dR 1B : exec time = 1 : Subtraction
        SUB imm, dReg      : Total Length 5B : ID 0b1000 01 : dR 00 : sI 4B : exec time = 1 : Subtraction
        :return: 0, resets the flags
        """
        sourceValue = 0
        destinationValue = 0

        destinationValue = self.eu.getRegisterValue(registerCode=self.ci.destinationRegister)

        if self.ci.sourceImmediate is None:
            sourceValue = self.eu.getRegisterValue(registerCode=self.ci.sourceRegister)
        else:
            sourceValue = self.ci.sourceImmediate

        result = destinationValue - sourceValue
        self.eu.setRegisterValue(self.ci.destinationRegister, result)

        return 0

    def SVMR(self, hardware=False):
        """
        This instruction loads the Virtual Memory Register with a value given in the sReg
        1 possibility:
        SVMR sReg
        :return: 0, resets the flags
        """
        sourceValue = self.eu.getRegisterValue(registerCode=self.ci.sourceRegister)
        sourceValue &= 0xFFFFFFFF
        self.eu.VMR = sourceValue

        # Because of the VMR reload, the TLB needs to be flushed
        self.eu.mioc.flushTLBCache()

        return 0

    def XOR(self, hardware=False):
        """
        2 possibilities:
        XOR sReg, dReg       : Total Length 2B : ID 0b0110 00 : sR 00 : dR 1B : exec time = 1 : Binary xor
        XOR imm, dReg        : Total Length 5B : ID 0b0110 01 : dR 00 : sI 4B : exec time = 1 : Binary xor
        :return: 0, resets the flags
        """

        sourceValue = 0
        destinationValue = 0

        destinationValue = self.eu.getRegisterValue(registerCode=self.ci.destinationRegister)

        if self.ci.sourceImmediate is None:
            sourceValue = self.eu.getRegisterValue(registerCode=self.ci.sourceRegister)
        else:
            sourceValue = self.ci.sourceImmediate

        result = sourceValue ^ destinationValue
        self.eu.setRegisterValue(self.ci.destinationRegister, result)

        return 0
