module speeds 
(
	input SW3, SW2, SW1, SW0,
	input clk190, clk25, clk3, clk1, clk_slowest,
	output logic SPEED
);

	always_comb
		case ({SW3, SW2, SW1, SW0}) 	
			4'b0001: SPEED = clk3; 	
			4'b0010: SPEED = clk25;  
			4'b0100: SPEED = clk190;
			4'b1000: SPEED = clk_slowest;	
			default SPEED = clk1;
		endcase
endmodule 