{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674133342133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674133342133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 19 16:02:22 2023 " "Processing started: Thu Jan 19 16:02:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674133342133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133342133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133342133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674133342725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_SUB " "Found entity 1: _32bit_SUB" {  } { { "_32bit_SUB.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_SUB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_XOR " "Found entity 1: _32bit_XOR" {  } { { "_32bit_XOR.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_XOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_add.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_ADD " "Found entity 1: _32bit_ADD" {  } { { "_32bit_ADD.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_ADD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_REG " "Found entity 1: _32bit_REG" {  } { { "_32bit_REG.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_or.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_OR " "Found entity 1: _32bit_OR" {  } { { "_32bit_OR.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_OR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_slt.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_slt.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_SLT " "Found entity 1: _32bit_SLT" {  } { { "_32bit_SLT.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_SLT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_2x1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_2x1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_2x1MUX " "Found entity 1: _32bit_2x1MUX" {  } { { "_32bit_2x1MUX.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_2x1MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_div.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_DIV " "Found entity 1: _32bit_DIV" {  } { { "_32bit_DIV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_datpath.v 1 1 " "Found 1 design units, including 1 entities, in source file div_datpath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_datpath " "Found entity 1: DIV_datpath" {  } { { "DIV_datpath.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_control.v 1 1 " "Found 1 design units, including 1 entities, in source file div_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_control " "Found entity 1: DIV_control" {  } { { "DIV_control.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DIV_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_div_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_div_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_DIV_testbench " "Found entity 1: _32bit_DIV_testbench" {  } { { "_32bit_DIV_testbench.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_DIV_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/display.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_test.v 1 1 " "Found 1 design units, including 1 entities, in source file div_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_test " "Found entity 1: DIV_test" {  } { { "DIV_test.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DIV_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_7seg " "Found entity 1: decimal_to_7seg" {  } { { "decimal_to_7seg.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/decimal_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dectoseg_test.v 1 1 " "Found 1 design units, including 1 entities, in source file dectoseg_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 decToSeg_test " "Found entity 1: decToSeg_test" {  } { { "decToSeg_test.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/decToSeg_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dectoseg_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file dectoseg_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 decToSeg_testbench " "Found entity 1: decToSeg_testbench" {  } { { "decToSeg_testbench.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/decToSeg_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV " "Found entity 1: DE0_CV" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path1.v 1 1 " "Found 1 design units, including 1 entities, in source file path1.v" { { "Info" "ISGN_ENTITY_NAME" "1 path1 " "Found entity 1: path1" {  } { { "path1.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/path1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path1_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file path1_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 path1_testbench " "Found entity 1: path1_testbench" {  } { { "path1_testbench.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/path1_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_control.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_control " "Found entity 1: delay_control" {  } { { "delay_control.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/delay_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_datapath " "Found entity 1: delay_datapath" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/delay_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_testbench " "Found entity 1: delay_testbench" {  } { { "delay_testbench.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/delay_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352127 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Vcc VCC singlepath_plode.v(3) " "Verilog HDL Declaration information at singlepath_plode.v(3): object \"Vcc\" differs only in case from object \"VCC\" in the same scope" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674133352131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "gnd GND singlepath_plode.v(3) " "Verilog HDL Declaration information at singlepath_plode.v(3): object \"gnd\" differs only in case from object \"GND\" in the same scope" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674133352132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_plode.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_plode.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_plode " "Found entity 1: singlepath_plode" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_plode_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_plode_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_plode_testbench " "Found entity 1: singlepath_plode_testbench" {  } { { "singlepath_plode_testbench.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowtohigh_control.v 1 1 " "Found 1 design units, including 1 entities, in source file lowtohigh_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 LowtoHigh_control " "Found entity 1: LowtoHigh_control" {  } { { "LowtoHigh_control.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/LowtoHigh_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowtohigh.v 1 1 " "Found 1 design units, including 1 entities, in source file lowtohigh.v" { { "Info" "ISGN_ENTITY_NAME" "1 LowtoHigh " "Found entity 1: LowtoHigh" {  } { { "LowtoHigh.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/LowtoHigh.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowtohigh_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file lowtohigh_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 LowtoHigh_testbench " "Found entity 1: LowtoHigh_testbench" {  } { { "LowtoHigh_testbench.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/LowtoHigh_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hightolow_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file hightolow_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 HightoLow_testbench " "Found entity 1: HightoLow_testbench" {  } { { "HightoLow_testbench.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/HightoLow_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hightolow_control.v 1 1 " "Found 1 design units, including 1 entities, in source file hightolow_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 HightoLow_control " "Found entity 1: HightoLow_control" {  } { { "HightoLow_control.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/HightoLow_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hightolow.v 1 1 " "Found 1 design units, including 1 entities, in source file hightolow.v" { { "Info" "ISGN_ENTITY_NAME" "1 HightoLow " "Found entity 1: HightoLow" {  } { { "HightoLow.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/HightoLow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_plode_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_plode_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_plode_wrapper " "Found entity 1: singlepath_plode_wrapper" {  } { { "singlepath_plode_wrapper.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll250.v 1 1 " "Found 1 design units, including 1 entities, in source file pll250.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll250 " "Found entity 1: pll250" {  } { { "pll250.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/pll250.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll250/pll250_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll250/pll250_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll250_0002 " "Found entity 1: pll250_0002" {  } { { "pll250/pll250_0002.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/pll250/pll250_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_1_5n.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_1_5n.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_1_5n " "Found entity 1: singlepath_1_5n" {  } { { "singlepath_1_5n.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_5n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_1_10.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_1_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_1_10 " "Found entity 1: singlepath_1_10" {  } { { "singlepath_1_10.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_1_20.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_1_20.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_1_20 " "Found entity 1: singlepath_1_20" {  } { { "singlepath_1_20.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_1_50.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_1_50.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_1_50 " "Found entity 1: singlepath_1_50" {  } { { "singlepath_1_50.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_50.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_1_100.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_1_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_1_100 " "Found entity 1: singlepath_1_100" {  } { { "singlepath_1_100.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_100.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_2.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_2 " "Found entity 1: singlepath_2" {  } { { "singlepath_2.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_2_5n.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_2_5n.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_2_5n " "Found entity 1: singlepath_2_5n" {  } { { "singlepath_2_5n.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_2_5n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_2_10.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_2_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_2_10 " "Found entity 1: singlepath_2_10" {  } { { "singlepath_2_10.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_2_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_2_20.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_2_20.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_2_20 " "Found entity 1: singlepath_2_20" {  } { { "singlepath_2_20.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_2_20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_2_50.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_2_50.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_2_50 " "Found entity 1: singlepath_2_50" {  } { { "singlepath_2_50.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_2_50.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_2_100.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_2_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_2_100 " "Found entity 1: singlepath_2_100" {  } { { "singlepath_2_100.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_2_100.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_3.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_3 " "Found entity 1: singlepath_3" {  } { { "singlepath_3.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_3_5.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_3_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_3_5 " "Found entity 1: singlepath_3_5" {  } { { "singlepath_3_5.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_3_10.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_3_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_3_10 " "Found entity 1: singlepath_3_10" {  } { { "singlepath_3_10.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_3_20.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_3_20.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_3_20 " "Found entity 1: singlepath_3_20" {  } { { "singlepath_3_20.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_3_50.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_3_50.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_3_50 " "Found entity 1: singlepath_3_50" {  } { { "singlepath_3_50.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_50.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_3_100.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_3_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_3_100 " "Found entity 1: singlepath_3_100" {  } { { "singlepath_3_100.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_100.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spypath_3_1.v 1 1 " "Found 1 design units, including 1 entities, in source file spypath_3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 spypath_3_1 " "Found entity 1: spypath_3_1" {  } { { "spypath_3_1.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spypath_3_1_5n.v 1 1 " "Found 1 design units, including 1 entities, in source file spypath_3_1_5n.v" { { "Info" "ISGN_ENTITY_NAME" "1 spypath_3_1_5n " "Found entity 1: spypath_3_1_5n" {  } { { "spypath_3_1_5n.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_1_5n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spypath_3_1_10.v 1 1 " "Found 1 design units, including 1 entities, in source file spypath_3_1_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 spypath_3_1_10 " "Found entity 1: spypath_3_1_10" {  } { { "spypath_3_1_10.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_1_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spypath_3_1_20.v 1 1 " "Found 1 design units, including 1 entities, in source file spypath_3_1_20.v" { { "Info" "ISGN_ENTITY_NAME" "1 spypath_3_1_20 " "Found entity 1: spypath_3_1_20" {  } { { "spypath_3_1_20.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_1_20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spypath_3_1_50.v 1 1 " "Found 1 design units, including 1 entities, in source file spypath_3_1_50.v" { { "Info" "ISGN_ENTITY_NAME" "1 spypath_3_1_50 " "Found entity 1: spypath_3_1_50" {  } { { "spypath_3_1_50.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_1_50.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spypath_3_1_100.v 1 1 " "Found 1 design units, including 1 entities, in source file spypath_3_1_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 spypath_3_1_100 " "Found entity 1: spypath_3_1_100" {  } { { "spypath_3_1_100.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_1_100.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spypath_3_2.v 1 1 " "Found 1 design units, including 1 entities, in source file spypath_3_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 spypath_3_2 " "Found entity 1: spypath_3_2" {  } { { "spypath_3_2.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spypath_3_2_5n.v 1 1 " "Found 1 design units, including 1 entities, in source file spypath_3_2_5n.v" { { "Info" "ISGN_ENTITY_NAME" "1 spypath_3_2_5n " "Found entity 1: spypath_3_2_5n" {  } { { "spypath_3_2_5n.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_2_5n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spypath_3_2_10.v 1 1 " "Found 1 design units, including 1 entities, in source file spypath_3_2_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 spypath_3_2_10 " "Found entity 1: spypath_3_2_10" {  } { { "spypath_3_2_10.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_2_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spypath_3_2_20.v 1 1 " "Found 1 design units, including 1 entities, in source file spypath_3_2_20.v" { { "Info" "ISGN_ENTITY_NAME" "1 spypath_3_2_20 " "Found entity 1: spypath_3_2_20" {  } { { "spypath_3_2_20.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_2_20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spypath_3_2_50.v 1 1 " "Found 1 design units, including 1 entities, in source file spypath_3_2_50.v" { { "Info" "ISGN_ENTITY_NAME" "1 spypath_3_2_50 " "Found entity 1: spypath_3_2_50" {  } { { "spypath_3_2_50.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_2_50.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spypath_3_2_100.v 1 1 " "Found 1 design units, including 1 entities, in source file spypath_3_2_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 spypath_3_2_100 " "Found entity 1: spypath_3_2_100" {  } { { "spypath_3_2_100.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_2_100.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not3_34.v 1 1 " "Found 1 design units, including 1 entities, in source file not3_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 not3_33 " "Found entity 1: not3_33" {  } { { "not3_34.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/not3_34.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not3_34_5.v 1 1 " "Found 1 design units, including 1 entities, in source file not3_34_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 not3_33_5n " "Found entity 1: not3_33_5n" {  } { { "not3_34_5.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/not3_34_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not3_34_10.v 1 1 " "Found 1 design units, including 1 entities, in source file not3_34_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 not3_33_10 " "Found entity 1: not3_33_10" {  } { { "not3_34_10.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/not3_34_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not3_34_20.v 1 1 " "Found 1 design units, including 1 entities, in source file not3_34_20.v" { { "Info" "ISGN_ENTITY_NAME" "1 not3_33_20 " "Found entity 1: not3_33_20" {  } { { "not3_34_20.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/not3_34_20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not3_34_50.v 1 1 " "Found 1 design units, including 1 entities, in source file not3_34_50.v" { { "Info" "ISGN_ENTITY_NAME" "1 not3_33_50 " "Found entity 1: not3_33_50" {  } { { "not3_34_50.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/not3_34_50.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not3_34_100.v 1 1 " "Found 1 design units, including 1 entities, in source file not3_34_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 not3_33_100 " "Found entity 1: not3_33_100" {  } { { "not3_34_100.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/not3_34_100.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipath.v 1 1 " "Found 1 design units, including 1 entities, in source file multipath.v" { { "Info" "ISGN_ENTITY_NAME" "1 multipath " "Found entity 1: multipath" {  } { { "multipath.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/multipath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipath_32.v 1 1 " "Found 1 design units, including 1 entities, in source file multipath_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 multipath_32 " "Found entity 1: multipath_32" {  } { { "multipath_32.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/multipath_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133352235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352235 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting \";\" _7bitOR.v(3) " "Verilog HDL syntax error at _7bitOR.v(3) near text: \"output\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "_7bitOR.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_7bitOR.v" 3 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1674133352237 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "_7bitOR _7bitOR.v(1) " "Ignored design unit \"_7bitOR\" at _7bitOR.v(1) due to previous errors" {  } { { "_7bitOR.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_7bitOR.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1674133352238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_7bitor.v 0 0 " "Found 0 design units, including 0 entities, in source file _7bitor.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352238 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.map.smsg " "Generated suppressed messages file C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352281 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674133352349 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 19 16:02:32 2023 " "Processing ended: Thu Jan 19 16:02:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674133352349 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674133352349 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674133352349 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133352349 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 0 s " "Quartus Prime Flow was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133353069 ""}
