inv_1xT I18 ( Miss, net22);
inv_1xT I17 ( Valid, net21);
inv_1xT I16 ( Hit, net23);
inv_1xT I12_21_ ( net32[0], b0[21]);
inv_1xT I12_20_ ( net32[1], b0[20]);
inv_1xT I12_19_ ( net32[2], b0[19]);
inv_1xT I12_18_ ( net32[3], b0[18]);
inv_1xT I12_17_ ( net32[4], b0[17]);
inv_1xT I12_16_ ( net32[5], b0[16]);
inv_1xT I12_15_ ( net32[6], b0[15]);
inv_1xT I12_14_ ( net32[7], b0[14]);
inv_1xT I12_13_ ( net32[8], b0[13]);
inv_1xT I12_12_ ( net32[9], b0[12]);
inv_1xT I12_11_ ( net32[10], b0[11]);
inv_1xT I12_10_ ( net32[11], b0[10]);
inv_1xT I12_9_ ( net32[12], b0[9]);
inv_1xT I12_8_ ( net32[13], b0[8]);
inv_1xT I12_7_ ( net32[14], b0[7]);
inv_1xT I12_6_ ( net32[15], b0[6]);
inv_1xT I12_5_ ( net32[16], b0[5]);
inv_1xT I12_4_ ( net32[17], b0[4]);
inv_1xT I12_3_ ( net32[18], b0[3]);
inv_1xT I12_2_ ( net32[19], b0[2]);
inv_1xT I12_1_ ( net32[20], b0[1]);
inv_1xT I12_0_ ( net32[21], b0[0]);
inv_1xT I11_21_ ( net33[0], b1[21]);
inv_1xT I11_20_ ( net33[1], b1[20]);
inv_1xT I11_19_ ( net33[2], b1[19]);
inv_1xT I11_18_ ( net33[3], b1[18]);
inv_1xT I11_17_ ( net33[4], b1[17]);
inv_1xT I11_16_ ( net33[5], b1[16]);
inv_1xT I11_15_ ( net33[6], b1[15]);
inv_1xT I11_14_ ( net33[7], b1[14]);
inv_1xT I11_13_ ( net33[8], b1[13]);
inv_1xT I11_12_ ( net33[9], b1[12]);
inv_1xT I11_11_ ( net33[10], b1[11]);
inv_1xT I11_10_ ( net33[11], b1[10]);
inv_1xT I11_9_ ( net33[12], b1[9]);
inv_1xT I11_8_ ( net33[13], b1[8]);
inv_1xT I11_7_ ( net33[14], b1[7]);
inv_1xT I11_6_ ( net33[15], b1[6]);
inv_1xT I11_5_ ( net33[16], b1[5]);
inv_1xT I11_4_ ( net33[17], b1[4]);
inv_1xT I11_3_ ( net33[18], b1[3]);
inv_1xT I11_2_ ( net33[19], b1[2]);
inv_1xT I11_1_ ( net33[20], b1[1]);
inv_1xT I11_0_ ( net33[21], b1[0]);
inv_1xT I9_21_ ( net35[0], a1[21]);
inv_1xT I9_20_ ( net35[1], a1[20]);
inv_1xT I9_19_ ( net35[2], a1[19]);
inv_1xT I9_18_ ( net35[3], a1[18]);
inv_1xT I9_17_ ( net35[4], a1[17]);
inv_1xT I9_16_ ( net35[5], a1[16]);
inv_1xT I9_15_ ( net35[6], a1[15]);
inv_1xT I9_14_ ( net35[7], a1[14]);
inv_1xT I9_13_ ( net35[8], a1[13]);
inv_1xT I9_12_ ( net35[9], a1[12]);
inv_1xT I9_11_ ( net35[10], a1[11]);
inv_1xT I9_10_ ( net35[11], a1[10]);
inv_1xT I9_9_ ( net35[12], a1[9]);
inv_1xT I9_8_ ( net35[13], a1[8]);
inv_1xT I9_7_ ( net35[14], a1[7]);
inv_1xT I9_6_ ( net35[15], a1[6]);
inv_1xT I9_5_ ( net35[16], a1[5]);
inv_1xT I9_4_ ( net35[17], a1[4]);
inv_1xT I9_3_ ( net35[18], a1[3]);
inv_1xT I9_2_ ( net35[19], a1[2]);
inv_1xT I9_1_ ( net35[20], a1[1]);
inv_1xT I9_0_ ( net35[21], a1[0]);
inv_1xT I10_21_ ( net34[0], a0[21]);
inv_1xT I10_20_ ( net34[1], a0[20]);
inv_1xT I10_19_ ( net34[2], a0[19]);
inv_1xT I10_18_ ( net34[3], a0[18]);
inv_1xT I10_17_ ( net34[4], a0[17]);
inv_1xT I10_16_ ( net34[5], a0[16]);
inv_1xT I10_15_ ( net34[6], a0[15]);
inv_1xT I10_14_ ( net34[7], a0[14]);
inv_1xT I10_13_ ( net34[8], a0[13]);
inv_1xT I10_12_ ( net34[9], a0[12]);
inv_1xT I10_11_ ( net34[10], a0[11]);
inv_1xT I10_10_ ( net34[11], a0[10]);
inv_1xT I10_9_ ( net34[12], a0[9]);
inv_1xT I10_8_ ( net34[13], a0[8]);
inv_1xT I10_7_ ( net34[14], a0[7]);
inv_1xT I10_6_ ( net34[15], a0[6]);
inv_1xT I10_5_ ( net34[16], a0[5]);
inv_1xT I10_4_ ( net34[17], a0[4]);
inv_1xT I10_3_ ( net34[18], a0[3]);
inv_1xT I10_2_ ( net34[19], a0[2]);
inv_1xT I10_1_ ( net34[20], a0[1]);
inv_1xT I10_0_ ( net34[21], a0[0]);

endmodule
