# 1x1 spacing, Left (west) edge only
# Slot: 1x0p5, Density: spc, Edges: lft
# Total pads: 23 (signal: 17, power: 4)
#
# Floorplanning
FP_SIZING: absolute
DIE_AREA: [0, 0, 3932, 2531]
CORE_AREA: [442, 130, 3802, 2401]

VERILOG_DEFINES: ['SLOT_1X0P5', 'MAX_IO_CONFIG', 'NUM_BIDIR_PADS_OVERRIDE=17', 'NUM_DVDD_PADS_OVERRIDE=2', 'NUM_DVSS_PADS_OVERRIDE=2']

# PDN configuration for partial padring
# Disable core ring and use stripes extending to boundary instead.
# This avoids floating ring segments on edges without pads.
PDN_CORE_RING: False
PDN_EXTEND_TO: boundary

# Pad instances for the padring
PAD_SOUTH: []

PAD_EAST: []

PAD_NORTH: []

PAD_WEST: [
    clk_pad,
    rst_n_pad,
    "bidir\\[16\\].pad",
    "bidir\\[15\\].pad",
    "bidir\\[14\\].pad",
    "bidir\\[13\\].pad",
    "bidir\\[12\\].pad",
    "dvdd_pads\\[1\\].pad",
    "bidir\\[11\\].pad",
    "bidir\\[10\\].pad",
    "bidir\\[9\\].pad",
    "dvss_pads\\[1\\].pad",
    "bidir\\[8\\].pad",
    "bidir\\[7\\].pad",
    "bidir\\[6\\].pad",
    "dvdd_pads\\[0\\].pad",
    "bidir\\[5\\].pad",
    "bidir\\[4\\].pad",
    "bidir\\[3\\].pad",
    "dvss_pads\\[0\\].pad",
    "bidir\\[2\\].pad",
    "bidir\\[1\\].pad",
    "bidir\\[0\\].pad"
]

