<strong>vl-cell-name</strong> is a variable defined in `<code>verilog-mode.el</code>'.<br/>
Its value is nil<br/>
<br/>
Documentation:<br/>
See `verilog-auto-inst'.