INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xujh2649/Desktop/workspace/vivado/lab2/lab2.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xujh2649/Desktop/workspace/vivado/lab2/lab2.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module get_edge
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xujh2649/Desktop/workspace/vivado/lab2/lab2.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_test
