
---------- Begin Simulation Statistics ----------
final_tick                                38901506875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 319790                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678108                       # Number of bytes of host memory used
host_op_rate                                   340974                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   226.70                       # Real time elapsed on the host
host_tick_rate                              171596617                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    72497445                       # Number of instructions simulated
sim_ops                                      77299826                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.038902                       # Number of seconds simulated
sim_ticks                                 38901506875                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.487673                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4732949                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              5348710                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                162                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            127769                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           6612792                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             463550                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          464692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1142                       # Number of indirect misses.
system.cpu.branchPred.lookups                10662036                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1780505                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        56753                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 261100209                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 38750137                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            127295                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   10448354                       # Number of branches committed
system.cpu.commit.bw_lim_events                183306                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          663307                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             72497445                       # Number of instructions committed
system.cpu.commit.committedOps               77299826                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     62028024                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.246208                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.304930                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     18002234     29.02%     29.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     26347868     42.48%     71.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9781125     15.77%     87.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3790750      6.11%     93.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1942814      3.13%     96.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1285046      2.07%     98.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       509643      0.82%     99.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       185238      0.30%     99.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       183306      0.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     62028024                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              2070554                       # Number of function calls committed.
system.cpu.commit.int_insts                  71607231                       # Number of committed integer instructions.
system.cpu.commit.loads                       8670131                       # Number of loads committed
system.cpu.commit.membars                          52                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         62457705     80.80%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          913861      1.18%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            4      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         8670131     11.22%     93.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        5258125      6.80%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          77299826                       # Class of committed instruction
system.cpu.commit.refs                       13928256                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    72497445                       # Number of Instructions Simulated
system.cpu.committedOps                      77299826                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.858546                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.858546                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 38077                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   502                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              4847747                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               78603879                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 23777279                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  38237020                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 127497                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                284513                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                   389                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    10662036                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  23644942                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      38330077                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 59503                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       74242820                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           211                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  255974                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.171299                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           23721955                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            6977004                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.192801                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           62180262                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.271575                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.260246                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 23857953     38.37%     38.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 16947434     27.26%     65.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2005207      3.22%     68.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 19369668     31.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             62180262                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           62150                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               127358                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 10496921                       # Number of branches executed
system.cpu.iew.exec_nop                             3                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.248991                       # Inst execution rate
system.cpu.iew.exec_refs                     13988086                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5258569                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   24741                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               8795658                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 66                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5270167                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            78114563                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8729517                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            157812                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              77740222                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   280                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 127497                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   279                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           157720                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          190                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       125527                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        12042                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            190                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19295                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         108063                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  85526079                       # num instructions consuming a value
system.cpu.iew.wb_count                      77704838                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.579162                       # average fanout of values written-back
system.cpu.iew.wb_producers                  49533444                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.248423                       # insts written-back per cycle
system.cpu.iew.wb_sent                       77704908                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 94031167                       # number of integer regfile reads
system.cpu.int_regfile_writes                55005378                       # number of integer regfile writes
system.cpu.ipc                               1.164760                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.164760                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                17      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              62939252     80.80%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               927668      1.19%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              4      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8772071     11.26%     93.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5259022      6.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               77898034                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     6278702                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.080602                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 4323568     68.86%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    155      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 849150     13.52%     82.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1105829     17.61%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               84176719                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          224261489                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     77704838                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          78929483                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   78114442                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  77898034                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 118                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          814733                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              6457                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1383897                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      62180262                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.252778                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.813993                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11356508     18.26%     18.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            27120119     43.62%     61.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            20333321     32.70%     94.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3369983      5.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 331      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        62180262                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.251527                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            152636                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               22                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              8795658                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5270167                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                13953591                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    206                       # number of misc regfile writes
system.cpu.numCycles                         62242412                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   29505                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              94287631                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                 24016464                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                   179                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             354855973                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               78297120                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            95561897                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  37998207                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   5805                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 127497                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                143661                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles                  6122                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1274265                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        101340808                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2467                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 71                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       862                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             65                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups               32                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    139807694                       # The number of ROB reads
system.cpu.rob.rob_writes                   156078504                       # The number of ROB writes
system.cpu.timesIdled                             636                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       32                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1048                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          336                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1447                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  38901506875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                917                       # Transaction distribution
system.membus.trans_dist::ReadExReq               130                       # Transaction distribution
system.membus.trans_dist::ReadExResp              130                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           918                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2095                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2095                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        67008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   67008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1048                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1048    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1048                       # Request fanout histogram
system.membus.respLayer1.occupancy            5588000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             1482375                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  38901506875                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1001                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          307                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              130                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             130                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           811                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          192                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        71488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        20672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  92160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1133                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.045896                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.209352                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1081     95.41%     95.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     52      4.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1133                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1290625                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            605619                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1519998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  38901506875                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   54                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   23                       # number of demand (read+write) hits
system.l2.demand_hits::total                       77                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  54                       # number of overall hits
system.l2.overall_hits::.cpu.data                  23                       # number of overall hits
system.l2.overall_hits::total                      77                       # number of overall hits
system.l2.demand_misses::.cpu.inst                757                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                299                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1056                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               757                       # number of overall misses
system.l2.overall_misses::.cpu.data               299                       # number of overall misses
system.l2.overall_misses::total                  1056                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     62363750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     28626250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         90990000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     62363750                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     28626250                       # number of overall miss cycles
system.l2.overall_miss_latency::total        90990000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              811                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              322                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1133                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             811                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             322                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1133                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.933416                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.932039                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.933416                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.932039                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82382.760898                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 95739.966555                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86164.772727                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82382.760898                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 95739.966555                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86164.772727                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           755                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1048                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          755                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1048                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52574875                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     24438750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     77013625                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52574875                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     24438750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     77013625                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.930949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.909938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.924978                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.930949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.909938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.924978                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69635.596026                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83408.703072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73486.283397                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69635.596026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83408.703072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73486.283397                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            2                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                2                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          277                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              277                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          277                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          277                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             130                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 130                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     11723125                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      11723125                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 90177.884615                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90177.884615                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          130                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            130                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     10065625                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10065625                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77427.884615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77427.884615                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             54                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 54                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          757                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              757                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     62363750                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62363750                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          811                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            811                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.933416                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.933416                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82382.760898                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82382.760898                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          755                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          755                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52574875                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52574875                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.930949                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.930949                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69635.596026                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69635.596026                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            23                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                23                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          169                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             169                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     16903125                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     16903125                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          192                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           192                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.880208                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.880208                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100018.491124                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100018.491124                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          163                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          163                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     14373125                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     14373125                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.848958                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.848958                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88178.680982                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88178.680982                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  38901506875                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   730.730840                       # Cycle average of tags in use
system.l2.tags.total_refs                        1408                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1047                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.344795                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     78000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       494.847972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       235.882868                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.030203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.014397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.044600                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1047                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          251                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          731                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.063904                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     12383                       # Number of tag accesses
system.l2.tags.data_accesses                    12383                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  38901506875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          48320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          18752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              67072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        48320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         48320                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1048                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1242111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            482038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1724149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1242111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1242111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1242111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           482038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1724149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       755.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000523750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12067                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1048                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1048                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     11372875                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5240000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                31022875                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10851.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29601.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      773                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1048                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    244.428044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   147.004316                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.570307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          134     49.45%     49.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           45     16.61%     66.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           31     11.44%     77.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           20      7.38%     84.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      2.21%     87.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      4.43%     91.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      1.48%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.11%     94.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16      5.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          271                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  67072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   67072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         1.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   38901428125                       # Total gap between requests
system.mem_ctrls.avgGap                   37119683.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        48320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        18752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1242111.267187256133                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 482037.882497835788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          755                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          293                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19414000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     11608875                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25713.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39620.73                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    73.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               985320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               519915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2541840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3070741440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        604769430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14428899360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18108457305                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.495009                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  37505995625                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1298960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     96551250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               978180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               508530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4940880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3070741440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        603119280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14430288960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        18110577270                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.549505                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  37509958125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1298960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     92588750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     38901506875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  38901506875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     23643949                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         23643949                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     23643949                       # number of overall hits
system.cpu.icache.overall_hits::total        23643949                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          993                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            993                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          993                       # number of overall misses
system.cpu.icache.overall_misses::total           993                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     76932499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     76932499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     76932499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     76932499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     23644942                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     23644942                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     23644942                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     23644942                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000042                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000042                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77474.822759                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77474.822759                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77474.822759                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77474.822759                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          147                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    73.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          307                       # number of writebacks
system.cpu.icache.writebacks::total               307                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          182                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          182                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          182                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          182                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          811                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          811                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          811                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          811                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64617500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64617500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64617500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64617500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79676.325524                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79676.325524                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79676.325524                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79676.325524                       # average overall mshr miss latency
system.cpu.icache.replacements                    307                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     23643949                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        23643949                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          993                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           993                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     76932499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     76932499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     23644942                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     23644942                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77474.822759                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77474.822759                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          182                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          182                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          811                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          811                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64617500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64617500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79676.325524                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79676.325524                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  38901506875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           428.819740                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            23644759                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               810                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          29191.060494                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   428.819740                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.837539                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.837539                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          241                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          94580578                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         94580578                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  38901506875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  38901506875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  38901506875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  38901506875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  38901506875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     13429994                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13429994                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     13429994                       # number of overall hits
system.cpu.dcache.overall_hits::total        13429994                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1478                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1478                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1478                       # number of overall misses
system.cpu.dcache.overall_misses::total          1478                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    119833124                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    119833124                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    119833124                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    119833124                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     13431472                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13431472                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13431472                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13431472                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000110                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000110                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000110                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000110                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81077.891746                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81077.891746                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81077.891746                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81077.891746                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          241                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1156                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1156                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1156                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1156                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          322                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     29562500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     29562500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     29562500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     29562500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000024                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000024                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 91809.006211                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91809.006211                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 91809.006211                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91809.006211                       # average overall mshr miss latency
system.cpu.dcache.replacements                      7                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      8571125                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8571125                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     37050625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     37050625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8571610                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8571610                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000057                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000057                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76393.041237                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76393.041237                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          293                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          293                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          192                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          192                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     17595000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17595000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 91640.625000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91640.625000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4858869                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4858869                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          993                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          993                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     82782499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     82782499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4859862                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4859862                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000204                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000204                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83366.061430                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83366.061430                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          863                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          863                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11967500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11967500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92057.692308                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92057.692308                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       133750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       133750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.039216                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.039216                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        66875                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        66875                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  38901506875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           257.872282                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13430415                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               321                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          41839.299065                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            173750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   257.872282                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.503657                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.503657                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          314                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.613281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53726617                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53726617                       # Number of data accesses

---------- End Simulation Statistics   ----------
