INFO-FLOW: Workspace F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1 opened at Tue Jun 08 16:33:16 +0700 2021
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.121 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.112 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     set_part xczu7ev-ffvc1156-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.469 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         config_chip_info -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_library_info -library zynquplus_medium 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu7ev:-ffvc1156:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.116 sec.
Command       add_library done; 0.221 sec.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.747 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     config_chip_info -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=F:/NVChuyen/CNN/Vivado/IpcoreTest/cnn_conv/cnn.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/NVChuyen/CNN/Vivado/IpcoreTest/cnn_conv/cnn.zip
Execute     config_export -output=F:/NVChuyen/CNN/Vivado/IpcoreTest/cnn_conv/cnn.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
Execute     config_export -rtl=vhdl 
Command   open_solution done; 2.149 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute       config_chip_info -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP 1728} {BRAM 624} {URAM 96} 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_library_info -library zynquplus_medium 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu7ev:-ffvc1156:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.112 sec.
Command     add_library done; 0.199 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.26 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   config_export -format ip_catalog -output F:/NVChuyen/CNN/Vivado/IpcoreTest/cnn_conv/cnn.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output F:/NVChuyen/CNN/Vivado/IpcoreTest/cnn_conv/cnn.zip -rtl vhdl 
Execute   source ./cnn/solution1/directives.tcl 
Execute     set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO-FLOW: Setting directive 'TOP' name=cnn 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 191.678 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling cnn.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang cnn.cpp -foptimization-record-file=F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/clang.cnn.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.pp.0.cpp > F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/clang.cnn.cpp.out.log 2> F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/clang.cnn.cpp.err.log 
Command       ap_eval done; 0.883 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.9 seconds per iteration
Execute       set_directive_top cnn -name=cnn 
INFO-FLOW: Setting directive 'TOP' name=cnn 
INFO-FLOW: Setting directive 'TOP' name=cnn 
INFO-FLOW: Setting directive 'TOP' name=cnn 
INFO-FLOW: Setting directive 'TOP' name=cnn 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=cnn 
INFO-FLOW: Setting directive 'TOP' name=cnn 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/.systemc_flag -fix-errors F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.146 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/all.directive.json -fix-errors F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.618 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.776 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 9.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/clang-tidy.cnn.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/clang-tidy.cnn.pp.0.cpp.out.log 2> F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/clang-tidy.cnn.pp.0.cpp.err.log 
Command         ap_eval done; 10.371 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 11.667 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/xilinx-dataflow-lawyer.cnn.pp.0.cpp.diag.yml F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/xilinx-dataflow-lawyer.cnn.pp.0.cpp.out.log 2> F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/xilinx-dataflow-lawyer.cnn.pp.0.cpp.err.log 
Command       ap_eval done; 4.123 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/clang.cnn.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.bc > F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/clang.cnn.pp.0.cpp.out.log 2> F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/clang.cnn.pp.0.cpp.err.log 
Command       ap_eval done; 4.548 sec.
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5496] the pragma is not supported and will be ignored: C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_core.h:598:9
WARNING: [HLS 207-5496] the pragma is not supported and will be ignored: C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_core.h:699:9
WARNING: [HLS 207-5301] unused parameter 'p0': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:116:67
WARNING: [HLS 207-5301] unused parameter 'p1': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:116:77
WARNING: [HLS 207-5301] unused parameter 'p2': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:116:87
WARNING: [HLS 207-5301] unused parameter 'p0': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:130:67
WARNING: [HLS 207-5301] unused parameter 'p1': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:130:77
WARNING: [HLS 207-5301] unused parameter 'p2': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:130:87
WARNING: [HLS 207-5301] unused parameter 'p0': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:144:67
WARNING: [HLS 207-5301] unused parameter 'p1': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:144:77
WARNING: [HLS 207-5301] unused parameter 'p2': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:144:87
WARNING: [HLS 207-5301] unused parameter 'p0': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:174:67
WARNING: [HLS 207-5301] unused parameter 'p1': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:174:77
WARNING: [HLS 207-5301] unused parameter 'p2': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:174:87
WARNING: [HLS 207-5301] unused parameter 'val': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:183:44
WARNING: [HLS 207-5301] unused parameter 'p0': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:183:65
WARNING: [HLS 207-5301] unused parameter 'p1': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:183:75
WARNING: [HLS 207-5301] unused parameter 'p2': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:183:85
WARNING: [HLS 207-5301] unused parameter 'src': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:192:31
WARNING: [HLS 207-5301] unused parameter 'p0': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:192:65
WARNING: [HLS 207-5301] unused parameter 'p1': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:192:75
WARNING: [HLS 207-5301] unused parameter 'p2': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:192:85
WARNING: [HLS 207-5301] unused parameter 'val': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:201:44
WARNING: [HLS 207-5301] unused parameter 'p2': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:201:85
WARNING: [HLS 207-5301] unused parameter 'p0': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:215:67
WARNING: [HLS 207-5301] unused parameter 'p1': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:215:77
WARNING: [HLS 207-5301] unused parameter 'p2': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:215:87
WARNING: [HLS 207-5301] unused parameter 'p0': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:226:67
WARNING: [HLS 207-5301] unused parameter 'p1': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:226:77
WARNING: [HLS 207-5301] unused parameter 'p2': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:226:87
WARNING: [HLS 207-5301] unused parameter 'p0': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:237:67
WARNING: [HLS 207-5301] unused parameter 'p1': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:237:77
WARNING: [HLS 207-5301] unused parameter 'p2': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:237:87
WARNING: [HLS 207-5301] unused parameter 'p1': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:248:78
WARNING: [HLS 207-5301] unused parameter 'p2': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:248:89
WARNING: [HLS 207-5301] unused parameter 'p0': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:261:67
WARNING: [HLS 207-5301] unused parameter 'p1': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:261:77
WARNING: [HLS 207-5301] unused parameter 'p2': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:261:87
WARNING: [HLS 207-5301] unused parameter 'p1': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:289:77
WARNING: [HLS 207-5301] unused parameter 'p2': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:289:87
WARNING: [HLS 207-5301] unused parameter 'sqsum': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:319:54
WARNING: [HLS 207-5301] unused parameter 'cast': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_imgproc.h:278:27
WARNING: [HLS 207-1017] unknown pragma ignored: C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_imgproc.h:1157:9
WARNING: [HLS 207-5301] unused parameter 'flags': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_undistort.h:163:39
WARNING: [HLS 207-5301] unused parameter 'x': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_undistort.h:435:24
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_haar.h:192:43
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 35.399 seconds; current allocated memory: 196.662 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.ld.0.bc -args  "F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.g.bc -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.ld.0.bc > F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.ld.1.lower.bc -args F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.ld.1.lower.bc > F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.ld.2.m1.bc -args F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.ld.2.m1.bc > F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.713 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.714 sec.
Execute       run_link_or_opt -opt -out F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cnn -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cnn -reflow-float-conversion -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.ld.3.fpc.bc > F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.965 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.967 sec.
Execute       run_link_or_opt -out F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.ld.4.m2.bc -args F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.ld.4.m2.bc > F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cnn 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cnn -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.ld.5.gdce.bc > F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=cnn -mllvm -hls-db-dir -mllvm F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.lto.bc > F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 4.066 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::empty() const' into 'conv_layer1(hls::stream<float, 0>&, hls::stream<float, 0>&)' (cnn.cpp:88:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'conv_layer1(hls::stream<float, 0>&, hls::stream<float, 0>&)' (cnn.cpp:92:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'conv_layer1(hls::stream<float, 0>&, hls::stream<float, 0>&)' (cnn.cpp:151:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::empty() const' into 'conv_layer1(hls::stream<float, 0>&, hls::stream<float, 0>&)' (cnn.cpp:147:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'conv_layer1(hls::stream<float, 0>&, hls::stream<float, 0>&)' (cnn.cpp:128:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'conv_layer1(hls::stream<float, 0>&, hls::stream<float, 0>&)' (cnn.cpp:138:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::empty() const' into 'conv_layer1(hls::stream<float, 0>&, hls::stream<float, 0>&)' (cnn.cpp:134:14)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<112, 1, float, 0>::LineBuffer()' into 'pool_layer1(hls::stream<float, 0>&, hls::stream<float, 0>&)' (cnn.cpp:167:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'pool_layer1(hls::stream<float, 0>&, hls::stream<float, 0>&)' (cnn.cpp:200:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'pool_layer1(hls::stream<float, 0>&, hls::stream<float, 0>&)' (cnn.cpp:195:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'pool_layer1(hls::stream<float, 0>&, hls::stream<float, 0>&)' (cnn.cpp:188:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'pool_layer1(hls::stream<float, 0>&, hls::stream<float, 0>&)' (cnn.cpp:179:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'fc_layer1(hls::stream<float, 0>&, hls::stream<float, 0>&, float (*) [10], float*)' (cnn.cpp:217:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'fc_layer1(hls::stream<float, 0>&, hls::stream<float, 0>&, float (*) [10], float*)' (cnn.cpp:227:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'fc_layer2(hls::stream<float, 0>&, hls::stream<float, 0>&, float (*) [2], float*)' (cnn.cpp:238:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'fc_layer2(hls::stream<float, 0>&, hls::stream<float, 0>&, float (*) [2], float*)' (cnn.cpp:253:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'fc_layer2(hls::stream<float, 0>&, hls::stream<float, 0>&, float (*) [2], float*)' (cnn.cpp:244:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream(char const*)' into 'cnn(hls::stream<float, 0>&, hls::stream<float, 0>&)' (cnn.cpp:268:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream(char const*)' into 'cnn(hls::stream<float, 0>&, hls::stream<float, 0>&)' (cnn.cpp:269:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream(char const*)' into 'cnn(hls::stream<float, 0>&, hls::stream<float, 0>&)' (cnn.cpp:270:25)
INFO: [HLS 214-210] Disaggregating variable 'conv_buff'
INFO: [HLS 214-210] Disaggregating variable 'pool_buff'
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_filter' (cnn.cpp:104:28) in function 'conv_layer1' completely with a factor of 8 (cnn.cpp:104:28)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label6_kernelrow' (cnn.cpp:108:36) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:108:36)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label6_kernelrow' (cnn.cpp:108:36) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:108:36)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label6_kernelrow' (cnn.cpp:108:36) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:108:36)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label6_kernelrow' (cnn.cpp:108:36) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:108:36)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label6_kernelrow' (cnn.cpp:108:36) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:108:36)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label6_kernelrow' (cnn.cpp:108:36) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:108:36)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label6_kernelrow' (cnn.cpp:108:36) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:108:36)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label6_kernelrow' (cnn.cpp:108:36) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:108:36)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label7_kernelcol' (cnn.cpp:111:32) in function 'conv_layer1' completely with a factor of 4 (cnn.cpp:111:32)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'conv_layer1_label_channel' (cnn.cpp:114:29) in function 'conv_layer1' completely with a factor of 1 (cnn.cpp:114:29)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label2' (cnn.cpp:172:22) in function 'pool_layer1' completely with a factor of 14 (cnn.cpp:172:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label3' (cnn.cpp:174:22) in function 'pool_layer1' completely with a factor of 2 (cnn.cpp:174:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label3' (cnn.cpp:174:22) in function 'pool_layer1' completely with a factor of 2 (cnn.cpp:174:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label3' (cnn.cpp:174:22) in function 'pool_layer1' completely with a factor of 2 (cnn.cpp:174:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label3' (cnn.cpp:174:22) in function 'pool_layer1' completely with a factor of 2 (cnn.cpp:174:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label3' (cnn.cpp:174:22) in function 'pool_layer1' completely with a factor of 2 (cnn.cpp:174:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label3' (cnn.cpp:174:22) in function 'pool_layer1' completely with a factor of 2 (cnn.cpp:174:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label3' (cnn.cpp:174:22) in function 'pool_layer1' completely with a factor of 2 (cnn.cpp:174:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label3' (cnn.cpp:174:22) in function 'pool_layer1' completely with a factor of 2 (cnn.cpp:174:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label3' (cnn.cpp:174:22) in function 'pool_layer1' completely with a factor of 2 (cnn.cpp:174:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label3' (cnn.cpp:174:22) in function 'pool_layer1' completely with a factor of 2 (cnn.cpp:174:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label3' (cnn.cpp:174:22) in function 'pool_layer1' completely with a factor of 2 (cnn.cpp:174:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label3' (cnn.cpp:174:22) in function 'pool_layer1' completely with a factor of 2 (cnn.cpp:174:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label3' (cnn.cpp:174:22) in function 'pool_layer1' completely with a factor of 2 (cnn.cpp:174:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label3' (cnn.cpp:174:22) in function 'pool_layer1' completely with a factor of 2 (cnn.cpp:174:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'pool_layer1_label4' (cnn.cpp:176:22) in function 'pool_layer1' completely with a factor of 8 (cnn.cpp:176:22)
INFO: [HLS 214-186] Unrolling loop 'fc_layer1_label3' (cnn.cpp:224:20) in function 'fc_layer1' completely with a factor of 10 (cnn.cpp:224:20)
INFO: [HLS 214-186] Unrolling loop 'fc_layer1_label1' (cnn.cpp:215:19) in function 'fc_layer1' completely with a factor of 8 (cnn.cpp:215:19)
INFO: [HLS 214-186] Unrolling loop 'fc_layer1_label2' (cnn.cpp:218:22) in function 'fc_layer1' completely with a factor of 10 (cnn.cpp:218:22)
INFO: [HLS 214-186] Unrolling loop 'fc_layer1_label2' (cnn.cpp:218:22) in function 'fc_layer1' completely with a factor of 10 (cnn.cpp:218:22)
INFO: [HLS 214-186] Unrolling loop 'fc_layer1_label2' (cnn.cpp:218:22) in function 'fc_layer1' completely with a factor of 10 (cnn.cpp:218:22)
INFO: [HLS 214-186] Unrolling loop 'fc_layer1_label2' (cnn.cpp:218:22) in function 'fc_layer1' completely with a factor of 10 (cnn.cpp:218:22)
INFO: [HLS 214-186] Unrolling loop 'fc_layer1_label2' (cnn.cpp:218:22) in function 'fc_layer1' completely with a factor of 10 (cnn.cpp:218:22)
INFO: [HLS 214-186] Unrolling loop 'fc_layer1_label2' (cnn.cpp:218:22) in function 'fc_layer1' completely with a factor of 10 (cnn.cpp:218:22)
INFO: [HLS 214-186] Unrolling loop 'fc_layer1_label2' (cnn.cpp:218:22) in function 'fc_layer1' completely with a factor of 10 (cnn.cpp:218:22)
INFO: [HLS 214-186] Unrolling loop 'fc_layer1_label2' (cnn.cpp:218:22) in function 'fc_layer1' completely with a factor of 10 (cnn.cpp:218:22)
INFO: [HLS 214-186] Unrolling loop 'fc_layer2_label2' (cnn.cpp:250:20) in function 'fc_layer2' completely with a factor of 2 (cnn.cpp:250:20)
INFO: [HLS 214-186] Unrolling loop 'fc_layer2_label42' (cnn.cpp:245:22) in function 'fc_layer2' completely with a factor of 2 (cnn.cpp:245:22)
INFO: [HLS 214-178] Inlining function 'buffer<100>::buffer()' into 'conv_layer1(hls::stream<float, 0>&, hls::stream<float, 0>&)' (cnn.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'buffer<100>::InsertBack(float)' into 'conv_layer1(hls::stream<float, 0>&, hls::stream<float, 0>&)' (cnn.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'conv_layer1(hls::stream<float, 0>&, hls::stream<float, 0>&)' (cnn.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'fc_layer1(hls::stream<float, 0>&, hls::stream<float, 0>&, float (*) [10], float*)' (cnn.cpp:205:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'fc_layer2(hls::stream<float, 0>&, hls::stream<float, 0>&, float (*) [2], float*)' (cnn.cpp:234:0)
INFO: [HLS 214-178] Inlining function 'fc_layer2(hls::stream<float, 0>&, hls::stream<float, 0>&, float (*) [2], float*)' into 'cnn(hls::stream<float, 0>&, hls::stream<float, 0>&)' (cnn.cpp:260:0)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 15.688 seconds; current allocated memory: 205.234 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 205.234 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.0.bc -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 3.424 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.545 seconds; current allocated memory: 212.874 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.1.bc -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 4.185 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.2.prechk.bc -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.332 seconds; current allocated memory: 213.310 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.g.1.bc to F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.o.1.bc -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (./headers/buffer.h:46) in function 'conv_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (./headers/buffer.h:70) in function 'conv_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pool_layer1_label9' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'pool_layer1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_239_1' (cnn.cpp:239) in function 'cnn' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pool_layer1_label1' (cnn.cpp:165) in function 'pool_layer1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_layer1_label_stride1' (cnn.cpp:74) in function 'conv_layer1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'pool_layer1_label6' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'pool_layer1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_71_1' (./headers/buffer.h:70) in function 'conv_layer1' completely with a factor of 99.
INFO: [HLS 200-489] Unrolling loop 'conv_layer1_label_buff1' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'conv_layer1' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'fc_layer1_weights' in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'pool_buff.val' (cnn.cpp:167) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'conv_buff.array' (cnn.cpp:79) accessed through non-constant indices on dimension 1 (./headers/buffer.h:72:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'conv_buff.array' (cnn.cpp:79) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.0' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.1' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.2' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.3' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.4' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.5' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.6' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.7' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.8' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.9' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.10' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.11' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.12' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.13' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.14' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.15' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.16' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.17' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.18' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.19' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.20' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.21' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.22' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.23' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.24' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.25' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.26' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.27' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.28' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.29' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.30' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.31' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.32' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.33' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.34' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.35' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.36' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.37' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.38' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.39' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.40' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.41' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.42' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.43' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.44' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.45' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.46' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.47' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.48' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.49' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.50' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.51' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.52' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.53' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.54' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.55' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.56' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.57' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.58' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.59' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.60' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.61' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.62' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.63' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.64' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.65' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.66' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.67' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.68' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.69' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.70' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.71' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.72' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.73' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.74' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.75' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.76' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.77' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.78' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.79' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.80' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.81' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.82' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.83' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.84' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.85' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.86' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.87' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.88' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.89' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.90' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.91' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.92' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.93' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.94' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.95' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.96' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.97' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.98' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.99' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.100' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.101' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.102' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.103' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.104' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.105' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.106' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.107' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.108' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.109' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.110' (cnn.cpp:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'pool_buff.val.111' (cnn.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'buffer<100>::GetValue' into 'conv_layer1' (cnn.cpp:121) automatically.
WARNING: [HLS 200-805] An internal stream 'conv1_out' (cnn.cpp:268) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'pool1_out' (cnn.cpp:269) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'fc1_out' (cnn.cpp:270) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
Command         transform done; 13.617 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.o.1.tmp.bc -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn.cpp:165:15) to (cnn.cpp:186:24) in function 'pool_layer1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) to (cnn.cpp:186:24) in function 'pool_layer1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) to (cnn.cpp:186:24) in function 'pool_layer1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) to (cnn.cpp:186:24) in function 'pool_layer1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) to (cnn.cpp:186:24) in function 'pool_layer1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) to (cnn.cpp:186:24) in function 'pool_layer1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) to (cnn.cpp:186:24) in function 'pool_layer1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) to (cnn.cpp:186:24) in function 'pool_layer1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) to (cnn.cpp:186:24) in function 'pool_layer1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) to (cnn.cpp:186:24) in function 'pool_layer1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) to (cnn.cpp:186:24) in function 'pool_layer1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) to (cnn.cpp:186:24) in function 'pool_layer1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) to (cnn.cpp:186:24) in function 'pool_layer1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) to (cnn.cpp:186:24) in function 'pool_layer1'... converting 9 basic blocks.
Command         transform done; 4.866 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 18 seconds. CPU system time: 0 seconds. Elapsed time: 18.588 seconds; current allocated memory: 245.494 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.o.2.bc -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_169_1' (cnn.cpp:165:6) in function 'pool_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_layer1_label8' (cnn.cpp:198:32) in function 'pool_layer1'.
WARNING: [HLS 200-960] Cannot flatten loop 'conv_init_buffer' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'conv_layer1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_layer1_label_stride0' (cnn.cpp:74:6) in function 'conv_layer1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.6.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.5.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.2.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.3.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.4.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.12.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.13.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.14.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.15.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.7.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.8.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.9.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.10.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.11.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.16.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.19.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.18.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.23.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.27.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.22.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.29.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.31.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.32.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.20.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.28.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.17.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.21.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.24.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.30.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.25.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.26.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.37.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.40.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.41.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.42.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.36.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.39.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.43.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.38.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.44.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.45.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.46.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.47.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.48.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.33.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.34.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.35.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.63.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.64.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.56.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.50.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.49.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.53.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.51.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.54.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.55.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.59.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.52.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.61.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.58.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.62.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.57.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.60.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.73.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.75.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.77.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.70.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.78.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.79.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.80.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.67.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.68.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.65.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.66.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.72.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.74.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.69.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.71.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.76.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.89.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.81.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.94.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.95.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.96.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.82.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.84.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.83.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.85.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.86.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.87.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.88.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.90.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.91.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.92.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.93.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.97.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.98.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.100.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.102.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.103.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.107.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.99.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.108.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.109.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.110.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.104.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.105.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.106.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.101.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val.111.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.6.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.5.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.2.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.3.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.4.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.12.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.13.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.14.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.15.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.7.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.8.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.9.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.10.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.11.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.16.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.19.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.18.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.23.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.27.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.22.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.29.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.31.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.32.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.20.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.28.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.17.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.21.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.24.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.30.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.25.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.26.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.37.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.40.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.41.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.42.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.36.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.39.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.43.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.38.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.44.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.45.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.46.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.47.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.48.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.33.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.34.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.35.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.63.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.64.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.56.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.50.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.49.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.53.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.51.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.54.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.55.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.59.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.52.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.61.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.58.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.62.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.57.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.60.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.73.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.75.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.77.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.70.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.78.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.79.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.80.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.67.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.68.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.65.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.66.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.72.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.74.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.69.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.71.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.76.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.89.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.81.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.94.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.95.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.96.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.82.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.84.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.83.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.85.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.86.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.87.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.88.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.90.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.91.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.92.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.93.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.97.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.98.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.100.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.102.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.103.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.107.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.99.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.108.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.109.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.110.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.104.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.105.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.106.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.101.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val.111.0'.
INFO: [HLS 200-472] Inferring partial write operation for 'output' 
INFO: [HLS 200-472] Inferring partial write operation for 'output' (cnn.cpp:240:13)
Command         transform done; 18.108 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 17 seconds. CPU system time: 1 seconds. Elapsed time: 18.243 seconds; current allocated memory: 322.031 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 44.735 sec.
Command     elaborate done; 96.034 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
Execute       ap_set_top_model cnn 
Execute       get_model_list cnn -filter all-wo-channel -topdown 
Execute       preproc_iomode -model cnn 
Execute       preproc_iomode -model fc_layer1 
Execute       preproc_iomode -model pool_layer1 
Execute       preproc_iomode -model conv_layer1 
Execute       get_model_list cnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv_layer1 pool_layer1 fc_layer1 cnn
INFO-FLOW: Configuring Module : conv_layer1 ...
Execute       set_default_model conv_layer1 
Execute       apply_spec_resource_limit conv_layer1 
INFO-FLOW: Configuring Module : pool_layer1 ...
Execute       set_default_model pool_layer1 
Execute       apply_spec_resource_limit pool_layer1 
INFO-FLOW: Configuring Module : fc_layer1 ...
Execute       set_default_model fc_layer1 
Execute       apply_spec_resource_limit fc_layer1 
INFO-FLOW: Configuring Module : cnn ...
Execute       set_default_model cnn 
Execute       apply_spec_resource_limit cnn 
INFO-FLOW: Model list for preprocess: conv_layer1 pool_layer1 fc_layer1 cnn
INFO-FLOW: Preprocessing Module: conv_layer1 ...
Execute       set_default_model conv_layer1 
Execute       cdfg_preprocess -model conv_layer1 
Command       cdfg_preprocess done; 0.512 sec.
Execute       rtl_gen_preprocess conv_layer1 
INFO-FLOW: Preprocessing Module: pool_layer1 ...
Execute       set_default_model pool_layer1 
Execute       cdfg_preprocess -model pool_layer1 
Command       cdfg_preprocess done; 3.516 sec.
Execute       rtl_gen_preprocess pool_layer1 
INFO-FLOW: Preprocessing Module: fc_layer1 ...
Execute       set_default_model fc_layer1 
Execute       cdfg_preprocess -model fc_layer1 
Execute       rtl_gen_preprocess fc_layer1 
INFO-FLOW: Preprocessing Module: cnn ...
Execute       set_default_model cnn 
Execute       cdfg_preprocess -model cnn 
Execute       rtl_gen_preprocess cnn 
INFO-FLOW: Model list for synthesis: conv_layer1 pool_layer1 fc_layer1 cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_layer1 
Execute       schedule -model conv_layer1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-61] Pipelining loop 'conv_layer1_label_stride0_conv_layer1_label_stride1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 32, Final II = 32, Depth = 44, loop 'conv_layer1_label_stride0_conv_layer1_label_stride1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.704 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 8.991 seconds; current allocated memory: 365.616 MB.
Execute       syn_report -verbosereport -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/conv_layer1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.031 sec.
Execute       db_write -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/conv_layer1.sched.adb -f 
Command       db_write done; 0.618 sec.
INFO-FLOW: Finish scheduling conv_layer1.
Execute       set_default_model conv_layer1 
Execute       bind -model conv_layer1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.155 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.982 seconds; current allocated memory: 380.310 MB.
Execute       syn_report -verbosereport -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/conv_layer1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.558 sec.
Execute       db_write -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/conv_layer1.bind.adb -f 
Command       db_write done; 0.701 sec.
INFO-FLOW: Finish binding conv_layer1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pool_layer1 
Execute       schedule -model pool_layer1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1_pool_layer1_label1'.
WARNING: [HLS 200-880] The II Violation in module 'pool_layer1' (loop 'VITIS_LOOP_169_1_pool_layer1_label1'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between fifo read on port 'in_r' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) and fifo read on port 'in_r' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'pool_layer1' (loop 'VITIS_LOOP_169_1_pool_layer1_label1'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 1) between fifo read on port 'in_r' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) and fifo read on port 'in_r' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'pool_layer1' (loop 'VITIS_LOOP_169_1_pool_layer1_label1'): Unable to enforce a carried dependence constraint (II = 34, distance = 1, offset = 1) between fifo read on port 'in_r' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) and fifo read on port 'in_r' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'pool_layer1' (loop 'VITIS_LOOP_169_1_pool_layer1_label1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between fifo read on port 'in_r' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) and fifo read on port 'in_r' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'pool_layer1' (loop 'VITIS_LOOP_169_1_pool_layer1_label1'): Unable to enforce a carried dependence constraint (II = 146, distance = 1, offset = 1) between fifo read on port 'in_r' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) and fifo read on port 'in_r' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'pool_layer1' (loop 'VITIS_LOOP_169_1_pool_layer1_label1'): Unable to enforce a carried dependence constraint (II = 201, distance = 1, offset = 1) between fifo read on port 'in_r' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) and fifo read on port 'in_r' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'pool_layer1' (loop 'VITIS_LOOP_169_1_pool_layer1_label1'): Unable to enforce a carried dependence constraint (II = 229, distance = 1, offset = 1) between fifo read on port 'in_r' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) and fifo read on port 'in_r' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'pool_layer1' (loop 'VITIS_LOOP_169_1_pool_layer1_label1'): Unable to enforce a carried dependence constraint (II = 230, distance = 1, offset = 1) between fifo read on port 'in_r' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) and fifo read on port 'in_r' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'pool_layer1' (loop 'VITIS_LOOP_169_1_pool_layer1_label1'): Unable to enforce a carried dependence constraint (II = 231, distance = 1, offset = 1) between fifo read on port 'in_r' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) and fifo read on port 'in_r' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 32, Final II = 232, Depth = 233, loop 'VITIS_LOOP_169_1_pool_layer1_label1'
INFO: [SCHED 204-61] Pipelining loop 'pool_layer1_label8_pool_layer1_label9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pool_layer1_label8_pool_layer1_label9'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 41.708 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 44 seconds. CPU system time: 0 seconds. Elapsed time: 44.235 seconds; current allocated memory: 406.687 MB.
Execute       syn_report -verbosereport -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/pool_layer1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.372 sec.
Execute       db_write -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/pool_layer1.sched.adb -f 
Command       db_write done; 1.497 sec.
INFO-FLOW: Finish scheduling pool_layer1.
Execute       set_default_model pool_layer1 
Execute       bind -model pool_layer1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 6.72 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.835 seconds; current allocated memory: 423.129 MB.
Execute       syn_report -verbosereport -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/pool_layer1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 8.421 sec.
Execute       db_write -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/pool_layer1.bind.adb -f 
Command       db_write done; 1.691 sec.
INFO-FLOW: Finish binding pool_layer1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fc_layer1 
Execute       schedule -model fc_layer1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fc_layer1_label0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 43, Depth = 43, loop 'fc_layer1_label0'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.223 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 11.622 seconds; current allocated memory: 424.580 MB.
Execute       syn_report -verbosereport -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/fc_layer1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.51 sec.
Execute       db_write -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/fc_layer1.sched.adb -f 
INFO-FLOW: Finish scheduling fc_layer1.
Execute       set_default_model fc_layer1 
Execute       bind -model fc_layer1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 426.191 MB.
Execute       syn_report -verbosereport -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/fc_layer1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.589 sec.
Execute       db_write -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/fc_layer1.bind.adb -f 
INFO-FLOW: Finish binding fc_layer1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn 
Execute       schedule -model cnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_239_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_239_1'
INFO: [SCHED 204-61] Pipelining loop 'fc_layer2_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 5, Depth = 5, loop 'fc_layer2_label1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.224 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.182 seconds; current allocated memory: 426.504 MB.
Execute       syn_report -verbosereport -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.sched.adb -f 
INFO-FLOW: Finish scheduling cnn.
Execute       set_default_model cnn 
Execute       bind -model cnn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 7.469 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 7.821 seconds; current allocated memory: 426.903 MB.
Execute       syn_report -verbosereport -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 7.426 sec.
Execute       db_write -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.bind.adb -f 
INFO-FLOW: Finish binding cnn.
Execute       get_model_list cnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess conv_layer1 
Execute       rtl_gen_preprocess pool_layer1 
Execute       rtl_gen_preprocess fc_layer1 
Execute       rtl_gen_preprocess cnn 
INFO-FLOW: Model list for RTL generation: conv_layer1 pool_layer1 fc_layer1 cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_layer1 -top_prefix cnn_ -sub_prefix cnn_ -mg_file F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/conv_layer1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer1'.
Command       create_rtl_model done; 0.745 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 8.494 seconds; current allocated memory: 437.218 MB.
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_layer1 -style xilinx -f -lang vhdl -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/syn/vhdl/cnn_conv_layer1 
Execute       gen_rtl conv_layer1 -style xilinx -f -lang vlog -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/syn/verilog/cnn_conv_layer1 
Execute       syn_report -csynth -model conv_layer1 -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/syn/report/conv_layer1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.654 sec.
Execute       syn_report -rtlxml -model conv_layer1 -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/syn/report/conv_layer1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.315 sec.
Execute       syn_report -verbosereport -model conv_layer1 -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/conv_layer1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.916 sec.
Execute       db_write -model conv_layer1 -f -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/conv_layer1.adb 
Command       db_write done; 1.056 sec.
Execute       gen_tb_info conv_layer1 -p F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/conv_layer1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pool_layer1 -top_prefix cnn_ -sub_prefix cnn_ -mg_file F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/pool_layer1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_layer1'.
Command       create_rtl_model done; 2.693 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 8.352 seconds; current allocated memory: 518.787 MB.
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl pool_layer1 -style xilinx -f -lang vhdl -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/syn/vhdl/cnn_pool_layer1 
Execute       gen_rtl pool_layer1 -style xilinx -f -lang vlog -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/syn/verilog/cnn_pool_layer1 
Execute       syn_report -csynth -model pool_layer1 -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/syn/report/pool_layer1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 5.699 sec.
Execute       syn_report -rtlxml -model pool_layer1 -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/syn/report/pool_layer1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 2.817 sec.
Execute       syn_report -verbosereport -model pool_layer1 -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/pool_layer1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 11.207 sec.
Execute       db_write -model pool_layer1 -f -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/pool_layer1.adb 
Command       db_write done; 4.621 sec.
Execute       gen_tb_info pool_layer1 -p F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/pool_layer1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fc_layer1 -top_prefix cnn_ -sub_prefix cnn_ -mg_file F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/fc_layer1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_layer1'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 27 seconds. CPU system time: 3 seconds. Elapsed time: 29.949 seconds; current allocated memory: 649.734 MB.
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl fc_layer1 -style xilinx -f -lang vhdl -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/syn/vhdl/cnn_fc_layer1 
Execute       gen_rtl fc_layer1 -style xilinx -f -lang vlog -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/syn/verilog/cnn_fc_layer1 
Execute       syn_report -csynth -model fc_layer1 -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/syn/report/fc_layer1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.125 sec.
Execute       syn_report -rtlxml -model fc_layer1 -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/syn/report/fc_layer1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fc_layer1 -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/fc_layer1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.64 sec.
Execute       db_write -model fc_layer1 -f -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/fc_layer1.adb 
Command       db_write done; 0.142 sec.
Execute       gen_tb_info fc_layer1 -p F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/fc_layer1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cnn -top_prefix  -sub_prefix cnn_ -mg_file F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/in_stream_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/out_stream_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
Command       create_rtl_model done; 0.171 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.886 seconds; current allocated memory: 656.713 MB.
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn -istop -style xilinx -f -lang vhdl -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/syn/vhdl/cnn 
Execute       gen_rtl cnn -istop -style xilinx -f -lang vlog -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/syn/verilog/cnn 
Execute       syn_report -csynth -model cnn -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/syn/report/cnn_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cnn -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/syn/report/cnn_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cnn -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 7.556 sec.
Execute       db_write -model cnn -f -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.adb 
Execute       gen_tb_info cnn -p F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn 
Execute       export_constraint_db -f -tool general -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.constraint.tcl 
Execute       syn_report -designview -model cnn -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.design.xml 
Command       syn_report done; 6.431 sec.
Execute       syn_report -csynthDesign -model cnn -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model cnn -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model cnn -o F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks cnn 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain cnn 
INFO-FLOW: Model list for RTL component generation: conv_layer1 pool_layer1 fc_layer1 cnn
INFO-FLOW: Handling components in module [conv_layer1] ... 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/conv_layer1.compgen.tcl 
INFO-FLOW: Found component cnn_fadd_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model cnn_fadd_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component cnn_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model cnn_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component cnn_fcmp_32ns_32ns_1_1_no_dsp_1.
INFO-FLOW: Append model cnn_fcmp_32ns_32ns_1_1_no_dsp_1
INFO-FLOW: Handling components in module [pool_layer1] ... 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/pool_layer1.compgen.tcl 
INFO-FLOW: Handling components in module [fc_layer1] ... 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/fc_layer1.compgen.tcl 
INFO-FLOW: Found component cnn_fc_layer1_fc_layer1_weights_0.
INFO-FLOW: Append model cnn_fc_layer1_fc_layer1_weights_0
INFO-FLOW: Found component cnn_fc_layer1_fc_layer1_weights_1.
INFO-FLOW: Append model cnn_fc_layer1_fc_layer1_weights_1
INFO-FLOW: Found component cnn_fc_layer1_fc_layer1_weights_2.
INFO-FLOW: Append model cnn_fc_layer1_fc_layer1_weights_2
INFO-FLOW: Found component cnn_fc_layer1_fc_layer1_weights_3.
INFO-FLOW: Append model cnn_fc_layer1_fc_layer1_weights_3
INFO-FLOW: Found component cnn_fc_layer1_fc_layer1_weights_4.
INFO-FLOW: Append model cnn_fc_layer1_fc_layer1_weights_4
INFO-FLOW: Found component cnn_fc_layer1_fc_layer1_weights_5.
INFO-FLOW: Append model cnn_fc_layer1_fc_layer1_weights_5
INFO-FLOW: Found component cnn_fc_layer1_fc_layer1_weights_6.
INFO-FLOW: Append model cnn_fc_layer1_fc_layer1_weights_6
INFO-FLOW: Found component cnn_fc_layer1_fc_layer1_weights_7.
INFO-FLOW: Append model cnn_fc_layer1_fc_layer1_weights_7
INFO-FLOW: Found component cnn_fc_layer1_fc_layer1_weights_8.
INFO-FLOW: Append model cnn_fc_layer1_fc_layer1_weights_8
INFO-FLOW: Found component cnn_fc_layer1_fc_layer1_weights_9.
INFO-FLOW: Append model cnn_fc_layer1_fc_layer1_weights_9
INFO-FLOW: Handling components in module [cnn] ... 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.compgen.tcl 
INFO-FLOW: Found component cnn_fc_layer2_weights.
INFO-FLOW: Append model cnn_fc_layer2_weights
INFO-FLOW: Found component cnn_output.
INFO-FLOW: Append model cnn_output
INFO-FLOW: Found component cnn_fifo_w32_d2_S.
INFO-FLOW: Append model cnn_fifo_w32_d2_S
INFO-FLOW: Found component cnn_fifo_w32_d2_S.
INFO-FLOW: Append model cnn_fifo_w32_d2_S
INFO-FLOW: Found component cnn_fifo_w32_d2_S.
INFO-FLOW: Append model cnn_fifo_w32_d2_S
INFO-FLOW: Found component cnn_regslice_both.
INFO-FLOW: Append model cnn_regslice_both
INFO-FLOW: Found component cnn_regslice_both.
INFO-FLOW: Append model cnn_regslice_both
INFO-FLOW: Append model conv_layer1
INFO-FLOW: Append model pool_layer1
INFO-FLOW: Append model fc_layer1
INFO-FLOW: Append model cnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: cnn_fadd_32ns_32ns_32_2_full_dsp_1 cnn_fmul_32ns_32ns_32_2_max_dsp_1 cnn_fcmp_32ns_32ns_1_1_no_dsp_1 cnn_fc_layer1_fc_layer1_weights_0 cnn_fc_layer1_fc_layer1_weights_1 cnn_fc_layer1_fc_layer1_weights_2 cnn_fc_layer1_fc_layer1_weights_3 cnn_fc_layer1_fc_layer1_weights_4 cnn_fc_layer1_fc_layer1_weights_5 cnn_fc_layer1_fc_layer1_weights_6 cnn_fc_layer1_fc_layer1_weights_7 cnn_fc_layer1_fc_layer1_weights_8 cnn_fc_layer1_fc_layer1_weights_9 cnn_fc_layer2_weights cnn_output cnn_fifo_w32_d2_S cnn_fifo_w32_d2_S cnn_fifo_w32_d2_S cnn_regslice_both cnn_regslice_both conv_layer1 pool_layer1 fc_layer1 cnn
INFO-FLOW: To file: write model cnn_fadd_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model cnn_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model cnn_fcmp_32ns_32ns_1_1_no_dsp_1
INFO-FLOW: To file: write model cnn_fc_layer1_fc_layer1_weights_0
INFO-FLOW: To file: write model cnn_fc_layer1_fc_layer1_weights_1
INFO-FLOW: To file: write model cnn_fc_layer1_fc_layer1_weights_2
INFO-FLOW: To file: write model cnn_fc_layer1_fc_layer1_weights_3
INFO-FLOW: To file: write model cnn_fc_layer1_fc_layer1_weights_4
INFO-FLOW: To file: write model cnn_fc_layer1_fc_layer1_weights_5
INFO-FLOW: To file: write model cnn_fc_layer1_fc_layer1_weights_6
INFO-FLOW: To file: write model cnn_fc_layer1_fc_layer1_weights_7
INFO-FLOW: To file: write model cnn_fc_layer1_fc_layer1_weights_8
INFO-FLOW: To file: write model cnn_fc_layer1_fc_layer1_weights_9
INFO-FLOW: To file: write model cnn_fc_layer2_weights
INFO-FLOW: To file: write model cnn_output
INFO-FLOW: To file: write model cnn_fifo_w32_d2_S
INFO-FLOW: To file: write model cnn_fifo_w32_d2_S
INFO-FLOW: To file: write model cnn_fifo_w32_d2_S
INFO-FLOW: To file: write model cnn_regslice_both
INFO-FLOW: To file: write model cnn_regslice_both
INFO-FLOW: To file: write model conv_layer1
INFO-FLOW: To file: write model pool_layer1
INFO-FLOW: To file: write model fc_layer1
INFO-FLOW: To file: write model cnn
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): cnn
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.116 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.111 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=30.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/conv_layer1.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Command       ap_source done; 0.208 sec.
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/pool_layer1.compgen.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/fc_layer1.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_fc_layer1_fc_layer1_weights_0_rom' using auto ROMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_fc_layer1_fc_layer1_weights_1_rom' using auto ROMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_fc_layer1_fc_layer1_weights_2_rom' using auto ROMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_fc_layer1_fc_layer1_weights_3_rom' using auto ROMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_fc_layer1_fc_layer1_weights_4_rom' using auto ROMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_fc_layer1_fc_layer1_weights_5_rom' using auto ROMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_fc_layer1_fc_layer1_weights_6_rom' using auto ROMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_fc_layer1_fc_layer1_weights_7_rom' using auto ROMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_fc_layer1_fc_layer1_weights_8_rom' using auto ROMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_fc_layer1_fc_layer1_weights_9_rom' using auto ROMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Command       ap_source done; 1.967 sec.
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_fc_layer2_weights_rom' using auto ROMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_output_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'conv1_out_U(cnn_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pool1_out_U(cnn_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fc1_out_U(cnn_fifo_w32_d2_S)' using Shift Registers.
Command       ap_source done; 0.311 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.116 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.113 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=cnn xml_exists=0
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/conv_layer1.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Command       ap_source done; 0.127 sec.
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/pool_layer1.compgen.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/fc_layer1.compgen.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/conv_layer1.compgen.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/pool_layer1.compgen.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/fc_layer1.compgen.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Command       ap_source done; 0.155 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/conv_layer1.compgen.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/pool_layer1.compgen.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/fc_layer1.compgen.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.compgen.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.constraint.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=4
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=24 #gSsdmPorts=4
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/top-io-be.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/conv_layer1.tbgen.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/pool_layer1.tbgen.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/fc_layer1.tbgen.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.constraint.tcl 
Execute       sc_get_clocks cnn 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/impl/misc/cnn_ap_fadd_0_full_dsp_32_ip.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/impl/misc/cnn_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/impl/misc/cnn_ap_fmul_0_max_dsp_32_ip.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 19 seconds. CPU system time: 0 seconds. Elapsed time: 20.099 seconds; current allocated memory: 663.554 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/cnn.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model cnn -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 45.67 MHz
Command     autosyn done; 157.789 sec.
Command   csynth_design done; 253.828 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 201 seconds. CPU system time: 5 seconds. Elapsed time: 254.206 seconds; current allocated memory: 664.487 MB.
Command ap_source done; 256.681 sec.
Execute cleanup_all 
Command cleanup_all done; 0.168 sec.
INFO-FLOW: Workspace F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1 opened at Tue Jun 08 16:37:49 +0700 2021
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.108 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.149 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.117 sec.
Execute     set_part xczu7ev-ffvc1156-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.464 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         config_chip_info -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_library_info -library zynquplus_medium 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu7ev:-ffvc1156:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.114 sec.
Command       add_library done; 0.233 sec.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.756 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     config_chip_info -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=F:/NVChuyen/CNN/Vivado/IpcoreTest/cnn_conv/cnn.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/NVChuyen/CNN/Vivado/IpcoreTest/cnn_conv/cnn.zip
Execute     config_export -output=F:/NVChuyen/CNN/Vivado/IpcoreTest/cnn_conv/cnn.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
Execute     config_export -rtl=vhdl 
Command   open_solution done; 2.086 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute       config_chip_info -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP 1728} {BRAM 624} {URAM 96} 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_library_info -library zynquplus_medium 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu7ev:-ffvc1156:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.113 sec.
Command     add_library done; 0.218 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.28 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   config_export -format ip_catalog -output F:/NVChuyen/CNN/Vivado/IpcoreTest/cnn_conv/cnn.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output F:/NVChuyen/CNN/Vivado/IpcoreTest/cnn_conv/cnn.zip -rtl vhdl 
Execute   source ./cnn/solution1/directives.tcl 
Execute     set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO-FLOW: Setting directive 'TOP' name=cnn 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
Execute     source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.581 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.674 seconds; current allocated memory: 191.717 MB.
Command ap_source done; 3.084 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1 opened at Tue Jun 08 16:40:02 +0700 2021
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.114 sec.
Execute     set_part xczu7ev-ffvc1156-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.514 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         config_chip_info -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_library_info -library zynquplus_medium 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu7ev:-ffvc1156:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.116 sec.
Command       add_library done; 0.234 sec.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.81 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     config_chip_info -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=F:/NVChuyen/CNN/Vivado/IpcoreTest/cnn_conv/cnn.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/NVChuyen/CNN/Vivado/IpcoreTest/cnn_conv/cnn.zip
Execute     config_export -output=F:/NVChuyen/CNN/Vivado/IpcoreTest/cnn_conv/cnn.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
Execute     config_export -rtl=vhdl 
Command   open_solution done; 2.119 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute       config_chip_info -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP 1728} {BRAM 624} {URAM 96} 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_library_info -library zynquplus_medium 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu7ev:-ffvc1156:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.114 sec.
Command     add_library done; 0.206 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.286 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   config_export -format ip_catalog -output F:/NVChuyen/CNN/Vivado/IpcoreTest/cnn_conv/cnn.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output F:/NVChuyen/CNN/Vivado/IpcoreTest/cnn_conv/cnn.zip -rtl vhdl 
Execute   source ./cnn/solution1/directives.tcl 
Execute     set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO-FLOW: Setting directive 'TOP' name=cnn 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
Execute     source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.389 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.483 seconds; current allocated memory: 191.718 MB.
Command ap_source done; 15.925 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1 opened at Wed Jun 09 17:10:32 +0700 2021
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.117 sec.
Execute     set_part xczu7ev-ffvc1156-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.698 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         config_chip_info -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_library_info -library zynquplus_medium 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu7ev:-ffvc1156:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Command         import_lib done; 0.284 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.115 sec.
Command       add_library done; 0.481 sec.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.371 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     config_chip_info -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=F:/NVChuyen/CNN/Vivado/IpcoreTest/cnn_conv/cnn.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/NVChuyen/CNN/Vivado/IpcoreTest/cnn_conv/cnn.zip
Execute     config_export -output=F:/NVChuyen/CNN/Vivado/IpcoreTest/cnn_conv/cnn.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
Execute     config_export -rtl=vhdl 
Command   open_solution done; 2.853 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute       config_chip_info -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP 1728} {BRAM 624} {URAM 96} 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_library_info -library zynquplus_medium 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu7ev:-ffvc1156:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.115 sec.
Command     add_library done; 0.235 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.314 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   config_export -format ip_catalog -output F:/NVChuyen/CNN/Vivado/IpcoreTest/cnn_conv/cnn.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output F:/NVChuyen/CNN/Vivado/IpcoreTest/cnn_conv/cnn.zip -rtl vhdl 
Execute   source ./cnn/solution1/directives.tcl 
Execute     set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO-FLOW: Setting directive 'TOP' name=cnn 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
Execute     source F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 17.671 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 17.776 seconds; current allocated memory: 191.717 MB.
Command ap_source done; 21.094 sec.
Execute cleanup_all 
