// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1971\sampleModel1971_4_sub\Mysubsystem_28.v
// Created: 2024-06-10 19:18:45
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_28
// Source Path: sampleModel1971_4_sub/Subsystem/Mysubsystem_28
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_28
          (In1,
           In2,
           Out1,
           cfblk119,
           Out3);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  output  [7:0] Out1;  // uint8
  output  [7:0] cfblk119;  // uint8
  output  [7:0] Out3;  // uint8


  wire [7:0] cfblk86_const_val_1;  // uint8
  wire [7:0] cfblk86_out1;  // uint8
  wire [7:0] dtc_out;  // ufix8
  wire [7:0] cfblk58_out1;  // uint8
  wire [7:0] cfblk84_out1;  // uint8


  assign cfblk86_const_val_1 = 8'b00000000;



  assign cfblk86_out1 = In1 + cfblk86_const_val_1;



  assign dtc_out = cfblk86_out1;



  assign cfblk58_out1 = dtc_out;



  assign cfblk84_out1 = cfblk58_out1 + In2;



  assign Out1 = cfblk84_out1;

  assign cfblk119 = cfblk84_out1;

  assign Out3 = cfblk58_out1;

endmodule  // Mysubsystem_28

