<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/TargetInstrInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">TargetInstrInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="TargetInstrInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- TargetInstrInfo.cpp - Target Instruction Information --------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file implements the TargetInstrInfo class.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineMemOperand_8h.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineScheduler_8h.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PseudoSourceValue_8h.html">llvm/CodeGen/PseudoSourceValue.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScoreboardHazardRecognizer_8h.html">llvm/CodeGen/ScoreboardHazardRecognizer.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StackMaps_8h.html">llvm/CodeGen/StackMaps.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetFrameLowering_8h.html">llvm/CodeGen/TargetFrameLowering.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/CodeGen/TargetLowering.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSchedule_8h.html">llvm/CodeGen/TargetSchedule.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DataLayout_8h.html">llvm/IR/DataLayout.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DebugInfoMetadata_8h.html">llvm/IR/DebugInfoMetadata.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCAsmInfo_8h.html">llvm/MC/MCAsmInfo.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrItineraries_8h.html">llvm/MC/MCInstrItineraries.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Target_2TargetMachine_8h.html">llvm/Target/TargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;cctype&gt;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="TargetInstrInfo_8cpp.html#a5f1d998c5f9a6694ca3b1e871f2daa1d">DisableHazardRecognizer</a>(</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="stringliteral">&quot;disable-sched-hazard&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>),</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Disable hazard detection during preRA scheduling&quot;</span>));</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ac2c402f5f405a15e3356949d3d1900c3">   42</a></span>&#160;<a class="code" href="classllvm_1_1TargetInstrInfo.html#ac2c402f5f405a15e3356949d3d1900c3">TargetInstrInfo::~TargetInstrInfo</a>() {</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;}</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>*</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">   46</a></span>&#160;<a class="code" href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">TargetInstrInfo::getRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID, <span class="keywordtype">unsigned</span> OpNum,</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keywordflow">if</span> (OpNum &gt;= MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>())</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keywordtype">short</span> RegClass = MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[OpNum].<a class="code" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keywordflow">if</span> (MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[OpNum].<a class="code" href="classllvm_1_1MCOperandInfo.html#aa06263df7b83bda632ddd30a94436f36">isLookupPtrRegClass</a>())</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="keywordflow">return</span> TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a77ca8d0181a9b695e5eee5cffe9043ef">getPointerRegClass</a>(MF, RegClass);</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="comment">// Instructions like INSERT_SUBREG do not have fixed register classes.</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="keywordflow">if</span> (RegClass &lt; 0)</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="comment">// Otherwise just look it up normally.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keywordflow">return</span> TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">getRegClass</a>(RegClass);</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;}</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/// insertNoop - Insert a noop into the instruction stream at the specified</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/// point.</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a4ee57d5d6295dfeb44f3b55301b20020">   66</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a4ee57d5d6295dfeb44f3b55301b20020">TargetInstrInfo::insertNoop</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                                 <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement insertNoop!&quot;</span>);</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;}</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="TargetInstrInfo_8cpp.html#a068e377306e2029f1a5e24504c1f9cb7">   71</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="TargetInstrInfo_8cpp.html#a068e377306e2029f1a5e24504c1f9cb7">isAsmComment</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *Str, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCAsmInfo.html">MCAsmInfo</a> &amp;MAI) {</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keywordflow">return</span> strncmp(Str, MAI.<a class="code" href="classllvm_1_1MCAsmInfo.html#a83dadee742338c79e561e3efff6ee00a">getCommentString</a>().<a class="code" href="classllvm_1_1StringRef.html#a8ca8dc10ba312fe796d01b0f25b315f8">data</a>(),</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                 MAI.<a class="code" href="classllvm_1_1MCAsmInfo.html#a83dadee742338c79e561e3efff6ee00a">getCommentString</a>().<a class="code" href="classllvm_1_1StringRef.html#ad3ec22d51ff579206e10783e872a0327">size</a>()) == 0;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;}</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/// Measure the specified inline asm to determine an approximation of its</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/// length.</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/// Comments (which run till the next SeparatorString or newline) do not</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/// count as an instruction.</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/// Any other non-whitespace text is considered an instruction, with</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/// multiple instructions separated by SeparatorString or newlines.</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/// Variable-length instructions are not handled here; this function</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/// may be overloaded in the target code to do that.</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/// We implement a special case of the .space directive which takes only a</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/// single integer argument in base 10 that is the size in bytes. This is a</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/// restricted form of the GAS directive in that we only interpret</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/// simple--i.e. not a logical or arithmetic expression--size values without</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/// the optional fill value. This is primarily used for creating arbitrary</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/// sized inline asm blocks for testing purposes.</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a65168b27efceb92102521e2bc82b8d49">   90</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a65168b27efceb92102521e2bc82b8d49">TargetInstrInfo::getInlineAsmLength</a>(</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span> *Str,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCAsmInfo.html">MCAsmInfo</a> &amp;MAI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="comment">// Count the number of instructions in the asm.</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordtype">bool</span> AtInsnStart = <span class="keyword">true</span>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordtype">unsigned</span> Length = 0;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MaxInstLength = MAI.<a class="code" href="classllvm_1_1MCAsmInfo.html#a2b7e615b4225eacdea39c80b2babfcf0">getMaxInstLength</a>(STI);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keywordflow">for</span> (; *Str; ++Str) {</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="keywordflow">if</span> (*Str == <span class="charliteral">&#39;\n&#39;</span> || strncmp(Str, MAI.<a class="code" href="classllvm_1_1MCAsmInfo.html#ab91399461bcd6b2b67ddf9983076f640">getSeparatorString</a>(),</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                                strlen(MAI.<a class="code" href="classllvm_1_1MCAsmInfo.html#ab91399461bcd6b2b67ddf9983076f640">getSeparatorString</a>())) == 0) {</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      AtInsnStart = <span class="keyword">true</span>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="TargetInstrInfo_8cpp.html#a068e377306e2029f1a5e24504c1f9cb7">isAsmComment</a>(Str, MAI)) {</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;      <span class="comment">// Stop counting as an instruction after a comment until the next</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;      <span class="comment">// separator.</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;      AtInsnStart = <span class="keyword">false</span>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    }</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keywordflow">if</span> (AtInsnStart &amp;&amp; !std::isspace(static_cast&lt;unsigned char&gt;(*Str))) {</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;      <span class="keywordtype">unsigned</span> AddLength = MaxInstLength;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;      <span class="keywordflow">if</span> (strncmp(Str, <span class="stringliteral">&quot;.space&quot;</span>, 6) == 0) {</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        <span class="keywordtype">char</span> *EStr;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        <span class="keywordtype">int</span> SpaceSize;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        SpaceSize = strtol(Str + 6, &amp;EStr, 10);</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        SpaceSize = SpaceSize &lt; 0 ? 0 : SpaceSize;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        <span class="keywordflow">while</span> (*EStr != <span class="charliteral">&#39;\n&#39;</span> &amp;&amp; std::isspace(static_cast&lt;unsigned char&gt;(*EStr)))</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;          ++EStr;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        <span class="keywordflow">if</span> (*EStr == <span class="charliteral">&#39;\0&#39;</span> || *EStr == <span class="charliteral">&#39;\n&#39;</span> ||</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;            <a class="code" href="TargetInstrInfo_8cpp.html#a068e377306e2029f1a5e24504c1f9cb7">isAsmComment</a>(EStr, MAI)) <span class="comment">// Successfully parsed .space argument</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;          AddLength = SpaceSize;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;      }</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;      Length += AddLength;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;      AtInsnStart = <span class="keyword">false</span>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    }</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  }</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordflow">return</span> Length;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;}</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">/// ReplaceTailWithBranchTo - Delete the instruction OldInst and everything</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/// after it, replacing it with an unconditional branch to NewDest.</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"></span><span class="keywordtype">void</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a26e9655e762686aff18772a15139df27">  131</a></span>&#160;<a class="code" href="classllvm_1_1TargetInstrInfo.html#a26e9655e762686aff18772a15139df27">TargetInstrInfo::ReplaceTailWithBranchTo</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ad6e9c0ff694f0fca0222e79e772b647e">Tail</a>,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                         <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *NewDest)<span class="keyword"> const </span>{</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = Tail-&gt;getParent();</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="comment">// Remove all the old successors of MBB from the CFG.</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordflow">while</span> (!MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#aa8d1d8d88835b75b05b14ab774785e8a">succ_empty</a>())</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#aa7114bb360b922025e7a4fec442676db">removeSuccessor</a>(MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">succ_begin</a>());</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="comment">// Save off the debug loc before erasing the instruction.</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = Tail-&gt;getDebugLoc();</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="comment">// Update call site info and remove all the dead instructions</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="comment">// from the end of MBB.</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keywordflow">while</span> (Tail != MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()) {</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keyword">auto</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = Tail++;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;isCall())</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;      MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac551eef2a223f5e069bb900026f370eb">eraseCallSiteInfo</a>(&amp;*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ad26bff839257f220557ce812b2159c72">erase</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  }</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="comment">// If MBB isn&#39;t immediately before MBB, insert a branch to it.</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="keywordflow">if</span> (++<a class="code" href="classllvm_1_1ilist__iterator.html">MachineFunction::iterator</a>(MBB) != <a class="code" href="classllvm_1_1ilist__iterator.html">MachineFunction::iterator</a>(NewDest))</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <a class="code" href="classllvm_1_1TargetInstrInfo.html#a762db1f75e789783b689f22cda71bad4">insertBranch</a>(*MBB, NewDest, <span class="keyword">nullptr</span>, <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineOperand, 0&gt;</a>(), DL);</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(NewDest);</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;}</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">  157</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">TargetInstrInfo::commuteInstructionImpl</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                                                      <span class="keywordtype">bool</span> NewMI, <span class="keywordtype">unsigned</span> Idx1,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                                      <span class="keywordtype">unsigned</span> Idx2)<span class="keyword"> const </span>{</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>();</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keywordtype">bool</span> HasDef = MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>();</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keywordflow">if</span> (HasDef &amp;&amp; !MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="comment">// No idea how to commute this instruction. Target should implement its own.</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordtype">unsigned</span> CommutableOpIdx1 = Idx1; (void)CommutableOpIdx1;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordtype">unsigned</span> CommutableOpIdx2 = Idx2; (void)CommutableOpIdx2;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1TargetInstrInfo.html#a422b844cc7e3db360908c008cb651f96">findCommutedOpIndices</a>(MI, CommutableOpIdx1, CommutableOpIdx2) &amp;&amp;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;         CommutableOpIdx1 == Idx1 &amp;&amp; CommutableOpIdx2 == Idx2 &amp;&amp;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;         <span class="stringliteral">&quot;TargetInstrInfo::CommuteInstructionImpl(): not commutable operands.&quot;</span>);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx1).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx2).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;         <span class="stringliteral">&quot;This only knows how to commute register operands so far&quot;</span>);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Reg0 = HasDef ? MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() : <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>();</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Reg1 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Reg2 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keywordtype">unsigned</span> SubReg0 = HasDef ? MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() : 0;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keywordtype">unsigned</span> SubReg1 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx1).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keywordtype">unsigned</span> SubReg2 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx2).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keywordtype">bool</span> Reg1IsKill = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx1).<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>();</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keywordtype">bool</span> Reg2IsKill = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx2).<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>();</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordtype">bool</span> Reg1IsUndef = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx1).<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>();</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordtype">bool</span> Reg2IsUndef = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx2).<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>();</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keywordtype">bool</span> Reg1IsInternal = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx1).<a class="code" href="classllvm_1_1MachineOperand.html#ad3008c73231cdb4922d197fe56525364">isInternalRead</a>();</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keywordtype">bool</span> Reg2IsInternal = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx2).<a class="code" href="classllvm_1_1MachineOperand.html#ad3008c73231cdb4922d197fe56525364">isInternalRead</a>();</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="comment">// Avoid calling isRenamable for virtual registers since we assert that</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="comment">// renamable property is only queried/set for physical registers.</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keywordtype">bool</span> Reg1IsRenamable = <a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Reg1)</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                             ? MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx1).<a class="code" href="classllvm_1_1MachineOperand.html#a8be49bc86b5d01b52b90baf1b4477667">isRenamable</a>()</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                             : <span class="keyword">false</span>;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="keywordtype">bool</span> Reg2IsRenamable = <a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Reg2)</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                             ? MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx2).<a class="code" href="classllvm_1_1MachineOperand.html#a8be49bc86b5d01b52b90baf1b4477667">isRenamable</a>()</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                             : <span class="keyword">false</span>;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="comment">// If destination is tied to either of the commuted source register, then</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="comment">// it must be updated.</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="keywordflow">if</span> (HasDef &amp;&amp; Reg0 == Reg1 &amp;&amp;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a7695bd2e20788ffc4b645533c018f26e">getOperandConstraint</a>(Idx1, <a class="code" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::TIED_TO</a>) == 0) {</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    Reg2IsKill = <span class="keyword">false</span>;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    Reg0 = Reg2;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    SubReg0 = SubReg2;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (HasDef &amp;&amp; Reg0 == Reg2 &amp;&amp;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;             MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a7695bd2e20788ffc4b645533c018f26e">getOperandConstraint</a>(Idx2, <a class="code" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::TIED_TO</a>) == 0) {</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    Reg1IsKill = <span class="keyword">false</span>;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    Reg0 = Reg1;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    SubReg0 = SubReg1;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  }</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CommutedMI = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keywordflow">if</span> (NewMI) {</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="comment">// Create a new instruction.</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>();</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    CommutedMI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac485421b5fcb9454ea64e74f6396a810">CloneMachineInstr</a>(&amp;MI);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    CommutedMI = &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  }</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="keywordflow">if</span> (HasDef) {</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    CommutedMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(Reg0);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    CommutedMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">setSubReg</a>(SubReg0);</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  }</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  CommutedMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx2).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(Reg1);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  CommutedMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx1).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(Reg2);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  CommutedMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx2).<a class="code" href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">setSubReg</a>(SubReg1);</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  CommutedMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx1).<a class="code" href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">setSubReg</a>(SubReg2);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  CommutedMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx2).<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(Reg1IsKill);</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  CommutedMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx1).<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(Reg2IsKill);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  CommutedMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx2).<a class="code" href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">setIsUndef</a>(Reg1IsUndef);</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  CommutedMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx1).<a class="code" href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">setIsUndef</a>(Reg2IsUndef);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  CommutedMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx2).<a class="code" href="classllvm_1_1MachineOperand.html#a133a1aff6f7f6a9ea4f641adc88a120d">setIsInternalRead</a>(Reg1IsInternal);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  CommutedMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx1).<a class="code" href="classllvm_1_1MachineOperand.html#a133a1aff6f7f6a9ea4f641adc88a120d">setIsInternalRead</a>(Reg2IsInternal);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="comment">// Avoid calling setIsRenamable for virtual registers since we assert that</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="comment">// renamable property is only queried/set for physical registers.</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Reg1))</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    CommutedMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx2).<a class="code" href="classllvm_1_1MachineOperand.html#a48bcf9eb66f880de8e7f4d0fcc8af320">setIsRenamable</a>(Reg1IsRenamable);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Reg2))</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    CommutedMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx1).<a class="code" href="classllvm_1_1MachineOperand.html#a48bcf9eb66f880de8e7f4d0fcc8af320">setIsRenamable</a>(Reg2IsRenamable);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="keywordflow">return</span> CommutedMI;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;}</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aa41720cc33b0511709c92abcb164a59d">  240</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1TargetInstrInfo.html#aa41720cc33b0511709c92abcb164a59d">TargetInstrInfo::commuteInstruction</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">bool</span> NewMI,</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                                                  <span class="keywordtype">unsigned</span> OpIdx1,</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                                                  <span class="keywordtype">unsigned</span> OpIdx2)<span class="keyword"> const </span>{</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="comment">// If OpIdx1 or OpIdx2 is not specified, then this method is free to choose</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="comment">// any commutable operand, which is done in findCommutedOpIndices() method</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="comment">// called below.</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="keywordflow">if</span> ((OpIdx1 == <a class="code" href="classllvm_1_1TargetInstrInfo.html#ae73e2be2b66dc9e4f2f90d56076d7ea9">CommuteAnyOperandIndex</a> || OpIdx2 == <a class="code" href="classllvm_1_1TargetInstrInfo.html#ae73e2be2b66dc9e4f2f90d56076d7ea9">CommuteAnyOperandIndex</a>) &amp;&amp;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;      !<a class="code" href="classllvm_1_1TargetInstrInfo.html#a422b844cc7e3db360908c008cb651f96">findCommutedOpIndices</a>(MI, OpIdx1, OpIdx2)) {</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a7961501e56424e3a7e21d34d6e109461">isCommutable</a>() &amp;&amp;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;           <span class="stringliteral">&quot;Precondition violation: MI must be commutable.&quot;</span>);</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  }</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">commuteInstructionImpl</a>(MI, NewMI, OpIdx1, OpIdx2);</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;}</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aef5b8db7ddf8b00b66e4f64711a053cd">  255</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#aef5b8db7ddf8b00b66e4f64711a053cd">TargetInstrInfo::fixCommutedOpIndices</a>(<span class="keywordtype">unsigned</span> &amp;ResultIdx1,</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                                           <span class="keywordtype">unsigned</span> &amp;ResultIdx2,</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                                           <span class="keywordtype">unsigned</span> CommutableOpIdx1,</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                                           <span class="keywordtype">unsigned</span> CommutableOpIdx2) {</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordflow">if</span> (ResultIdx1 == <a class="code" href="classllvm_1_1TargetInstrInfo.html#ae73e2be2b66dc9e4f2f90d56076d7ea9">CommuteAnyOperandIndex</a> &amp;&amp;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;      ResultIdx2 == <a class="code" href="classllvm_1_1TargetInstrInfo.html#ae73e2be2b66dc9e4f2f90d56076d7ea9">CommuteAnyOperandIndex</a>) {</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    ResultIdx1 = CommutableOpIdx1;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    ResultIdx2 = CommutableOpIdx2;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ResultIdx1 == <a class="code" href="classllvm_1_1TargetInstrInfo.html#ae73e2be2b66dc9e4f2f90d56076d7ea9">CommuteAnyOperandIndex</a>) {</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="keywordflow">if</span> (ResultIdx2 == CommutableOpIdx1)</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;      ResultIdx1 = CommutableOpIdx2;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ResultIdx2 == CommutableOpIdx2)</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;      ResultIdx1 = CommutableOpIdx1;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ResultIdx2 == <a class="code" href="classllvm_1_1TargetInstrInfo.html#ae73e2be2b66dc9e4f2f90d56076d7ea9">CommuteAnyOperandIndex</a>) {</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="keywordflow">if</span> (ResultIdx1 == CommutableOpIdx1)</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;      ResultIdx2 = CommutableOpIdx2;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ResultIdx1 == CommutableOpIdx2)</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;      ResultIdx2 = CommutableOpIdx1;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="comment">// Check that the result operand indices match the given commutable</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="comment">// operand indices.</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keywordflow">return</span> (ResultIdx1 == CommutableOpIdx1 &amp;&amp; ResultIdx2 == CommutableOpIdx2) ||</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;           (ResultIdx1 == CommutableOpIdx2 &amp;&amp; ResultIdx2 == CommutableOpIdx1);</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;}</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a422b844cc7e3db360908c008cb651f96">  286</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a422b844cc7e3db360908c008cb651f96">TargetInstrInfo::findCommutedOpIndices</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                                            <span class="keywordtype">unsigned</span> &amp;SrcOpIdx1,</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                                            <span class="keywordtype">unsigned</span> &amp;SrcOpIdx2)<span class="keyword"> const </span>{</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3e2f795dfcb9269e1263453796f4b994">isBundle</a>() &amp;&amp;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;         <span class="stringliteral">&quot;TargetInstrInfo::findCommutedOpIndices() can&#39;t handle bundles&quot;</span>);</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>();</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keywordflow">if</span> (!MCID.isCommutable())</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="comment">// This assumes v0 = op v1, v2 and commuting would swap v1 and v2. If this</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="comment">// is not true, then the target must implement this.</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="keywordtype">unsigned</span> CommutableOpIdx1 = MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>();</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="keywordtype">unsigned</span> CommutableOpIdx2 = CommutableOpIdx1 + 1;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1TargetInstrInfo.html#aef5b8db7ddf8b00b66e4f64711a053cd">fixCommutedOpIndices</a>(SrcOpIdx1, SrcOpIdx2,</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                            CommutableOpIdx1, CommutableOpIdx2))</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(SrcOpIdx1).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(SrcOpIdx2).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="comment">// No idea.</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;}</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a4993b49c4db728d9669c0f6a08daae2e">  310</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a4993b49c4db728d9669c0f6a08daae2e">TargetInstrInfo::isUnpredicatedTerminator</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0e85c20fe804527f12c86db38ec947ea">isTerminator</a>()) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <span class="comment">// Conditional branch is a special case.</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5891cdb51072f67e65f7ebd9be1205e7">isBranch</a>() &amp;&amp; !MI.<a class="code" href="classllvm_1_1MachineInstr.html#a2dbc79cfed570a9127d2853385162bdf">isBarrier</a>())</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a2b224b59ee2bd22bdfb5fbbd74c4f773">isPredicable</a>())</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="keywordflow">return</span> !<a class="code" href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd">isPredicated</a>(MI);</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;}</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a29513f18e551370b1b438f95403efc04">  321</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a29513f18e551370b1b438f95403efc04">TargetInstrInfo::PredicateInstruction</a>(</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred)<span class="keyword"> const </span>{</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <span class="keywordtype">bool</span> MadeChange = <span class="keyword">false</span>;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3e2f795dfcb9269e1263453796f4b994">isBundle</a>() &amp;&amp;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;         <span class="stringliteral">&quot;TargetInstrInfo::PredicateInstruction() can&#39;t handle bundles&quot;</span>);</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>();</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a2b224b59ee2bd22bdfb5fbbd74c4f773">isPredicable</a>())</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j = 0, i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="keywordflow">if</span> (MCID.OpInfo[i].isPredicate()) {</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;      <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        MO.<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(Pred[j].<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>());</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        MadeChange = <span class="keyword">true</span>;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) {</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        MO.<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(Pred[j].getImm());</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        MadeChange = <span class="keyword">true</span>;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#afe1784e242ce66da6029b3a681896bd2">isMBB</a>()) {</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        MO.<a class="code" href="classllvm_1_1MachineOperand.html#a98e9c9e8ef7cbb6c4aa89a38f21decfa">setMBB</a>(Pred[j].getMBB());</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        MadeChange = <span class="keyword">true</span>;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;      }</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;      ++j;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    }</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  }</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="keywordflow">return</span> MadeChange;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;}</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a78d19dd66e391c2d459e17b41c56fb33">  351</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a78d19dd66e391c2d459e17b41c56fb33">TargetInstrInfo::hasLoadFromStackSlot</a>(</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;const MachineMemOperand *&gt;</a> &amp;Accesses)<span class="keyword"> const </span>{</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="keywordtype">size_t</span> StartSize = Accesses.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>();</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classT.html">MachineInstr::mmo_iterator</a> o = MI.<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>(),</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                                  oe = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a4e9ab7e4e59e6a558a5b17757c1f17e9">memoperands_end</a>();</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;       o != oe; ++o) {</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="keywordflow">if</span> ((*o)-&gt;isLoad() &amp;&amp;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        dyn_cast_or_null&lt;FixedStackPseudoSourceValue&gt;((*o)-&gt;getPseudoValue()))</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;      Accesses.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(*o);</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  }</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="keywordflow">return</span> Accesses.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() != StartSize;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;}</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#adef46335721262b2584cc9eac8a06396">  365</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adef46335721262b2584cc9eac8a06396">TargetInstrInfo::hasStoreToStackSlot</a>(</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;const MachineMemOperand *&gt;</a> &amp;Accesses)<span class="keyword"> const </span>{</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="keywordtype">size_t</span> StartSize = Accesses.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>();</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classT.html">MachineInstr::mmo_iterator</a> o = MI.<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>(),</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;                                  oe = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a4e9ab7e4e59e6a558a5b17757c1f17e9">memoperands_end</a>();</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;       o != oe; ++o) {</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="keywordflow">if</span> ((*o)-&gt;isStore() &amp;&amp;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        dyn_cast_or_null&lt;FixedStackPseudoSourceValue&gt;((*o)-&gt;getPseudoValue()))</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;      Accesses.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(*o);</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  }</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="keywordflow">return</span> Accesses.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() != StartSize;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;}</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a5cf58df95b00905950bdfee515cd5e9d">  379</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a5cf58df95b00905950bdfee515cd5e9d">TargetInstrInfo::getStackSlotRange</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;                                        <span class="keywordtype">unsigned</span> SubIdx, <span class="keywordtype">unsigned</span> &amp;<a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>,</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;                                        <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>,</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="keywordflow">if</span> (!SubIdx) {</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    Size = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">getSpillSize</a>(*RC);</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    Offset = 0;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  }</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="keywordtype">unsigned</span> BitSize = TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a0a07fa5d83bbdde00209bd67ca61999d">getSubRegIdxSize</a>(SubIdx);</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="comment">// Convert bit size to byte size.</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="keywordflow">if</span> (BitSize % 8)</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="keywordtype">int</span> BitOffset = TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab5f8fcf4162523b2f9ff357da46b4555">getSubRegIdxOffset</a>(SubIdx);</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="keywordflow">if</span> (BitOffset &lt; 0 || BitOffset % 8)</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  Size = BitSize / 8;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  Offset = (<a class="code" href="classunsigned.html">unsigned</a>)BitOffset / 8;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">getSpillSize</a>(*RC) &gt;= (Offset + <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) &amp;&amp; <span class="stringliteral">&quot;bad subregister range&quot;</span>);</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="keywordflow">if</span> (!MF.<a class="code" href="classllvm_1_1MachineFunction.html#a82dd10b626a629b9bb7d32d53a8e0884">getDataLayout</a>().<a class="code" href="classllvm_1_1DataLayout.html#a377365b0288a4d06a07e09252d7d583f">isLittleEndian</a>()) {</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    Offset = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">getSpillSize</a>(*RC) - (Offset + <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  }</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;}</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a391ca7ebab79d32f158bc8ab69ee0755">  409</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a391ca7ebab79d32f158bc8ab69ee0755">TargetInstrInfo::reMaterialize</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                                    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                                    <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SubIdx,</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Orig,</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac485421b5fcb9454ea64e74f6396a810">CloneMachineInstr</a>(&amp;Orig);</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a9f59e1f6dd6677348ba082a10fc09061">substituteRegister</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), DestReg, SubIdx, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(I, MI);</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;}</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ac66abaa28810e0bb35ab77012a3ea997">  419</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ac66abaa28810e0bb35ab77012a3ea997">TargetInstrInfo::produceSameValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI0,</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI1,</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <span class="keywordflow">return</span> MI0.<a class="code" href="classllvm_1_1MachineInstr.html#aab9a96f10af025498520e00ff044bec1">isIdenticalTo</a>(MI1, <a class="code" href="classllvm_1_1MachineInstr.html#ab7650f958c093f7c5faf8c69dbc8c462a5f3288f908142ddad3dd5d8a95cfa364">MachineInstr::IgnoreVRegDefs</a>);</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;}</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a8d5210bd68a86582390a6fbf1f57e319">  425</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="classllvm_1_1TargetInstrInfo.html#a8d5210bd68a86582390a6fbf1f57e319">TargetInstrInfo::duplicate</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertBefore, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Orig)<span class="keyword"> const </span>{</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Orig.<a class="code" href="classllvm_1_1MachineInstr.html#a7ffc14f594434308433335d6b62ded60">isNotDuplicable</a>() &amp;&amp; <span class="stringliteral">&quot;Instruction cannot be duplicated&quot;</span>);</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <span class="keywordflow">return</span> MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac37480a33548be2c0d9287c764307071">CloneMachineInstrBundle</a>(MBB, InsertBefore, Orig);</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;}</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">// If the COPY instruction in MI can be folded to a stack operation, return</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">// the register class to use.</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="TargetInstrInfo_8cpp.html#a02cfafbe460b1fffebf7a53f3b31b5dd">  434</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="TargetInstrInfo_8cpp.html#a02cfafbe460b1fffebf7a53f3b31b5dd">canFoldCopy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                                              <span class="keywordtype">unsigned</span> FoldIdx) {</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">isCopy</a>() &amp;&amp; <span class="stringliteral">&quot;MI must be a COPY instruction&quot;</span>);</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() != 2)</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FoldIdx&lt;2 &amp;&amp; <span class="stringliteral">&quot;FoldIdx refers no nonexistent operand&quot;</span>);</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;FoldOp = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(FoldIdx);</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LiveOp = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1 - FoldIdx);</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="keywordflow">if</span> (FoldOp.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() || LiveOp.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>())</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> FoldReg = FoldOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> LiveReg = LiveOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(FoldReg) &amp;&amp; <span class="stringliteral">&quot;Cannot fold physregs&quot;</span>);</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(FoldReg);</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(LiveOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <span class="keywordflow">return</span> RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#abd520c7b7939c6d4c37dff9e30e23fc6">contains</a>(LiveOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) ? RC : <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="keywordflow">if</span> (RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a8ea8ce186fc4a70ad542e74d015d84ed">hasSubClassEq</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(LiveReg)))</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="keywordflow">return</span> RC;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="comment">// FIXME: Allow folding when register classes are memory compatible.</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;}</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a6f5192e6e323573235edd3ae6ca02ca0">  465</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a6f5192e6e323573235edd3ae6ca02ca0">TargetInstrInfo::getNoop</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;NopInst)<span class="keyword"> const </span>{</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Not implemented&quot;</span>);</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;}</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="TargetInstrInfo_8cpp.html#a51bebddadc6946a0559610dd4d751bf3">  469</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="TargetInstrInfo_8cpp.html#a51bebddadc6946a0559610dd4d751bf3">foldPatchpoint</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;                                    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>) {</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="keywordtype">unsigned</span> StartIdx = 0;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::STACKMAP: {</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="comment">// StackMapLiveValues are foldable</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    StartIdx = <a class="code" href="classllvm_1_1StackMapOpers.html">StackMapOpers</a>(&amp;MI).<a class="code" href="classllvm_1_1StackMapOpers.html#ab3789a35b591042c5b16a7db57572298">getVarIdx</a>();</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  }</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::PATCHPOINT: {</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="comment">// For PatchPoint, the call args are not foldable (even if reported in the</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="comment">// stackmap e.g. via anyregcc).</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    StartIdx = <a class="code" href="classllvm_1_1PatchPointOpers.html">PatchPointOpers</a>(&amp;MI).<a class="code" href="classllvm_1_1PatchPointOpers.html#ae18aba1f392b005742fcc93f93ee022b">getVarIdx</a>();</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  }</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::STATEPOINT: {</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="comment">// For statepoints, fold deopt and gc arguments, but not call arguments.</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    StartIdx = <a class="code" href="classllvm_1_1StatepointOpers.html">StatepointOpers</a>(&amp;MI).<a class="code" href="classllvm_1_1StatepointOpers.html#afdfbc7a83c5d0400c01becf8ff27eba3">getVarIdx</a>();</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  }</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpected stackmap opcode&quot;</span>);</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  }</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <span class="comment">// Return false if any operands requested for folding are not foldable (not</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <span class="comment">// part of the stackmap&#39;s live values).</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> : Ops) {</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> &lt; StartIdx)</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  }</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI =</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;      MF.<a class="code" href="classllvm_1_1MachineFunction.html#a667320dc205c1106d0b0c800ccecb4ba">CreateMachineInstr</a>(TII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()), MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">true</span>);</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB(MF, NewMI);</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="comment">// No need to fold return, the meta data, and function arguments</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; StartIdx; ++i)</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i));</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = StartIdx; i &lt; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); ++i) {</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i);</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">is_contained</a>(Ops, i)) {</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;      <span class="keywordtype">unsigned</span> SpillSize;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;      <span class="keywordtype">unsigned</span> SpillOffset;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;      <span class="comment">// Compute the spill slot size and offset.</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;      <span class="keywordtype">bool</span> Valid =</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;          TII.<a class="code" href="classllvm_1_1TargetInstrInfo.html#a5cf58df95b00905950bdfee515cd5e9d">getStackSlotRange</a>(RC, MO.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>(), SpillSize, SpillOffset, MF);</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;      <span class="keywordflow">if</span> (!Valid)</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;        <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;cannot spill patchpoint subregister operand&quot;</span>);</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(StackMaps::IndirectMemRefOp);</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(SpillSize);</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FrameIndex);</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(SpillOffset);</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    }</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MO);</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  }</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <span class="keywordflow">return</span> NewMI;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;}</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a6a733ae5364b0de2225af33223f383a5">  532</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1TargetInstrInfo.html#a6a733ae5364b0de2225af33223f383a5">TargetInstrInfo::foldMemoryOperand</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                                                 <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops, <span class="keywordtype">int</span> FI,</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                                                 <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS,</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;                                                 <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM)<span class="keyword"> const </span>{</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <span class="keyword">auto</span> Flags = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> OpIdx : Ops)</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    Flags |= MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>() ? <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;                                          : <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a>;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MBB &amp;&amp; <span class="stringliteral">&quot;foldMemoryOperand needs an inserted instruction&quot;</span>);</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <span class="comment">// If we&#39;re not folding a load into a subreg, the size of the load is the</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="comment">// size of the spill slot. But if we are, we need to figure out what the</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <span class="comment">// actual load size is.</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  int64_t MemSize = 0;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="keywordflow">if</span> (Flags &amp; <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>) {</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    MemSize = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">getObjectSize</a>(FI);</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> OpIdx : Ops) {</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;      int64_t OpSize = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">getObjectSize</a>(FI);</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>()) {</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;        <span class="keywordtype">unsigned</span> SubRegSize = TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a0a07fa5d83bbdde00209bd67ca61999d">getSubRegIdxSize</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;        <span class="keywordflow">if</span> (SubRegSize &gt; 0 &amp;&amp; !(SubRegSize % 8))</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;          OpSize = SubRegSize / 8;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;      }</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;      MemSize = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(MemSize, OpSize);</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    }</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  }</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MemSize &amp;&amp; <span class="stringliteral">&quot;Did not expect a zero-sized stack slot&quot;</span>);</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::STACKMAP ||</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::PATCHPOINT ||</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::STATEPOINT) {</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <span class="comment">// Fold stackmap/patchpoint.</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    NewMI = <a class="code" href="TargetInstrInfo_8cpp.html#a51bebddadc6946a0559610dd4d751bf3">foldPatchpoint</a>(MF, MI, Ops, FI, *<span class="keyword">this</span>);</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <span class="keywordflow">if</span> (NewMI)</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;      MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(MI, NewMI);</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    <span class="comment">// Ask the target to do the actual folding.</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    NewMI = <a class="code" href="classllvm_1_1TargetInstrInfo.html#a4e2ae70bf78866dd55545718e470c323">foldMemoryOperandImpl</a>(MF, MI, Ops, MI, FI, LIS, VRM);</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  }</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <span class="keywordflow">if</span> (NewMI) {</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    NewMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a65d2e57596ec9d307f06edaedcd05368">setMemRefs</a>(MF, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae268a410689383a83e98b5e83296e38a">memoperands</a>());</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <span class="comment">// Add a memory operand, foldMemoryOperandImpl doesn&#39;t do that.</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!(Flags &amp; MachineMemOperand::MOStore) ||</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;            NewMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">mayStore</a>()) &amp;&amp;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;           <span class="stringliteral">&quot;Folded a def to a non-store!&quot;</span>);</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!(Flags &amp; <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a>) ||</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;            NewMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">mayLoad</a>()) &amp;&amp;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;           <span class="stringliteral">&quot;Folded a use to a non-load!&quot;</span>);</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#adf98860d7f42290f873c82a981eb0ea6">getObjectOffset</a>(FI) != -1);</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;        <a class="code" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(MF, FI), Flags, MemSize,</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;        MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(FI));</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    NewMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#afc4107c92fd8d37e8d0cb596f2a25d98">addMemOperand</a>(MF, MMO);</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    <span class="keywordflow">return</span> NewMI;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  }</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <span class="comment">// Straight COPY may fold as load/store.</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">isCopy</a>() || Ops.size() != 1)</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code" href="TargetInstrInfo_8cpp.html#a02cfafbe460b1fffebf7a53f3b31b5dd">canFoldCopy</a>(MI, Ops[0]);</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="keywordflow">if</span> (!RC)</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1 - Ops[0]);</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Pos = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <span class="keywordflow">if</span> (Flags == MachineMemOperand::MOStore)</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <a class="code" href="classllvm_1_1TargetInstrInfo.html#a1f670692ec291de148856c498ed6063f">storeRegToStackSlot</a>(*MBB, Pos, MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>(), FI, RC, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <a class="code" href="classllvm_1_1TargetInstrInfo.html#abe64dc61c237e5fc4aef94f26d552b9f">loadRegFromStackSlot</a>(*MBB, Pos, MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), FI, RC, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <span class="keywordflow">return</span> &amp;*--Pos;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;}</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a2432d0bb09d9fe3b6bb004d8dbf77a99">  620</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1TargetInstrInfo.html#a6a733ae5364b0de2225af33223f383a5">TargetInstrInfo::foldMemoryOperand</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;                                                 <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;                                                 <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LoadMI,</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;                                                 <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LoadMI.<a class="code" href="classllvm_1_1MachineInstr.html#af1b9443e375680a7b849d56ab42e19d6">canFoldAsLoad</a>() &amp;&amp; <span class="stringliteral">&quot;LoadMI isn&#39;t foldable!&quot;</span>);</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> OpIdx : Ops)</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>() &amp;&amp; <span class="stringliteral">&quot;Folding load into def!&quot;</span>);</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.getParent();</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <span class="comment">// Ask the target to do the actual folding.</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a> = 0;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <span class="keywordflow">if</span> ((MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::STACKMAP ||</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;       MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::PATCHPOINT ||</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;       MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::STATEPOINT) &amp;&amp;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;      <a class="code" href="classllvm_1_1TargetInstrInfo.html#af1111c2420d822ebd77ccfa34d6dd6ff">isLoadFromStackSlot</a>(LoadMI, FrameIndex)) {</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    <span class="comment">// Fold stackmap/patchpoint.</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    NewMI = <a class="code" href="TargetInstrInfo_8cpp.html#a51bebddadc6946a0559610dd4d751bf3">foldPatchpoint</a>(MF, MI, Ops, FrameIndex, *<span class="keyword">this</span>);</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    <span class="keywordflow">if</span> (NewMI)</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;      NewMI = &amp;*MBB.insert(MI, NewMI);</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="comment">// Ask the target to do the actual folding.</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    NewMI = <a class="code" href="classllvm_1_1TargetInstrInfo.html#a4e2ae70bf78866dd55545718e470c323">foldMemoryOperandImpl</a>(MF, MI, Ops, MI, LoadMI, LIS);</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  }</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <span class="keywordflow">if</span> (!NewMI)</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  <span class="comment">// Copy the memoperands from the load to the folded instruction.</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a4cd2e2c219c477019aa343c92dcf56cb">memoperands_empty</a>()) {</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    NewMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a65d2e57596ec9d307f06edaedcd05368">setMemRefs</a>(MF, LoadMI.<a class="code" href="classllvm_1_1MachineInstr.html#ae268a410689383a83e98b5e83296e38a">memoperands</a>());</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    <span class="comment">// Handle the rare case of folding multiple loads.</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    NewMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a65d2e57596ec9d307f06edaedcd05368">setMemRefs</a>(MF, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae268a410689383a83e98b5e83296e38a">memoperands</a>());</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classT.html">MachineInstr::mmo_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = LoadMI.<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>(),</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;                                    <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = LoadMI.<a class="code" href="classllvm_1_1MachineInstr.html#a4e9ab7e4e59e6a558a5b17757c1f17e9">memoperands_end</a>();</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;         <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;      NewMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#afc4107c92fd8d37e8d0cb596f2a25d98">addMemOperand</a>(MF, *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    }</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  }</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <span class="keywordflow">return</span> NewMI;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;}</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a6034cfb230c4698caa60bdc3a9bf209b">  668</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a6034cfb230c4698caa60bdc3a9bf209b">TargetInstrInfo::hasReassociableOperands</a>(</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op1 = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op2 = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <span class="comment">// We need virtual register definitions for the operands that we will</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <span class="comment">// reassociate.</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI1 = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI2 = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <span class="keywordflow">if</span> (Op1.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; <a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Op1.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    MI1 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">getUniqueVRegDef</a>(Op1.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <span class="keywordflow">if</span> (Op2.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; <a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Op2.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    MI2 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">getUniqueVRegDef</a>(Op2.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <span class="comment">// And they need to be in the trace (otherwise, they won&#39;t have a depth).</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <span class="keywordflow">return</span> MI1 &amp;&amp; MI2 &amp;&amp; MI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>() == MBB &amp;&amp; MI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>() == MBB;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;}</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aea784a4f9e9aba7792c23484e2498e8d">  687</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#aea784a4f9e9aba7792c23484e2498e8d">TargetInstrInfo::hasReassociableSibling</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;                                             <span class="keywordtype">bool</span> &amp;Commuted)<span class="keyword"> const </span>{</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI1 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">getUniqueVRegDef</a>(Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI2 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">getUniqueVRegDef</a>(Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <span class="keywordtype">unsigned</span> AssocOpcode = Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <span class="comment">// If only one operand has the same opcode and it&#39;s the second source operand,</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <span class="comment">// the operands must be commuted.</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  Commuted = MI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != AssocOpcode &amp;&amp; MI2-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AssocOpcode;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <span class="keywordflow">if</span> (Commuted)</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(MI1, MI2);</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  <span class="comment">// 1. The previous instruction must be the same type as Inst.</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <span class="comment">// 2. The previous instruction must have virtual register definitions for its</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <span class="comment">//    operands in the same basic block as Inst.</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <span class="comment">// 3. The previous instruction&#39;s result must only be used by Inst.</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <span class="keywordflow">return</span> MI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AssocOpcode &amp;&amp;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;         <a class="code" href="classllvm_1_1TargetInstrInfo.html#a6034cfb230c4698caa60bdc3a9bf209b">hasReassociableOperands</a>(*MI1, MBB) &amp;&amp;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;         MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">hasOneNonDBGUse</a>(MI1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;}</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">// 1. The operation must be associative and commutative.</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">// 2. The instruction must have virtual register definitions for its</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">//    operands in the same basic block.</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">// 3. The instruction must have a reassociable sibling.</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ace9f804c4f1407df72588bb00db16deb">  714</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ace9f804c4f1407df72588bb00db16deb">TargetInstrInfo::isReassociationCandidate</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;                                               <span class="keywordtype">bool</span> &amp;Commuted)<span class="keyword"> const </span>{</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a3541a7d19e9c5c8d62f693fcf2887c7d">isAssociativeAndCommutative</a>(Inst) &amp;&amp;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;         <a class="code" href="classllvm_1_1TargetInstrInfo.html#a6034cfb230c4698caa60bdc3a9bf209b">hasReassociableOperands</a>(Inst, Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()) &amp;&amp;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;         <a class="code" href="classllvm_1_1TargetInstrInfo.html#aea784a4f9e9aba7792c23484e2498e8d">hasReassociableSibling</a>(Inst, Commuted);</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;}</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">// The concept of the reassociation pass is that these operations can benefit</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">// from this kind of transformation:</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">// A = ? op ?</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">// B = A op X (Prev)</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">// C = B op Y (Root)</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">// --&gt;</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">// A = ? op ?</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">// B = X op Y</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">// C = A op B</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">// breaking the dependency between A and B, allowing them to be executed in</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">// parallel (or back-to-back in a pipeline) instead of depending on each other.</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">// FIXME: This has the potential to be expensive (compile time) while not</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">// improving the code at all. Some ways to limit the overhead:</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">// 1. Track successful transforms; bail out if hit rate gets too low.</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">// 2. Only enable at -O3 or some other non-default optimization level.</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">// 3. Pre-screen pattern candidates here: if an operand of the previous</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">//    instruction is known to not increase the critical path, then don&#39;t match</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">//    that pattern.</span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a071d83acde1b217eded2733cce23d59f">  742</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a071d83acde1b217eded2733cce23d59f">TargetInstrInfo::getMachineCombinerPatterns</a>(</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineCombinerPattern&gt;</a> &amp;Patterns)<span class="keyword"> const </span>{</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <span class="keywordtype">bool</span> Commute;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetInstrInfo.html#ace9f804c4f1407df72588bb00db16deb">isReassociationCandidate</a>(Root, Commute)) {</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    <span class="comment">// We found a sequence of instructions that may be suitable for a</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    <span class="comment">// reassociation of operands to increase ILP. Specify each commutation</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    <span class="comment">// possibility for the Prev instruction in the sequence and let the</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    <span class="comment">// machine combiner decide if changing the operands is worthwhile.</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;    <span class="keywordflow">if</span> (Commute) {</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;      Patterns.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2b7fb582ff6d25fe2b8d9c60e80b43c6">MachineCombinerPattern::REASSOC_AX_YB</a>);</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;      Patterns.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa191e03ca7cf52824e4ade93e525f623">MachineCombinerPattern::REASSOC_XA_YB</a>);</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;      Patterns.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab0223f0bf9a12d3fd09afa713b2de11b">MachineCombinerPattern::REASSOC_AX_BY</a>);</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;      Patterns.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad689ad83aa6faae6348f55aaad262e86">MachineCombinerPattern::REASSOC_XA_BY</a>);</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;    }</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  }</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;}</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">/// Return true when a code sequence can improve loop throughput.</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ac0d91323eefa7f379cde23508423bcb7">  766</a></span>&#160;<a class="code" href="classllvm_1_1TargetInstrInfo.html#ac0d91323eefa7f379cde23508423bcb7">TargetInstrInfo::isThroughputPattern</a>(<a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="code" href="classllvm_1_1Pattern.html">Pattern</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;}</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">/// Attempt the reassociation transformation to reduce critical path length.</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">/// See the above comments before getMachineCombinerPatterns().</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a062ddb14c9e7bbfe55e4c655d3e80fc3">  772</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a062ddb14c9e7bbfe55e4c655d3e80fc3">TargetInstrInfo::reassociateOps</a>(</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Prev,</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="code" href="classllvm_1_1Pattern.html">Pattern</a>,</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs,</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;DelInstrs,</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;InstrIdxForVirtReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = Root.<a class="code" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>();</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">getInstrInfo</a>();</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = Root.<a class="code" href="classllvm_1_1MachineInstr.html#af551bfe7ee8756cbe50de3bb97478723">getRegClassConstraint</a>(0, TII, TRI);</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <span class="comment">// This array encodes the operand index for each parameter because the</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  <span class="comment">// operands may be commuted. Each row corresponds to a pattern value,</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <span class="comment">// and each column specifies the index of A, B, X, Y.</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  <span class="keywordtype">unsigned</span> OpIdx[4][4] = {</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    { 1, 1, 2, 2 },</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    { 1, 2, 2, 1 },</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    { 2, 1, 1, 2 },</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    { 2, 2, 1, 1 }</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  };</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <span class="keywordtype">int</span> Row;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  <span class="keywordflow">switch</span> (Pattern) {</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab0223f0bf9a12d3fd09afa713b2de11b">MachineCombinerPattern::REASSOC_AX_BY</a>: Row = 0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2b7fb582ff6d25fe2b8d9c60e80b43c6">MachineCombinerPattern::REASSOC_AX_YB</a>: Row = 1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad689ad83aa6faae6348f55aaad262e86">MachineCombinerPattern::REASSOC_XA_BY</a>: Row = 2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa191e03ca7cf52824e4ade93e525f623">MachineCombinerPattern::REASSOC_XA_YB</a>: Row = 3; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpected MachineCombinerPattern&quot;</span>);</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  }</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OpA = Prev.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx[Row][0]);</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OpB = Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx[Row][1]);</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OpX = Prev.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx[Row][2]);</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OpY = Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx[Row][3]);</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OpC = Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> RegA = OpA.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> RegB = OpB.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> RegX = OpX.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> RegY = OpY.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> RegC = OpC.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(RegA))</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(RegA, RC);</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(RegB))</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(RegB, RC);</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(RegX))</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(RegX, RC);</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(RegY))</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(RegY, RC);</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(RegC))</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(RegC, RC);</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;  <span class="comment">// Create a new virtual register for the result of (X op Y) instead of</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  <span class="comment">// recycling RegB because the MachineCombiner&#39;s computation of the critical</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  <span class="comment">// path requires a new register definition rather than an existing one.</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> NewVR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RC);</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  InstrIdxForVirtReg.<a class="code" href="classllvm_1_1DenseMapBase.html#a99f811d53704275b4158c62a2dd138d9">insert</a>(std::make_pair(NewVR, 0));</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = Root.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <span class="keywordtype">bool</span> KillA = OpA.<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>();</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <span class="keywordtype">bool</span> KillX = OpX.<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>();</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  <span class="keywordtype">bool</span> KillY = OpY.<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>();</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <span class="comment">// Create new instructions for insertion.</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB1 =</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MF, Prev.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(Opcode), NewVR)</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;          .addReg(RegX, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillX))</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;          .addReg(RegY, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillY));</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB2 =</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MF, Root.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(Opcode), RegC)</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;          .addReg(RegA, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillA))</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;          .addReg(NewVR, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(<span class="keyword">true</span>));</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#a0b63f89d9653388354a58218932dc2f8">setSpecialOperandAttr</a>(Root, Prev, *MIB1, *MIB2);</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  <span class="comment">// Record new instructions for insertion and old instructions for deletion.</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  InsInstrs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MIB1);</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  InsInstrs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MIB2);</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  DelInstrs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;Prev);</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  DelInstrs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;Root);</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;}</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a767002b22b851d33eb343ee34db875bc">  856</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a767002b22b851d33eb343ee34db875bc">TargetInstrInfo::genAlternativeCodeSequence</a>(</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="code" href="classllvm_1_1Pattern.html">Pattern</a>,</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs,</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;DelInstrs,</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;    <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;InstIdxForVirtReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = Root.<a class="code" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  <span class="comment">// Select the previous instruction in the sequence based on the input pattern.</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Prev = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  <span class="keywordflow">switch</span> (Pattern) {</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab0223f0bf9a12d3fd09afa713b2de11b">MachineCombinerPattern::REASSOC_AX_BY</a>:</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad689ad83aa6faae6348f55aaad262e86">MachineCombinerPattern::REASSOC_XA_BY</a>:</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    Prev = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">getUniqueVRegDef</a>(Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2b7fb582ff6d25fe2b8d9c60e80b43c6">MachineCombinerPattern::REASSOC_AX_YB</a>:</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa191e03ca7cf52824e4ade93e525f623">MachineCombinerPattern::REASSOC_XA_YB</a>:</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    Prev = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">getUniqueVRegDef</a>(Root.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  }</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Prev &amp;&amp; <span class="stringliteral">&quot;Unknown pattern for machine combiner&quot;</span>);</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#a062ddb14c9e7bbfe55e4c655d3e80fc3">reassociateOps</a>(Root, *Prev, Pattern, InsInstrs, DelInstrs, InstIdxForVirtReg);</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;}</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="keywordtype">bool</span> TargetInstrInfo::isReallyTriviallyReMaterializableGeneric(</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1AAResults.html">AAResults</a> *AA)<span class="keyword"> const </span>{</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>();</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;  <span class="comment">// Remat clients assume operand 0 is the defined register.</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;  <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() || !MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DefReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  <span class="comment">// A sub-register definition can only be rematerialized if the instruction</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <span class="comment">// doesn&#39;t read the other parts of the register.  Otherwise it is really a</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  <span class="comment">// read-modify-write operation on the full virtual register which cannot be</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <span class="comment">// moved safely.</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(DefReg) &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() &amp;&amp;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac823eae276c8bfe6d8c819a3927b7333">readsVirtualRegister</a>(DefReg))</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  <span class="comment">// A load from a fixed stack slot can be rematerialized. This may be</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;  <span class="comment">// redundant with subsequent checks, but it&#39;s target-independent,</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  <span class="comment">// simple, and a common case.</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;  <span class="keywordtype">int</span> FrameIdx = 0;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetInstrInfo.html#af1111c2420d822ebd77ccfa34d6dd6ff">isLoadFromStackSlot</a>(MI, FrameIdx) &amp;&amp;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;      MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>().<a class="code" href="classllvm_1_1MachineFrameInfo.html#a5eab840dac82571e53cc5f1c05643e2a">isImmutableObjectIndex</a>(FrameIdx))</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  <span class="comment">// Avoid instructions obviously unsafe for remat.</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a7ffc14f594434308433335d6b62ded60">isNotDuplicable</a>() || MI.<a class="code" href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">mayStore</a>() || MI.<a class="code" href="classllvm_1_1MachineInstr.html#a00966a294fe7a54bf2f6a296e82fc8e1">mayRaiseFPException</a>() ||</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a8c161f5f015730ac6853c802c3693a41">hasUnmodeledSideEffects</a>())</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;  <span class="comment">// Don&#39;t remat inline asm. We have no idea how expensive it is</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  <span class="comment">// even if it&#39;s side effect free.</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a4b743093219cfca13b1ec2cb58903fba">isInlineAsm</a>())</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;  <span class="comment">// Avoid instructions which load from potentially varying memory.</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">mayLoad</a>() &amp;&amp; !MI.<a class="code" href="classllvm_1_1MachineInstr.html#a084c4194e073a7b6c26812f6d00f4f2a">isDereferenceableInvariantLoad</a>(AA))</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  <span class="comment">// If any of the registers accessed are non-constant, conservatively assume</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;  <span class="comment">// the instruction is not rematerializable.</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i);</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    <span class="keywordflow">if</span> (Reg == 0)</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;    <span class="comment">// Check for a well-behaved physical register.</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Reg)) {</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;      <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>()) {</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;        <span class="comment">// If the physreg has no defs anywhere, it&#39;s just an ambient register</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;        <span class="comment">// and we can freely move its uses. Alternatively, if it&#39;s allocatable,</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;        <span class="comment">// it could get allocated to something with a def during allocation.</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;        <span class="keywordflow">if</span> (!MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4b344055038c0e8ca5cc37818db8ac62">isConstantPhysReg</a>(Reg))</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;        <span class="comment">// A physreg def. We can&#39;t remat it.</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;      }</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    }</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    <span class="comment">// Only allow one virtual-register def.  There may be multiple defs of the</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;    <span class="comment">// same virtual register, though.</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>() &amp;&amp; Reg != DefReg)</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;    <span class="comment">// Don&#39;t allow any virtual-register uses. Rematting an instruction with</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    <span class="comment">// virtual register uses would length the live ranges of the uses, which</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;    <span class="comment">// is not necessarily a good idea, certainly not &quot;trivial&quot;.</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>())</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;  }</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  <span class="comment">// Everything checked out.</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;}</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;</div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a1e4f8b28a8543924e7e3e566a847e691">  963</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a1e4f8b28a8543924e7e3e566a847e691">TargetInstrInfo::getSPAdjust</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>();</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a> *TFI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#adbcdb952830bd8c5eeb802ab06dd5bb1">getFrameLowering</a>();</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  <span class="keywordtype">bool</span> StackGrowsDown =</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;    TFI-&gt;<a class="code" href="classllvm_1_1TargetFrameLowering.html#aa76eab97e3072a1ebd4bf1ff00d19423">getStackGrowthDirection</a>() == <a class="code" href="classllvm_1_1TargetFrameLowering.html#a453c74e2daac0745b53f8b31c11fc50cad1fc7c9d0bae5bf76a67d2d26ce99c1a">TargetFrameLowering::StackGrowsDown</a>;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <span class="keywordtype">unsigned</span> FrameSetupOpcode = <a class="code" href="classllvm_1_1TargetInstrInfo.html#a83870b05e73f275887a1e20baa621475">getCallFrameSetupOpcode</a>();</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  <span class="keywordtype">unsigned</span> FrameDestroyOpcode = <a class="code" href="classllvm_1_1TargetInstrInfo.html#ab5a18bb895aa0c46d5de27c4ad046aee">getCallFrameDestroyOpcode</a>();</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1TargetInstrInfo.html#a524001439888743cdddb9b79c45911d9">isFrameInstr</a>(MI))</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  <span class="keywordtype">int</span> SPAdj = TFI-&gt;<a class="code" href="classllvm_1_1TargetFrameLowering.html#ac54cd9ae6b849b3a2fd1fe982f9d09e2">alignSPAdjust</a>(<a class="code" href="classllvm_1_1TargetInstrInfo.html#ab5c5ed9e614110e7cbdd8a4ab957ec06">getFrameSize</a>(MI));</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;  <span class="keywordflow">if</span> ((!StackGrowsDown &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == FrameSetupOpcode) ||</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;      (StackGrowsDown &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == FrameDestroyOpcode))</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;    SPAdj = -SPAdj;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  <span class="keywordflow">return</span> SPAdj;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;}</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment">/// isSchedulingBoundary - Test if the given instruction should be</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">/// considered a scheduling boundary. This primarily includes labels</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">/// and terminators.</span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ad071e937f4986e51fd3fd54b10888894">  987</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ad071e937f4986e51fd3fd54b10888894">TargetInstrInfo::isSchedulingBoundary</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  <span class="comment">// Terminators and labels can&#39;t be scheduled around.</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0e85c20fe804527f12c86db38ec947ea">isTerminator</a>() || MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0caab77831c0ee52b93185bcf64d180a">isPosition</a>())</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  <span class="comment">// Don&#39;t attempt to schedule around any instruction that defines</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  <span class="comment">// a stack-oriented pointer, as it&#39;s unlikely to be profitable. This</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  <span class="comment">// saves compile time, because it doesn&#39;t require every single</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  <span class="comment">// stack slot reference to depend on the instruction that does the</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;  <span class="comment">// modification.</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;TLI = *MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a129ede6f18326075504d4bd0439fd517">getTargetLowering</a>();</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a66e91c5407ade0326e5dbd87e986e648">modifiesRegister</a>(TLI.<a class="code" href="classllvm_1_1TargetLoweringBase.html#a61de32f0bf7ce9050414c2c9dc3f42ad">getStackPointerRegisterToSaveRestore</a>(), <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;}</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">// Provide a global flag for disabling the PreRA hazard recognizer that targets</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment">// may choose to honor.</span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af286c176e38f876d4f56a34cb9ee319a"> 1006</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#af286c176e38f876d4f56a34cb9ee319a">TargetInstrInfo::usePreRAHazardRecognizer</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  <span class="keywordflow">return</span> !<a class="code" href="TargetInstrInfo_8cpp.html#a5f1d998c5f9a6694ca3b1e871f2daa1d">DisableHazardRecognizer</a>;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;}</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment">// Default implementation of CreateTargetRAHazardRecognizer.</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *<a class="code" href="classllvm_1_1TargetInstrInfo.html#a7242b69b2f705111801d717e2ea243b5">TargetInstrInfo::</a></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a7242b69b2f705111801d717e2ea243b5"> 1012</a></span>&#160;<a class="code" href="classllvm_1_1TargetInstrInfo.html#a7242b69b2f705111801d717e2ea243b5">CreateTargetHazardRecognizer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI,</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <span class="comment">// Dummy hazard recognizer allows all instructions to issue.</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a>();</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;}</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment">// Default implementation of CreateTargetMIHazardRecognizer.</span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a5da941cb7cfe3ae9b3dae1f5caac8b78"> 1019</a></span>&#160;<a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *<a class="code" href="classllvm_1_1TargetInstrInfo.html#a5da941cb7cfe3ae9b3dae1f5caac8b78">TargetInstrInfo::CreateTargetMIHazardRecognizer</a>(</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II, <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1ScoreboardHazardRecognizer.html">ScoreboardHazardRecognizer</a>(II, DAG, <span class="stringliteral">&quot;machine-scheduler&quot;</span>);</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;}</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">// Default implementation of CreateTargetPostRAHazardRecognizer.</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *<a class="code" href="classllvm_1_1TargetInstrInfo.html#a000bd55721d30de4fee9eb3d812714ea">TargetInstrInfo::</a></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a000bd55721d30de4fee9eb3d812714ea"> 1026</a></span>&#160;<a class="code" href="classllvm_1_1TargetInstrInfo.html#a000bd55721d30de4fee9eb3d812714ea">CreateTargetPostRAHazardRecognizer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II,</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1ScoreboardHazardRecognizer.html">ScoreboardHazardRecognizer</a>(II, DAG, <span class="stringliteral">&quot;post-RA-sched&quot;</span>);</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;}</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="comment">//  SelectionDAG latency interface.</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a40b007b7655df2b53760e67a557cb876"> 1036</a></span>&#160;<a class="code" href="classllvm_1_1TargetInstrInfo.html#a40b007b7655df2b53760e67a557cb876">TargetInstrInfo::getOperandLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;                                   <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *DefNode, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;                                   <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *UseNode, <span class="keywordtype">unsigned</span> UseIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  <span class="keywordflow">if</span> (!ItinData || ItinData-&gt;<a class="code" href="classllvm_1_1InstrItineraryData.html#affe6bc9136f849e9b46fbccf620b3409">isEmpty</a>())</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;  <span class="keywordflow">if</span> (!DefNode-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">isMachineOpcode</a>())</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;  <span class="keywordtype">unsigned</span> DefClass = <span class="keyword">get</span>(DefNode-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>()).getSchedClass();</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  <span class="keywordflow">if</span> (!UseNode-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">isMachineOpcode</a>())</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;    <span class="keywordflow">return</span> ItinData-&gt;<a class="code" href="classllvm_1_1InstrItineraryData.html#a70cf5735a63513dea34475b5812d520a">getOperandCycle</a>(DefClass, DefIdx);</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <span class="keywordtype">unsigned</span> UseClass = <span class="keyword">get</span>(UseNode-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>()).getSchedClass();</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  <span class="keywordflow">return</span> ItinData-&gt;<a class="code" href="classllvm_1_1InstrItineraryData.html#a058f8f365147d4f3b647d845b5da7aa5">getOperandLatency</a>(DefClass, DefIdx, UseClass, UseIdx);</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;}</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;</div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aea30d147ff79f0a0b95f3d2706be1bc0"> 1052</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ac45af359a246cde99ce09578e3998985">TargetInstrInfo::getInstrLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;                                     <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <span class="keywordflow">if</span> (!ItinData || ItinData-&gt;<a class="code" href="classllvm_1_1InstrItineraryData.html#affe6bc9136f849e9b46fbccf620b3409">isEmpty</a>())</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <span class="keywordflow">if</span> (!N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">isMachineOpcode</a>())</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  <span class="keywordflow">return</span> ItinData-&gt;<a class="code" href="classllvm_1_1InstrItineraryData.html#a51623c0621a7c092ac9210065f861a33">getStageLatency</a>(<span class="keyword">get</span>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">getMachineOpcode</a>()).getSchedClass());</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;}</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment">//  MachineInstr latency interface.</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;</div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a16bf43322793449e23ced7810ac16ecb"> 1067</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a16bf43322793449e23ced7810ac16ecb">TargetInstrInfo::getNumMicroOps</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  <span class="keywordflow">if</span> (!ItinData || ItinData-&gt;<a class="code" href="classllvm_1_1InstrItineraryData.html#affe6bc9136f849e9b46fbccf620b3409">isEmpty</a>())</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;  <span class="keywordtype">unsigned</span> Class = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a03a564c2840cb8d27314596549fc04b8">getSchedClass</a>();</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  <span class="keywordtype">int</span> UOps = ItinData-&gt;<a class="code" href="classllvm_1_1InstrItineraryData.html#af1bc954cd72ba2c13fd0d00fd47343a9">Itineraries</a>[Class].<a class="code" href="structllvm_1_1InstrItinerary.html#ab5722223e783802fc7c3cfb7cdd98025">NumMicroOps</a>;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;  <span class="keywordflow">if</span> (UOps &gt;= 0)</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    <span class="keywordflow">return</span> UOps;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;  <span class="comment">// The # of u-ops is dynamically determined. The specific target should</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  <span class="comment">// override this function to return the right number.</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;  <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;}</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment">/// Return the default expected latency for a def based on it&#39;s opcode.</span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ae5424d7c9e608bd5b2087f1021908a08"> 1083</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ae5424d7c9e608bd5b2087f1021908a08">TargetInstrInfo::defaultDefLatency</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;SchedModel,</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;  <span class="keywordflow">if</span> (DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#acaeaa72d4f5f8423ebade5ac38060b42">isTransient</a>())</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;  <span class="keywordflow">if</span> (DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">mayLoad</a>())</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;    <span class="keywordflow">return</span> SchedModel.<a class="code" href="structllvm_1_1MCSchedModel.html#a077ff8557ccaf81471558635ca37f7a3">LoadLatency</a>;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  <a class="code" href="LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a> (<a class="code" href="classllvm_1_1TargetInstrInfo.html#aebbd8a676ca4d2926a87022815a5015d">isHighLatencyDef</a>(DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()))</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    <span class="keywordflow">return</span> SchedModel.<a class="code" href="structllvm_1_1MCSchedModel.html#a26358cf24f3d0a23e6dee0bf807061be">HighLatency</a>;</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;  <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;}</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;</div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ad89d6efd5d16c7e44f26ef26296e13aa"> 1094</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ad89d6efd5d16c7e44f26ef26296e13aa">TargetInstrInfo::getPredicationCost</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;)<span class="keyword"> const </span>{</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;}</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;</div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ac45af359a246cde99ce09578e3998985"> 1098</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ac45af359a246cde99ce09578e3998985">TargetInstrInfo::getInstrLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;                                          <span class="keywordtype">unsigned</span> *PredCost)<span class="keyword"> const </span>{</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  <span class="comment">// Default to one cycle for no itinerary. However, an &quot;empty&quot; itinerary may</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;  <span class="comment">// still have a MinLatency property, which getStageLatency checks.</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  <span class="keywordflow">if</span> (!ItinData)</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;    <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">mayLoad</a>() ? 2 : 1;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;  <span class="keywordflow">return</span> ItinData-&gt;<a class="code" href="classllvm_1_1InstrItineraryData.html#a51623c0621a7c092ac9210065f861a33">getStageLatency</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a03a564c2840cb8d27314596549fc04b8">getSchedClass</a>());</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;}</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;</div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a0aa73253579dd1c4acde85953454e838"> 1109</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a0aa73253579dd1c4acde85953454e838">TargetInstrInfo::hasLowDefLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;SchedModel,</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;                                       <span class="keywordtype">unsigned</span> DefIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData = SchedModel.<a class="code" href="classllvm_1_1TargetSchedModel.html#a68192590595acdc9f2f03c07b9a67d73">getInstrItineraries</a>();</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;  <span class="keywordflow">if</span> (!ItinData || ItinData-&gt;<a class="code" href="classllvm_1_1InstrItineraryData.html#affe6bc9136f849e9b46fbccf620b3409">isEmpty</a>())</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;  <span class="keywordtype">unsigned</span> DefClass = DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a03a564c2840cb8d27314596549fc04b8">getSchedClass</a>();</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;  <span class="keywordtype">int</span> DefCycle = ItinData-&gt;<a class="code" href="classllvm_1_1InstrItineraryData.html#a70cf5735a63513dea34475b5812d520a">getOperandCycle</a>(DefClass, DefIdx);</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;  <span class="keywordflow">return</span> (DefCycle != -1 &amp;&amp; DefCycle &lt;= 1);</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;}</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<a class="code" href="classllvm_1_1Optional.html">Optional&lt;ParamLoadedValue&gt;</a></div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a42172251bff088e3622661143d43eb86"> 1122</a></span>&#160;<a class="code" href="classllvm_1_1TargetInstrInfo.html#a42172251bff088e3622661143d43eb86">TargetInstrInfo::describeLoadedValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;                                     <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>();</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;  <a class="code" href="classllvm_1_1DIExpression.html">DIExpression</a> *Expr = <a class="code" href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">DIExpression::get</a>(MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>(), {});</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;  int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;  <span class="comment">// To simplify the sub-register handling, verify that we only need to</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;  <span class="comment">// consider physical registers.</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#acc5e979e3fa3c222553de9b741c3e12b">getProperties</a>().<a class="code" href="classllvm_1_1MachineFunctionProperties.html#aacef05f16d3e71703f08bb4677e1d7a2">hasProperty</a>(</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;      <a class="code" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a72f7d830dd5ddb30f06d8e9639558ac3">MachineFunctionProperties::Property::NoVRegs</a>));</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">auto</span> DestSrc = <a class="code" href="classllvm_1_1TargetInstrInfo.html#af6cda0d0f3245bcdadaffc56a0201a67">isCopyInstr</a>(MI)) {</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DestReg = DestSrc-&gt;Destination-&gt;getReg();</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    <span class="keywordflow">if</span> (Reg == DestReg)</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">ParamLoadedValue</a>(*DestSrc-&gt;Source, Expr);</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;    <span class="comment">// Cases where super- or sub-registers needs to be described should</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    <span class="comment">// be handled by the target&#39;s hook implementation.</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a973016c591557c107018a0e6478b30a9">isSuperOrSubRegisterEq</a>(Reg, DestReg) &amp;&amp;</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;           <span class="stringliteral">&quot;TargetInstrInfo::describeLoadedValue can&#39;t describe super- or &quot;</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;           <span class="stringliteral">&quot;sub-regs for copy instructions&quot;</span>);</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<span class="keyword">auto</span> RegImm = <a class="code" href="classllvm_1_1TargetInstrInfo.html#a1246bc1f5cafd57953e16773ff3959f0">isAddImmediate</a>(MI, Reg)) {</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = RegImm-&gt;Reg;</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    Offset = RegImm-&gt;Imm;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    Expr = <a class="code" href="classllvm_1_1DIExpression.html#ab804b15bb92ff685d7c1464b2816d608">DIExpression::prepend</a>(Expr, <a class="code" href="classllvm_1_1DIExpression.html#a6472489551b8960cc115a93d95eef9f6a4ce0a0358c0de36a6ea4413d7abcbca8">DIExpression::ApplyOffset</a>, Offset);</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">ParamLoadedValue</a>(<a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(SrcReg, <span class="keyword">false</span>), Expr);</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">hasOneMemOperand</a>()) {</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;    <span class="comment">// Only describe memory which provably does not escape the function. As</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;    <span class="comment">// described in llvm.org/PR43343, escaped memory may be clobbered by the</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;    <span class="comment">// callee (or by another thread).</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;    <span class="keyword">const</span> <span class="keyword">auto</span> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">getInstrInfo</a>();</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae268a410689383a83e98b5e83296e38a">memoperands</a>()[0];</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html">PseudoSourceValue</a> *PSV = MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a34e334cdd979d087dd61ec94a6119342">getPseudoValue</a>();</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;    <span class="comment">// If the address points to &quot;special&quot; memory (e.g. a spill slot), it&#39;s</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    <span class="comment">// sufficient to check that it isn&#39;t aliased by any high-level IR value.</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    <span class="keywordflow">if</span> (!PSV || PSV-&gt;<a class="code" href="classllvm_1_1PseudoSourceValue.html#a6d4765e998667e7535ec89edbf0ff321">mayAlias</a>(&amp;MFI))</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *BaseOp;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;<a class="code" href="classllvm_1_1HexagonInstrInfo.html#a215623edea1df83974a1e6dfa92a32b0">getMemOperandWithOffset</a>(MI, BaseOp, Offset, TRI))</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a9839b7e1d8811ea9d41f901ab6a0f23b">getNumExplicitDefs</a>() == 1 &amp;&amp;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;           <span class="stringliteral">&quot;Can currently only handle mem instructions with a single define&quot;</span>);</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;    <span class="comment">// TODO: In what way do we need to take Reg into consideration here?</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;uint64_t, 8&gt;</a> Ops;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;    <a class="code" href="classllvm_1_1DIExpression.html#a272fe723d8c234f2137d34621a5cef78">DIExpression::appendOffset</a>(Ops, Offset);</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    Ops.push_back(dwarf::DW_OP_deref_size);</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;    Ops.push_back(MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a7a1ac8a07c8ce92e71dc9769d2932ae0">getSize</a>());</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;    Expr = <a class="code" href="classllvm_1_1DIExpression.html#af3a48df3735933cf1621760019e5fd8c">DIExpression::prependOpcodes</a>(Expr, Ops);</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">ParamLoadedValue</a>(*BaseOp, Expr);</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  }</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;}</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="comment">/// Both DefMI and UseMI must be valid.  By default, call directly to the</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="comment">/// itinerary. This may be overriden by the target.</span></div><div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af1919a5acbe2756745ad608dcc91c1f5"> 1187</a></span>&#160;<span class="comment"></span><span class="keywordtype">int</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a40b007b7655df2b53760e67a557cb876">TargetInstrInfo::getOperandLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;                                       <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>,</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;                                       <span class="keywordtype">unsigned</span> UseIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;  <span class="keywordtype">unsigned</span> DefClass = DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a03a564c2840cb8d27314596549fc04b8">getSchedClass</a>();</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;  <span class="keywordtype">unsigned</span> UseClass = UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a03a564c2840cb8d27314596549fc04b8">getSchedClass</a>();</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  <span class="keywordflow">return</span> ItinData-&gt;<a class="code" href="classllvm_1_1InstrItineraryData.html#a058f8f365147d4f3b647d845b5da7aa5">getOperandLatency</a>(DefClass, DefIdx, UseClass, UseIdx);</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;}</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment">/// If we can determine the operand latency from the def only, without itinerary</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment">/// lookup, do so. Otherwise return -1.</span></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a5a929e4b6682d8bccb2a3ecc3aeb3fe6"> 1199</a></span>&#160;<span class="comment"></span><span class="keywordtype">int</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a5a929e4b6682d8bccb2a3ecc3aeb3fe6">TargetInstrInfo::computeDefOperandLatency</a>(</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  <span class="comment">// Let the target hook getInstrLatency handle missing itineraries.</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  <span class="keywordflow">if</span> (!ItinData)</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ac45af359a246cde99ce09578e3998985">getInstrLatency</a>(ItinData, DefMI);</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  <span class="keywordflow">if</span>(ItinData-&gt;<a class="code" href="classllvm_1_1InstrItineraryData.html#affe6bc9136f849e9b46fbccf620b3409">isEmpty</a>())</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ae5424d7c9e608bd5b2087f1021908a08">defaultDefLatency</a>(ItinData-&gt;<a class="code" href="classllvm_1_1InstrItineraryData.html#a869c0916b27a3b9990abe48e2ff9b3c6">SchedModel</a>, DefMI);</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  <span class="comment">// ...operand lookup required</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;}</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;</div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ae26cac7943070f09b4d7fa667d1adf95"> 1213</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ae26cac7943070f09b4d7fa667d1adf95">TargetInstrInfo::getRegSequenceInputs</a>(</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;RegSubRegPairAndIdx&gt;</a> &amp;InputRegs)<span class="keyword"> const </span>{</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((MI.<a class="code" href="classllvm_1_1MachineInstr.html#a8d97d09150ddcbcf5039f938111358ee">isRegSequence</a>() ||</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;          MI.<a class="code" href="classllvm_1_1MachineInstr.html#af5346eae1e87fbd0af3b5080fb9c4f78">isRegSequenceLike</a>()) &amp;&amp; <span class="stringliteral">&quot;Instruction do not have the proper type&quot;</span>);</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;  <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a8d97d09150ddcbcf5039f938111358ee">isRegSequence</a>())</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a52e026925b73de52f7a563693ebff007">getRegSequenceLikeInputs</a>(MI, DefIdx, InputRegs);</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;  <span class="comment">// We are looking at:</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;  <span class="comment">// Def = REG_SEQUENCE v0, sub0, v1, sub1, ...</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DefIdx == 0 &amp;&amp; <span class="stringliteral">&quot;REG_SEQUENCE only has one def&quot;</span>);</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> OpIdx = 1, EndOpIdx = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); OpIdx != EndOpIdx;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;       OpIdx += 2) {</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MOReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx);</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;    <span class="keywordflow">if</span> (MOReg.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>())</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MOSubIdx = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx + 1);</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MOSubIdx.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;           <span class="stringliteral">&quot;One of the subindex of the reg_sequence is not an immediate&quot;</span>);</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;    <span class="comment">// Record Reg:SubReg, SubIdx.</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;    InputRegs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="PeepholeOptimizer_8cpp.html#ad153312ce0e21a9c411b560bd535b1b7">RegSubRegPairAndIdx</a>(MOReg.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), MOReg.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>(),</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;                                            (<a class="code" href="classunsigned.html">unsigned</a>)MOSubIdx.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()));</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  }</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;}</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;</div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af1743a67877bf4ba56d53b235d3573e0"> 1240</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#af1743a67877bf4ba56d53b235d3573e0">TargetInstrInfo::getExtractSubregInputs</a>(</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;    <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;InputReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((MI.<a class="code" href="classllvm_1_1MachineInstr.html#ab41b2896b8454188401b6e11a972a2d0">isExtractSubreg</a>() ||</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a8dc9150d35e4fe96ae38928498f2b5dc">isExtractSubregLike</a>()) &amp;&amp; <span class="stringliteral">&quot;Instruction do not have the proper type&quot;</span>);</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;  <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#ab41b2896b8454188401b6e11a972a2d0">isExtractSubreg</a>())</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#af1c44734f854fb7f620d16097f2af637">getExtractSubregLikeInputs</a>(MI, DefIdx, InputReg);</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  <span class="comment">// We are looking at:</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;  <span class="comment">// Def = EXTRACT_SUBREG v0.sub1, sub0.</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DefIdx == 0 &amp;&amp; <span class="stringliteral">&quot;EXTRACT_SUBREG only has one def&quot;</span>);</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MOReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;  <span class="keywordflow">if</span> (MOReg.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>())</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MOSubIdx = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MOSubIdx.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp;</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;         <span class="stringliteral">&quot;The subindex of the extract_subreg is not an immediate&quot;</span>);</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;  InputReg.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">Reg</a> = MOReg.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;  InputReg.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a> = MOReg.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  InputReg.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#a7f62bad8eb5dce2e4a7d7518fc5c21ac">SubIdx</a> = (<a class="code" href="classunsigned.html">unsigned</a>)MOSubIdx.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;}</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;</div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#abea536f043de7994bc9b67c634a7c879"> 1265</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#abea536f043de7994bc9b67c634a7c879">TargetInstrInfo::getInsertSubregInputs</a>(</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a> &amp;BaseReg, <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;InsertedReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((MI.<a class="code" href="classllvm_1_1MachineInstr.html#a9de0e8de0615ba9a3e4fa551e25ddcee">isInsertSubreg</a>() ||</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ad24ef6c881a03e82d4644dbaadafff79">isInsertSubregLike</a>()) &amp;&amp; <span class="stringliteral">&quot;Instruction do not have the proper type&quot;</span>);</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;  <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a9de0e8de0615ba9a3e4fa551e25ddcee">isInsertSubreg</a>())</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a2b51d2dd19b3859797509c03d5f451f1">getInsertSubregLikeInputs</a>(MI, DefIdx, BaseReg, InsertedReg);</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;  <span class="comment">// We are looking at:</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;  <span class="comment">// Def = INSERT_SEQUENCE v0, v1, sub0.</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DefIdx == 0 &amp;&amp; <span class="stringliteral">&quot;INSERT_SUBREG only has one def&quot;</span>);</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MOBaseReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MOInsertedReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  <span class="keywordflow">if</span> (MOInsertedReg.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>())</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MOSubIdx = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3);</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MOSubIdx.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;         <span class="stringliteral">&quot;One of the subindex of the reg_sequence is not an immediate&quot;</span>);</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;  BaseReg.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">Reg</a> = MOBaseReg.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;  BaseReg.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a> = MOBaseReg.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;  InsertedReg.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">Reg</a> = MOInsertedReg.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;  InsertedReg.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a> = MOInsertedReg.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;  InsertedReg.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#a7f62bad8eb5dce2e4a7d7518fc5c21ac">SubIdx</a> = (<a class="code" href="classunsigned.html">unsigned</a>)MOSubIdx.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;}</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;</div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html#a323f9c5e373d7d31752443ccfc5b3ad0"> 1293</a></span>&#160;<a class="code" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html#a323f9c5e373d7d31752443ccfc5b3ad0">TargetInstrInfo::PipelinerLoopInfo::~PipelinerLoopInfo</a>() {}</div><div class="ttc" id="classllvm_1_1ScheduleDAG_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00555">ScheduleDAG.h:555</a></div></div>
<div class="ttc" id="classllvm_1_1DIExpression_html_a272fe723d8c234f2137d34621a5cef78"><div class="ttname"><a href="classllvm_1_1DIExpression.html#a272fe723d8c234f2137d34621a5cef78">llvm::DIExpression::appendOffset</a></div><div class="ttdeci">static void appendOffset(SmallVectorImpl&lt; uint64_t &gt; &amp;Ops, int64_t Offset)</div><div class="ttdoc">Append Ops with operations to apply the Offset. </div><div class="ttdef"><b>Definition:</b> <a href="DebugInfoMetadata_8cpp_source.html#l00985">DebugInfoMetadata.cpp:985</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a1ac8d27532cfd1d1f032ecbff2ba3611"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">llvm::MachineInstrBuilder::add</a></div><div class="ttdeci">const MachineInstrBuilder &amp; add(const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00215">MachineInstrBuilder.h:215</a></div></div>
<div class="ttc" id="MachineMemOperand_8h_html"><div class="ttname"><a href="MachineMemOperand_8h.html">MachineMemOperand.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_af6cda0d0f3245bcdadaffc56a0201a67"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af6cda0d0f3245bcdadaffc56a0201a67">llvm::TargetInstrInfo::isCopyInstr</a></div><div class="ttdeci">Optional&lt; DestSourcePair &gt; isCopyInstr(const MachineInstr &amp;MI) const</div><div class="ttdoc">If the specific machine instruction is a instruction that moves/copies value from one register to ano...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00955">TargetInstrInfo.h:955</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_abd520c7b7939c6d4c37dff9e30e23fc6"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abd520c7b7939c6d4c37dff9e30e23fc6">llvm::TargetRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg) const</div><div class="ttdoc">Return true if the specified register is included in this register class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00089">TargetRegisterInfo.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ab05719438bdf4b46871e5ecd9730caeb"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">llvm::MachineInstr::getMF</a></div><div class="ttdeci">const MachineFunction * getMF() const</div><div class="ttdoc">Return the function that contains the basic block that this instruction belongs to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00655">MachineInstr.cpp:655</a></div></div>
<div class="ttc" id="namespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler. </div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00140">Error.cpp:140</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="TargetSchedule_8h_html"><div class="ttname"><a href="TargetSchedule_8h.html">TargetSchedule.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_aa06263df7b83bda632ddd30a94436f36"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#aa06263df7b83bda632ddd30a94436f36">llvm::MCOperandInfo::isLookupPtrRegClass</a></div><div class="ttdeci">bool isLookupPtrRegClass() const</div><div class="ttdoc">Set if this operand is a pointer value and it requires a callback to look up its register class...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00095">MCInstrDesc.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00158">MachineRegisterInfo.cpp:158</a></div></div>
<div class="ttc" id="TargetInstrInfo_8cpp_html_a51bebddadc6946a0559610dd4d751bf3"><div class="ttname"><a href="TargetInstrInfo_8cpp.html#a51bebddadc6946a0559610dd4d751bf3">foldPatchpoint</a></div><div class="ttdeci">static MachineInstr * foldPatchpoint(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, int FrameIndex, const TargetInstrInfo &amp;TII)</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00469">TargetInstrInfo.cpp:469</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a87849514193302b75f50a8092f94b98a"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - If register information is available, return it. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00123">TargetSubtargetInfo.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1PseudoSourceValue_html_a6d4765e998667e7535ec89edbf0ff321"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html#a6d4765e998667e7535ec89edbf0ff321">llvm::PseudoSourceValue::mayAlias</a></div><div class="ttdeci">virtual bool mayAlias(const MachineFrameInfo *) const</div><div class="ttdoc">Return true if the memory pointed to by this PseudoSourceValue can ever alias an LLVM IR Value...</div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8cpp_source.html#l00056">PseudoSourceValue.cpp:56</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ac0d91323eefa7f379cde23508423bcb7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ac0d91323eefa7f379cde23508423bcb7">llvm::TargetInstrInfo::isThroughputPattern</a></div><div class="ttdeci">virtual bool isThroughputPattern(MachineCombinerPattern Pattern) const</div><div class="ttdoc">Return true when a code sequence can improve throughput. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00766">TargetInstrInfo.cpp:766</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_acc5e979e3fa3c222553de9b741c3e12b"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#acc5e979e3fa3c222553de9b741c3e12b">llvm::MachineFunction::getProperties</a></div><div class="ttdeci">const MachineFunctionProperties &amp; getProperties() const</div><div class="ttdoc">Get the function properties. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00560">MachineFunction.h:560</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a8dc9150d35e4fe96ae38928498f2b5dc"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a8dc9150d35e4fe96ae38928498f2b5dc">llvm::MachineInstr::isExtractSubregLike</a></div><div class="ttdeci">bool isExtractSubregLike(QueryType Type=IgnoreBundle) const</div><div class="ttdoc">Return true if this instruction behaves the same way as the generic EXTRACT_SUBREG instructions...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00831">MachineInstr.h:831</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae8ff2acea4fe63e48e8fc6cf0620ff78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">const DebugLoc &amp; getDebugLoc() const</div><div class="ttdoc">Returns the debug location id of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00400">MachineInstr.h:400</a></div></div>
<div class="ttc" id="DataLayout_8h_html"><div class="ttname"><a href="DataLayout_8h.html">DataLayout.h</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_af4aef3aa547629015801993f9d393109"><div class="ttname"><a href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">llvm::Register::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00063">Register.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap&lt; unsigned, unsigned &gt;</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab979122f21b7fa46d3d2d9b21983068b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab979122f21b7fa46d3d2d9b21983068b">llvm::MachineOperand::setIsUndef</a></div><div class="ttdeci">void setIsUndef(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00509">MachineOperand.h:509</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a8d5210bd68a86582390a6fbf1f57e319"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a8d5210bd68a86582390a6fbf1f57e319">llvm::TargetInstrInfo::duplicate</a></div><div class="ttdeci">virtual MachineInstr &amp; duplicate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsertBefore, const MachineInstr &amp;Orig) const</div><div class="ttdoc">Clones instruction or the whole instruction bundle Orig and insert into MBB before InsertBefore...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00425">TargetInstrInfo.cpp:425</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aa41720cc33b0511709c92abcb164a59d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa41720cc33b0511709c92abcb164a59d">llvm::TargetInstrInfo::commuteInstruction</a></div><div class="ttdeci">MachineInstr * commuteInstruction(MachineInstr &amp;MI, bool NewMI=false, unsigned OpIdx1=CommuteAnyOperandIndex, unsigned OpIdx2=CommuteAnyOperandIndex) const</div><div class="ttdoc">This method commutes the operands of the given machine instruction MI. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00240">TargetInstrInfo.cpp:240</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a028a8c5113d40d8c3f4427053bf36738"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">llvm::MachineOperand::getSubReg</a></div><div class="ttdeci">unsigned getSubReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00363">MachineOperand.h:363</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a6034cfb230c4698caa60bdc3a9bf209b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6034cfb230c4698caa60bdc3a9bf209b">llvm::TargetInstrInfo::hasReassociableOperands</a></div><div class="ttdeci">virtual bool hasReassociableOperands(const MachineInstr &amp;Inst, const MachineBasicBlock *MBB) const</div><div class="ttdoc">Return true when  Inst has reassociable operands in the same  MBB. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00668">TargetInstrInfo.cpp:668</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a4b743093219cfca13b1ec2cb58903fba"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a4b743093219cfca13b1ec2cb58903fba">llvm::MachineInstr::isInlineAsm</a></div><div class="ttdeci">bool isInlineAsm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01085">MachineInstr.h:1085</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a129ede6f18326075504d4bd0439fd517"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a129ede6f18326075504d4bd0439fd517">llvm::TargetSubtargetInfo::getTargetLowering</a></div><div class="ttdeci">virtual const TargetLowering * getTargetLowering() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00099">TargetSubtargetInfo.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a2b224b59ee2bd22bdfb5fbbd74c4f773"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a2b224b59ee2bd22bdfb5fbbd74c4f773">llvm::MachineInstr::isPredicable</a></div><div class="ttdeci">bool isPredicable(QueryType Type=AllInBundle) const</div><div class="ttdoc">Return true if this instruction has a predicate operand that controls execution. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00736">MachineInstr.h:736</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a762db1f75e789783b689f22cda71bad4"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a762db1f75e789783b689f22cda71bad4">llvm::TargetInstrInfo::insertBranch</a></div><div class="ttdeci">virtual unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const</div><div class="ttdoc">Insert branch code into the end of the specified MachineBasicBlock. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00669">TargetInstrInfo.h:669</a></div></div>
<div class="ttc" id="Target_2TargetMachine_8h_html"><div class="ttname"><a href="Target_2TargetMachine_8h.html">TargetMachine.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionProperties_html_ad85237c6c667e4713efe8921e9c32ac1a72f7d830dd5ddb30f06d8e9639558ac3"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a72f7d830dd5ddb30f06d8e9639558ac3">llvm::MachineFunctionProperties::Property::NoVRegs</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac823eae276c8bfe6d8c819a3927b7333"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac823eae276c8bfe6d8c819a3927b7333">llvm::MachineInstr::readsVirtualRegister</a></div><div class="ttdeci">bool readsVirtualRegister(Register Reg) const</div><div class="ttdoc">Return true if the MachineInstr reads the specified virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01196">MachineInstr.h:1196</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a8d97d09150ddcbcf5039f938111358ee"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a8d97d09150ddcbcf5039f938111358ee">llvm::MachineInstr::isRegSequence</a></div><div class="ttdeci">bool isRegSequence() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01107">MachineInstr.h:1107</a></div></div>
<div class="ttc" id="MCInstrItineraries_8h_html"><div class="ttname"><a href="MCInstrItineraries_8h.html">MCInstrItineraries.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a7a1ac8a07c8ce92e71dc9769d2932ae0"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a7a1ac8a07c8ce92e71dc9769d2932ae0">llvm::MachineMemOperand::getSize</a></div><div class="ttdeci">uint64_t getSize() const</div><div class="ttdoc">Return the size in bytes of the memory reference. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00221">MachineMemOperand.h:221</a></div></div>
<div class="ttc" id="TargetInstrInfo_8cpp_html_a5f1d998c5f9a6694ca3b1e871f2daa1d"><div class="ttname"><a href="TargetInstrInfo_8cpp.html#a5f1d998c5f9a6694ca3b1e871f2daa1d">DisableHazardRecognizer</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; DisableHazardRecognizer(&quot;disable-sched-hazard&quot;, cl::Hidden, cl::init(false), cl::desc(&quot;Disable hazard detection during preRA scheduling&quot;))</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a75eb135014670ce946e78739cdc9b51b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00373">MachineOperand.h:373</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_acaeaa72d4f5f8423ebade5ac38060b42"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#acaeaa72d4f5f8423ebade5ac38060b42">llvm::MachineInstr::isTransient</a></div><div class="ttdeci">bool isTransient() const</div><div class="ttdoc">Return true if this is a transient instruction that is either very likely to be eliminated during reg...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01161">MachineInstr.h:1161</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_af1c44734f854fb7f620d16097f2af637"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af1c44734f854fb7f620d16097f2af637">llvm::TargetInstrInfo::getExtractSubregLikeInputs</a></div><div class="ttdeci">virtual bool getExtractSubregLikeInputs(const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPairAndIdx &amp;InputReg) const</div><div class="ttdoc">Target-dependent implementation of getExtractSubregInputs. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01158">TargetInstrInfo.h:1158</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a1255befbcd6e034394681b1bcd3529ff"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">llvm::MachineOperand::isUndef</a></div><div class="ttdeci">bool isUndef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00393">MachineOperand.h:393</a></div></div>
<div class="ttc" id="MCAsmInfo_8h_html"><div class="ttname"><a href="MCAsmInfo_8h.html">MCAsmInfo.h</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ab5a18bb895aa0c46d5de27c4ad046aee"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ab5a18bb895aa0c46d5de27c4ad046aee">llvm::TargetInstrInfo::getCallFrameDestroyOpcode</a></div><div class="ttdeci">unsigned getCallFrameDestroyOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00185">TargetInstrInfo.h:185</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a4e2ae70bf78866dd55545718e470c323"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a4e2ae70bf78866dd55545718e470c323">llvm::TargetInstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">virtual MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const</div><div class="ttdoc">Target-dependent implementation for foldMemoryOperand. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01116">TargetInstrInfo.h:1116</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ae5424d7c9e608bd5b2087f1021908a08"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ae5424d7c9e608bd5b2087f1021908a08">llvm::TargetInstrInfo::defaultDefLatency</a></div><div class="ttdeci">unsigned defaultDefLatency(const MCSchedModel &amp;SchedModel, const MachineInstr &amp;DefMI) const</div><div class="ttdoc">Return the default expected latency for a def based on its opcode. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01083">TargetInstrInfo.cpp:1083</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></div><div class="ttdoc">ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00262">MachineScheduler.h:262</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00321">MachineOperand.h:321</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a667320dc205c1106d0b0c800ccecb4ba"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a667320dc205c1106d0b0c800ccecb4ba">llvm::MachineFunction::CreateMachineInstr</a></div><div class="ttdeci">MachineInstr * CreateMachineInstr(const MCInstrDesc &amp;MCID, const DebugLoc &amp;DL, bool NoImp=false)</div><div class="ttdoc">CreateMachineInstr - Allocate a new MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00341">MachineFunction.cpp:341</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a48bcf9eb66f880de8e7f4d0fcc8af320"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a48bcf9eb66f880de8e7f4d0fcc8af320">llvm::MachineOperand::setIsRenamable</a></div><div class="ttdeci">void setIsRenamable(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00134">MachineOperand.cpp:134</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ad0e6256f93a13938e8e59828d5677e32"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">llvm::TargetRegisterInfo::getSpillSize</a></div><div class="ttdeci">unsigned getSpillSize(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Return the size in bytes of the stack slot allocated to hold a spilled copy of a register from class ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00277">TargetRegisterInfo.h:277</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad3008c73231cdb4922d197fe56525364"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad3008c73231cdb4922d197fe56525364">llvm::MachineOperand::isInternalRead</a></div><div class="ttdeci">bool isInternalRead() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00429">MachineOperand.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aebbd8a676ca4d2926a87022815a5015d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aebbd8a676ca4d2926a87022815a5015d">llvm::TargetInstrInfo::isHighLatencyDef</a></div><div class="ttdeci">virtual bool isHighLatencyDef(int opc) const</div><div class="ttdoc">Return true if this opcode has high latency to its result. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01489">TargetInstrInfo.h:1489</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00148">CommandLine.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a5da941cb7cfe3ae9b3dae1f5caac8b78"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a5da941cb7cfe3ae9b3dae1f5caac8b78">llvm::TargetInstrInfo::CreateTargetMIHazardRecognizer</a></div><div class="ttdeci">virtual ScheduleHazardRecognizer * CreateTargetMIHazardRecognizer(const InstrItineraryData *, const ScheduleDAGMI *DAG) const</div><div class="ttdoc">Allocate and return a hazard recognizer to use for this target when scheduling the machine instructio...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01019">TargetInstrInfo.cpp:1019</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a55ad07e4cbe29bea4cb69b78472b690e"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">llvm::TargetRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned i) const</div><div class="ttdoc">Returns the register class associated with the enumeration value. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00671">TargetRegisterInfo.h:671</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa363afffca4fc13a709673936b47fe33"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(Register Reg) const</div><div class="ttdoc">Return the register class of the specified virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00631">MachineRegisterInfo.h:631</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a4993b49c4db728d9669c0f6a08daae2e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a4993b49c4db728d9669c0f6a08daae2e">llvm::TargetInstrInfo::isUnpredicatedTerminator</a></div><div class="ttdeci">virtual bool isUnpredicatedTerminator(const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns true if the instruction is a terminator instruction that has not been predicated. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00310">TargetInstrInfo.cpp:310</a></div></div>
<div class="ttc" id="classllvm_1_1DIExpression_html_ab804b15bb92ff685d7c1464b2816d608"><div class="ttname"><a href="classllvm_1_1DIExpression.html#ab804b15bb92ff685d7c1464b2816d608">llvm::DIExpression::prepend</a></div><div class="ttdeci">static DIExpression * prepend(const DIExpression *Expr, uint8_t Flags, int64_t Offset=0)</div><div class="ttdoc">Prepend DIExpr with a deref and offset operation and optionally turn it into a stack value or/and an ...</div><div class="ttdef"><b>Definition:</b> <a href="DebugInfoMetadata_8cpp_source.html#l01042">DebugInfoMetadata.cpp:1042</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">llvm::MCOI::TIED_TO</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00033">MCInstrDesc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a99f811d53704275b4158c62a2dd138d9"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a99f811d53704275b4158c62a2dd138d9">llvm::DenseMapBase::insert</a></div><div class="ttdeci">std::pair&lt; iterator, bool &gt; insert(const std::pair&lt; KeyT, ValueT &gt; &amp;KV)</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00195">DenseMap.h:195</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="namespacellvm_html_a0f121bc5e3b5fb189a14cd793f9f5236"><div class="ttname"><a href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">llvm::ParamLoadedValue</a></div><div class="ttdeci">std::pair&lt; MachineOperand, DIExpression * &gt; ParamLoadedValue</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00067">TargetInstrInfo.h:67</a></div></div>
<div class="ttc" id="DebugInfoMetadata_8h_html"><div class="ttname"><a href="DebugInfoMetadata_8h.html">DebugInfoMetadata.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a391ca7ebab79d32f158bc8ab69ee0755"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a391ca7ebab79d32f158bc8ab69ee0755">llvm::TargetInstrInfo::reMaterialize</a></div><div class="ttdeci">virtual void reMaterialize(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, unsigned SubIdx, const MachineInstr &amp;Orig, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdoc">Re-issue the specified &amp;#39;original&amp;#39; instruction at the specific location targeting a new destination re...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00409">TargetInstrInfo.cpp:409</a></div></div>
<div class="ttc" id="ScoreboardHazardRecognizer_8h_html"><div class="ttname"><a href="ScoreboardHazardRecognizer_8h.html">ScoreboardHazardRecognizer.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo_html_a323f9c5e373d7d31752443ccfc5b3ad0"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html#a323f9c5e373d7d31752443ccfc5b3ad0">llvm::TargetInstrInfo::PipelinerLoopInfo::~PipelinerLoopInfo</a></div><div class="ttdeci">virtual ~PipelinerLoopInfo()</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01293">TargetInstrInfo.cpp:1293</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ad26bff839257f220557ce812b2159c72"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ad26bff839257f220557ce812b2159c72">llvm::MachineBasicBlock::erase</a></div><div class="ttdeci">instr_iterator erase(instr_iterator I)</div><div class="ttdoc">Remove an instruction from the instruction list and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01155">MachineBasicBlock.cpp:1155</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a0ca904e64ee29c8812ed34e632d3c947"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00235">MCInstrDesc.h:235</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00031">TargetSchedule.h:31</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a9f59e1f6dd6677348ba082a10fc09061"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a9f59e1f6dd6677348ba082a10fc09061">llvm::MachineInstr::substituteRegister</a></div><div class="ttdeci">void substituteRegister(Register FromReg, Register ToReg, unsigned SubIdx, const TargetRegisterInfo &amp;RegInfo)</div><div class="ttdoc">Replace all occurrences of FromReg with ToReg:SubIdx, properly composing subreg indices where necessa...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01139">MachineInstr.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1StatepointOpers_html_afdfbc7a83c5d0400c01becf8ff27eba3"><div class="ttname"><a href="classllvm_1_1StatepointOpers.html#afdfbc7a83c5d0400c01becf8ff27eba3">llvm::StatepointOpers::getVarIdx</a></div><div class="ttdeci">unsigned getVarIdx() const</div><div class="ttdoc">Get starting index of non call related arguments (calling convention, statepoint flags, vm state and gc state). </div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00172">StackMaps.h:172</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_af551bfe7ee8756cbe50de3bb97478723"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#af551bfe7ee8756cbe50de3bb97478723">llvm::MachineInstr::getRegClassConstraint</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassConstraint(unsigned OpIdx, const TargetInstrInfo *TII, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Compute the static register class constraint for operand OpIdx. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00831">MachineInstr.cpp:831</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_af81ceec76ff4ca95f29b037c28a54ba7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">llvm::TargetInstrInfo::getRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getRegClass(const MCInstrDesc &amp;MCID, unsigned OpNum, const TargetRegisterInfo *TRI, const MachineFunction &amp;MF) const</div><div class="ttdoc">Given a machine instruction descriptor, returns the register class constraint for OpNum...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00046">TargetInstrInfo.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html_af1bc954cd72ba2c13fd0d00fd47343a9"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html#af1bc954cd72ba2c13fd0d00fd47343a9">llvm::InstrItineraryData::Itineraries</a></div><div class="ttdeci">const InstrItinerary * Itineraries</div><div class="ttdoc">Array of itineraries selected. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00113">MCInstrItineraries.h:113</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac37480a33548be2c0d9287c764307071"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac37480a33548be2c0d9287c764307071">llvm::MachineFunction::CloneMachineInstrBundle</a></div><div class="ttdeci">MachineInstr &amp; CloneMachineInstrBundle(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsertBefore, const MachineInstr &amp;Orig)</div><div class="ttdoc">Clones instruction or the whole instruction bundle Orig and insert into MBB before InsertBefore...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00356">MachineFunction.cpp:356</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_adf98860d7f42290f873c82a981eb0ea6"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#adf98860d7f42290f873c82a981eb0ea6">llvm::MachineFrameInfo::getObjectOffset</a></div><div class="ttdeci">int64_t getObjectOffset(int ObjectIdx) const</div><div class="ttdoc">Return the assigned stack offset of the specified object from the incoming stack pointer. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00491">MachineFrameInfo.h:491</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0e85c20fe804527f12c86db38ec947ea"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0e85c20fe804527f12c86db38ec947ea">llvm::MachineInstr::isTerminator</a></div><div class="ttdeci">bool isTerminator(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Returns true if this instruction part of the terminator for a basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00698">MachineInstr.h:698</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a0aa73253579dd1c4acde85953454e838"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0aa73253579dd1c4acde85953454e838">llvm::TargetInstrInfo::hasLowDefLatency</a></div><div class="ttdeci">virtual bool hasLowDefLatency(const TargetSchedModel &amp;SchedModel, const MachineInstr &amp;DefMI, unsigned DefIdx) const</div><div class="ttdoc">Compute operand latency of a def of &amp;#39;Reg&amp;#39;. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01109">TargetInstrInfo.cpp:1109</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a68192590595acdc9f2f03c07b9a67d73"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a68192590595acdc9f2f03c07b9a67d73">llvm::TargetSchedModel::getInstrItineraries</a></div><div class="ttdeci">const InstrItineraryData * getInstrItineraries() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00083">TargetSchedule.h:83</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05a2b7fb582ff6d25fe2b8d9c60e80b43c6"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2b7fb582ff6d25fe2b8d9c60e80b43c6">llvm::MachineCombinerPattern::REASSOC_AX_YB</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aab286010c5d6d400df9eee0ef4d196f0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, MachineMemOperand::Flags f, uint64_t s, unsigned base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr, SyncScope::ID SSID=SyncScope::System, AtomicOrdering Ordering=AtomicOrdering::NotAtomic, AtomicOrdering FailureOrdering=AtomicOrdering::NotAtomic)</div><div class="ttdoc">getMachineMemOperand - Allocate a new MachineMemOperand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00415">MachineFunction.cpp:415</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdoc">This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02953">TargetLowering.h:2953</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a5eab840dac82571e53cc5f1c05643e2a"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a5eab840dac82571e53cc5f1c05643e2a">llvm::MachineFrameInfo::isImmutableObjectIndex</a></div><div class="ttdeci">bool isImmutableObjectIndex(int ObjectIdx) const</div><div class="ttdoc">Returns true if the specified index corresponds to an immutable object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00670">MachineFrameInfo.h:670</a></div></div>
<div class="ttc" id="PseudoSourceValue_8h_html"><div class="ttname"><a href="PseudoSourceValue_8h.html">PseudoSourceValue.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a60c8658c657286e8cd084bf2e9c48eda"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const</div><div class="ttdoc">Returns the target instruction descriptor of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00423">MachineInstr.h:423</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3e2f795dfcb9269e1263453796f4b994"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3e2f795dfcb9269e1263453796f4b994">llvm::MachineInstr::isBundle</a></div><div class="ttdeci">bool isBundle() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01111">MachineInstr.h:1111</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a00966a294fe7a54bf2f6a296e82fc8e1"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a00966a294fe7a54bf2f6a296e82fc8e1">llvm::MachineInstr::mayRaiseFPException</a></div><div class="ttdeci">bool mayRaiseFPException() const</div><div class="ttdoc">Return true if this instruction could possibly raise a floating-point exception. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00889">MachineInstr.h:889</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a42172251bff088e3622661143d43eb86"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a42172251bff088e3622661143d43eb86">llvm::TargetInstrInfo::describeLoadedValue</a></div><div class="ttdeci">virtual Optional&lt; ParamLoadedValue &gt; describeLoadedValue(const MachineInstr &amp;MI, Register Reg) const</div><div class="ttdoc">Produce the expression describing the MI loading a value into the physical register Reg...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01122">TargetInstrInfo.cpp:1122</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ac45af359a246cde99ce09578e3998985"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ac45af359a246cde99ce09578e3998985">llvm::TargetInstrInfo::getInstrLatency</a></div><div class="ttdeci">virtual unsigned getInstrLatency(const InstrItineraryData *ItinData, const MachineInstr &amp;MI, unsigned *PredCost=nullptr) const</div><div class="ttdoc">Compute the instruction latency of a given instruction. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01098">TargetInstrInfo.cpp:1098</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html_ac54cd9ae6b849b3a2fd1fe982f9d09e2"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#ac54cd9ae6b849b3a2fd1fe982f9d09e2">llvm::TargetFrameLowering::alignSPAdjust</a></div><div class="ttdeci">int alignSPAdjust(int SPAdj) const</div><div class="ttdoc">alignSPAdjust - This method aligns the stack adjustment to the correct alignment. ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00085">TargetFrameLowering.h:85</a></div></div>
<div class="ttc" id="TargetInstrInfo_8cpp_html_a068e377306e2029f1a5e24504c1f9cb7"><div class="ttname"><a href="TargetInstrInfo_8cpp.html#a068e377306e2029f1a5e24504c1f9cb7">isAsmComment</a></div><div class="ttdeci">static bool isAsmComment(const char *Str, const MCAsmInfo &amp;MAI)</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00071">TargetInstrInfo.cpp:71</a></div></div>
<div class="ttc" id="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html_a04987b47613d5c40dc8cff1012cea08b"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">llvm::TargetInstrInfo::RegSubRegPair::Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00451">TargetInstrInfo.h:451</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a071d83acde1b217eded2733cce23d59f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a071d83acde1b217eded2733cce23d59f">llvm::TargetInstrInfo::getMachineCombinerPatterns</a></div><div class="ttdeci">virtual bool getMachineCombinerPatterns(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern &gt; &amp;Patterns) const</div><div class="ttdoc">Return true when there is potentially a faster code sequence for an instruction chain ending in Root...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00742">TargetInstrInfo.cpp:742</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_ad3ec22d51ff579206e10783e872a0327"><div class="ttname"><a href="classllvm_1_1StringRef.html#ad3ec22d51ff579206e10783e872a0327">llvm::StringRef::size</a></div><div class="ttdeci">LLVM_NODISCARD size_t size() const</div><div class="ttdoc">size - Get the string size. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00151">StringRef.h:151</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html_a377365b0288a4d06a07e09252d7d583f"><div class="ttname"><a href="classllvm_1_1DataLayout.html#a377365b0288a4d06a07e09252d7d583f">llvm::DataLayout::isLittleEndian</a></div><div class="ttdeci">bool isLittleEndian() const</div><div class="ttdoc">Layout endianness... </div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00232">DataLayout.h:232</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdoc">Itinerary data supplied by a subtarget to be used by a target. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00106">MCInstrItineraries.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac551eef2a223f5e069bb900026f370eb"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac551eef2a223f5e069bb900026f370eb">llvm::MachineFunction::eraseCallSiteInfo</a></div><div class="ttdeci">void eraseCallSiteInfo(const MachineInstr *MI)</div><div class="ttdoc">Erase the call site info for MI. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00876">MachineFunction.cpp:876</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a682ba82f42f7903d0000ffbb13ea3b57"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(Register Reg)</div><div class="ttdoc">Change the register this operand corresponds to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00053">MachineOperand.cpp:53</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_ad34f7e3cd7a9add3ab2529e267b48004"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">llvm::TargetSubtargetInfo::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00095">TargetSubtargetInfo.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_afc4107c92fd8d37e8d0cb596f2a25d98"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#afc4107c92fd8d37e8d0cb596f2a25d98">llvm::MachineInstr::addMemOperand</a></div><div class="ttdeci">void addMemOperand(MachineFunction &amp;MF, MachineMemOperand *MO)</div><div class="ttdoc">Add a MachineMemOperand to the machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00374">MachineInstr.cpp:374</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a3435a2381e60e842e915f85c931b7dde"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">llvm::MachineBasicBlock::insert</a></div><div class="ttdeci">instr_iterator insert(instr_iterator I, MachineInstr *M)</div><div class="ttdoc">Insert MI into the instruction list before I, possibly inside a bundle. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01168">MachineBasicBlock.cpp:1168</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a65168b27efceb92102521e2bc82b8d49"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a65168b27efceb92102521e2bc82b8d49">llvm::TargetInstrInfo::getInlineAsmLength</a></div><div class="ttdeci">virtual unsigned getInlineAsmLength(const char *Str, const MCAsmInfo &amp;MAI, const TargetSubtargetInfo *STI=nullptr) const</div><div class="ttdoc">Measure the specified inline asm to determine an approximation of its length. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00090">TargetInstrInfo.cpp:90</a></div></div>
<div class="ttc" id="PeepholeOptimizer_8cpp_html_ad153312ce0e21a9c411b560bd535b1b7"><div class="ttname"><a href="PeepholeOptimizer_8cpp.html#ad153312ce0e21a9c411b560bd535b1b7">RegSubRegPairAndIdx</a></div><div class="ttdeci">TargetInstrInfo::RegSubRegPairAndIdx RegSubRegPairAndIdx</div><div class="ttdef"><b>Definition:</b> <a href="PeepholeOptimizer_8cpp_source.html#l00102">PeepholeOptimizer.cpp:102</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a9284fd53296d2a2f8ae654d000971000"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">llvm::MachineFrameInfo::getObjectSize</a></div><div class="ttdeci">int64_t getObjectSize(int ObjectIdx) const</div><div class="ttdoc">Return the size of the specified object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00450">MachineFrameInfo.h:450</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html_a51623c0621a7c092ac9210065f861a33"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html#a51623c0621a7c092ac9210065f861a33">llvm::InstrItineraryData::getStageLatency</a></div><div class="ttdeci">unsigned getStageLatency(unsigned ItinClassIndx) const</div><div class="ttdoc">Return the total stage latency of the given class. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00146">MCInstrItineraries.h:146</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a4312b4757ac75bf9be905acfeefd6838"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">llvm::MachineRegisterInfo::constrainRegClass</a></div><div class="ttdeci">const TargetRegisterClass * constrainRegClass(unsigned Reg, const TargetRegisterClass *RC, unsigned MinNumRegs=0)</div><div class="ttdoc">constrainRegClass - Constrain the register class of the specified virtual register to be a common sub...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00085">MachineRegisterInfo.cpp:85</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5891cdb51072f67e65f7ebd9be1205e7"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a5891cdb51072f67e65f7ebd9be1205e7">llvm::MachineInstr::isBranch</a></div><div class="ttdeci">bool isBranch(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Returns true if this is a conditional, unconditional, or indirect branch. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00706">MachineInstr.h:706</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a82dd10b626a629b9bb7d32d53a8e0884"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a82dd10b626a629b9bb7d32d53a8e0884">llvm::MachineFunction::getDataLayout</a></div><div class="ttdeci">const DataLayout &amp; getDataLayout() const</div><div class="ttdoc">Return the DataLayout attached to the Module associated to this MF. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00258">MachineFunction.cpp:258</a></div></div>
<div class="ttc" id="namespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00476">MachineInstrBuilder.h:476</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00089">TargetInstrInfo.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a6f5192e6e323573235edd3ae6ca02ca0"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6f5192e6e323573235edd3ae6ca02ca0">llvm::TargetInstrInfo::getNoop</a></div><div class="ttdeci">virtual void getNoop(MCInst &amp;NopInst) const</div><div class="ttdoc">Return the noop instruction to use for a noop. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00465">TargetInstrInfo.cpp:465</a></div></div>
<div class="ttc" id="classllvm_1_1MCAsmInfo_html"><div class="ttname"><a href="classllvm_1_1MCAsmInfo.html">llvm::MCAsmInfo</a></div><div class="ttdoc">This class is intended to be used as a base class for asm properties and features specific to the tar...</div><div class="ttdef"><b>Definition:</b> <a href="MCAsmInfo_8h_source.html#l00056">MCAsmInfo.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_af286c176e38f876d4f56a34cb9ee319a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af286c176e38f876d4f56a34cb9ee319a">llvm::TargetInstrInfo::usePreRAHazardRecognizer</a></div><div class="ttdeci">bool usePreRAHazardRecognizer() const</div><div class="ttdoc">Provide a global flag for disabling the PreRA hazard recognizer that targets may choose to honor...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01006">TargetInstrInfo.cpp:1006</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ae73e2be2b66dc9e4f2f90d56076d7ea9"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ae73e2be2b66dc9e4f2f90d56076d7ea9">llvm::TargetInstrInfo::CommuteAnyOperandIndex</a></div><div class="ttdeci">static const unsigned CommuteAnyOperandIndex</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00404">TargetInstrInfo.h:404</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a03a564c2840cb8d27314596549fc04b8"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a03a564c2840cb8d27314596549fc04b8">llvm::MCInstrDesc::getSchedClass</a></div><div class="ttdeci">unsigned getSchedClass() const</div><div class="ttdoc">Return the scheduling class for this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00619">MCInstrDesc.h:619</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a160722f9cc0cc58c8d02808a95c58b34"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">llvm::MachineFrameInfo::getObjectAlignment</a></div><div class="ttdeci">unsigned getObjectAlignment(int ObjectIdx) const</div><div class="ttdoc">Return the alignment of the specified stack object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00464">MachineFrameInfo.h:464</a></div></div>
<div class="ttc" id="classllvm_1_1MDNode_html_a674cbb4d7e2477e0e73c27bf5226d504"><div class="ttname"><a href="classllvm_1_1MDNode.html#a674cbb4d7e2477e0e73c27bf5226d504">llvm::MDNode::get</a></div><div class="ttdeci">static MDTuple * get(LLVMContext &amp;Context, ArrayRef&lt; Metadata *&gt; MDs)</div><div class="ttdef"><b>Definition:</b> <a href="Metadata_8h_source.html#l01174">Metadata.h:1174</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ab96f3235c18e659758517d0532d606c9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">llvm::MachineInstr::mayStore</a></div><div class="ttdeci">bool mayStore(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly modify memory. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00869">MachineInstr.h:869</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_adf4d05c8ea2fc82ae12300ef5fb48951"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">llvm::TargetInstrInfo::commuteInstructionImpl</a></div><div class="ttdeci">virtual MachineInstr * commuteInstructionImpl(MachineInstr &amp;MI, bool NewMI, unsigned OpIdx1, unsigned OpIdx2) const</div><div class="ttdoc">This method commutes the operands of the given machine instruction MI. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00157">TargetInstrInfo.cpp:157</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a26e9655e762686aff18772a15139df27"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a26e9655e762686aff18772a15139df27">llvm::TargetInstrInfo::ReplaceTailWithBranchTo</a></div><div class="ttdeci">virtual void ReplaceTailWithBranchTo(MachineBasicBlock::iterator Tail, MachineBasicBlock *NewDest) const</div><div class="ttdoc">Delete the instruction OldInst and everything after it, replacing it with an unconditional branch to ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00131">TargetInstrInfo.cpp:131</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00435">CommandLine.h:435</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_a077ff8557ccaf81471558635ca37f7a3"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a077ff8557ccaf81471558635ca37f7a3">llvm::MCSchedModel::LoadLatency</a></div><div class="ttdeci">unsigned LoadLatency</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00285">MCSchedule.h:285</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_aae58e3df0180401e8f3ab75c18fbc07a"><div class="ttname"><a href="LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a></div><div class="ttdeci">* if(!EatIfPresent(lltok::kw_thread_local)) return false</div><div class="ttdoc">ParseOptionalThreadLocal := /*empty. </div></div>
<div class="ttc" id="classllvm_1_1AAResults_html"><div class="ttname"><a href="classllvm_1_1AAResults.html">llvm::AAResults</a></div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l00311">AliasAnalysis.h:311</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ad89d6efd5d16c7e44f26ef26296e13aa"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad89d6efd5d16c7e44f26ef26296e13aa">llvm::TargetInstrInfo::getPredicationCost</a></div><div class="ttdeci">virtual unsigned getPredicationCost(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01094">TargetInstrInfo.cpp:1094</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae268a410689383a83e98b5e83296e38a"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae268a410689383a83e98b5e83296e38a">llvm::MachineInstr::memoperands</a></div><div class="ttdeci">ArrayRef&lt; MachineMemOperand * &gt; memoperands() const</div><div class="ttdoc">Access to memory operands of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00549">MachineInstr.h:549</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html">llvm::ScheduleHazardRecognizer</a></div><div class="ttdoc">HazardRecognizer - This determines whether or not an instruction can be issued this cycle...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00025">ScheduleHazardRecognizer.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a2b51d2dd19b3859797509c03d5f451f1"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a2b51d2dd19b3859797509c03d5f451f1">llvm::TargetInstrInfo::getInsertSubregLikeInputs</a></div><div class="ttdeci">virtual bool getInsertSubregLikeInputs(const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPair &amp;BaseReg, RegSubRegPairAndIdx &amp;InsertedReg) const</div><div class="ttdoc">Target-dependent implementation of getInsertSubregInputs. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01173">TargetInstrInfo.h:1173</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00485">MachineFunction.h:485</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html_a058f8f365147d4f3b647d845b5da7aa5"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html#a058f8f365147d4f3b647d845b5da7aa5">llvm::InstrItineraryData::getOperandLatency</a></div><div class="ttdeci">int getOperandLatency(unsigned DefClass, unsigned DefIdx, unsigned UseClass, unsigned UseIdx) const</div><div class="ttdoc">Compute and return the use operand latency of a given itinerary class and operand index if the value ...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00202">MCInstrItineraries.h:202</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">AArch64ExpandPseudoInsts.cpp:92</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="classllvm_1_1MCAsmInfo_html_ab91399461bcd6b2b67ddf9983076f640"><div class="ttname"><a href="classllvm_1_1MCAsmInfo.html#ab91399461bcd6b2b67ddf9983076f640">llvm::MCAsmInfo::getSeparatorString</a></div><div class="ttdeci">const char * getSeparatorString() const</div><div class="ttdef"><b>Definition:</b> <a href="MCAsmInfo_8h_source.html#l00504">MCAsmInfo.h:504</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a16bf43322793449e23ced7810ac16ecb"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a16bf43322793449e23ced7810ac16ecb">llvm::TargetInstrInfo::getNumMicroOps</a></div><div class="ttdeci">virtual unsigned getNumMicroOps(const InstrItineraryData *ItinData, const MachineInstr &amp;MI) const</div><div class="ttdoc">Return the number of u-operations the given machine instruction will be decoded to on the target cpu...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01067">TargetInstrInfo.cpp:1067</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html_aa76eab97e3072a1ebd4bf1ff00d19423"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#aa76eab97e3072a1ebd4bf1ff00d19423">llvm::TargetFrameLowering::getStackGrowthDirection</a></div><div class="ttdeci">StackDirection getStackGrowthDirection() const</div><div class="ttdoc">getStackGrowthDirection - Return the direction the stack grows </div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00074">TargetFrameLowering.h:74</a></div></div>
<div class="ttc" id="structllvm_1_1InstrItinerary_html_ab5722223e783802fc7c3cfb7cdd98025"><div class="ttname"><a href="structllvm_1_1InstrItinerary.html#ab5722223e783802fc7c3cfb7cdd98025">llvm::InstrItinerary::NumMicroOps</a></div><div class="ttdeci">int16_t NumMicroOps</div><div class="ttdoc">of micro-ops, -1 means it&amp;#39;s variable</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00096">MCInstrItineraries.h:96</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00406">CommandLine.h:406</a></div></div>
<div class="ttc" id="MachineScheduler_8h_html"><div class="ttname"><a href="MachineScheduler_8h.html">MachineScheduler.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754"><div class="ttname"><a href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">llvm::NoneType::None</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a98e9c9e8ef7cbb6c4aa89a38f21decfa"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a98e9c9e8ef7cbb6c4aa89a38f21decfa">llvm::MachineOperand::setMBB</a></div><div class="ttdeci">void setMBB(MachineBasicBlock *MBB)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00687">MachineOperand.h:687</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a83870b05e73f275887a1e20baa621475"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a83870b05e73f275887a1e20baa621475">llvm::TargetInstrInfo::getCallFrameSetupOpcode</a></div><div class="ttdeci">unsigned getCallFrameSetupOpcode() const</div><div class="ttdoc">These methods return the opcode of the frame setup/destroy instructions if they exist (-1 otherwise)...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00184">TargetInstrInfo.h:184</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a999795324f5e7c578a97992d780080f1"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">llvm::MachineInstr::hasOneMemOperand</a></div><div class="ttdeci">bool hasOneMemOperand() const</div><div class="ttdoc">Return true if this instruction has exactly one MachineMemOperand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00582">MachineInstr.h:582</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_aa8d1d8d88835b75b05b14ab774785e8a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#aa8d1d8d88835b75b05b14ab774785e8a">llvm::MachineBasicBlock::succ_empty</a></div><div class="ttdeci">bool succ_empty() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00295">MachineBasicBlock.h:295</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ace9f804c4f1407df72588bb00db16deb"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ace9f804c4f1407df72588bb00db16deb">llvm::TargetInstrInfo::isReassociationCandidate</a></div><div class="ttdeci">bool isReassociationCandidate(const MachineInstr &amp;Inst, bool &amp;Commuted) const</div><div class="ttdoc">Return true if the input  Inst is part of a chain of dependent ops that are suitable for reassociatio...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00714">TargetInstrInfo.cpp:714</a></div></div>
<div class="ttc" id="classllvm_1_1MCAsmInfo_html_a83dadee742338c79e561e3efff6ee00a"><div class="ttname"><a href="classllvm_1_1MCAsmInfo.html#a83dadee742338c79e561e3efff6ee00a">llvm::MCAsmInfo::getCommentString</a></div><div class="ttdeci">StringRef getCommentString() const</div><div class="ttdef"><b>Definition:</b> <a href="MCAsmInfo_8h_source.html#l00510">MCAsmInfo.h:510</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a34e334cdd979d087dd61ec94a6119342"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a34e334cdd979d087dd61ec94a6119342">llvm::MachineMemOperand::getPseudoValue</a></div><div class="ttdeci">const PseudoSourceValue * getPseudoValue() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00202">MachineMemOperand.h:202</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a0b63f89d9653388354a58218932dc2f8"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0b63f89d9653388354a58218932dc2f8">llvm::TargetInstrInfo::setSpecialOperandAttr</a></div><div class="ttdeci">virtual void setSpecialOperandAttr(MachineInstr &amp;OldMI1, MachineInstr &amp;OldMI2, MachineInstr &amp;NewMI1, MachineInstr &amp;NewMI2) const</div><div class="ttdoc">This is an architecture-specific helper function of reassociateOps. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01098">TargetInstrInfo.h:1098</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1PatchPointOpers_html_ae18aba1f392b005742fcc93f93ee022b"><div class="ttname"><a href="classllvm_1_1PatchPointOpers.html#ae18aba1f392b005742fcc93f93ee022b">llvm::PatchPointOpers::getVarIdx</a></div><div class="ttdeci">unsigned getVarIdx() const</div><div class="ttdoc">Get the operand index of the variable list of non-argument operands. </div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00127">StackMaps.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2feaa1c69335c6b9028076cd68c7a5f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">llvm::MachineOperand::setImm</a></div><div class="ttdeci">void setImm(int64_t immVal)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00653">MachineOperand.h:653</a></div></div>
<div class="ttc" id="classllvm_1_1DIExpression_html_af3a48df3735933cf1621760019e5fd8c"><div class="ttname"><a href="classllvm_1_1DIExpression.html#af3a48df3735933cf1621760019e5fd8c">llvm::DIExpression::prependOpcodes</a></div><div class="ttdeci">static DIExpression * prependOpcodes(const DIExpression *Expr, SmallVectorImpl&lt; uint64_t &gt; &amp;Ops, bool StackValue=false, bool EntryValue=false)</div><div class="ttdoc">Prepend DIExpr with the given opcodes and optionally turn it into a stack value. </div><div class="ttdef"><b>Definition:</b> <a href="DebugInfoMetadata_8cpp_source.html#l01058">DebugInfoMetadata.cpp:1058</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a133a1aff6f7f6a9ea4f641adc88a120d"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a133a1aff6f7f6a9ea4f641adc88a120d">llvm::MachineOperand::setIsInternalRead</a></div><div class="ttdeci">void setIsInternalRead(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00516">MachineOperand.h:516</a></div></div>
<div class="ttc" id="classllvm_1_1PatchPointOpers_html"><div class="ttname"><a href="classllvm_1_1PatchPointOpers.html">llvm::PatchPointOpers</a></div><div class="ttdoc">MI-level patchpoint operands. </div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00076">StackMaps.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a03258ce69ceadb08e189389468f7fd0a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">llvm::MachineInstrBuilder::addFrameIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addFrameIndex(int Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00143">MachineInstrBuilder.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a9fffac2512fe651f0d5e37e27f5bd51c"><div class="ttname"><a href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">llvm::Function::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const</div><div class="ttdoc">getContext - Return a reference to the LLVMContext associated with this function. ...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l00223">Function.cpp:223</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">llvm::MachineCombinerPattern</a></div><div class="ttdeci">MachineCombinerPattern</div><div class="ttdoc">These are instruction patterns matched by the machine combiner pass. </div><div class="ttdef"><b>Definition:</b> <a href="MachineCombinerPattern_8h_source.html#l00020">MachineCombinerPattern.h:20</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af2c351dad09a71aa08e1d85c67ae6e53"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">llvm::MachineOperand::CreateReg</a></div><div class="ttdeci">static MachineOperand CreateReg(Register Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isEarlyClobber=false, unsigned SubReg=0, bool isDebug=false, bool isInternalRead=false, bool isRenamable=false)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00779">MachineOperand.h:779</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a6321b189ea8fd5058663f8a87d6c23e9"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">llvm::MachineBasicBlock::succ_begin</a></div><div class="ttdeci">succ_iterator succ_begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00280">MachineBasicBlock.h:280</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a5cf58df95b00905950bdfee515cd5e9d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a5cf58df95b00905950bdfee515cd5e9d">llvm::TargetInstrInfo::getStackSlotRange</a></div><div class="ttdeci">virtual bool getStackSlotRange(const TargetRegisterClass *RC, unsigned SubIdx, unsigned &amp;Size, unsigned &amp;Offset, const MachineFunction &amp;MF) const</div><div class="ttdoc">Compute the size in bytes and offset within a stack slot of a spilled register or subregister...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00379">TargetInstrInfo.cpp:379</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1912d4fbc40c61a12b1f770ad54dfd74"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">llvm::MachineInstr::isCopy</a></div><div class="ttdeci">bool isCopy() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01115">MachineInstr.h:1115</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a29513f18e551370b1b438f95403efc04"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a29513f18e551370b1b438f95403efc04">llvm::TargetInstrInfo::PredicateInstruction</a></div><div class="ttdeci">virtual bool PredicateInstruction(MachineInstr &amp;MI, ArrayRef&lt; MachineOperand &gt; Pred) const</div><div class="ttdoc">Convert the instruction into a predicated instruction. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00321">TargetInstrInfo.cpp:321</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ad24ef6c881a03e82d4644dbaadafff79"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad24ef6c881a03e82d4644dbaadafff79">llvm::MachineInstr::isInsertSubregLike</a></div><div class="ttdeci">bool isInsertSubregLike(QueryType Type=IgnoreBundle) const</div><div class="ttdoc">Return true if this instruction behaves the same way as the generic INSERT_SUBREG instructions...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00845">MachineInstr.h:845</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ab5f8fcf4162523b2f9ff357da46b4555"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab5f8fcf4162523b2f9ff357da46b4555">llvm::MCRegisterInfo::getSubRegIdxOffset</a></div><div class="ttdeci">unsigned getSubRegIdxOffset(unsigned Idx) const</div><div class="ttdoc">Get the offset of the bit range covered by a sub-register index. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00062">MCRegisterInfo.cpp:62</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_abda2e966ced4c77ce8a78e5e063e07cd"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd">llvm::TargetInstrInfo::isPredicated</a></div><div class="ttdeci">virtual bool isPredicated(const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns true if the instruction is already predicated. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01295">TargetInstrInfo.h:1295</a></div></div>
<div class="ttc" id="classllvm_1_1Pattern_html"><div class="ttname"><a href="classllvm_1_1Pattern.html">llvm::Pattern</a></div><div class="ttdef"><b>Definition:</b> <a href="FileCheckImpl_8h_source.html#l00358">FileCheckImpl.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a1223d6e9a7dfb6e51299b894beccc679"><div class="ttname"><a href="classllvm_1_1SDNode.html#a1223d6e9a7dfb6e51299b894beccc679">llvm::SDNode::isMachineOpcode</a></div><div class="ttdeci">bool isMachineOpcode() const</div><div class="ttdoc">Test if this node has a post-isel opcode, directly corresponding to a MachineInstr opcode...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00713">SelectionDAGNodes.h:713</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a4b344055038c0e8ca5cc37818db8ac62"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a4b344055038c0e8ca5cc37818db8ac62">llvm::MachineRegisterInfo::isConstantPhysReg</a></div><div class="ttdeci">bool isConstantPhysReg(unsigned PhysReg) const</div><div class="ttdoc">Returns true if PhysReg is unallocatable and constant throughout the function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00519">MachineRegisterInfo.cpp:519</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a8ea8ce186fc4a70ad542e74d015d84ed"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a8ea8ce186fc4a70ad542e74d015d84ed">llvm::TargetRegisterClass::hasSubClassEq</a></div><div class="ttdeci">bool hasSubClassEq(const TargetRegisterClass *RC) const</div><div class="ttdoc">Returns true if RC is a sub-class of or equal to this class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00123">TargetRegisterInfo.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8a82683fccdef8a5ef772ef03277aee7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">llvm::MachineOperand::setIsKill</a></div><div class="ttdeci">void setIsKill(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00498">MachineOperand.h:498</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">llvm::MachineMemOperand::MOStore</a></div><div class="ttdoc">The memory access writes data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00135">MachineMemOperand.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a7695bd2e20788ffc4b645533c018f26e"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a7695bd2e20788ffc4b645533c018f26e">llvm::MCInstrDesc::getOperandConstraint</a></div><div class="ttdeci">int getOperandConstraint(unsigned OpNum, MCOI::OperandConstraint Constraint) const</div><div class="ttdoc">Returns the value of the specific constraint if it is set. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00212">MCInstrDesc.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a78d19dd66e391c2d459e17b41c56fb33"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a78d19dd66e391c2d459e17b41c56fb33">llvm::TargetInstrInfo::hasLoadFromStackSlot</a></div><div class="ttdeci">virtual bool hasLoadFromStackSlot(const MachineInstr &amp;MI, SmallVectorImpl&lt; const MachineMemOperand *&gt; &amp;Accesses) const</div><div class="ttdoc">If the specified machine instruction has a load from a stack slot, return true along with the FrameIn...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00351">TargetInstrInfo.cpp:351</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ad071e937f4986e51fd3fd54b10888894"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad071e937f4986e51fd3fd54b10888894">llvm::TargetInstrInfo::isSchedulingBoundary</a></div><div class="ttdeci">virtual bool isSchedulingBoundary(const MachineInstr &amp;MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const</div><div class="ttdoc">Test if the given instruction should be considered a scheduling boundary. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00987">TargetInstrInfo.cpp:987</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__iterator_html"><div class="ttname"><a href="classllvm_1_1ilist__iterator.html">llvm::ilist_iterator</a></div><div class="ttdoc">Iterator for intrusive lists based on ilist_node. </div><div class="ttdef"><b>Definition:</b> <a href="ilist__iterator_8h_source.html#l00057">ilist_iterator.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a6a733ae5364b0de2225af33223f383a5"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6a733ae5364b0de2225af33223f383a5">llvm::TargetInstrInfo::foldMemoryOperand</a></div><div class="ttdeci">MachineInstr * foldMemoryOperand(MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, int FI, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const</div><div class="ttdoc">Attempt to fold a load or store of the specified stack slot into the specified machine instruction fo...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00532">TargetInstrInfo.cpp:532</a></div></div>
<div class="ttc" id="StackMaps_8h_html"><div class="ttname"><a href="StackMaps_8h.html">StackMaps.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a935e2a8884592189d8f261634a0b24c5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">llvm::MachineBasicBlock::addSuccessor</a></div><div class="ttdeci">void addSuccessor(MachineBasicBlock *Succ, BranchProbability Prob=BranchProbability::getUnknown())</div><div class="ttdoc">Add Succ as a successor of this MachineBasicBlock. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00655">MachineBasicBlock.cpp:655</a></div></div>
<div class="ttc" id="namespacellvm_html_a81b52e18d84e3cc61df7e897bba1b259"><div class="ttname"><a href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">llvm::max</a></div><div class="ttdeci">Align max(MaybeAlign Lhs, Align Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00390">Alignment.h:390</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ab0223f0bf9a12d3fd09afa713b2de11b"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab0223f0bf9a12d3fd09afa713b2de11b">llvm::MachineCombinerPattern::REASSOC_AX_BY</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aa5ff177bc1498508696aaf27235db3fc"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">llvm::MachineInstr::memoperands_begin</a></div><div class="ttdeci">mmo_iterator memoperands_begin() const</div><div class="ttdoc">Access to memory operands of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00567">MachineInstr.h:567</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a062ddb14c9e7bbfe55e4c655d3e80fc3"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a062ddb14c9e7bbfe55e4c655d3e80fc3">llvm::TargetInstrInfo::reassociateOps</a></div><div class="ttdeci">void reassociateOps(MachineInstr &amp;Root, MachineInstr &amp;Prev, MachineCombinerPattern Pattern, SmallVectorImpl&lt; MachineInstr *&gt; &amp;InsInstrs, SmallVectorImpl&lt; MachineInstr *&gt; &amp;DelInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstrIdxForVirtReg) const</div><div class="ttdoc">Attempt to reassociate  Root and  Prev according to  Pattern to reduce critical path length...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00772">TargetInstrInfo.cpp:772</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac485421b5fcb9454ea64e74f6396a810"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac485421b5fcb9454ea64e74f6396a810">llvm::MachineFunction::CloneMachineInstr</a></div><div class="ttdeci">MachineInstr * CloneMachineInstr(const MachineInstr *Orig)</div><div class="ttdoc">Create a new MachineInstr which is a copy of Orig, identical in all ways except the instruction has n...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00351">MachineFunction.cpp:351</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a084c4194e073a7b6c26812f6d00f4f2a"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a084c4194e073a7b6c26812f6d00f4f2a">llvm::MachineInstr::isDereferenceableInvariantLoad</a></div><div class="ttdeci">bool isDereferenceableInvariantLoad(AAResults *AA) const</div><div class="ttdoc">Return true if this load instruction never traps and points to a memory location whose value doesn&amp;#39;t ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01309">MachineInstr.cpp:1309</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ac2c402f5f405a15e3356949d3d1900c3"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ac2c402f5f405a15e3356949d3d1900c3">llvm::TargetInstrInfo::~TargetInstrInfo</a></div><div class="ttdeci">virtual ~TargetInstrInfo()</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00042">TargetInstrInfo.cpp:42</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a9de0e8de0615ba9a3e4fa551e25ddcee"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a9de0e8de0615ba9a3e4fa551e25ddcee">llvm::MachineInstr::isInsertSubreg</a></div><div class="ttdeci">bool isInsertSubreg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01099">MachineInstr.h:1099</a></div></div>
<div class="ttc" id="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">llvm::TargetInstrInfo::RegSubRegPair</a></div><div class="ttdoc">A pair composed of a register and a sub-register index. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00450">TargetInstrInfo.h:450</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">AArch64ExpandPseudoInsts.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1StackMapOpers_html_ab3789a35b591042c5b16a7db57572298"><div class="ttname"><a href="classllvm_1_1StackMapOpers.html#ab3789a35b591042c5b16a7db57572298">llvm::StackMapOpers::getVarIdx</a></div><div class="ttdeci">unsigned getVarIdx() const</div><div class="ttdoc">Get the operand index of the variable list of non-argument operands. </div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00056">StackMaps.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a66e91c5407ade0326e5dbd87e986e648"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a66e91c5407ade0326e5dbd87e986e648">llvm::MachineInstr::modifiesRegister</a></div><div class="ttdeci">bool modifiesRegister(Register Reg, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Return true if the MachineInstr modifies (fully define or partially define) the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01226">MachineInstr.h:1226</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a524001439888743cdddb9b79c45911d9"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a524001439888743cdddb9b79c45911d9">llvm::TargetInstrInfo::isFrameInstr</a></div><div class="ttdeci">bool isFrameInstr(const MachineInstr &amp;I) const</div><div class="ttdoc">Returns true if the argument is a frame pseudo instruction. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00188">TargetInstrInfo.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html">llvm::TargetFrameLowering</a></div><div class="ttdoc">Information about stack frame layout on the target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00043">TargetFrameLowering.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ab7650f958c093f7c5faf8c69dbc8c462a5f3288f908142ddad3dd5d8a95cfa364"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab7650f958c093f7c5faf8c69dbc8c462a5f3288f908142ddad3dd5d8a95cfa364">llvm::MachineInstr::IgnoreVRegDefs</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00995">MachineInstr.h:995</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="Mem2Reg_8cpp_source.html#l00110">Mem2Reg.cpp:110</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_a26358cf24f3d0a23e6dee0bf807061be"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a26358cf24f3d0a23e6dee0bf807061be">llvm::MCSchedModel::HighLatency</a></div><div class="ttdeci">unsigned HighLatency</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00292">MCSchedule.h:292</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a3496944fcc473dfe584e6615503a7a76"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">llvm::MCInstrDesc::getNumDefs</a></div><div class="ttdeci">unsigned getNumDefs() const</div><div class="ttdoc">Return the number of MachineOperands that are register definitions. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00250">MCInstrDesc.h:250</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00499">SelectionDAGNodes.h:499</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ab5c5ed9e614110e7cbdd8a4ab957ec06"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ab5c5ed9e614110e7cbdd8a4ab957ec06">llvm::TargetInstrInfo::getFrameSize</a></div><div class="ttdeci">int64_t getFrameSize(const MachineInstr &amp;I) const</div><div class="ttdoc">Returns size of the frame associated with the given frame instruction. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00206">TargetInstrInfo.h:206</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ae26cac7943070f09b4d7fa667d1adf95"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ae26cac7943070f09b4d7fa667d1adf95">llvm::TargetInstrInfo::getRegSequenceInputs</a></div><div class="ttdeci">bool getRegSequenceInputs(const MachineInstr &amp;MI, unsigned DefIdx, SmallVectorImpl&lt; RegSubRegPairAndIdx &gt; &amp;InputRegs) const</div><div class="ttdoc">Build the equivalent inputs of a REG_SEQUENCE for the given MI and DefIdx. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01213">TargetInstrInfo.cpp:1213</a></div></div>
<div class="ttc" id="classllvm_1_1DIExpression_html"><div class="ttname"><a href="classllvm_1_1DIExpression.html">llvm::DIExpression</a></div><div class="ttdoc">DWARF expression. </div><div class="ttdef"><b>Definition:</b> <a href="DebugInfoMetadata_8h_source.html#l02307">DebugInfoMetadata.h:2307</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a83b7b1113f9f59efaa7ef036dd4cfc1b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">llvm::MachineRegisterInfo::getUniqueVRegDef</a></div><div class="ttdeci">MachineInstr * getUniqueVRegDef(unsigned Reg) const</div><div class="ttdoc">getUniqueVRegDef - Return the unique machine instr that defines the specified virtual register or nul...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00411">MachineRegisterInfo.cpp:411</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="namespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00940">BitVector.h:940</a></div></div>
<div class="ttc" id="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html_a66f92cf2247d7b3c3a351ff48dd42d7d"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">llvm::TargetInstrInfo::RegSubRegPair::SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00452">TargetInstrInfo.h:452</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00063">ISDOpcodes.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1PseudoSourceValue_html"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html">llvm::PseudoSourceValue</a></div><div class="ttdoc">Special value supplied for machine level alias analysis. </div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00036">PseudoSourceValue.h:36</a></div></div>
<div class="ttc" id="MipsDisassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="MipsDisassembler_8cpp_source.html#l00580">MipsDisassembler.cpp:580</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8be49bc86b5d01b52b90baf1b4477667"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8be49bc86b5d01b52b90baf1b4477667">llvm::MachineOperand::isRenamable</a></div><div class="ttdeci">bool isRenamable() const</div><div class="ttdoc">isRenamable - Returns true if this register may be renamed, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00116">MachineOperand.cpp:116</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a1f670692ec291de148856c498ed6063f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a1f670692ec291de148856c498ed6063f">llvm::TargetInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">virtual void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Store the specified register of the given register class to the specified stack frame index...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00975">TargetInstrInfo.h:975</a></div></div>
<div class="ttc" id="TargetFrameLowering_8h_html"><div class="ttname"><a href="TargetFrameLowering_8h.html">TargetFrameLowering.h</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html_affe6bc9136f849e9b46fbccf620b3409"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html#affe6bc9136f849e9b46fbccf620b3409">llvm::InstrItineraryData::isEmpty</a></div><div class="ttdeci">bool isEmpty() const</div><div class="ttdoc">Returns true if there are no itineraries. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00123">MCInstrItineraries.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1ScoreboardHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1ScoreboardHazardRecognizer.html">llvm::ScoreboardHazardRecognizer</a></div><div class="ttdef"><b>Definition:</b> <a href="ScoreboardHazardRecognizer_8h_source.html#l00029">ScoreboardHazardRecognizer.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdoc">The memory access reads data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00133">MachineMemOperand.h:133</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a69544ec8658eadeed98245dc37c3a541"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">llvm::MachineOperand::isUse</a></div><div class="ttdeci">bool isUse() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00368">MachineOperand.h:368</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html_ad8ce1aee13dbdcc05d20284a30e83170"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">llvm::MachinePointerInfo::getFixedStack</a></div><div class="ttdeci">static MachinePointerInfo getFixedStack(MachineFunction &amp;MF, int FI, int64_t Offset=0)</div><div class="ttdoc">Return a MachinePointerInfo record that refers to the specified FrameIndex. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00984">MachineOperand.cpp:984</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a4ee57d5d6295dfeb44f3b55301b20020"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a4ee57d5d6295dfeb44f3b55301b20020">llvm::TargetInstrInfo::insertNoop</a></div><div class="ttdeci">virtual void insertNoop(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI) const</div><div class="ttdoc">Insert a noop into the instruction stream at the specified point. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00066">TargetInstrInfo.cpp:66</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_af5346eae1e87fbd0af3b5080fb9c4f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#af5346eae1e87fbd0af3b5080fb9c4f78">llvm::MachineInstr::isRegSequenceLike</a></div><div class="ttdeci">bool isRegSequenceLike(QueryType Type=IgnoreBundle) const</div><div class="ttdoc">Return true if this instruction behaves the same way as the generic REG_SEQUENCE instructions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00816">MachineInstr.h:816</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aef5b8db7ddf8b00b66e4f64711a053cd"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aef5b8db7ddf8b00b66e4f64711a053cd">llvm::TargetInstrInfo::fixCommutedOpIndices</a></div><div class="ttdeci">static bool fixCommutedOpIndices(unsigned &amp;ResultIdx1, unsigned &amp;ResultIdx2, unsigned CommutableOpIdx1, unsigned CommutableOpIdx2)</div><div class="ttdoc">Assigns the (CommutableOpIdx1, CommutableOpIdx2) pair of commutable operand indices to (ResultIdx1...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00255">TargetInstrInfo.cpp:255</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_adef46335721262b2584cc9eac8a06396"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#adef46335721262b2584cc9eac8a06396">llvm::TargetInstrInfo::hasStoreToStackSlot</a></div><div class="ttdeci">virtual bool hasStoreToStackSlot(const MachineInstr &amp;MI, SmallVectorImpl&lt; const MachineMemOperand *&gt; &amp;Accesses) const</div><div class="ttdoc">If the specified machine instruction has a store to a stack slot, return true along with the FrameInd...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00365">TargetInstrInfo.cpp:365</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01415">CommandLine.h:1415</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html_a869c0916b27a3b9990abe48e2ff9b3c6"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html#a869c0916b27a3b9990abe48e2ff9b3c6">llvm::InstrItineraryData::SchedModel</a></div><div class="ttdeci">MCSchedModel SchedModel</div><div class="ttdoc">Basic machine properties. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00108">MCInstrItineraries.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a7242b69b2f705111801d717e2ea243b5"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a7242b69b2f705111801d717e2ea243b5">llvm::TargetInstrInfo::CreateTargetHazardRecognizer</a></div><div class="ttdeci">virtual ScheduleHazardRecognizer * CreateTargetHazardRecognizer(const TargetSubtargetInfo *STI, const ScheduleDAG *DAG) const</div><div class="ttdoc">Allocate and return a hazard recognizer to use for this target when scheduling the machine instructio...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01012">TargetInstrInfo.cpp:1012</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1StackMapOpers_html"><div class="ttname"><a href="classllvm_1_1StackMapOpers.html">llvm::StackMapOpers</a></div><div class="ttdoc">MI-level stackmap operands. </div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00035">StackMaps.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a767002b22b851d33eb343ee34db875bc"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a767002b22b851d33eb343ee34db875bc">llvm::TargetInstrInfo::genAlternativeCodeSequence</a></div><div class="ttdeci">virtual void genAlternativeCodeSequence(MachineInstr &amp;Root, MachineCombinerPattern Pattern, SmallVectorImpl&lt; MachineInstr *&gt; &amp;InsInstrs, SmallVectorImpl&lt; MachineInstr *&gt; &amp;DelInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstIdxForVirtReg) const</div><div class="ttdoc">When getMachineCombinerPatterns() finds patterns, this function generates the instructions that could...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00856">TargetInstrInfo.cpp:856</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_af1111c2420d822ebd77ccfa34d6dd6ff"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af1111c2420d822ebd77ccfa34d6dd6ff">llvm::TargetInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">virtual unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const</div><div class="ttdoc">If the specified machine instruction is a direct load from a stack slot, return the virtual or physic...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00248">TargetInstrInfo.h:248</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_ad3abf78805559fecd7642d0c57032c56"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">llvm::MCOperandInfo::RegClass</a></div><div class="ttdeci">int16_t RegClass</div><div class="ttdoc">This specifies the register class enumeration of the operand if the operand is a register. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00081">MCInstrDesc.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1DIExpression_html_a6472489551b8960cc115a93d95eef9f6a4ce0a0358c0de36a6ea4413d7abcbca8"><div class="ttname"><a href="classllvm_1_1DIExpression.html#a6472489551b8960cc115a93d95eef9f6a4ce0a0358c0de36a6ea4413d7abcbca8">llvm::DIExpression::ApplyOffset</a></div><div class="ttdef"><b>Definition:</b> <a href="DebugInfoMetadata_8h_source.html#l02493">DebugInfoMetadata.h:2493</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_af1b9443e375680a7b849d56ab42e19d6"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#af1b9443e375680a7b849d56ab42e19d6">llvm::MachineInstr::canFoldAsLoad</a></div><div class="ttdeci">bool canFoldAsLoad(QueryType Type=IgnoreBundle) const</div><div class="ttdoc">Return true for instructions that can be folded as memory operands in other instructions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00802">MachineInstr.h:802</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a422b844cc7e3db360908c008cb651f96"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a422b844cc7e3db360908c008cb651f96">llvm::TargetInstrInfo::findCommutedOpIndices</a></div><div class="ttdeci">virtual bool findCommutedOpIndices(const MachineInstr &amp;MI, unsigned &amp;SrcOpIdx1, unsigned &amp;SrcOpIdx2) const</div><div class="ttdoc">Returns true iff the routine could find two commutable operands in the given machine instruction...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00286">TargetInstrInfo.cpp:286</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_a0587abbded61717d8a153b7e5bfdbfed"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const</div><div class="ttdoc">Return the machine instruction descriptor that corresponds to the specified instruction opcode...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00044">MCInstrInfo.h:44</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx_html_a7f62bad8eb5dce2e4a7d7518fc5c21ac"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#a7f62bad8eb5dce2e4a7d7518fc5c21ac">llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx</a></div><div class="ttdeci">unsigned SubIdx</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00469">TargetInstrInfo.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a001d31fcea92be51d2999826b806606f"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">llvm::MachineOperand::setSubReg</a></div><div class="ttdeci">void setSubReg(unsigned subReg)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00469">MachineOperand.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_adbcdb952830bd8c5eeb802ab06dd5bb1"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#adbcdb952830bd8c5eeb802ab06dd5bb1">llvm::TargetSubtargetInfo::getFrameLowering</a></div><div class="ttdeci">virtual const TargetFrameLowering * getFrameLowering() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00096">TargetSubtargetInfo.h:96</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ac66abaa28810e0bb35ab77012a3ea997"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ac66abaa28810e0bb35ab77012a3ea997">llvm::TargetInstrInfo::produceSameValue</a></div><div class="ttdeci">virtual bool produceSameValue(const MachineInstr &amp;MI0, const MachineInstr &amp;MI1, const MachineRegisterInfo *MRI=nullptr) const</div><div class="ttdoc">Return true if two machine instructions would produce identical values. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00419">TargetInstrInfo.cpp:419</a></div></div>
<div class="ttc" id="classllvm_1_1StatepointOpers_html"><div class="ttname"><a href="classllvm_1_1StatepointOpers.html">llvm::StatepointOpers</a></div><div class="ttdoc">MI-level Statepoint operands. </div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00154">StackMaps.h:154</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a973016c591557c107018a0e6478b30a9"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a973016c591557c107018a0e6478b30a9">llvm::MCRegisterInfo::isSuperOrSubRegisterEq</a></div><div class="ttdeci">bool isSuperOrSubRegisterEq(MCRegister RegA, MCRegister RegB) const</div><div class="ttdoc">Returns true if RegB is a super-register or sub-register of RegA or if RegB == RegA. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00573">MCRegisterInfo.h:573</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794ad6e9c0ff694f0fca0222e79e772b647e"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ad6e9c0ff694f0fca0222e79e772b647e">llvm::CallingConv::Tail</a></div><div class="ttdoc">Tail - This calling convention attemps to make calls as fast as possible while guaranteeing that tail...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00081">CallingConv.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ae3b0ac9c0aa471a4f05360c8dd596fa2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">llvm::MachineRegisterInfo::hasOneNonDBGUse</a></div><div class="ttdeci">bool hasOneNonDBGUse(unsigned RegNo) const</div><div class="ttdoc">hasOneNonDBGUse - Return true if there is exactly one non-Debug use of the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00419">MachineRegisterInfo.cpp:419</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05ad689ad83aa6faae6348f55aaad262e86"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad689ad83aa6faae6348f55aaad262e86">llvm::MachineCombinerPattern::REASSOC_XA_BY</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_aa7114bb360b922025e7a4fec442676db"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#aa7114bb360b922025e7a4fec442676db">llvm::MachineBasicBlock::removeSuccessor</a></div><div class="ttdeci">void removeSuccessor(MachineBasicBlock *Succ, bool NormalizeSuccProbs=false)</div><div class="ttdoc">Remove successor from the successors list of this MachineBasicBlock. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00693">MachineBasicBlock.cpp:693</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a9839b7e1d8811ea9d41f901ab6a0f23b"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a9839b7e1d8811ea9d41f901ab6a0f23b">llvm::MachineInstr::getNumExplicitDefs</a></div><div class="ttdeci">unsigned getNumExplicitDefs() const</div><div class="ttdoc">Returns the number of non-implicit definitions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00718">MachineInstr.cpp:718</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">llvm::MachineMemOperand::MONone</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00131">MachineMemOperand.h:131</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_a8ca8dc10ba312fe796d01b0f25b315f8"><div class="ttname"><a href="classllvm_1_1StringRef.html#a8ca8dc10ba312fe796d01b0f25b315f8">llvm::StringRef::data</a></div><div class="ttdeci">LLVM_NODISCARD const char * data() const</div><div class="ttdoc">data - Get a pointer to the start of the string (which may not be null terminated). </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00143">StringRef.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a682028ac4a06c9e3550fa8e6e1909fa9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">llvm::MachineInstr::mayLoad</a></div><div class="ttdeci">bool mayLoad(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly read memory. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00856">MachineInstr.h:856</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a4cd2e2c219c477019aa343c92dcf56cb"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a4cd2e2c219c477019aa343c92dcf56cb">llvm::MachineInstr::memoperands_empty</a></div><div class="ttdeci">bool memoperands_empty() const</div><div class="ttdoc">Return true if we don&amp;#39;t have any memory operands which described the memory access done by this instr...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00579">MachineInstr.h:579</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionProperties_html_aacef05f16d3e71703f08bb4677e1d7a2"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#aacef05f16d3e71703f08bb4677e1d7a2">llvm::MachineFunctionProperties::hasProperty</a></div><div class="ttdeci">bool hasProperty(Property P) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00158">MachineFunction.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aab9a96f10af025498520e00ff044bec1"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aab9a96f10af025498520e00ff044bec1">llvm::MachineInstr::isIdenticalTo</a></div><div class="ttdeci">bool isIdenticalTo(const MachineInstr &amp;Other, MICheckType Check=CheckDefs) const</div><div class="ttdoc">Return true if this instruction is identical to Other. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00584">MachineInstr.cpp:584</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a65d2e57596ec9d307f06edaedcd05368"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a65d2e57596ec9d307f06edaedcd05368">llvm::MachineInstr::setMemRefs</a></div><div class="ttdeci">void setMemRefs(MachineFunction &amp;MF, ArrayRef&lt; MachineMemOperand *&gt; MemRefs)</div><div class="ttdoc">Assign this MachineInstr&amp;#39;s memory reference descriptor list. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00363">MachineInstr.cpp:363</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aea784a4f9e9aba7792c23484e2498e8d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aea784a4f9e9aba7792c23484e2498e8d">llvm::TargetInstrInfo::hasReassociableSibling</a></div><div class="ttdeci">bool hasReassociableSibling(const MachineInstr &amp;Inst, bool &amp;Commuted) const</div><div class="ttdoc">Return true when  Inst has reassociable sibling. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00687">TargetInstrInfo.cpp:687</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4046212ebc647b17e811837ae4ea3afd"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00388">MachineOperand.h:388</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7f96a3399d86d6f136aaa121de4217a3"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7f96a3399d86d6f136aaa121de4217a3">llvm::SDNode::getMachineOpcode</a></div><div class="ttdeci">unsigned getMachineOpcode() const</div><div class="ttdoc">This may only be called if isMachineOpcode returns true. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00718">SelectionDAGNodes.h:718</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00069">Register.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0caab77831c0ee52b93185bcf64d180a"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0caab77831c0ee52b93185bcf64d180a">llvm::MachineInstr::isPosition</a></div><div class="ttdeci">bool isPosition() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01055">MachineInstr.h:1055</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonInstrInfo_html_a215623edea1df83974a1e6dfa92a32b0"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a215623edea1df83974a1e6dfa92a32b0">llvm::HexagonInstrInfo::getMemOperandWithOffset</a></div><div class="ttdeci">bool getMemOperandWithOffset(const MachineInstr &amp;LdSt, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, const TargetRegisterInfo *TRI) const override</div><div class="ttdoc">Get the base register and byte offset of a load/store instr. </div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02943">HexagonInstrInfo.cpp:2943</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a61de32f0bf7ce9050414c2c9dc3f42ad"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a61de32f0bf7ce9050414c2c9dc3f42ad">llvm::TargetLoweringBase::getStackPointerRegisterToSaveRestore</a></div><div class="ttdeci">unsigned getStackPointerRegisterToSaveRestore() const</div><div class="ttdoc">If a physical register, this specifies the register that llvm.savestack/llvm.restorestack should save...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01559">TargetLowering.h:1559</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a3541a7d19e9c5c8d62f693fcf2887c7d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a3541a7d19e9c5c8d62f693fcf2887c7d">llvm::TargetInstrInfo::isAssociativeAndCommutative</a></div><div class="ttdeci">virtual bool isAssociativeAndCommutative(const MachineInstr &amp;Inst) const</div><div class="ttdoc">Return true when  Inst is both associative and commutative. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01061">TargetInstrInfo.h:1061</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aa4766bd7c8b854a0c28d85283ab303ad"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">llvm::MCInstrDesc::OpInfo</a></div><div class="ttdeci">const MCOperandInfo * OpInfo</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00199">MCInstrDesc.h:199</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html_a70cf5735a63513dea34475b5812d520a"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html#a70cf5735a63513dea34475b5812d520a">llvm::InstrItineraryData::getOperandCycle</a></div><div class="ttdeci">int getOperandCycle(unsigned ItinClassIndx, unsigned OperandIdx) const</div><div class="ttdoc">Return the cycle for the given class and operand. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00164">MCInstrItineraries.h:164</a></div></div>
<div class="ttc" id="classllvm_1_1MCAsmInfo_html_a2b7e615b4225eacdea39c80b2babfcf0"><div class="ttname"><a href="classllvm_1_1MCAsmInfo.html#a2b7e615b4225eacdea39c80b2babfcf0">llvm::MCAsmInfo::getMaxInstLength</a></div><div class="ttdeci">virtual unsigned getMaxInstLength(const MCSubtargetInfo *STI=nullptr) const</div><div class="ttdoc">Returns the maximum possible encoded instruction size in bytes. </div><div class="ttdef"><b>Definition:</b> <a href="MCAsmInfo_8h_source.html#l00498">MCAsmInfo.h:498</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a0a07fa5d83bbdde00209bd67ca61999d"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a0a07fa5d83bbdde00209bd67ca61999d">llvm::MCRegisterInfo::getSubRegIdxSize</a></div><div class="ttdeci">unsigned getSubRegIdxSize(unsigned Idx) const</div><div class="ttdoc">Get the size of the bit range covered by a sub-register index. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00056">MCRegisterInfo.cpp:56</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html_a453c74e2daac0745b53f8b31c11fc50cad1fc7c9d0bae5bf76a67d2d26ce99c1a"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#a453c74e2daac0745b53f8b31c11fc50cad1fc7c9d0bae5bf76a67d2d26ce99c1a">llvm::TargetFrameLowering::StackGrowsDown</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00047">TargetFrameLowering.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a8c161f5f015730ac6853c802c3693a41"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a8c161f5f015730ac6853c802c3693a41">llvm::MachineInstr::hasUnmodeledSideEffects</a></div><div class="ttdeci">bool hasUnmodeledSideEffects() const</div><div class="ttdoc">Return true if this instruction has side effects that are not modeled by mayLoad / mayStore...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01368">MachineInstr.cpp:1368</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a2dbc79cfed570a9127d2853385162bdf"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a2dbc79cfed570a9127d2853385162bdf">llvm::MachineInstr::isBarrier</a></div><div class="ttdeci">bool isBarrier(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Returns true if the specified instruction stops control flow from executing the instruction immediate...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00689">MachineInstr.h:689</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_afe1784e242ce66da6029b3a681896bd2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#afe1784e242ce66da6029b3a681896bd2">llvm::MachineOperand::isMBB</a></div><div class="ttdeci">bool isMBB() const</div><div class="ttdoc">isMBB - Tests if this is a MO_MachineBasicBlock operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00327">MachineOperand.h:327</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05aa191e03ca7cf52824e4ade93e525f623"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa191e03ca7cf52824e4ade93e525f623">llvm::MachineCombinerPattern::REASSOC_XA_YB</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a52e026925b73de52f7a563693ebff007"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a52e026925b73de52f7a563693ebff007">llvm::TargetInstrInfo::getRegSequenceLikeInputs</a></div><div class="ttdeci">virtual bool getRegSequenceLikeInputs(const MachineInstr &amp;MI, unsigned DefIdx, SmallVectorImpl&lt; RegSubRegPairAndIdx &gt; &amp;InputRegs) const</div><div class="ttdoc">Target-dependent implementation of getRegSequenceInputs. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01144">TargetInstrInfo.h:1144</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_af1743a67877bf4ba56d53b235d3573e0"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af1743a67877bf4ba56d53b235d3573e0">llvm::TargetInstrInfo::getExtractSubregInputs</a></div><div class="ttdeci">bool getExtractSubregInputs(const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPairAndIdx &amp;InputReg) const</div><div class="ttdoc">Build the equivalent inputs of a EXTRACT_SUBREG for the given MI and DefIdx. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01240">TargetInstrInfo.cpp:1240</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="TargetInstrInfo_8cpp_html_a02cfafbe460b1fffebf7a53f3b31b5dd"><div class="ttname"><a href="TargetInstrInfo_8cpp.html#a02cfafbe460b1fffebf7a53f3b31b5dd">canFoldCopy</a></div><div class="ttdeci">static const TargetRegisterClass * canFoldCopy(const MachineInstr &amp;MI, unsigned FoldIdx)</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00434">TargetInstrInfo.cpp:434</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html">llvm::MCSchedModel</a></div><div class="ttdoc">Machine model for scheduling, bundling, and heuristics. </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00244">MCSchedule.h:244</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_abea536f043de7994bc9b67c634a7c879"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#abea536f043de7994bc9b67c634a7c879">llvm::TargetInstrInfo::getInsertSubregInputs</a></div><div class="ttdeci">bool getInsertSubregInputs(const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPair &amp;BaseReg, RegSubRegPairAndIdx &amp;InsertedReg) const</div><div class="ttdoc">Build the equivalent inputs of a INSERT_SUBREG for the given MI and DefIdx. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01265">TargetInstrInfo.cpp:1265</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ab41b2896b8454188401b6e11a972a2d0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab41b2896b8454188401b6e11a972a2d0">llvm::MachineInstr::isExtractSubreg</a></div><div class="ttdeci">bool isExtractSubreg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01123">MachineInstr.h:1123</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a000bd55721d30de4fee9eb3d812714ea"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a000bd55721d30de4fee9eb3d812714ea">llvm::TargetInstrInfo::CreateTargetPostRAHazardRecognizer</a></div><div class="ttdeci">virtual ScheduleHazardRecognizer * CreateTargetPostRAHazardRecognizer(const InstrItineraryData *, const ScheduleDAG *DAG) const</div><div class="ttdoc">Allocate and return a hazard recognizer to use for this target when scheduling the machine instructio...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01026">TargetInstrInfo.cpp:1026</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a5a929e4b6682d8bccb2a3ecc3aeb3fe6"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a5a929e4b6682d8bccb2a3ecc3aeb3fe6">llvm::TargetInstrInfo::computeDefOperandLatency</a></div><div class="ttdeci">int computeDefOperandLatency(const InstrItineraryData *ItinData, const MachineInstr &amp;DefMI) const</div><div class="ttdoc">If we can determine the operand latency from the def only, without itinerary lookup, do so. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01199">TargetInstrInfo.cpp:1199</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a40b007b7655df2b53760e67a557cb876"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a40b007b7655df2b53760e67a557cb876">llvm::TargetInstrInfo::getOperandLatency</a></div><div class="ttdeci">virtual int getOperandLatency(const InstrItineraryData *ItinData, SDNode *DefNode, unsigned DefIdx, SDNode *UseNode, unsigned UseIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01036">TargetInstrInfo.cpp:1036</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_abe64dc61c237e5fc4aef94f26d552b9f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#abe64dc61c237e5fc4aef94f26d552b9f">llvm::TargetInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">virtual void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Load the specified register of the given register class from the specified stack frame index...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00987">TargetInstrInfo.h:987</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7961501e56424e3a7e21d34d6e109461"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a7961501e56424e3a7e21d34d6e109461">llvm::MachineInstr::isCommutable</a></div><div class="ttdeci">bool isCommutable(QueryType Type=IgnoreBundle) const</div><div class="ttdoc">Return true if this may be a 2- or 3-address instruction (of the form &quot;X = op Y, Z, ...&quot;), which produces the same result if Y and Z are exchanged. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00908">MachineInstr.h:908</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a1e4f8b28a8543924e7e3e566a847e691"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a1e4f8b28a8543924e7e3e566a847e691">llvm::TargetInstrInfo::getSPAdjust</a></div><div class="ttdeci">virtual int getSPAdjust(const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns the actual stack pointer adjustment made by an instruction as part of a call sequence...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00963">TargetInstrInfo.cpp:963</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7ffc14f594434308433335d6b62ded60"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a7ffc14f594434308433335d6b62ded60">llvm::MachineInstr::isNotDuplicable</a></div><div class="ttdeci">bool isNotDuplicable(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction cannot be safely duplicated. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00772">MachineInstr.h:772</a></div></div>
<div class="ttc" id="TargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div><div class="ttdoc">This file describes how to lower LLVM code to machine code. </div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a4e9ab7e4e59e6a558a5b17757c1f17e9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a4e9ab7e4e59e6a558a5b17757c1f17e9">llvm::MachineInstr::memoperands_end</a></div><div class="ttdeci">mmo_iterator memoperands_end() const</div><div class="ttdoc">Access to memory operands of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00574">MachineInstr.h:574</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a77ca8d0181a9b695e5eee5cffe9043ef"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a77ca8d0181a9b695e5eee5cffe9043ef">llvm::TargetRegisterInfo::getPointerRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getPointerRegClass(const MachineFunction &amp;MF, unsigned Kind=0) const</div><div class="ttdoc">Returns a TargetRegisterClass used for pointer values. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00691">TargetRegisterInfo.h:691</a></div></div>
<div class="ttc" id="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx_html"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">llvm::TargetInstrInfo::RegSubRegPairAndIdx</a></div><div class="ttdoc">A pair composed of a pair of a register and a sub-register index, and another sub-register index...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00468">TargetInstrInfo.h:468</a></div></div>
<div class="ttc" id="namespacellvm_html_acd1cd968cb420c82d70926920fcdc7d7"><div class="ttname"><a href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">llvm::is_contained</a></div><div class="ttdeci">bool is_contained(R &amp;&amp;Range, const E &amp;Element)</div><div class="ttdoc">Wrapper function around std::find to detect if an element exists in a container. </div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01241">STLExtras.h:1241</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a1246bc1f5cafd57953e16773ff3959f0"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a1246bc1f5cafd57953e16773ff3959f0">llvm::TargetInstrInfo::isAddImmediate</a></div><div class="ttdeci">virtual Optional&lt; RegImmPair &gt; isAddImmediate(const MachineInstr &amp;MI, Register Reg) const</div><div class="ttdoc">If the specific machine instruction is an instruction that adds an immediate value and a physical reg...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00966">TargetInstrInfo.h:966</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:10:24 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
