<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `library/core/src/../../stdarch/crates/core_arch/src/riscv_shared/zb.rs`."><title>zb.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../../../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../../../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../../../../../static.files/rustdoc-f60b7906.css"><meta name="rustdoc-vars" data-root-path="../../../../../../../" data-static-root-path="../../../../../../../static.files/" data-current-crate="core" data-themes="" data-resource-suffix="1.91.0" data-rustdoc-version="1.91.0-dev" data-channel="nightly" data-search-js="search-27c3a559.js" data-stringdex-js="stringdex-5af928a3.js" data-settings-js="settings-c38705f0.js" ><script src="../../../../../../../static.files/storage-e2aeef58.js"></script><script defer src="../../../../../../../static.files/src-script-813739b1.js"></script><script defer src="../../../../../../../src-files1.91.0.js"></script><script defer src="../../../../../../../static.files/main-6dc2a7f3.js"></script><noscript><link rel="stylesheet" href="../../../../../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../../../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">core/stdarch/crates/core_arch/src/riscv_shared/</div>zb.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="attr">#[cfg(test)]
<a href=#2 id=2 data-nosnippet>2</a></span><span class="kw">use </span>stdarch_test::assert_instr;
<a href=#3 id=3 data-nosnippet>3</a>
<a href=#4 id=4 data-nosnippet>4</a><span class="attr">#[cfg(target_arch = <span class="string">"riscv32"</span>)]
<a href=#5 id=5 data-nosnippet>5</a></span><span class="kw">unsafe extern </span><span class="string">"unadjusted" </span>{
<a href=#6 id=6 data-nosnippet>6</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.orc.b.i32"</span>]
<a href=#7 id=7 data-nosnippet>7</a>    </span><span class="kw">fn </span>_orc_b_32(rs: i32) -&gt; i32;
<a href=#8 id=8 data-nosnippet>8</a>
<a href=#9 id=9 data-nosnippet>9</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.clmul.i32"</span>]
<a href=#10 id=10 data-nosnippet>10</a>    </span><span class="kw">fn </span>_clmul_32(rs1: i32, rs2: i32) -&gt; i32;
<a href=#11 id=11 data-nosnippet>11</a>
<a href=#12 id=12 data-nosnippet>12</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.clmulh.i32"</span>]
<a href=#13 id=13 data-nosnippet>13</a>    </span><span class="kw">fn </span>_clmulh_32(rs1: i32, rs2: i32) -&gt; i32;
<a href=#14 id=14 data-nosnippet>14</a>
<a href=#15 id=15 data-nosnippet>15</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.clmulr.i32"</span>]
<a href=#16 id=16 data-nosnippet>16</a>    </span><span class="kw">fn </span>_clmulr_32(rs1: i32, rs2: i32) -&gt; i32;
<a href=#17 id=17 data-nosnippet>17</a>}
<a href=#18 id=18 data-nosnippet>18</a>
<a href=#19 id=19 data-nosnippet>19</a><span class="attr">#[cfg(target_arch = <span class="string">"riscv64"</span>)]
<a href=#20 id=20 data-nosnippet>20</a></span><span class="kw">unsafe extern </span><span class="string">"unadjusted" </span>{
<a href=#21 id=21 data-nosnippet>21</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.orc.b.i64"</span>]
<a href=#22 id=22 data-nosnippet>22</a>    </span><span class="kw">fn </span>_orc_b_64(rs1: i64) -&gt; i64;
<a href=#23 id=23 data-nosnippet>23</a>
<a href=#24 id=24 data-nosnippet>24</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.clmul.i64"</span>]
<a href=#25 id=25 data-nosnippet>25</a>    </span><span class="kw">fn </span>_clmul_64(rs1: i64, rs2: i64) -&gt; i64;
<a href=#26 id=26 data-nosnippet>26</a>
<a href=#27 id=27 data-nosnippet>27</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.clmulh.i64"</span>]
<a href=#28 id=28 data-nosnippet>28</a>    </span><span class="kw">fn </span>_clmulh_64(rs1: i64, rs2: i64) -&gt; i64;
<a href=#29 id=29 data-nosnippet>29</a>
<a href=#30 id=30 data-nosnippet>30</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.clmulr.i64"</span>]
<a href=#31 id=31 data-nosnippet>31</a>    </span><span class="kw">fn </span>_clmulr_64(rs1: i64, rs2: i64) -&gt; i64;
<a href=#32 id=32 data-nosnippet>32</a>}
<a href=#33 id=33 data-nosnippet>33</a>
<a href=#34 id=34 data-nosnippet>34</a><span class="doccomment">/// Bitwise OR-Combine, byte granule
<a href=#35 id=35 data-nosnippet>35</a>///
<a href=#36 id=36 data-nosnippet>36</a>/// Combines the bits within every byte through a reciprocal bitwise logical OR. This sets the bits of each byte in
<a href=#37 id=37 data-nosnippet>37</a>/// the result rd to all zeros if no bit within the respective byte of rs is set, or to all ones if any bit within the
<a href=#38 id=38 data-nosnippet>38</a>/// respective byte of rs is set.
<a href=#39 id=39 data-nosnippet>39</a>///
<a href=#40 id=40 data-nosnippet>40</a>/// Source: RISC-V Bit-Manipulation ISA-extensions
<a href=#41 id=41 data-nosnippet>41</a>///
<a href=#42 id=42 data-nosnippet>42</a>/// Version: v1.0.0
<a href=#43 id=43 data-nosnippet>43</a>///
<a href=#44 id=44 data-nosnippet>44</a>/// Section: 2.24
<a href=#45 id=45 data-nosnippet>45</a></span><span class="attr">#[unstable(feature = <span class="string">"riscv_ext_intrinsics"</span>, issue = <span class="string">"114544"</span>)]
<a href=#46 id=46 data-nosnippet>46</a>#[target_feature(enable = <span class="string">"zbb"</span>)]
<a href=#47 id=47 data-nosnippet>47</a>#[cfg_attr(test, assert_instr(orc.b))]
<a href=#48 id=48 data-nosnippet>48</a>#[inline]
<a href=#49 id=49 data-nosnippet>49</a></span><span class="kw">pub fn </span>orc_b(rs: usize) -&gt; usize {
<a href=#50 id=50 data-nosnippet>50</a>    <span class="attr">#[cfg(target_arch = <span class="string">"riscv32"</span>)]
<a href=#51 id=51 data-nosnippet>51</a>    </span><span class="kw">unsafe </span>{
<a href=#52 id=52 data-nosnippet>52</a>        _orc_b_32(rs <span class="kw">as </span>i32) <span class="kw">as </span>usize
<a href=#53 id=53 data-nosnippet>53</a>    }
<a href=#54 id=54 data-nosnippet>54</a>
<a href=#55 id=55 data-nosnippet>55</a>    <span class="attr">#[cfg(target_arch = <span class="string">"riscv64"</span>)]
<a href=#56 id=56 data-nosnippet>56</a>    </span><span class="kw">unsafe </span>{
<a href=#57 id=57 data-nosnippet>57</a>        _orc_b_64(rs <span class="kw">as </span>i64) <span class="kw">as </span>usize
<a href=#58 id=58 data-nosnippet>58</a>    }
<a href=#59 id=59 data-nosnippet>59</a>}
<a href=#60 id=60 data-nosnippet>60</a>
<a href=#61 id=61 data-nosnippet>61</a><span class="doccomment">/// Carry-less multiply (low-part)
<a href=#62 id=62 data-nosnippet>62</a>///
<a href=#63 id=63 data-nosnippet>63</a>/// clmul produces the lower half of the 2Â·XLEN carry-less product.
<a href=#64 id=64 data-nosnippet>64</a>///
<a href=#65 id=65 data-nosnippet>65</a>/// Source: RISC-V Bit-Manipulation ISA-extensions
<a href=#66 id=66 data-nosnippet>66</a>///
<a href=#67 id=67 data-nosnippet>67</a>/// Version: v1.0.0
<a href=#68 id=68 data-nosnippet>68</a>///
<a href=#69 id=69 data-nosnippet>69</a>/// Section: 2.11
<a href=#70 id=70 data-nosnippet>70</a></span><span class="attr">#[unstable(feature = <span class="string">"riscv_ext_intrinsics"</span>, issue = <span class="string">"114544"</span>)]
<a href=#71 id=71 data-nosnippet>71</a>#[target_feature(enable = <span class="string">"zbc"</span>)]
<a href=#72 id=72 data-nosnippet>72</a>#[cfg_attr(test, assert_instr(clmul))]
<a href=#73 id=73 data-nosnippet>73</a>#[inline]
<a href=#74 id=74 data-nosnippet>74</a></span><span class="kw">pub fn </span>clmul(rs1: usize, rs2: usize) -&gt; usize {
<a href=#75 id=75 data-nosnippet>75</a>    <span class="attr">#[cfg(target_arch = <span class="string">"riscv32"</span>)]
<a href=#76 id=76 data-nosnippet>76</a>    </span><span class="kw">unsafe </span>{
<a href=#77 id=77 data-nosnippet>77</a>        _clmul_32(rs1 <span class="kw">as </span>i32, rs2 <span class="kw">as </span>i32) <span class="kw">as </span>usize
<a href=#78 id=78 data-nosnippet>78</a>    }
<a href=#79 id=79 data-nosnippet>79</a>
<a href=#80 id=80 data-nosnippet>80</a>    <span class="attr">#[cfg(target_arch = <span class="string">"riscv64"</span>)]
<a href=#81 id=81 data-nosnippet>81</a>    </span><span class="kw">unsafe </span>{
<a href=#82 id=82 data-nosnippet>82</a>        _clmul_64(rs1 <span class="kw">as </span>i64, rs2 <span class="kw">as </span>i64) <span class="kw">as </span>usize
<a href=#83 id=83 data-nosnippet>83</a>    }
<a href=#84 id=84 data-nosnippet>84</a>}
<a href=#85 id=85 data-nosnippet>85</a>
<a href=#86 id=86 data-nosnippet>86</a><span class="doccomment">/// Carry-less multiply (high-part)
<a href=#87 id=87 data-nosnippet>87</a>///
<a href=#88 id=88 data-nosnippet>88</a>/// clmulh produces the upper half of the 2Â·XLEN carry-less product.
<a href=#89 id=89 data-nosnippet>89</a>///
<a href=#90 id=90 data-nosnippet>90</a>/// Source: RISC-V Bit-Manipulation ISA-extensions
<a href=#91 id=91 data-nosnippet>91</a>///
<a href=#92 id=92 data-nosnippet>92</a>/// Version: v1.0.0
<a href=#93 id=93 data-nosnippet>93</a>///
<a href=#94 id=94 data-nosnippet>94</a>/// Section: 2.12
<a href=#95 id=95 data-nosnippet>95</a></span><span class="attr">#[unstable(feature = <span class="string">"riscv_ext_intrinsics"</span>, issue = <span class="string">"114544"</span>)]
<a href=#96 id=96 data-nosnippet>96</a>#[target_feature(enable = <span class="string">"zbc"</span>)]
<a href=#97 id=97 data-nosnippet>97</a>#[cfg_attr(test, assert_instr(clmulh))]
<a href=#98 id=98 data-nosnippet>98</a>#[inline]
<a href=#99 id=99 data-nosnippet>99</a></span><span class="kw">pub fn </span>clmulh(rs1: usize, rs2: usize) -&gt; usize {
<a href=#100 id=100 data-nosnippet>100</a>    <span class="attr">#[cfg(target_arch = <span class="string">"riscv32"</span>)]
<a href=#101 id=101 data-nosnippet>101</a>    </span><span class="kw">unsafe </span>{
<a href=#102 id=102 data-nosnippet>102</a>        _clmulh_32(rs1 <span class="kw">as </span>i32, rs2 <span class="kw">as </span>i32) <span class="kw">as </span>usize
<a href=#103 id=103 data-nosnippet>103</a>    }
<a href=#104 id=104 data-nosnippet>104</a>
<a href=#105 id=105 data-nosnippet>105</a>    <span class="attr">#[cfg(target_arch = <span class="string">"riscv64"</span>)]
<a href=#106 id=106 data-nosnippet>106</a>    </span><span class="kw">unsafe </span>{
<a href=#107 id=107 data-nosnippet>107</a>        _clmulh_64(rs1 <span class="kw">as </span>i64, rs2 <span class="kw">as </span>i64) <span class="kw">as </span>usize
<a href=#108 id=108 data-nosnippet>108</a>    }
<a href=#109 id=109 data-nosnippet>109</a>}
<a href=#110 id=110 data-nosnippet>110</a>
<a href=#111 id=111 data-nosnippet>111</a><span class="doccomment">/// Carry-less multiply (reversed)
<a href=#112 id=112 data-nosnippet>112</a>///
<a href=#113 id=113 data-nosnippet>113</a>/// clmulr produces bits 2Â·XLENâ2:XLEN-1 of the 2Â·XLEN carry-less product.
<a href=#114 id=114 data-nosnippet>114</a>///
<a href=#115 id=115 data-nosnippet>115</a>/// Source: RISC-V Bit-Manipulation ISA-extensions
<a href=#116 id=116 data-nosnippet>116</a>///
<a href=#117 id=117 data-nosnippet>117</a>/// Version: v1.0.0
<a href=#118 id=118 data-nosnippet>118</a>///
<a href=#119 id=119 data-nosnippet>119</a>/// Section: 2.13
<a href=#120 id=120 data-nosnippet>120</a></span><span class="attr">#[unstable(feature = <span class="string">"riscv_ext_intrinsics"</span>, issue = <span class="string">"114544"</span>)]
<a href=#121 id=121 data-nosnippet>121</a>#[target_feature(enable = <span class="string">"zbc"</span>)]
<a href=#122 id=122 data-nosnippet>122</a>#[cfg_attr(test, assert_instr(clmulr))]
<a href=#123 id=123 data-nosnippet>123</a>#[inline]
<a href=#124 id=124 data-nosnippet>124</a></span><span class="kw">pub fn </span>clmulr(rs1: usize, rs2: usize) -&gt; usize {
<a href=#125 id=125 data-nosnippet>125</a>    <span class="attr">#[cfg(target_arch = <span class="string">"riscv32"</span>)]
<a href=#126 id=126 data-nosnippet>126</a>    </span><span class="kw">unsafe </span>{
<a href=#127 id=127 data-nosnippet>127</a>        _clmulr_32(rs1 <span class="kw">as </span>i32, rs2 <span class="kw">as </span>i32) <span class="kw">as </span>usize
<a href=#128 id=128 data-nosnippet>128</a>    }
<a href=#129 id=129 data-nosnippet>129</a>
<a href=#130 id=130 data-nosnippet>130</a>    <span class="attr">#[cfg(target_arch = <span class="string">"riscv64"</span>)]
<a href=#131 id=131 data-nosnippet>131</a>    </span><span class="kw">unsafe </span>{
<a href=#132 id=132 data-nosnippet>132</a>        _clmulr_64(rs1 <span class="kw">as </span>i64, rs2 <span class="kw">as </span>i64) <span class="kw">as </span>usize
<a href=#133 id=133 data-nosnippet>133</a>    }
<a href=#134 id=134 data-nosnippet>134</a>}</code></pre></div></section></main></body></html>