// Seed: 2758620949
module module_0;
  always id_1 <= id_1;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  reg id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  reg id_3;
  id_4 :
  assert property (@(id_4 + 1'h0) 1) begin : LABEL_0
    begin : LABEL_0
      id_2 <= 1;
    end
  end
  initial id_4 <= id_3;
  assign id_3 = 1'b0;
  wand id_5;
  assign id_5 = 1;
endmodule
module module_2 (
    input supply0 id_0,
    input supply0 id_1,
    output logic id_2,
    input uwire id_3,
    input tri id_4,
    input wand id_5,
    output wire id_6
);
  always id_2 <= 1 == id_4;
  supply1 id_8;
  module_0 modCall_1 ();
  assign id_2 = 1 - 1;
  assign id_8 = id_0;
  assign id_6 = id_3;
endmodule
