

================================================================
== Vitis HLS Report for 'kernel_mhsa_Pipeline_TOKEN_COMPUTE'
================================================================
* Date:           Tue Sep 30 23:58:34 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.379 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min |  max  |                      Type                      |
    +---------+---------+----------+----------+-----+-------+------------------------------------------------+
    |      148|    32852|  0.592 us|  0.131 ms|  128|  32832|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- TOKEN_COMPUTE  |      146|    32850|       147|         64|          8|  1 ~ 512|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 64, depth = 147


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 147
* Pipeline : 1
  Pipeline-0 : II = 64, D = 147, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.02>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%t_1 = alloca i32 1" [kernel_MHSA.cpp:121]   --->   Operation 150 'alloca' 't_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%h_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %h_1"   --->   Operation 151 'read' 'h_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%p_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload"   --->   Operation 152 'read' 'p_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%p_reload64_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload64"   --->   Operation 153 'read' 'p_reload64_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%p_reload65_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload65"   --->   Operation 154 'read' 'p_reload65_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%p_reload66_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload66"   --->   Operation 155 'read' 'p_reload66_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%p_reload67_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload67"   --->   Operation 156 'read' 'p_reload67_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%p_reload68_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload68"   --->   Operation 157 'read' 'p_reload68_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%p_reload69_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload69"   --->   Operation 158 'read' 'p_reload69_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%p_reload70_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload70"   --->   Operation 159 'read' 'p_reload70_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%p_reload71_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload71"   --->   Operation 160 'read' 'p_reload71_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%p_reload72_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload72"   --->   Operation 161 'read' 'p_reload72_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%p_reload73_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload73"   --->   Operation 162 'read' 'p_reload73_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%p_reload74_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload74"   --->   Operation 163 'read' 'p_reload74_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%p_reload75_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload75"   --->   Operation 164 'read' 'p_reload75_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%p_reload76_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload76"   --->   Operation 165 'read' 'p_reload76_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%p_reload77_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload77"   --->   Operation 166 'read' 'p_reload77_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%p_reload78_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload78"   --->   Operation 167 'read' 'p_reload78_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%p_reload79_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload79"   --->   Operation 168 'read' 'p_reload79_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%p_reload80_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload80"   --->   Operation 169 'read' 'p_reload80_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%p_reload81_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload81"   --->   Operation 170 'read' 'p_reload81_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%p_reload82_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload82"   --->   Operation 171 'read' 'p_reload82_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%p_reload83_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload83"   --->   Operation 172 'read' 'p_reload83_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%p_reload84_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload84"   --->   Operation 173 'read' 'p_reload84_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%p_reload85_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload85"   --->   Operation 174 'read' 'p_reload85_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%p_reload86_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload86"   --->   Operation 175 'read' 'p_reload86_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%p_reload87_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload87"   --->   Operation 176 'read' 'p_reload87_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%p_reload88_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload88"   --->   Operation 177 'read' 'p_reload88_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%p_reload89_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload89"   --->   Operation 178 'read' 'p_reload89_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%p_reload90_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload90"   --->   Operation 179 'read' 'p_reload90_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%p_reload91_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload91"   --->   Operation 180 'read' 'p_reload91_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%p_reload92_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload92"   --->   Operation 181 'read' 'p_reload92_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%p_reload93_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload93"   --->   Operation 182 'read' 'p_reload93_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%p_reload94_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload94"   --->   Operation 183 'read' 'p_reload94_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%p_reload95_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload95"   --->   Operation 184 'read' 'p_reload95_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%p_reload96_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload96"   --->   Operation 185 'read' 'p_reload96_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%p_reload97_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload97"   --->   Operation 186 'read' 'p_reload97_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%p_reload98_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload98"   --->   Operation 187 'read' 'p_reload98_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%p_reload99_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload99"   --->   Operation 188 'read' 'p_reload99_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%p_reload100_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload100"   --->   Operation 189 'read' 'p_reload100_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%p_reload101_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload101"   --->   Operation 190 'read' 'p_reload101_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%p_reload102_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload102"   --->   Operation 191 'read' 'p_reload102_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%p_reload103_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload103"   --->   Operation 192 'read' 'p_reload103_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%p_reload104_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload104"   --->   Operation 193 'read' 'p_reload104_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%p_reload105_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload105"   --->   Operation 194 'read' 'p_reload105_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%p_reload106_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload106"   --->   Operation 195 'read' 'p_reload106_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%p_reload107_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload107"   --->   Operation 196 'read' 'p_reload107_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%p_reload108_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload108"   --->   Operation 197 'read' 'p_reload108_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%p_reload109_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload109"   --->   Operation 198 'read' 'p_reload109_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%p_reload110_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload110"   --->   Operation 199 'read' 'p_reload110_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%p_reload111_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload111"   --->   Operation 200 'read' 'p_reload111_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%p_reload112_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload112"   --->   Operation 201 'read' 'p_reload112_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%p_reload113_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload113"   --->   Operation 202 'read' 'p_reload113_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%p_reload114_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload114"   --->   Operation 203 'read' 'p_reload114_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%p_reload115_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload115"   --->   Operation 204 'read' 'p_reload115_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%p_reload116_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload116"   --->   Operation 205 'read' 'p_reload116_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%p_reload117_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload117"   --->   Operation 206 'read' 'p_reload117_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%p_reload118_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload118"   --->   Operation 207 'read' 'p_reload118_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%p_reload119_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload119"   --->   Operation 208 'read' 'p_reload119_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%p_reload120_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload120"   --->   Operation 209 'read' 'p_reload120_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%p_reload121_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload121"   --->   Operation 210 'read' 'p_reload121_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%p_reload122_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload122"   --->   Operation 211 'read' 'p_reload122_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%p_reload123_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload123"   --->   Operation 212 'read' 'p_reload123_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%p_reload124_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload124"   --->   Operation 213 'read' 'p_reload124_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%p_reload125_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload125"   --->   Operation 214 'read' 'p_reload125_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%p_reload126_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload126"   --->   Operation 215 'read' 'p_reload126_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%key_cache_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %key_cache"   --->   Operation 216 'read' 'key_cache_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln121_read = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %zext_ln121"   --->   Operation 217 'read' 'zext_ln121_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%select_ln100_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %select_ln100"   --->   Operation 218 'read' 'select_ln100_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln121_cast = zext i23 %zext_ln121_read"   --->   Operation 219 'zext' 'zext_ln121_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_68, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_72, void @empty_70, void @empty_115, i32 16, i32 16, i32 256, i32 256, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.39ns)   --->   "%store_ln121 = store i10 0, i10 %t_1" [kernel_MHSA.cpp:121]   --->   Operation 221 'store' 'store_ln121' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln0 = br void %DOT_COMPUTE"   --->   Operation 222 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%t = load i10 %t_1" [kernel_MHSA.cpp:121]   --->   Operation 223 'load' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln121_3 = zext i10 %t" [kernel_MHSA.cpp:121]   --->   Operation 224 'zext' 'zext_ln121_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.71ns)   --->   "%icmp_ln121 = icmp_eq  i33 %zext_ln121_3, i33 %select_ln100_read" [kernel_MHSA.cpp:121]   --->   Operation 225 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 0.71> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %fpga_resource_hint.DOT_COMPUTE.76, void %for.inc130.loopexit.exitStub" [kernel_MHSA.cpp:121]   --->   Operation 226 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %t, i10 0" [kernel_MHSA.cpp:121]   --->   Operation 227 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %t, i8 0" [kernel_MHSA.cpp:121]   --->   Operation 228 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln121_5 = zext i18 %tmp" [kernel_MHSA.cpp:121]   --->   Operation 229 'zext' 'zext_ln121_5' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.80ns)   --->   "%sub_ln121 = sub i20 %p_shl, i20 %zext_ln121_5" [kernel_MHSA.cpp:121]   --->   Operation 230 'sub' 'sub_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln121_4 = zext i20 %sub_ln121" [kernel_MHSA.cpp:121]   --->   Operation 231 'zext' 'zext_ln121_4' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.82ns)   --->   "%add_ln121 = add i24 %zext_ln121_4, i24 %zext_ln121_cast" [kernel_MHSA.cpp:121]   --->   Operation 232 'add' 'add_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.43ns)   --->   "%switch_ln135 = switch i4 %h_1_read, void %arrayidx1263.case.11, i4 0, void %arrayidx1263.case.0, i4 1, void %arrayidx1263.case.1, i4 2, void %arrayidx1263.case.2, i4 3, void %arrayidx1263.case.3, i4 4, void %arrayidx1263.case.4, i4 5, void %arrayidx1263.case.5, i4 6, void %arrayidx1263.case.6, i4 7, void %arrayidx1263.case.7, i4 8, void %arrayidx1263.case.8, i4 9, void %arrayidx1263.case.9, i4 10, void %arrayidx1263.case.10" [kernel_MHSA.cpp:135]   --->   Operation 233 'switch' 'switch_ln135' <Predicate = (!icmp_ln121)> <Delay = 0.43>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1263.exit" [kernel_MHSA.cpp:135]   --->   Operation 234 'br' 'br_ln135' <Predicate = (!icmp_ln121 & h_1_read == 10)> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1263.exit" [kernel_MHSA.cpp:135]   --->   Operation 235 'br' 'br_ln135' <Predicate = (!icmp_ln121 & h_1_read == 9)> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1263.exit" [kernel_MHSA.cpp:135]   --->   Operation 236 'br' 'br_ln135' <Predicate = (!icmp_ln121 & h_1_read == 8)> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1263.exit" [kernel_MHSA.cpp:135]   --->   Operation 237 'br' 'br_ln135' <Predicate = (!icmp_ln121 & h_1_read == 7)> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1263.exit" [kernel_MHSA.cpp:135]   --->   Operation 238 'br' 'br_ln135' <Predicate = (!icmp_ln121 & h_1_read == 6)> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1263.exit" [kernel_MHSA.cpp:135]   --->   Operation 239 'br' 'br_ln135' <Predicate = (!icmp_ln121 & h_1_read == 5)> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1263.exit" [kernel_MHSA.cpp:135]   --->   Operation 240 'br' 'br_ln135' <Predicate = (!icmp_ln121 & h_1_read == 4)> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1263.exit" [kernel_MHSA.cpp:135]   --->   Operation 241 'br' 'br_ln135' <Predicate = (!icmp_ln121 & h_1_read == 3)> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1263.exit" [kernel_MHSA.cpp:135]   --->   Operation 242 'br' 'br_ln135' <Predicate = (!icmp_ln121 & h_1_read == 2)> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1263.exit" [kernel_MHSA.cpp:135]   --->   Operation 243 'br' 'br_ln135' <Predicate = (!icmp_ln121 & h_1_read == 1)> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1263.exit" [kernel_MHSA.cpp:135]   --->   Operation 244 'br' 'br_ln135' <Predicate = (!icmp_ln121 & h_1_read == 0)> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln135 = br void %arrayidx1263.exit" [kernel_MHSA.cpp:135]   --->   Operation 245 'br' 'br_ln135' <Predicate = (!icmp_ln121 & h_1_read != 0 & h_1_read != 1 & h_1_read != 2 & h_1_read != 3 & h_1_read != 4 & h_1_read != 5 & h_1_read != 6 & h_1_read != 7 & h_1_read != 8 & h_1_read != 9 & h_1_read != 10)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 246 [1/1] (0.71ns)   --->   "%add_ln121_2 = add i10 %t, i10 1" [kernel_MHSA.cpp:121]   --->   Operation 246 'add' 'add_ln121_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %add_ln121, i2 0" [kernel_MHSA.cpp:121]   --->   Operation 247 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln121_2 = zext i26 %shl_ln2" [kernel_MHSA.cpp:121]   --->   Operation 248 'zext' 'zext_ln121_2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (1.01ns)   --->   "%add_ln121_1 = add i64 %zext_ln121_2, i64 %key_cache_read" [kernel_MHSA.cpp:121]   --->   Operation 249 'add' 'add_ln121_1' <Predicate = (!icmp_ln121)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln121_1, i32 2, i32 63" [kernel_MHSA.cpp:130]   --->   Operation 250 'partselect' 'trunc_ln' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln130 = sext i62 %trunc_ln" [kernel_MHSA.cpp:130]   --->   Operation 251 'sext' 'sext_ln130' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln130" [kernel_MHSA.cpp:130]   --->   Operation 252 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%muxLogicAXIMAddr_to_empty = muxlogic i32 %gmem2_addr"   --->   Operation 253 'muxlogic' 'muxLogicAXIMAddr_to_empty' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%muxLogicAXIMBurst_to_empty = muxlogic i64 64"   --->   Operation 254 'muxlogic' 'muxLogicAXIMBurst_to_empty' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 255 [11/11] (1.08ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 64" [kernel_MHSA.cpp:130]   --->   Operation 255 'readreq' 'empty' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 256 [1/1] (0.39ns)   --->   "%store_ln121 = store i10 %add_ln121_2, i10 %t_1" [kernel_MHSA.cpp:121]   --->   Operation 256 'store' 'store_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.39>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln121 = br void %DOT_COMPUTE" [kernel_MHSA.cpp:121]   --->   Operation 257 'br' 'br_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 258 [10/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 64" [kernel_MHSA.cpp:130]   --->   Operation 258 'readreq' 'empty' <Predicate = (!icmp_ln121)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 259 [9/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 64" [kernel_MHSA.cpp:130]   --->   Operation 259 'readreq' 'empty' <Predicate = (!icmp_ln121)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 260 [8/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 64" [kernel_MHSA.cpp:130]   --->   Operation 260 'readreq' 'empty' <Predicate = (!icmp_ln121)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 261 [7/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 64" [kernel_MHSA.cpp:130]   --->   Operation 261 'readreq' 'empty' <Predicate = (!icmp_ln121)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 262 [6/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 64" [kernel_MHSA.cpp:130]   --->   Operation 262 'readreq' 'empty' <Predicate = (!icmp_ln121)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 263 [5/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 64" [kernel_MHSA.cpp:130]   --->   Operation 263 'readreq' 'empty' <Predicate = (!icmp_ln121)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 264 [4/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 64" [kernel_MHSA.cpp:130]   --->   Operation 264 'readreq' 'empty' <Predicate = (!icmp_ln121)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 265 [3/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 64" [kernel_MHSA.cpp:130]   --->   Operation 265 'readreq' 'empty' <Predicate = (!icmp_ln121)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 266 [2/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 64" [kernel_MHSA.cpp:130]   --->   Operation 266 'readreq' 'empty' <Predicate = (!icmp_ln121)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.08>
ST_12 : Operation 267 [1/11] (1.08ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem2_addr, i64 64" [kernel_MHSA.cpp:130]   --->   Operation 267 'readreq' 'empty' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.37>
ST_13 : Operation 268 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read = muxlogic"   --->   Operation 268 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_13 : Operation 269 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 269 'read' 'gmem2_addr_read' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 270 [1/1] (0.00ns)   --->   "%k_val = bitcast i32 %gmem2_addr_read" [kernel_MHSA.cpp:130]   --->   Operation 270 'bitcast' 'k_val' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_13 : Operation 271 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul = muxlogic i32 %p_reload126_read"   --->   Operation 271 'muxlogic' 'muxLogicI0_to_mul' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_13 : Operation 272 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul = muxlogic i32 %k_val"   --->   Operation 272 'muxlogic' 'muxLogicI1_to_mul' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 14 <SV = 13> <Delay = 3.37>
ST_14 : Operation 273 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_1 = muxlogic"   --->   Operation 273 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_1' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_14 : Operation 274 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 274 'read' 'gmem2_addr_read_1' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 275 [1/1] (0.00ns)   --->   "%k_val_1 = bitcast i32 %gmem2_addr_read_1" [kernel_MHSA.cpp:130]   --->   Operation 275 'bitcast' 'k_val_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_14 : Operation 276 [3/3] (1.75ns) (share mux size 74)   --->   "%mul = fmul i32 %p_reload126_read, i32 %k_val" [kernel_MHSA.cpp:132]   --->   Operation 276 'fmul' 'mul' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 277 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_1 = muxlogic i32 %p_reload125_read"   --->   Operation 277 'muxlogic' 'muxLogicI0_to_mul117_1' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_14 : Operation 278 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_1 = muxlogic i32 %k_val_1"   --->   Operation 278 'muxlogic' 'muxLogicI1_to_mul117_1' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 15 <SV = 14> <Delay = 3.37>
ST_15 : Operation 279 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_2 = muxlogic"   --->   Operation 279 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_2' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_15 : Operation 280 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 280 'read' 'gmem2_addr_read_2' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 281 [1/1] (0.00ns)   --->   "%k_val_2 = bitcast i32 %gmem2_addr_read_2" [kernel_MHSA.cpp:130]   --->   Operation 281 'bitcast' 'k_val_2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_15 : Operation 282 [2/3] (2.08ns) (share mux size 74)   --->   "%mul = fmul i32 %p_reload126_read, i32 %k_val" [kernel_MHSA.cpp:132]   --->   Operation 282 'fmul' 'mul' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 283 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_1 = fmul i32 %p_reload125_read, i32 %k_val_1" [kernel_MHSA.cpp:132]   --->   Operation 283 'fmul' 'mul117_1' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 284 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_2 = muxlogic i32 %p_reload124_read"   --->   Operation 284 'muxlogic' 'muxLogicI0_to_mul117_2' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_15 : Operation 285 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_2 = muxlogic i32 %k_val_2"   --->   Operation 285 'muxlogic' 'muxLogicI1_to_mul117_2' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 16 <SV = 15> <Delay = 3.37>
ST_16 : Operation 286 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_3 = muxlogic"   --->   Operation 286 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_3' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_16 : Operation 287 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 287 'read' 'gmem2_addr_read_3' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 288 [1/1] (0.00ns)   --->   "%k_val_3 = bitcast i32 %gmem2_addr_read_3" [kernel_MHSA.cpp:130]   --->   Operation 288 'bitcast' 'k_val_3' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_16 : Operation 289 [1/3] (0.09ns) (share mux size 74)   --->   "%mul = fmul i32 %p_reload126_read, i32 %k_val" [kernel_MHSA.cpp:132]   --->   Operation 289 'fmul' 'mul' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 290 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 290 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_16 : Operation 291 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot = muxlogic i32 %mul"   --->   Operation 291 'muxlogic' 'muxLogicI0_to_dot' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_16 : Operation 292 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot = muxlogic i32 0"   --->   Operation 292 'muxlogic' 'muxLogicI1_to_dot' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_16 : Operation 293 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_1 = fmul i32 %p_reload125_read, i32 %k_val_1" [kernel_MHSA.cpp:132]   --->   Operation 293 'fmul' 'mul117_1' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 294 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_2 = fmul i32 %p_reload124_read, i32 %k_val_2" [kernel_MHSA.cpp:132]   --->   Operation 294 'fmul' 'mul117_2' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 295 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_3 = muxlogic i32 %p_reload123_read"   --->   Operation 295 'muxlogic' 'muxLogicI0_to_mul117_3' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_16 : Operation 296 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_3 = muxlogic i32 %k_val_3"   --->   Operation 296 'muxlogic' 'muxLogicI1_to_mul117_3' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 17 <SV = 16> <Delay = 3.37>
ST_17 : Operation 297 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_4 = muxlogic"   --->   Operation 297 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_4' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_17 : Operation 298 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 298 'read' 'gmem2_addr_read_4' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 299 [1/1] (0.00ns)   --->   "%k_val_4 = bitcast i32 %gmem2_addr_read_4" [kernel_MHSA.cpp:130]   --->   Operation 299 'bitcast' 'k_val_4' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 300 [1/1] (1.92ns) (share mux size 70)   --->   "%dot = fadd i32 %mul, i32 0" [kernel_MHSA.cpp:132]   --->   Operation 300 'fadd' 'dot' <Predicate = (!icmp_ln121)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 301 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_1 = fmul i32 %p_reload125_read, i32 %k_val_1" [kernel_MHSA.cpp:132]   --->   Operation 301 'fmul' 'mul117_1' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 302 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_1, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 302 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 303 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_2 = fmul i32 %p_reload124_read, i32 %k_val_2" [kernel_MHSA.cpp:132]   --->   Operation 303 'fmul' 'mul117_2' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 304 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_3 = fmul i32 %p_reload123_read, i32 %k_val_3" [kernel_MHSA.cpp:132]   --->   Operation 304 'fmul' 'mul117_3' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 305 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_4 = muxlogic i32 %p_reload122_read"   --->   Operation 305 'muxlogic' 'muxLogicI0_to_mul117_4' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_17 : Operation 306 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_4 = muxlogic i32 %k_val_4"   --->   Operation 306 'muxlogic' 'muxLogicI1_to_mul117_4' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 18 <SV = 17> <Delay = 3.37>
ST_18 : Operation 307 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_5 = muxlogic"   --->   Operation 307 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_5' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_18 : Operation 308 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 308 'read' 'gmem2_addr_read_5' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 309 [1/1] (0.00ns)   --->   "%k_val_5 = bitcast i32 %gmem2_addr_read_5" [kernel_MHSA.cpp:130]   --->   Operation 309 'bitcast' 'k_val_5' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_18 : Operation 310 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_1 = muxlogic i32 %dot"   --->   Operation 310 'muxlogic' 'muxLogicI0_to_dot_1' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_18 : Operation 311 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_1 = muxlogic i32 %mul117_1"   --->   Operation 311 'muxlogic' 'muxLogicI1_to_dot_1' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_18 : Operation 312 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_2 = fmul i32 %p_reload124_read, i32 %k_val_2" [kernel_MHSA.cpp:132]   --->   Operation 312 'fmul' 'mul117_2' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 313 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_2, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 313 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_18 : Operation 314 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_3 = fmul i32 %p_reload123_read, i32 %k_val_3" [kernel_MHSA.cpp:132]   --->   Operation 314 'fmul' 'mul117_3' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 315 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_4 = fmul i32 %p_reload122_read, i32 %k_val_4" [kernel_MHSA.cpp:132]   --->   Operation 315 'fmul' 'mul117_4' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 316 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_5 = muxlogic i32 %p_reload121_read"   --->   Operation 316 'muxlogic' 'muxLogicI0_to_mul117_5' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_18 : Operation 317 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_5 = muxlogic i32 %k_val_5"   --->   Operation 317 'muxlogic' 'muxLogicI1_to_mul117_5' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 19 <SV = 18> <Delay = 3.37>
ST_19 : Operation 318 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_6 = muxlogic"   --->   Operation 318 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_6' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_19 : Operation 319 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 319 'read' 'gmem2_addr_read_6' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 320 [1/1] (0.00ns)   --->   "%k_val_6 = bitcast i32 %gmem2_addr_read_6" [kernel_MHSA.cpp:130]   --->   Operation 320 'bitcast' 'k_val_6' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_19 : Operation 321 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_1 = fadd i32 %dot, i32 %mul117_1" [kernel_MHSA.cpp:132]   --->   Operation 321 'fadd' 'dot_1' <Predicate = (!icmp_ln121)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 322 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_3 = fmul i32 %p_reload123_read, i32 %k_val_3" [kernel_MHSA.cpp:132]   --->   Operation 322 'fmul' 'mul117_3' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 323 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_3, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 323 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_19 : Operation 324 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_4 = fmul i32 %p_reload122_read, i32 %k_val_4" [kernel_MHSA.cpp:132]   --->   Operation 324 'fmul' 'mul117_4' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 325 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_5 = fmul i32 %p_reload121_read, i32 %k_val_5" [kernel_MHSA.cpp:132]   --->   Operation 325 'fmul' 'mul117_5' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 326 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_6 = muxlogic i32 %p_reload120_read"   --->   Operation 326 'muxlogic' 'muxLogicI0_to_mul117_6' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_19 : Operation 327 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_6 = muxlogic i32 %k_val_6"   --->   Operation 327 'muxlogic' 'muxLogicI1_to_mul117_6' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 20 <SV = 19> <Delay = 3.37>
ST_20 : Operation 328 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_7 = muxlogic"   --->   Operation 328 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_7' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_20 : Operation 329 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 329 'read' 'gmem2_addr_read_7' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 330 [1/1] (0.00ns)   --->   "%k_val_7 = bitcast i32 %gmem2_addr_read_7" [kernel_MHSA.cpp:130]   --->   Operation 330 'bitcast' 'k_val_7' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_20 : Operation 331 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_2 = muxlogic i32 %dot_1"   --->   Operation 331 'muxlogic' 'muxLogicI0_to_dot_2' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_20 : Operation 332 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_2 = muxlogic i32 %mul117_2"   --->   Operation 332 'muxlogic' 'muxLogicI1_to_dot_2' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_20 : Operation 333 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_4 = fmul i32 %p_reload122_read, i32 %k_val_4" [kernel_MHSA.cpp:132]   --->   Operation 333 'fmul' 'mul117_4' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 334 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_4, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 334 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_20 : Operation 335 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_5 = fmul i32 %p_reload121_read, i32 %k_val_5" [kernel_MHSA.cpp:132]   --->   Operation 335 'fmul' 'mul117_5' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 336 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_6 = fmul i32 %p_reload120_read, i32 %k_val_6" [kernel_MHSA.cpp:132]   --->   Operation 336 'fmul' 'mul117_6' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 337 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_7 = muxlogic i32 %p_reload119_read"   --->   Operation 337 'muxlogic' 'muxLogicI0_to_mul117_7' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_20 : Operation 338 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_7 = muxlogic i32 %k_val_7"   --->   Operation 338 'muxlogic' 'muxLogicI1_to_mul117_7' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 21 <SV = 20> <Delay = 3.37>
ST_21 : Operation 339 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_8 = muxlogic"   --->   Operation 339 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_8' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_21 : Operation 340 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 340 'read' 'gmem2_addr_read_8' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 341 [1/1] (0.00ns)   --->   "%k_val_8 = bitcast i32 %gmem2_addr_read_8" [kernel_MHSA.cpp:130]   --->   Operation 341 'bitcast' 'k_val_8' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_21 : Operation 342 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_2 = fadd i32 %dot_1, i32 %mul117_2" [kernel_MHSA.cpp:132]   --->   Operation 342 'fadd' 'dot_2' <Predicate = (!icmp_ln121)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 343 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_5 = fmul i32 %p_reload121_read, i32 %k_val_5" [kernel_MHSA.cpp:132]   --->   Operation 343 'fmul' 'mul117_5' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 344 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_5, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 344 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_21 : Operation 345 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_6 = fmul i32 %p_reload120_read, i32 %k_val_6" [kernel_MHSA.cpp:132]   --->   Operation 345 'fmul' 'mul117_6' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 346 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_7 = fmul i32 %p_reload119_read, i32 %k_val_7" [kernel_MHSA.cpp:132]   --->   Operation 346 'fmul' 'mul117_7' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 347 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_8 = muxlogic i32 %p_reload118_read"   --->   Operation 347 'muxlogic' 'muxLogicI0_to_mul117_8' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_21 : Operation 348 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_8 = muxlogic i32 %k_val_8"   --->   Operation 348 'muxlogic' 'muxLogicI1_to_mul117_8' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 22 <SV = 21> <Delay = 3.37>
ST_22 : Operation 349 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_9 = muxlogic"   --->   Operation 349 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_9' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_22 : Operation 350 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 350 'read' 'gmem2_addr_read_9' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 351 [1/1] (0.00ns)   --->   "%k_val_9 = bitcast i32 %gmem2_addr_read_9" [kernel_MHSA.cpp:130]   --->   Operation 351 'bitcast' 'k_val_9' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_22 : Operation 352 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_3 = muxlogic i32 %dot_2"   --->   Operation 352 'muxlogic' 'muxLogicI0_to_dot_3' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_22 : Operation 353 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_3 = muxlogic i32 %mul117_3"   --->   Operation 353 'muxlogic' 'muxLogicI1_to_dot_3' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_22 : Operation 354 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_6 = fmul i32 %p_reload120_read, i32 %k_val_6" [kernel_MHSA.cpp:132]   --->   Operation 354 'fmul' 'mul117_6' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 355 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_6, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 355 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_22 : Operation 356 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_7 = fmul i32 %p_reload119_read, i32 %k_val_7" [kernel_MHSA.cpp:132]   --->   Operation 356 'fmul' 'mul117_7' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 357 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_8 = fmul i32 %p_reload118_read, i32 %k_val_8" [kernel_MHSA.cpp:132]   --->   Operation 357 'fmul' 'mul117_8' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 358 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_9 = muxlogic i32 %p_reload117_read"   --->   Operation 358 'muxlogic' 'muxLogicI0_to_mul117_9' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_22 : Operation 359 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_9 = muxlogic i32 %k_val_9"   --->   Operation 359 'muxlogic' 'muxLogicI1_to_mul117_9' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 23 <SV = 22> <Delay = 3.37>
ST_23 : Operation 360 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_10 = muxlogic"   --->   Operation 360 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_10' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_23 : Operation 361 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 361 'read' 'gmem2_addr_read_10' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 362 [1/1] (0.00ns)   --->   "%k_val_10 = bitcast i32 %gmem2_addr_read_10" [kernel_MHSA.cpp:130]   --->   Operation 362 'bitcast' 'k_val_10' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_23 : Operation 363 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_3 = fadd i32 %dot_2, i32 %mul117_3" [kernel_MHSA.cpp:132]   --->   Operation 363 'fadd' 'dot_3' <Predicate = (!icmp_ln121)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 364 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_7 = fmul i32 %p_reload119_read, i32 %k_val_7" [kernel_MHSA.cpp:132]   --->   Operation 364 'fmul' 'mul117_7' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 365 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_7, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 365 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_23 : Operation 366 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_8 = fmul i32 %p_reload118_read, i32 %k_val_8" [kernel_MHSA.cpp:132]   --->   Operation 366 'fmul' 'mul117_8' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 367 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_9 = fmul i32 %p_reload117_read, i32 %k_val_9" [kernel_MHSA.cpp:132]   --->   Operation 367 'fmul' 'mul117_9' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 368 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_s = muxlogic i32 %p_reload116_read"   --->   Operation 368 'muxlogic' 'muxLogicI0_to_mul117_s' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_23 : Operation 369 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_s = muxlogic i32 %k_val_10"   --->   Operation 369 'muxlogic' 'muxLogicI1_to_mul117_s' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 24 <SV = 23> <Delay = 3.37>
ST_24 : Operation 370 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_11 = muxlogic"   --->   Operation 370 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_11' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_24 : Operation 371 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 371 'read' 'gmem2_addr_read_11' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 372 [1/1] (0.00ns)   --->   "%k_val_11 = bitcast i32 %gmem2_addr_read_11" [kernel_MHSA.cpp:130]   --->   Operation 372 'bitcast' 'k_val_11' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_24 : Operation 373 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_4 = muxlogic i32 %dot_3"   --->   Operation 373 'muxlogic' 'muxLogicI0_to_dot_4' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_24 : Operation 374 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_4 = muxlogic i32 %mul117_4"   --->   Operation 374 'muxlogic' 'muxLogicI1_to_dot_4' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_24 : Operation 375 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_8 = fmul i32 %p_reload118_read, i32 %k_val_8" [kernel_MHSA.cpp:132]   --->   Operation 375 'fmul' 'mul117_8' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 376 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_8, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 376 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_24 : Operation 377 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_9 = fmul i32 %p_reload117_read, i32 %k_val_9" [kernel_MHSA.cpp:132]   --->   Operation 377 'fmul' 'mul117_9' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 378 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_s = fmul i32 %p_reload116_read, i32 %k_val_10" [kernel_MHSA.cpp:132]   --->   Operation 378 'fmul' 'mul117_s' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 379 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_10 = muxlogic i32 %p_reload115_read"   --->   Operation 379 'muxlogic' 'muxLogicI0_to_mul117_10' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_24 : Operation 380 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_10 = muxlogic i32 %k_val_11"   --->   Operation 380 'muxlogic' 'muxLogicI1_to_mul117_10' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 25 <SV = 24> <Delay = 3.37>
ST_25 : Operation 381 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_12 = muxlogic"   --->   Operation 381 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_12' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_25 : Operation 382 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 382 'read' 'gmem2_addr_read_12' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 383 [1/1] (0.00ns)   --->   "%k_val_12 = bitcast i32 %gmem2_addr_read_12" [kernel_MHSA.cpp:130]   --->   Operation 383 'bitcast' 'k_val_12' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_25 : Operation 384 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_4 = fadd i32 %dot_3, i32 %mul117_4" [kernel_MHSA.cpp:132]   --->   Operation 384 'fadd' 'dot_4' <Predicate = (!icmp_ln121)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 385 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_9 = fmul i32 %p_reload117_read, i32 %k_val_9" [kernel_MHSA.cpp:132]   --->   Operation 385 'fmul' 'mul117_9' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 386 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_9, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 386 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_25 : Operation 387 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_s = fmul i32 %p_reload116_read, i32 %k_val_10" [kernel_MHSA.cpp:132]   --->   Operation 387 'fmul' 'mul117_s' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 388 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_10 = fmul i32 %p_reload115_read, i32 %k_val_11" [kernel_MHSA.cpp:132]   --->   Operation 388 'fmul' 'mul117_10' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 389 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_11 = muxlogic i32 %p_reload114_read"   --->   Operation 389 'muxlogic' 'muxLogicI0_to_mul117_11' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_25 : Operation 390 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_11 = muxlogic i32 %k_val_12"   --->   Operation 390 'muxlogic' 'muxLogicI1_to_mul117_11' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 26 <SV = 25> <Delay = 3.37>
ST_26 : Operation 391 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_13 = muxlogic"   --->   Operation 391 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_13' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_26 : Operation 392 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 392 'read' 'gmem2_addr_read_13' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 393 [1/1] (0.00ns)   --->   "%k_val_13 = bitcast i32 %gmem2_addr_read_13" [kernel_MHSA.cpp:130]   --->   Operation 393 'bitcast' 'k_val_13' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_26 : Operation 394 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_5 = muxlogic i32 %dot_4"   --->   Operation 394 'muxlogic' 'muxLogicI0_to_dot_5' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_26 : Operation 395 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_5 = muxlogic i32 %mul117_5"   --->   Operation 395 'muxlogic' 'muxLogicI1_to_dot_5' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_26 : Operation 396 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_s = fmul i32 %p_reload116_read, i32 %k_val_10" [kernel_MHSA.cpp:132]   --->   Operation 396 'fmul' 'mul117_s' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 397 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_s, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 397 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_26 : Operation 398 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_10 = fmul i32 %p_reload115_read, i32 %k_val_11" [kernel_MHSA.cpp:132]   --->   Operation 398 'fmul' 'mul117_10' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 399 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_11 = fmul i32 %p_reload114_read, i32 %k_val_12" [kernel_MHSA.cpp:132]   --->   Operation 399 'fmul' 'mul117_11' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 400 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_12 = muxlogic i32 %p_reload113_read"   --->   Operation 400 'muxlogic' 'muxLogicI0_to_mul117_12' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_26 : Operation 401 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_12 = muxlogic i32 %k_val_13"   --->   Operation 401 'muxlogic' 'muxLogicI1_to_mul117_12' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 27 <SV = 26> <Delay = 3.37>
ST_27 : Operation 402 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_14 = muxlogic"   --->   Operation 402 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_14' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_27 : Operation 403 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 403 'read' 'gmem2_addr_read_14' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 404 [1/1] (0.00ns)   --->   "%k_val_14 = bitcast i32 %gmem2_addr_read_14" [kernel_MHSA.cpp:130]   --->   Operation 404 'bitcast' 'k_val_14' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_27 : Operation 405 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_5 = fadd i32 %dot_4, i32 %mul117_5" [kernel_MHSA.cpp:132]   --->   Operation 405 'fadd' 'dot_5' <Predicate = (!icmp_ln121)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 406 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_10 = fmul i32 %p_reload115_read, i32 %k_val_11" [kernel_MHSA.cpp:132]   --->   Operation 406 'fmul' 'mul117_10' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 407 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_10, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 407 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_27 : Operation 408 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_11 = fmul i32 %p_reload114_read, i32 %k_val_12" [kernel_MHSA.cpp:132]   --->   Operation 408 'fmul' 'mul117_11' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 409 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_12 = fmul i32 %p_reload113_read, i32 %k_val_13" [kernel_MHSA.cpp:132]   --->   Operation 409 'fmul' 'mul117_12' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 410 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_13 = muxlogic i32 %p_reload112_read"   --->   Operation 410 'muxlogic' 'muxLogicI0_to_mul117_13' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_27 : Operation 411 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_13 = muxlogic i32 %k_val_14"   --->   Operation 411 'muxlogic' 'muxLogicI1_to_mul117_13' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 28 <SV = 27> <Delay = 3.37>
ST_28 : Operation 412 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_15 = muxlogic"   --->   Operation 412 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_15' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_28 : Operation 413 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 413 'read' 'gmem2_addr_read_15' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 414 [1/1] (0.00ns)   --->   "%k_val_15 = bitcast i32 %gmem2_addr_read_15" [kernel_MHSA.cpp:130]   --->   Operation 414 'bitcast' 'k_val_15' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_28 : Operation 415 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_6 = muxlogic i32 %dot_5"   --->   Operation 415 'muxlogic' 'muxLogicI0_to_dot_6' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_28 : Operation 416 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_6 = muxlogic i32 %mul117_6"   --->   Operation 416 'muxlogic' 'muxLogicI1_to_dot_6' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_28 : Operation 417 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_11 = fmul i32 %p_reload114_read, i32 %k_val_12" [kernel_MHSA.cpp:132]   --->   Operation 417 'fmul' 'mul117_11' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 418 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_11, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 418 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_28 : Operation 419 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_12 = fmul i32 %p_reload113_read, i32 %k_val_13" [kernel_MHSA.cpp:132]   --->   Operation 419 'fmul' 'mul117_12' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 420 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_13 = fmul i32 %p_reload112_read, i32 %k_val_14" [kernel_MHSA.cpp:132]   --->   Operation 420 'fmul' 'mul117_13' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 421 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_14 = muxlogic i32 %p_reload111_read"   --->   Operation 421 'muxlogic' 'muxLogicI0_to_mul117_14' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_28 : Operation 422 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_14 = muxlogic i32 %k_val_15"   --->   Operation 422 'muxlogic' 'muxLogicI1_to_mul117_14' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 29 <SV = 28> <Delay = 3.37>
ST_29 : Operation 423 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_16 = muxlogic"   --->   Operation 423 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_16' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_29 : Operation 424 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_16 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 424 'read' 'gmem2_addr_read_16' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 425 [1/1] (0.00ns)   --->   "%k_val_16 = bitcast i32 %gmem2_addr_read_16" [kernel_MHSA.cpp:130]   --->   Operation 425 'bitcast' 'k_val_16' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_29 : Operation 426 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_6 = fadd i32 %dot_5, i32 %mul117_6" [kernel_MHSA.cpp:132]   --->   Operation 426 'fadd' 'dot_6' <Predicate = (!icmp_ln121)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 427 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_12 = fmul i32 %p_reload113_read, i32 %k_val_13" [kernel_MHSA.cpp:132]   --->   Operation 427 'fmul' 'mul117_12' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 428 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_12, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 428 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_29 : Operation 429 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_13 = fmul i32 %p_reload112_read, i32 %k_val_14" [kernel_MHSA.cpp:132]   --->   Operation 429 'fmul' 'mul117_13' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 430 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_14 = fmul i32 %p_reload111_read, i32 %k_val_15" [kernel_MHSA.cpp:132]   --->   Operation 430 'fmul' 'mul117_14' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 431 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_15 = muxlogic i32 %p_reload110_read"   --->   Operation 431 'muxlogic' 'muxLogicI0_to_mul117_15' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_29 : Operation 432 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_15 = muxlogic i32 %k_val_16"   --->   Operation 432 'muxlogic' 'muxLogicI1_to_mul117_15' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 30 <SV = 29> <Delay = 3.37>
ST_30 : Operation 433 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_17 = muxlogic"   --->   Operation 433 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_17' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_30 : Operation 434 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_17 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 434 'read' 'gmem2_addr_read_17' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 435 [1/1] (0.00ns)   --->   "%k_val_17 = bitcast i32 %gmem2_addr_read_17" [kernel_MHSA.cpp:130]   --->   Operation 435 'bitcast' 'k_val_17' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_30 : Operation 436 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_7 = muxlogic i32 %dot_6"   --->   Operation 436 'muxlogic' 'muxLogicI0_to_dot_7' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_30 : Operation 437 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_7 = muxlogic i32 %mul117_7"   --->   Operation 437 'muxlogic' 'muxLogicI1_to_dot_7' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_30 : Operation 438 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_13 = fmul i32 %p_reload112_read, i32 %k_val_14" [kernel_MHSA.cpp:132]   --->   Operation 438 'fmul' 'mul117_13' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 439 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_13, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 439 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_30 : Operation 440 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_14 = fmul i32 %p_reload111_read, i32 %k_val_15" [kernel_MHSA.cpp:132]   --->   Operation 440 'fmul' 'mul117_14' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 441 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_15 = fmul i32 %p_reload110_read, i32 %k_val_16" [kernel_MHSA.cpp:132]   --->   Operation 441 'fmul' 'mul117_15' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 442 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_16 = muxlogic i32 %p_reload109_read"   --->   Operation 442 'muxlogic' 'muxLogicI0_to_mul117_16' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_30 : Operation 443 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_16 = muxlogic i32 %k_val_17"   --->   Operation 443 'muxlogic' 'muxLogicI1_to_mul117_16' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 31 <SV = 30> <Delay = 3.37>
ST_31 : Operation 444 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_18 = muxlogic"   --->   Operation 444 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_18' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_31 : Operation 445 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_18 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 445 'read' 'gmem2_addr_read_18' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 446 [1/1] (0.00ns)   --->   "%k_val_18 = bitcast i32 %gmem2_addr_read_18" [kernel_MHSA.cpp:130]   --->   Operation 446 'bitcast' 'k_val_18' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_31 : Operation 447 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_7 = fadd i32 %dot_6, i32 %mul117_7" [kernel_MHSA.cpp:132]   --->   Operation 447 'fadd' 'dot_7' <Predicate = (!icmp_ln121)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 448 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_14 = fmul i32 %p_reload111_read, i32 %k_val_15" [kernel_MHSA.cpp:132]   --->   Operation 448 'fmul' 'mul117_14' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 449 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_14, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 449 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_31 : Operation 450 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_15 = fmul i32 %p_reload110_read, i32 %k_val_16" [kernel_MHSA.cpp:132]   --->   Operation 450 'fmul' 'mul117_15' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 451 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_16 = fmul i32 %p_reload109_read, i32 %k_val_17" [kernel_MHSA.cpp:132]   --->   Operation 451 'fmul' 'mul117_16' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 452 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_17 = muxlogic i32 %p_reload108_read"   --->   Operation 452 'muxlogic' 'muxLogicI0_to_mul117_17' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_31 : Operation 453 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_17 = muxlogic i32 %k_val_18"   --->   Operation 453 'muxlogic' 'muxLogicI1_to_mul117_17' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 32 <SV = 31> <Delay = 3.37>
ST_32 : Operation 454 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_19 = muxlogic"   --->   Operation 454 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_19' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_32 : Operation 455 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_19 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 455 'read' 'gmem2_addr_read_19' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 456 [1/1] (0.00ns)   --->   "%k_val_19 = bitcast i32 %gmem2_addr_read_19" [kernel_MHSA.cpp:130]   --->   Operation 456 'bitcast' 'k_val_19' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_32 : Operation 457 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_8 = muxlogic i32 %dot_7"   --->   Operation 457 'muxlogic' 'muxLogicI0_to_dot_8' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_32 : Operation 458 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_8 = muxlogic i32 %mul117_8"   --->   Operation 458 'muxlogic' 'muxLogicI1_to_dot_8' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_32 : Operation 459 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_15 = fmul i32 %p_reload110_read, i32 %k_val_16" [kernel_MHSA.cpp:132]   --->   Operation 459 'fmul' 'mul117_15' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 460 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_15, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 460 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_32 : Operation 461 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_16 = fmul i32 %p_reload109_read, i32 %k_val_17" [kernel_MHSA.cpp:132]   --->   Operation 461 'fmul' 'mul117_16' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 462 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_17 = fmul i32 %p_reload108_read, i32 %k_val_18" [kernel_MHSA.cpp:132]   --->   Operation 462 'fmul' 'mul117_17' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 463 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_18 = muxlogic i32 %p_reload107_read"   --->   Operation 463 'muxlogic' 'muxLogicI0_to_mul117_18' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_32 : Operation 464 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_18 = muxlogic i32 %k_val_19"   --->   Operation 464 'muxlogic' 'muxLogicI1_to_mul117_18' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 33 <SV = 32> <Delay = 3.37>
ST_33 : Operation 465 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_20 = muxlogic"   --->   Operation 465 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_20' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_33 : Operation 466 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_20 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 466 'read' 'gmem2_addr_read_20' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 467 [1/1] (0.00ns)   --->   "%k_val_20 = bitcast i32 %gmem2_addr_read_20" [kernel_MHSA.cpp:130]   --->   Operation 467 'bitcast' 'k_val_20' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_33 : Operation 468 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_8 = fadd i32 %dot_7, i32 %mul117_8" [kernel_MHSA.cpp:132]   --->   Operation 468 'fadd' 'dot_8' <Predicate = (!icmp_ln121)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 469 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_16 = fmul i32 %p_reload109_read, i32 %k_val_17" [kernel_MHSA.cpp:132]   --->   Operation 469 'fmul' 'mul117_16' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 470 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_16, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 470 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_33 : Operation 471 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_17 = fmul i32 %p_reload108_read, i32 %k_val_18" [kernel_MHSA.cpp:132]   --->   Operation 471 'fmul' 'mul117_17' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 472 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_18 = fmul i32 %p_reload107_read, i32 %k_val_19" [kernel_MHSA.cpp:132]   --->   Operation 472 'fmul' 'mul117_18' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 473 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_19 = muxlogic i32 %p_reload106_read"   --->   Operation 473 'muxlogic' 'muxLogicI0_to_mul117_19' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_33 : Operation 474 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_19 = muxlogic i32 %k_val_20"   --->   Operation 474 'muxlogic' 'muxLogicI1_to_mul117_19' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 34 <SV = 33> <Delay = 3.37>
ST_34 : Operation 475 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_21 = muxlogic"   --->   Operation 475 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_21' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_34 : Operation 476 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_21 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 476 'read' 'gmem2_addr_read_21' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 477 [1/1] (0.00ns)   --->   "%k_val_21 = bitcast i32 %gmem2_addr_read_21" [kernel_MHSA.cpp:130]   --->   Operation 477 'bitcast' 'k_val_21' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_34 : Operation 478 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_9 = muxlogic i32 %dot_8"   --->   Operation 478 'muxlogic' 'muxLogicI0_to_dot_9' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_34 : Operation 479 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_9 = muxlogic i32 %mul117_9"   --->   Operation 479 'muxlogic' 'muxLogicI1_to_dot_9' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_34 : Operation 480 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_17 = fmul i32 %p_reload108_read, i32 %k_val_18" [kernel_MHSA.cpp:132]   --->   Operation 480 'fmul' 'mul117_17' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 481 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_17, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 481 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_34 : Operation 482 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_18 = fmul i32 %p_reload107_read, i32 %k_val_19" [kernel_MHSA.cpp:132]   --->   Operation 482 'fmul' 'mul117_18' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 483 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_19 = fmul i32 %p_reload106_read, i32 %k_val_20" [kernel_MHSA.cpp:132]   --->   Operation 483 'fmul' 'mul117_19' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 484 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_20 = muxlogic i32 %p_reload105_read"   --->   Operation 484 'muxlogic' 'muxLogicI0_to_mul117_20' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_34 : Operation 485 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_20 = muxlogic i32 %k_val_21"   --->   Operation 485 'muxlogic' 'muxLogicI1_to_mul117_20' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 35 <SV = 34> <Delay = 3.37>
ST_35 : Operation 486 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_22 = muxlogic"   --->   Operation 486 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_22' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_35 : Operation 487 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_22 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 487 'read' 'gmem2_addr_read_22' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 488 [1/1] (0.00ns)   --->   "%k_val_22 = bitcast i32 %gmem2_addr_read_22" [kernel_MHSA.cpp:130]   --->   Operation 488 'bitcast' 'k_val_22' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_35 : Operation 489 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_9 = fadd i32 %dot_8, i32 %mul117_9" [kernel_MHSA.cpp:132]   --->   Operation 489 'fadd' 'dot_9' <Predicate = (!icmp_ln121)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 490 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_18 = fmul i32 %p_reload107_read, i32 %k_val_19" [kernel_MHSA.cpp:132]   --->   Operation 490 'fmul' 'mul117_18' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 491 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_18, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 491 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_35 : Operation 492 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_19 = fmul i32 %p_reload106_read, i32 %k_val_20" [kernel_MHSA.cpp:132]   --->   Operation 492 'fmul' 'mul117_19' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 493 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_20 = fmul i32 %p_reload105_read, i32 %k_val_21" [kernel_MHSA.cpp:132]   --->   Operation 493 'fmul' 'mul117_20' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 494 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_21 = muxlogic i32 %p_reload104_read"   --->   Operation 494 'muxlogic' 'muxLogicI0_to_mul117_21' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_35 : Operation 495 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_21 = muxlogic i32 %k_val_22"   --->   Operation 495 'muxlogic' 'muxLogicI1_to_mul117_21' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 36 <SV = 35> <Delay = 3.37>
ST_36 : Operation 496 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_23 = muxlogic"   --->   Operation 496 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_23' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_36 : Operation 497 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_23 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 497 'read' 'gmem2_addr_read_23' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 498 [1/1] (0.00ns)   --->   "%k_val_23 = bitcast i32 %gmem2_addr_read_23" [kernel_MHSA.cpp:130]   --->   Operation 498 'bitcast' 'k_val_23' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_36 : Operation 499 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_10 = muxlogic i32 %dot_9"   --->   Operation 499 'muxlogic' 'muxLogicI0_to_dot_10' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_36 : Operation 500 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_10 = muxlogic i32 %mul117_s"   --->   Operation 500 'muxlogic' 'muxLogicI1_to_dot_10' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_36 : Operation 501 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_19 = fmul i32 %p_reload106_read, i32 %k_val_20" [kernel_MHSA.cpp:132]   --->   Operation 501 'fmul' 'mul117_19' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 502 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_19, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 502 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_36 : Operation 503 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_20 = fmul i32 %p_reload105_read, i32 %k_val_21" [kernel_MHSA.cpp:132]   --->   Operation 503 'fmul' 'mul117_20' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 504 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_21 = fmul i32 %p_reload104_read, i32 %k_val_22" [kernel_MHSA.cpp:132]   --->   Operation 504 'fmul' 'mul117_21' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 505 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_22 = muxlogic i32 %p_reload103_read"   --->   Operation 505 'muxlogic' 'muxLogicI0_to_mul117_22' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_36 : Operation 506 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_22 = muxlogic i32 %k_val_23"   --->   Operation 506 'muxlogic' 'muxLogicI1_to_mul117_22' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 37 <SV = 36> <Delay = 3.37>
ST_37 : Operation 507 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_24 = muxlogic"   --->   Operation 507 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_24' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_37 : Operation 508 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_24 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 508 'read' 'gmem2_addr_read_24' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 509 [1/1] (0.00ns)   --->   "%k_val_24 = bitcast i32 %gmem2_addr_read_24" [kernel_MHSA.cpp:130]   --->   Operation 509 'bitcast' 'k_val_24' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_37 : Operation 510 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_10 = fadd i32 %dot_9, i32 %mul117_s" [kernel_MHSA.cpp:132]   --->   Operation 510 'fadd' 'dot_10' <Predicate = (!icmp_ln121)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 511 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_20 = fmul i32 %p_reload105_read, i32 %k_val_21" [kernel_MHSA.cpp:132]   --->   Operation 511 'fmul' 'mul117_20' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 512 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_20, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 512 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_37 : Operation 513 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_21 = fmul i32 %p_reload104_read, i32 %k_val_22" [kernel_MHSA.cpp:132]   --->   Operation 513 'fmul' 'mul117_21' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 514 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_22 = fmul i32 %p_reload103_read, i32 %k_val_23" [kernel_MHSA.cpp:132]   --->   Operation 514 'fmul' 'mul117_22' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 515 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_23 = muxlogic i32 %p_reload102_read"   --->   Operation 515 'muxlogic' 'muxLogicI0_to_mul117_23' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_37 : Operation 516 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_23 = muxlogic i32 %k_val_24"   --->   Operation 516 'muxlogic' 'muxLogicI1_to_mul117_23' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 38 <SV = 37> <Delay = 3.37>
ST_38 : Operation 517 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_25 = muxlogic"   --->   Operation 517 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_25' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_38 : Operation 518 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_25 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 518 'read' 'gmem2_addr_read_25' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 519 [1/1] (0.00ns)   --->   "%k_val_25 = bitcast i32 %gmem2_addr_read_25" [kernel_MHSA.cpp:130]   --->   Operation 519 'bitcast' 'k_val_25' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_38 : Operation 520 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_11 = muxlogic i32 %dot_10"   --->   Operation 520 'muxlogic' 'muxLogicI0_to_dot_11' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_38 : Operation 521 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_11 = muxlogic i32 %mul117_10"   --->   Operation 521 'muxlogic' 'muxLogicI1_to_dot_11' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_38 : Operation 522 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_21 = fmul i32 %p_reload104_read, i32 %k_val_22" [kernel_MHSA.cpp:132]   --->   Operation 522 'fmul' 'mul117_21' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 523 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_21, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 523 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_38 : Operation 524 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_22 = fmul i32 %p_reload103_read, i32 %k_val_23" [kernel_MHSA.cpp:132]   --->   Operation 524 'fmul' 'mul117_22' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 525 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_23 = fmul i32 %p_reload102_read, i32 %k_val_24" [kernel_MHSA.cpp:132]   --->   Operation 525 'fmul' 'mul117_23' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 526 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_24 = muxlogic i32 %p_reload101_read"   --->   Operation 526 'muxlogic' 'muxLogicI0_to_mul117_24' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_38 : Operation 527 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_24 = muxlogic i32 %k_val_25"   --->   Operation 527 'muxlogic' 'muxLogicI1_to_mul117_24' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 39 <SV = 38> <Delay = 3.37>
ST_39 : Operation 528 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_26 = muxlogic"   --->   Operation 528 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_26' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_39 : Operation 529 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_26 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 529 'read' 'gmem2_addr_read_26' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 530 [1/1] (0.00ns)   --->   "%k_val_26 = bitcast i32 %gmem2_addr_read_26" [kernel_MHSA.cpp:130]   --->   Operation 530 'bitcast' 'k_val_26' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_39 : Operation 531 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_11 = fadd i32 %dot_10, i32 %mul117_10" [kernel_MHSA.cpp:132]   --->   Operation 531 'fadd' 'dot_11' <Predicate = (!icmp_ln121)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 532 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_22 = fmul i32 %p_reload103_read, i32 %k_val_23" [kernel_MHSA.cpp:132]   --->   Operation 532 'fmul' 'mul117_22' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 533 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_22, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 533 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_39 : Operation 534 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_23 = fmul i32 %p_reload102_read, i32 %k_val_24" [kernel_MHSA.cpp:132]   --->   Operation 534 'fmul' 'mul117_23' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 535 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_24 = fmul i32 %p_reload101_read, i32 %k_val_25" [kernel_MHSA.cpp:132]   --->   Operation 535 'fmul' 'mul117_24' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 536 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_25 = muxlogic i32 %p_reload100_read"   --->   Operation 536 'muxlogic' 'muxLogicI0_to_mul117_25' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_39 : Operation 537 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_25 = muxlogic i32 %k_val_26"   --->   Operation 537 'muxlogic' 'muxLogicI1_to_mul117_25' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 40 <SV = 39> <Delay = 3.37>
ST_40 : Operation 538 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_27 = muxlogic"   --->   Operation 538 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_27' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_40 : Operation 539 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_27 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 539 'read' 'gmem2_addr_read_27' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 540 [1/1] (0.00ns)   --->   "%k_val_27 = bitcast i32 %gmem2_addr_read_27" [kernel_MHSA.cpp:130]   --->   Operation 540 'bitcast' 'k_val_27' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_40 : Operation 541 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_12 = muxlogic i32 %dot_11"   --->   Operation 541 'muxlogic' 'muxLogicI0_to_dot_12' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_40 : Operation 542 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_12 = muxlogic i32 %mul117_11"   --->   Operation 542 'muxlogic' 'muxLogicI1_to_dot_12' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_40 : Operation 543 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_23 = fmul i32 %p_reload102_read, i32 %k_val_24" [kernel_MHSA.cpp:132]   --->   Operation 543 'fmul' 'mul117_23' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 544 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_23, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 544 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_40 : Operation 545 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_24 = fmul i32 %p_reload101_read, i32 %k_val_25" [kernel_MHSA.cpp:132]   --->   Operation 545 'fmul' 'mul117_24' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 546 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_25 = fmul i32 %p_reload100_read, i32 %k_val_26" [kernel_MHSA.cpp:132]   --->   Operation 546 'fmul' 'mul117_25' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 547 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_26 = muxlogic i32 %p_reload99_read"   --->   Operation 547 'muxlogic' 'muxLogicI0_to_mul117_26' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_40 : Operation 548 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_26 = muxlogic i32 %k_val_27"   --->   Operation 548 'muxlogic' 'muxLogicI1_to_mul117_26' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 41 <SV = 40> <Delay = 3.37>
ST_41 : Operation 549 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_28 = muxlogic"   --->   Operation 549 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_28' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_41 : Operation 550 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_28 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 550 'read' 'gmem2_addr_read_28' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 551 [1/1] (0.00ns)   --->   "%k_val_28 = bitcast i32 %gmem2_addr_read_28" [kernel_MHSA.cpp:130]   --->   Operation 551 'bitcast' 'k_val_28' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_41 : Operation 552 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_12 = fadd i32 %dot_11, i32 %mul117_11" [kernel_MHSA.cpp:132]   --->   Operation 552 'fadd' 'dot_12' <Predicate = (!icmp_ln121)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 553 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_24 = fmul i32 %p_reload101_read, i32 %k_val_25" [kernel_MHSA.cpp:132]   --->   Operation 553 'fmul' 'mul117_24' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 554 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_24, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 554 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_41 : Operation 555 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_25 = fmul i32 %p_reload100_read, i32 %k_val_26" [kernel_MHSA.cpp:132]   --->   Operation 555 'fmul' 'mul117_25' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 556 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_26 = fmul i32 %p_reload99_read, i32 %k_val_27" [kernel_MHSA.cpp:132]   --->   Operation 556 'fmul' 'mul117_26' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 557 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_27 = muxlogic i32 %p_reload98_read"   --->   Operation 557 'muxlogic' 'muxLogicI0_to_mul117_27' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_41 : Operation 558 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_27 = muxlogic i32 %k_val_28"   --->   Operation 558 'muxlogic' 'muxLogicI1_to_mul117_27' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 42 <SV = 41> <Delay = 3.37>
ST_42 : Operation 559 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_29 = muxlogic"   --->   Operation 559 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_29' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_42 : Operation 560 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_29 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 560 'read' 'gmem2_addr_read_29' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 561 [1/1] (0.00ns)   --->   "%k_val_29 = bitcast i32 %gmem2_addr_read_29" [kernel_MHSA.cpp:130]   --->   Operation 561 'bitcast' 'k_val_29' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_42 : Operation 562 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_13 = muxlogic i32 %dot_12"   --->   Operation 562 'muxlogic' 'muxLogicI0_to_dot_13' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_42 : Operation 563 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_13 = muxlogic i32 %mul117_12"   --->   Operation 563 'muxlogic' 'muxLogicI1_to_dot_13' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_42 : Operation 564 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_25 = fmul i32 %p_reload100_read, i32 %k_val_26" [kernel_MHSA.cpp:132]   --->   Operation 564 'fmul' 'mul117_25' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 565 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_25, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 565 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_42 : Operation 566 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_26 = fmul i32 %p_reload99_read, i32 %k_val_27" [kernel_MHSA.cpp:132]   --->   Operation 566 'fmul' 'mul117_26' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 567 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_27 = fmul i32 %p_reload98_read, i32 %k_val_28" [kernel_MHSA.cpp:132]   --->   Operation 567 'fmul' 'mul117_27' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 568 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_28 = muxlogic i32 %p_reload97_read"   --->   Operation 568 'muxlogic' 'muxLogicI0_to_mul117_28' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_42 : Operation 569 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_28 = muxlogic i32 %k_val_29"   --->   Operation 569 'muxlogic' 'muxLogicI1_to_mul117_28' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 43 <SV = 42> <Delay = 3.37>
ST_43 : Operation 570 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_30 = muxlogic"   --->   Operation 570 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_30' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_43 : Operation 571 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_30 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 571 'read' 'gmem2_addr_read_30' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 572 [1/1] (0.00ns)   --->   "%k_val_30 = bitcast i32 %gmem2_addr_read_30" [kernel_MHSA.cpp:130]   --->   Operation 572 'bitcast' 'k_val_30' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_43 : Operation 573 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_13 = fadd i32 %dot_12, i32 %mul117_12" [kernel_MHSA.cpp:132]   --->   Operation 573 'fadd' 'dot_13' <Predicate = (!icmp_ln121)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 574 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_26 = fmul i32 %p_reload99_read, i32 %k_val_27" [kernel_MHSA.cpp:132]   --->   Operation 574 'fmul' 'mul117_26' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 575 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_26, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 575 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_43 : Operation 576 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_27 = fmul i32 %p_reload98_read, i32 %k_val_28" [kernel_MHSA.cpp:132]   --->   Operation 576 'fmul' 'mul117_27' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 577 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_28 = fmul i32 %p_reload97_read, i32 %k_val_29" [kernel_MHSA.cpp:132]   --->   Operation 577 'fmul' 'mul117_28' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 578 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_29 = muxlogic i32 %p_reload96_read"   --->   Operation 578 'muxlogic' 'muxLogicI0_to_mul117_29' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_43 : Operation 579 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_29 = muxlogic i32 %k_val_30"   --->   Operation 579 'muxlogic' 'muxLogicI1_to_mul117_29' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 44 <SV = 43> <Delay = 3.37>
ST_44 : Operation 580 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_31 = muxlogic"   --->   Operation 580 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_31' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_44 : Operation 581 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_31 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 581 'read' 'gmem2_addr_read_31' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 582 [1/1] (0.00ns)   --->   "%k_val_31 = bitcast i32 %gmem2_addr_read_31" [kernel_MHSA.cpp:130]   --->   Operation 582 'bitcast' 'k_val_31' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_44 : Operation 583 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_14 = muxlogic i32 %dot_13"   --->   Operation 583 'muxlogic' 'muxLogicI0_to_dot_14' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_44 : Operation 584 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_14 = muxlogic i32 %mul117_13"   --->   Operation 584 'muxlogic' 'muxLogicI1_to_dot_14' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_44 : Operation 585 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_27 = fmul i32 %p_reload98_read, i32 %k_val_28" [kernel_MHSA.cpp:132]   --->   Operation 585 'fmul' 'mul117_27' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 586 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_27, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 586 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_44 : Operation 587 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_28 = fmul i32 %p_reload97_read, i32 %k_val_29" [kernel_MHSA.cpp:132]   --->   Operation 587 'fmul' 'mul117_28' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 588 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_29 = fmul i32 %p_reload96_read, i32 %k_val_30" [kernel_MHSA.cpp:132]   --->   Operation 588 'fmul' 'mul117_29' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 589 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_30 = muxlogic i32 %p_reload95_read"   --->   Operation 589 'muxlogic' 'muxLogicI0_to_mul117_30' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_44 : Operation 590 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_30 = muxlogic i32 %k_val_31"   --->   Operation 590 'muxlogic' 'muxLogicI1_to_mul117_30' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 45 <SV = 44> <Delay = 3.37>
ST_45 : Operation 591 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_32 = muxlogic"   --->   Operation 591 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_32' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_45 : Operation 592 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_32 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 592 'read' 'gmem2_addr_read_32' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 593 [1/1] (0.00ns)   --->   "%k_val_32 = bitcast i32 %gmem2_addr_read_32" [kernel_MHSA.cpp:130]   --->   Operation 593 'bitcast' 'k_val_32' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_45 : Operation 594 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_14 = fadd i32 %dot_13, i32 %mul117_13" [kernel_MHSA.cpp:132]   --->   Operation 594 'fadd' 'dot_14' <Predicate = (!icmp_ln121)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 595 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_28 = fmul i32 %p_reload97_read, i32 %k_val_29" [kernel_MHSA.cpp:132]   --->   Operation 595 'fmul' 'mul117_28' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 596 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_28, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 596 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_45 : Operation 597 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_29 = fmul i32 %p_reload96_read, i32 %k_val_30" [kernel_MHSA.cpp:132]   --->   Operation 597 'fmul' 'mul117_29' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 598 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_30 = fmul i32 %p_reload95_read, i32 %k_val_31" [kernel_MHSA.cpp:132]   --->   Operation 598 'fmul' 'mul117_30' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 599 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_31 = muxlogic i32 %p_reload94_read"   --->   Operation 599 'muxlogic' 'muxLogicI0_to_mul117_31' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_45 : Operation 600 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_31 = muxlogic i32 %k_val_32"   --->   Operation 600 'muxlogic' 'muxLogicI1_to_mul117_31' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 46 <SV = 45> <Delay = 3.37>
ST_46 : Operation 601 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_33 = muxlogic"   --->   Operation 601 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_33' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_46 : Operation 602 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_33 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 602 'read' 'gmem2_addr_read_33' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 603 [1/1] (0.00ns)   --->   "%k_val_33 = bitcast i32 %gmem2_addr_read_33" [kernel_MHSA.cpp:130]   --->   Operation 603 'bitcast' 'k_val_33' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_46 : Operation 604 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_15 = muxlogic i32 %dot_14"   --->   Operation 604 'muxlogic' 'muxLogicI0_to_dot_15' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_46 : Operation 605 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_15 = muxlogic i32 %mul117_14"   --->   Operation 605 'muxlogic' 'muxLogicI1_to_dot_15' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_46 : Operation 606 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_29 = fmul i32 %p_reload96_read, i32 %k_val_30" [kernel_MHSA.cpp:132]   --->   Operation 606 'fmul' 'mul117_29' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 607 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_29, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 607 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_46 : Operation 608 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_30 = fmul i32 %p_reload95_read, i32 %k_val_31" [kernel_MHSA.cpp:132]   --->   Operation 608 'fmul' 'mul117_30' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 609 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_31 = fmul i32 %p_reload94_read, i32 %k_val_32" [kernel_MHSA.cpp:132]   --->   Operation 609 'fmul' 'mul117_31' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 610 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_32 = muxlogic i32 %p_reload93_read"   --->   Operation 610 'muxlogic' 'muxLogicI0_to_mul117_32' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_46 : Operation 611 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_32 = muxlogic i32 %k_val_33"   --->   Operation 611 'muxlogic' 'muxLogicI1_to_mul117_32' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 47 <SV = 46> <Delay = 3.37>
ST_47 : Operation 612 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_34 = muxlogic"   --->   Operation 612 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_34' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_47 : Operation 613 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_34 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 613 'read' 'gmem2_addr_read_34' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 614 [1/1] (0.00ns)   --->   "%k_val_34 = bitcast i32 %gmem2_addr_read_34" [kernel_MHSA.cpp:130]   --->   Operation 614 'bitcast' 'k_val_34' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_47 : Operation 615 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_15 = fadd i32 %dot_14, i32 %mul117_14" [kernel_MHSA.cpp:132]   --->   Operation 615 'fadd' 'dot_15' <Predicate = (!icmp_ln121)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 616 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_30 = fmul i32 %p_reload95_read, i32 %k_val_31" [kernel_MHSA.cpp:132]   --->   Operation 616 'fmul' 'mul117_30' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 617 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_30, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 617 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_47 : Operation 618 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_31 = fmul i32 %p_reload94_read, i32 %k_val_32" [kernel_MHSA.cpp:132]   --->   Operation 618 'fmul' 'mul117_31' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 619 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_32 = fmul i32 %p_reload93_read, i32 %k_val_33" [kernel_MHSA.cpp:132]   --->   Operation 619 'fmul' 'mul117_32' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 620 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_33 = muxlogic i32 %p_reload92_read"   --->   Operation 620 'muxlogic' 'muxLogicI0_to_mul117_33' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_47 : Operation 621 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_33 = muxlogic i32 %k_val_34"   --->   Operation 621 'muxlogic' 'muxLogicI1_to_mul117_33' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 48 <SV = 47> <Delay = 3.37>
ST_48 : Operation 622 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_35 = muxlogic"   --->   Operation 622 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_35' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_48 : Operation 623 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_35 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 623 'read' 'gmem2_addr_read_35' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 624 [1/1] (0.00ns)   --->   "%k_val_35 = bitcast i32 %gmem2_addr_read_35" [kernel_MHSA.cpp:130]   --->   Operation 624 'bitcast' 'k_val_35' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_48 : Operation 625 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_16 = muxlogic i32 %dot_15"   --->   Operation 625 'muxlogic' 'muxLogicI0_to_dot_16' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_48 : Operation 626 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_16 = muxlogic i32 %mul117_15"   --->   Operation 626 'muxlogic' 'muxLogicI1_to_dot_16' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_48 : Operation 627 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_31 = fmul i32 %p_reload94_read, i32 %k_val_32" [kernel_MHSA.cpp:132]   --->   Operation 627 'fmul' 'mul117_31' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 628 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_31, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 628 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_48 : Operation 629 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_32 = fmul i32 %p_reload93_read, i32 %k_val_33" [kernel_MHSA.cpp:132]   --->   Operation 629 'fmul' 'mul117_32' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 630 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_33 = fmul i32 %p_reload92_read, i32 %k_val_34" [kernel_MHSA.cpp:132]   --->   Operation 630 'fmul' 'mul117_33' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 631 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_34 = muxlogic i32 %p_reload91_read"   --->   Operation 631 'muxlogic' 'muxLogicI0_to_mul117_34' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_48 : Operation 632 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_34 = muxlogic i32 %k_val_35"   --->   Operation 632 'muxlogic' 'muxLogicI1_to_mul117_34' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 49 <SV = 48> <Delay = 3.37>
ST_49 : Operation 633 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_36 = muxlogic"   --->   Operation 633 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_36' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_49 : Operation 634 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_36 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 634 'read' 'gmem2_addr_read_36' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 635 [1/1] (0.00ns)   --->   "%k_val_36 = bitcast i32 %gmem2_addr_read_36" [kernel_MHSA.cpp:130]   --->   Operation 635 'bitcast' 'k_val_36' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_49 : Operation 636 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_16 = fadd i32 %dot_15, i32 %mul117_15" [kernel_MHSA.cpp:132]   --->   Operation 636 'fadd' 'dot_16' <Predicate = (!icmp_ln121)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 637 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_32 = fmul i32 %p_reload93_read, i32 %k_val_33" [kernel_MHSA.cpp:132]   --->   Operation 637 'fmul' 'mul117_32' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 638 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_32, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 638 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_49 : Operation 639 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_33 = fmul i32 %p_reload92_read, i32 %k_val_34" [kernel_MHSA.cpp:132]   --->   Operation 639 'fmul' 'mul117_33' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 640 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_34 = fmul i32 %p_reload91_read, i32 %k_val_35" [kernel_MHSA.cpp:132]   --->   Operation 640 'fmul' 'mul117_34' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 641 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_35 = muxlogic i32 %p_reload90_read"   --->   Operation 641 'muxlogic' 'muxLogicI0_to_mul117_35' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_49 : Operation 642 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_35 = muxlogic i32 %k_val_36"   --->   Operation 642 'muxlogic' 'muxLogicI1_to_mul117_35' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 50 <SV = 49> <Delay = 3.37>
ST_50 : Operation 643 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_37 = muxlogic"   --->   Operation 643 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_37' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_50 : Operation 644 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_37 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 644 'read' 'gmem2_addr_read_37' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 645 [1/1] (0.00ns)   --->   "%k_val_37 = bitcast i32 %gmem2_addr_read_37" [kernel_MHSA.cpp:130]   --->   Operation 645 'bitcast' 'k_val_37' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_50 : Operation 646 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_17 = muxlogic i32 %dot_16"   --->   Operation 646 'muxlogic' 'muxLogicI0_to_dot_17' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_50 : Operation 647 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_17 = muxlogic i32 %mul117_16"   --->   Operation 647 'muxlogic' 'muxLogicI1_to_dot_17' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_50 : Operation 648 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_33 = fmul i32 %p_reload92_read, i32 %k_val_34" [kernel_MHSA.cpp:132]   --->   Operation 648 'fmul' 'mul117_33' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 649 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_33, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 649 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_50 : Operation 650 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_34 = fmul i32 %p_reload91_read, i32 %k_val_35" [kernel_MHSA.cpp:132]   --->   Operation 650 'fmul' 'mul117_34' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 651 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_35 = fmul i32 %p_reload90_read, i32 %k_val_36" [kernel_MHSA.cpp:132]   --->   Operation 651 'fmul' 'mul117_35' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 652 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_36 = muxlogic i32 %p_reload89_read"   --->   Operation 652 'muxlogic' 'muxLogicI0_to_mul117_36' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_50 : Operation 653 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_36 = muxlogic i32 %k_val_37"   --->   Operation 653 'muxlogic' 'muxLogicI1_to_mul117_36' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 51 <SV = 50> <Delay = 3.37>
ST_51 : Operation 654 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_38 = muxlogic"   --->   Operation 654 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_38' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_51 : Operation 655 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_38 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 655 'read' 'gmem2_addr_read_38' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 656 [1/1] (0.00ns)   --->   "%k_val_38 = bitcast i32 %gmem2_addr_read_38" [kernel_MHSA.cpp:130]   --->   Operation 656 'bitcast' 'k_val_38' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_51 : Operation 657 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_17 = fadd i32 %dot_16, i32 %mul117_16" [kernel_MHSA.cpp:132]   --->   Operation 657 'fadd' 'dot_17' <Predicate = (!icmp_ln121)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 658 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_34 = fmul i32 %p_reload91_read, i32 %k_val_35" [kernel_MHSA.cpp:132]   --->   Operation 658 'fmul' 'mul117_34' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 659 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_34, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 659 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_51 : Operation 660 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_35 = fmul i32 %p_reload90_read, i32 %k_val_36" [kernel_MHSA.cpp:132]   --->   Operation 660 'fmul' 'mul117_35' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 661 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_36 = fmul i32 %p_reload89_read, i32 %k_val_37" [kernel_MHSA.cpp:132]   --->   Operation 661 'fmul' 'mul117_36' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 662 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_37 = muxlogic i32 %p_reload88_read"   --->   Operation 662 'muxlogic' 'muxLogicI0_to_mul117_37' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_51 : Operation 663 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_37 = muxlogic i32 %k_val_38"   --->   Operation 663 'muxlogic' 'muxLogicI1_to_mul117_37' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 52 <SV = 51> <Delay = 3.37>
ST_52 : Operation 664 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_39 = muxlogic"   --->   Operation 664 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_39' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_52 : Operation 665 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_39 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 665 'read' 'gmem2_addr_read_39' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 666 [1/1] (0.00ns)   --->   "%k_val_39 = bitcast i32 %gmem2_addr_read_39" [kernel_MHSA.cpp:130]   --->   Operation 666 'bitcast' 'k_val_39' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_52 : Operation 667 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_18 = muxlogic i32 %dot_17"   --->   Operation 667 'muxlogic' 'muxLogicI0_to_dot_18' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_52 : Operation 668 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_18 = muxlogic i32 %mul117_17"   --->   Operation 668 'muxlogic' 'muxLogicI1_to_dot_18' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_52 : Operation 669 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_35 = fmul i32 %p_reload90_read, i32 %k_val_36" [kernel_MHSA.cpp:132]   --->   Operation 669 'fmul' 'mul117_35' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 670 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_35, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 670 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_52 : Operation 671 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_36 = fmul i32 %p_reload89_read, i32 %k_val_37" [kernel_MHSA.cpp:132]   --->   Operation 671 'fmul' 'mul117_36' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 672 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_37 = fmul i32 %p_reload88_read, i32 %k_val_38" [kernel_MHSA.cpp:132]   --->   Operation 672 'fmul' 'mul117_37' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 673 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_38 = muxlogic i32 %p_reload87_read"   --->   Operation 673 'muxlogic' 'muxLogicI0_to_mul117_38' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_52 : Operation 674 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_38 = muxlogic i32 %k_val_39"   --->   Operation 674 'muxlogic' 'muxLogicI1_to_mul117_38' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 53 <SV = 52> <Delay = 3.37>
ST_53 : Operation 675 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_40 = muxlogic"   --->   Operation 675 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_40' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_53 : Operation 676 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_40 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 676 'read' 'gmem2_addr_read_40' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 677 [1/1] (0.00ns)   --->   "%k_val_40 = bitcast i32 %gmem2_addr_read_40" [kernel_MHSA.cpp:130]   --->   Operation 677 'bitcast' 'k_val_40' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_53 : Operation 678 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_18 = fadd i32 %dot_17, i32 %mul117_17" [kernel_MHSA.cpp:132]   --->   Operation 678 'fadd' 'dot_18' <Predicate = (!icmp_ln121)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 679 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_36 = fmul i32 %p_reload89_read, i32 %k_val_37" [kernel_MHSA.cpp:132]   --->   Operation 679 'fmul' 'mul117_36' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 680 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_36, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 680 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_53 : Operation 681 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_37 = fmul i32 %p_reload88_read, i32 %k_val_38" [kernel_MHSA.cpp:132]   --->   Operation 681 'fmul' 'mul117_37' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 682 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_38 = fmul i32 %p_reload87_read, i32 %k_val_39" [kernel_MHSA.cpp:132]   --->   Operation 682 'fmul' 'mul117_38' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 683 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_39 = muxlogic i32 %p_reload86_read"   --->   Operation 683 'muxlogic' 'muxLogicI0_to_mul117_39' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_53 : Operation 684 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_39 = muxlogic i32 %k_val_40"   --->   Operation 684 'muxlogic' 'muxLogicI1_to_mul117_39' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 54 <SV = 53> <Delay = 3.37>
ST_54 : Operation 685 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_41 = muxlogic"   --->   Operation 685 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_41' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_54 : Operation 686 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_41 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 686 'read' 'gmem2_addr_read_41' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 687 [1/1] (0.00ns)   --->   "%k_val_41 = bitcast i32 %gmem2_addr_read_41" [kernel_MHSA.cpp:130]   --->   Operation 687 'bitcast' 'k_val_41' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_54 : Operation 688 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_19 = muxlogic i32 %dot_18"   --->   Operation 688 'muxlogic' 'muxLogicI0_to_dot_19' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_54 : Operation 689 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_19 = muxlogic i32 %mul117_18"   --->   Operation 689 'muxlogic' 'muxLogicI1_to_dot_19' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_54 : Operation 690 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_37 = fmul i32 %p_reload88_read, i32 %k_val_38" [kernel_MHSA.cpp:132]   --->   Operation 690 'fmul' 'mul117_37' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 691 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_37, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 691 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_54 : Operation 692 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_38 = fmul i32 %p_reload87_read, i32 %k_val_39" [kernel_MHSA.cpp:132]   --->   Operation 692 'fmul' 'mul117_38' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 693 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_39 = fmul i32 %p_reload86_read, i32 %k_val_40" [kernel_MHSA.cpp:132]   --->   Operation 693 'fmul' 'mul117_39' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 694 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_40 = muxlogic i32 %p_reload85_read"   --->   Operation 694 'muxlogic' 'muxLogicI0_to_mul117_40' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_54 : Operation 695 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_40 = muxlogic i32 %k_val_41"   --->   Operation 695 'muxlogic' 'muxLogicI1_to_mul117_40' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 55 <SV = 54> <Delay = 3.37>
ST_55 : Operation 696 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_42 = muxlogic"   --->   Operation 696 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_42' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_55 : Operation 697 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_42 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 697 'read' 'gmem2_addr_read_42' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 698 [1/1] (0.00ns)   --->   "%k_val_42 = bitcast i32 %gmem2_addr_read_42" [kernel_MHSA.cpp:130]   --->   Operation 698 'bitcast' 'k_val_42' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_55 : Operation 699 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_19 = fadd i32 %dot_18, i32 %mul117_18" [kernel_MHSA.cpp:132]   --->   Operation 699 'fadd' 'dot_19' <Predicate = (!icmp_ln121)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 700 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_38 = fmul i32 %p_reload87_read, i32 %k_val_39" [kernel_MHSA.cpp:132]   --->   Operation 700 'fmul' 'mul117_38' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 701 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_38, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 701 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_55 : Operation 702 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_39 = fmul i32 %p_reload86_read, i32 %k_val_40" [kernel_MHSA.cpp:132]   --->   Operation 702 'fmul' 'mul117_39' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 703 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_40 = fmul i32 %p_reload85_read, i32 %k_val_41" [kernel_MHSA.cpp:132]   --->   Operation 703 'fmul' 'mul117_40' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 704 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_41 = muxlogic i32 %p_reload84_read"   --->   Operation 704 'muxlogic' 'muxLogicI0_to_mul117_41' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_55 : Operation 705 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_41 = muxlogic i32 %k_val_42"   --->   Operation 705 'muxlogic' 'muxLogicI1_to_mul117_41' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 56 <SV = 55> <Delay = 3.37>
ST_56 : Operation 706 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_43 = muxlogic"   --->   Operation 706 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_43' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_56 : Operation 707 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_43 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 707 'read' 'gmem2_addr_read_43' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 708 [1/1] (0.00ns)   --->   "%k_val_43 = bitcast i32 %gmem2_addr_read_43" [kernel_MHSA.cpp:130]   --->   Operation 708 'bitcast' 'k_val_43' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_56 : Operation 709 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_20 = muxlogic i32 %dot_19"   --->   Operation 709 'muxlogic' 'muxLogicI0_to_dot_20' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_56 : Operation 710 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_20 = muxlogic i32 %mul117_19"   --->   Operation 710 'muxlogic' 'muxLogicI1_to_dot_20' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_56 : Operation 711 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_39 = fmul i32 %p_reload86_read, i32 %k_val_40" [kernel_MHSA.cpp:132]   --->   Operation 711 'fmul' 'mul117_39' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 712 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_39, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 712 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_56 : Operation 713 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_40 = fmul i32 %p_reload85_read, i32 %k_val_41" [kernel_MHSA.cpp:132]   --->   Operation 713 'fmul' 'mul117_40' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 714 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_41 = fmul i32 %p_reload84_read, i32 %k_val_42" [kernel_MHSA.cpp:132]   --->   Operation 714 'fmul' 'mul117_41' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 715 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_42 = muxlogic i32 %p_reload83_read"   --->   Operation 715 'muxlogic' 'muxLogicI0_to_mul117_42' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_56 : Operation 716 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_42 = muxlogic i32 %k_val_43"   --->   Operation 716 'muxlogic' 'muxLogicI1_to_mul117_42' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 57 <SV = 56> <Delay = 3.37>
ST_57 : Operation 717 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_44 = muxlogic"   --->   Operation 717 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_44' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_57 : Operation 718 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_44 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 718 'read' 'gmem2_addr_read_44' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 719 [1/1] (0.00ns)   --->   "%k_val_44 = bitcast i32 %gmem2_addr_read_44" [kernel_MHSA.cpp:130]   --->   Operation 719 'bitcast' 'k_val_44' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_57 : Operation 720 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_20 = fadd i32 %dot_19, i32 %mul117_19" [kernel_MHSA.cpp:132]   --->   Operation 720 'fadd' 'dot_20' <Predicate = (!icmp_ln121)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 721 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_40 = fmul i32 %p_reload85_read, i32 %k_val_41" [kernel_MHSA.cpp:132]   --->   Operation 721 'fmul' 'mul117_40' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 722 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_40, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 722 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_57 : Operation 723 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_41 = fmul i32 %p_reload84_read, i32 %k_val_42" [kernel_MHSA.cpp:132]   --->   Operation 723 'fmul' 'mul117_41' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 724 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_42 = fmul i32 %p_reload83_read, i32 %k_val_43" [kernel_MHSA.cpp:132]   --->   Operation 724 'fmul' 'mul117_42' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 725 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_43 = muxlogic i32 %p_reload82_read"   --->   Operation 725 'muxlogic' 'muxLogicI0_to_mul117_43' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_57 : Operation 726 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_43 = muxlogic i32 %k_val_44"   --->   Operation 726 'muxlogic' 'muxLogicI1_to_mul117_43' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 58 <SV = 57> <Delay = 3.37>
ST_58 : Operation 727 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_45 = muxlogic"   --->   Operation 727 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_45' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_58 : Operation 728 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_45 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 728 'read' 'gmem2_addr_read_45' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 729 [1/1] (0.00ns)   --->   "%k_val_45 = bitcast i32 %gmem2_addr_read_45" [kernel_MHSA.cpp:130]   --->   Operation 729 'bitcast' 'k_val_45' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_58 : Operation 730 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_21 = muxlogic i32 %dot_20"   --->   Operation 730 'muxlogic' 'muxLogicI0_to_dot_21' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_58 : Operation 731 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_21 = muxlogic i32 %mul117_20"   --->   Operation 731 'muxlogic' 'muxLogicI1_to_dot_21' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_58 : Operation 732 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_41 = fmul i32 %p_reload84_read, i32 %k_val_42" [kernel_MHSA.cpp:132]   --->   Operation 732 'fmul' 'mul117_41' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 733 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_41, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 733 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_58 : Operation 734 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_42 = fmul i32 %p_reload83_read, i32 %k_val_43" [kernel_MHSA.cpp:132]   --->   Operation 734 'fmul' 'mul117_42' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 735 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_43 = fmul i32 %p_reload82_read, i32 %k_val_44" [kernel_MHSA.cpp:132]   --->   Operation 735 'fmul' 'mul117_43' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 736 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_44 = muxlogic i32 %p_reload81_read"   --->   Operation 736 'muxlogic' 'muxLogicI0_to_mul117_44' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_58 : Operation 737 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_44 = muxlogic i32 %k_val_45"   --->   Operation 737 'muxlogic' 'muxLogicI1_to_mul117_44' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 59 <SV = 58> <Delay = 3.37>
ST_59 : Operation 738 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_46 = muxlogic"   --->   Operation 738 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_46' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_59 : Operation 739 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_46 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 739 'read' 'gmem2_addr_read_46' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 740 [1/1] (0.00ns)   --->   "%k_val_46 = bitcast i32 %gmem2_addr_read_46" [kernel_MHSA.cpp:130]   --->   Operation 740 'bitcast' 'k_val_46' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_59 : Operation 741 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_21 = fadd i32 %dot_20, i32 %mul117_20" [kernel_MHSA.cpp:132]   --->   Operation 741 'fadd' 'dot_21' <Predicate = (!icmp_ln121)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 742 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_42 = fmul i32 %p_reload83_read, i32 %k_val_43" [kernel_MHSA.cpp:132]   --->   Operation 742 'fmul' 'mul117_42' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 743 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_42, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 743 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_59 : Operation 744 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_43 = fmul i32 %p_reload82_read, i32 %k_val_44" [kernel_MHSA.cpp:132]   --->   Operation 744 'fmul' 'mul117_43' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 745 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_44 = fmul i32 %p_reload81_read, i32 %k_val_45" [kernel_MHSA.cpp:132]   --->   Operation 745 'fmul' 'mul117_44' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 746 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_45 = muxlogic i32 %p_reload80_read"   --->   Operation 746 'muxlogic' 'muxLogicI0_to_mul117_45' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_59 : Operation 747 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_45 = muxlogic i32 %k_val_46"   --->   Operation 747 'muxlogic' 'muxLogicI1_to_mul117_45' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 60 <SV = 59> <Delay = 3.37>
ST_60 : Operation 748 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_47 = muxlogic"   --->   Operation 748 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_47' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_60 : Operation 749 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_47 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 749 'read' 'gmem2_addr_read_47' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 750 [1/1] (0.00ns)   --->   "%k_val_47 = bitcast i32 %gmem2_addr_read_47" [kernel_MHSA.cpp:130]   --->   Operation 750 'bitcast' 'k_val_47' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_60 : Operation 751 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_22 = muxlogic i32 %dot_21"   --->   Operation 751 'muxlogic' 'muxLogicI0_to_dot_22' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_60 : Operation 752 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_22 = muxlogic i32 %mul117_21"   --->   Operation 752 'muxlogic' 'muxLogicI1_to_dot_22' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_60 : Operation 753 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_43 = fmul i32 %p_reload82_read, i32 %k_val_44" [kernel_MHSA.cpp:132]   --->   Operation 753 'fmul' 'mul117_43' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 754 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_43, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 754 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_60 : Operation 755 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_44 = fmul i32 %p_reload81_read, i32 %k_val_45" [kernel_MHSA.cpp:132]   --->   Operation 755 'fmul' 'mul117_44' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 756 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_45 = fmul i32 %p_reload80_read, i32 %k_val_46" [kernel_MHSA.cpp:132]   --->   Operation 756 'fmul' 'mul117_45' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 757 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_46 = muxlogic i32 %p_reload79_read"   --->   Operation 757 'muxlogic' 'muxLogicI0_to_mul117_46' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_60 : Operation 758 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_46 = muxlogic i32 %k_val_47"   --->   Operation 758 'muxlogic' 'muxLogicI1_to_mul117_46' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 61 <SV = 60> <Delay = 3.37>
ST_61 : Operation 759 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_48 = muxlogic"   --->   Operation 759 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_48' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_61 : Operation 760 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_48 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 760 'read' 'gmem2_addr_read_48' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 761 [1/1] (0.00ns)   --->   "%k_val_48 = bitcast i32 %gmem2_addr_read_48" [kernel_MHSA.cpp:130]   --->   Operation 761 'bitcast' 'k_val_48' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_61 : Operation 762 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_22 = fadd i32 %dot_21, i32 %mul117_21" [kernel_MHSA.cpp:132]   --->   Operation 762 'fadd' 'dot_22' <Predicate = (!icmp_ln121)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 763 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_44 = fmul i32 %p_reload81_read, i32 %k_val_45" [kernel_MHSA.cpp:132]   --->   Operation 763 'fmul' 'mul117_44' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 764 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_44, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 764 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_61 : Operation 765 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_45 = fmul i32 %p_reload80_read, i32 %k_val_46" [kernel_MHSA.cpp:132]   --->   Operation 765 'fmul' 'mul117_45' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 766 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_46 = fmul i32 %p_reload79_read, i32 %k_val_47" [kernel_MHSA.cpp:132]   --->   Operation 766 'fmul' 'mul117_46' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 767 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_47 = muxlogic i32 %p_reload78_read"   --->   Operation 767 'muxlogic' 'muxLogicI0_to_mul117_47' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_61 : Operation 768 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_47 = muxlogic i32 %k_val_48"   --->   Operation 768 'muxlogic' 'muxLogicI1_to_mul117_47' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 62 <SV = 61> <Delay = 3.37>
ST_62 : Operation 769 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_49 = muxlogic"   --->   Operation 769 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_49' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_62 : Operation 770 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_49 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 770 'read' 'gmem2_addr_read_49' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 771 [1/1] (0.00ns)   --->   "%k_val_49 = bitcast i32 %gmem2_addr_read_49" [kernel_MHSA.cpp:130]   --->   Operation 771 'bitcast' 'k_val_49' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_62 : Operation 772 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_23 = muxlogic i32 %dot_22"   --->   Operation 772 'muxlogic' 'muxLogicI0_to_dot_23' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_62 : Operation 773 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_23 = muxlogic i32 %mul117_22"   --->   Operation 773 'muxlogic' 'muxLogicI1_to_dot_23' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_62 : Operation 774 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_45 = fmul i32 %p_reload80_read, i32 %k_val_46" [kernel_MHSA.cpp:132]   --->   Operation 774 'fmul' 'mul117_45' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 775 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_45, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 775 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_62 : Operation 776 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_46 = fmul i32 %p_reload79_read, i32 %k_val_47" [kernel_MHSA.cpp:132]   --->   Operation 776 'fmul' 'mul117_46' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 777 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_47 = fmul i32 %p_reload78_read, i32 %k_val_48" [kernel_MHSA.cpp:132]   --->   Operation 777 'fmul' 'mul117_47' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 778 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_48 = muxlogic i32 %p_reload77_read"   --->   Operation 778 'muxlogic' 'muxLogicI0_to_mul117_48' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_62 : Operation 779 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_48 = muxlogic i32 %k_val_49"   --->   Operation 779 'muxlogic' 'muxLogicI1_to_mul117_48' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 63 <SV = 62> <Delay = 3.37>
ST_63 : Operation 780 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_50 = muxlogic"   --->   Operation 780 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_50' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_63 : Operation 781 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_50 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 781 'read' 'gmem2_addr_read_50' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 782 [1/1] (0.00ns)   --->   "%k_val_50 = bitcast i32 %gmem2_addr_read_50" [kernel_MHSA.cpp:130]   --->   Operation 782 'bitcast' 'k_val_50' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_63 : Operation 783 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_23 = fadd i32 %dot_22, i32 %mul117_22" [kernel_MHSA.cpp:132]   --->   Operation 783 'fadd' 'dot_23' <Predicate = (!icmp_ln121)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 784 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_46 = fmul i32 %p_reload79_read, i32 %k_val_47" [kernel_MHSA.cpp:132]   --->   Operation 784 'fmul' 'mul117_46' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 785 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_46, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 785 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_63 : Operation 786 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_47 = fmul i32 %p_reload78_read, i32 %k_val_48" [kernel_MHSA.cpp:132]   --->   Operation 786 'fmul' 'mul117_47' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 787 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_48 = fmul i32 %p_reload77_read, i32 %k_val_49" [kernel_MHSA.cpp:132]   --->   Operation 787 'fmul' 'mul117_48' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 788 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_49 = muxlogic i32 %p_reload76_read"   --->   Operation 788 'muxlogic' 'muxLogicI0_to_mul117_49' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_63 : Operation 789 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_49 = muxlogic i32 %k_val_50"   --->   Operation 789 'muxlogic' 'muxLogicI1_to_mul117_49' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 64 <SV = 63> <Delay = 3.37>
ST_64 : Operation 790 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_51 = muxlogic"   --->   Operation 790 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_51' <Predicate = (!icmp_ln121)> <Delay = 0.94>
ST_64 : Operation 791 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_51 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 791 'read' 'gmem2_addr_read_51' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 792 [1/1] (0.00ns)   --->   "%k_val_51 = bitcast i32 %gmem2_addr_read_51" [kernel_MHSA.cpp:130]   --->   Operation 792 'bitcast' 'k_val_51' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_64 : Operation 793 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_24 = muxlogic i32 %dot_23"   --->   Operation 793 'muxlogic' 'muxLogicI0_to_dot_24' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_64 : Operation 794 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_24 = muxlogic i32 %mul117_23"   --->   Operation 794 'muxlogic' 'muxLogicI1_to_dot_24' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_64 : Operation 795 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_47 = fmul i32 %p_reload78_read, i32 %k_val_48" [kernel_MHSA.cpp:132]   --->   Operation 795 'fmul' 'mul117_47' <Predicate = (!icmp_ln121)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 796 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_47, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 796 'specfucore' 'specfucore_ln131' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_64 : Operation 797 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_48 = fmul i32 %p_reload77_read, i32 %k_val_49" [kernel_MHSA.cpp:132]   --->   Operation 797 'fmul' 'mul117_48' <Predicate = (!icmp_ln121)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 798 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_49 = fmul i32 %p_reload76_read, i32 %k_val_50" [kernel_MHSA.cpp:132]   --->   Operation 798 'fmul' 'mul117_49' <Predicate = (!icmp_ln121)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 799 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_50 = muxlogic i32 %p_reload75_read"   --->   Operation 799 'muxlogic' 'muxLogicI0_to_mul117_50' <Predicate = (!icmp_ln121)> <Delay = 1.35>
ST_64 : Operation 800 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_50 = muxlogic i32 %k_val_51"   --->   Operation 800 'muxlogic' 'muxLogicI1_to_mul117_50' <Predicate = (!icmp_ln121)> <Delay = 1.35>

State 65 <SV = 64> <Delay = 3.37>
ST_65 : Operation 801 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_52 = muxlogic"   --->   Operation 801 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_52' <Predicate = true> <Delay = 0.94>
ST_65 : Operation 802 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_52 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 802 'read' 'gmem2_addr_read_52' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 803 [1/1] (0.00ns)   --->   "%k_val_52 = bitcast i32 %gmem2_addr_read_52" [kernel_MHSA.cpp:130]   --->   Operation 803 'bitcast' 'k_val_52' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 804 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_24 = fadd i32 %dot_23, i32 %mul117_23" [kernel_MHSA.cpp:132]   --->   Operation 804 'fadd' 'dot_24' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 805 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_48 = fmul i32 %p_reload77_read, i32 %k_val_49" [kernel_MHSA.cpp:132]   --->   Operation 805 'fmul' 'mul117_48' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 806 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_48, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 806 'specfucore' 'specfucore_ln131' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 807 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_49 = fmul i32 %p_reload76_read, i32 %k_val_50" [kernel_MHSA.cpp:132]   --->   Operation 807 'fmul' 'mul117_49' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 808 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_50 = fmul i32 %p_reload75_read, i32 %k_val_51" [kernel_MHSA.cpp:132]   --->   Operation 808 'fmul' 'mul117_50' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 809 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_51 = muxlogic i32 %p_reload74_read"   --->   Operation 809 'muxlogic' 'muxLogicI0_to_mul117_51' <Predicate = true> <Delay = 1.35>
ST_65 : Operation 810 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_51 = muxlogic i32 %k_val_52"   --->   Operation 810 'muxlogic' 'muxLogicI1_to_mul117_51' <Predicate = true> <Delay = 1.35>

State 66 <SV = 65> <Delay = 3.37>
ST_66 : Operation 811 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_53 = muxlogic"   --->   Operation 811 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_53' <Predicate = true> <Delay = 0.94>
ST_66 : Operation 812 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_53 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 812 'read' 'gmem2_addr_read_53' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 813 [1/1] (0.00ns)   --->   "%k_val_53 = bitcast i32 %gmem2_addr_read_53" [kernel_MHSA.cpp:130]   --->   Operation 813 'bitcast' 'k_val_53' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 814 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_25 = muxlogic i32 %dot_24"   --->   Operation 814 'muxlogic' 'muxLogicI0_to_dot_25' <Predicate = true> <Delay = 1.35>
ST_66 : Operation 815 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_25 = muxlogic i32 %mul117_24"   --->   Operation 815 'muxlogic' 'muxLogicI1_to_dot_25' <Predicate = true> <Delay = 1.35>
ST_66 : Operation 816 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_49 = fmul i32 %p_reload76_read, i32 %k_val_50" [kernel_MHSA.cpp:132]   --->   Operation 816 'fmul' 'mul117_49' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 817 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_49, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 817 'specfucore' 'specfucore_ln131' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 818 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_50 = fmul i32 %p_reload75_read, i32 %k_val_51" [kernel_MHSA.cpp:132]   --->   Operation 818 'fmul' 'mul117_50' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 819 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_51 = fmul i32 %p_reload74_read, i32 %k_val_52" [kernel_MHSA.cpp:132]   --->   Operation 819 'fmul' 'mul117_51' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 820 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_52 = muxlogic i32 %p_reload73_read"   --->   Operation 820 'muxlogic' 'muxLogicI0_to_mul117_52' <Predicate = true> <Delay = 1.35>
ST_66 : Operation 821 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_52 = muxlogic i32 %k_val_53"   --->   Operation 821 'muxlogic' 'muxLogicI1_to_mul117_52' <Predicate = true> <Delay = 1.35>

State 67 <SV = 66> <Delay = 3.37>
ST_67 : Operation 822 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_54 = muxlogic"   --->   Operation 822 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_54' <Predicate = true> <Delay = 0.94>
ST_67 : Operation 823 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_54 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 823 'read' 'gmem2_addr_read_54' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 824 [1/1] (0.00ns)   --->   "%k_val_54 = bitcast i32 %gmem2_addr_read_54" [kernel_MHSA.cpp:130]   --->   Operation 824 'bitcast' 'k_val_54' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 825 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_25 = fadd i32 %dot_24, i32 %mul117_24" [kernel_MHSA.cpp:132]   --->   Operation 825 'fadd' 'dot_25' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 826 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_50 = fmul i32 %p_reload75_read, i32 %k_val_51" [kernel_MHSA.cpp:132]   --->   Operation 826 'fmul' 'mul117_50' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 827 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_50, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 827 'specfucore' 'specfucore_ln131' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 828 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_51 = fmul i32 %p_reload74_read, i32 %k_val_52" [kernel_MHSA.cpp:132]   --->   Operation 828 'fmul' 'mul117_51' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 829 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_52 = fmul i32 %p_reload73_read, i32 %k_val_53" [kernel_MHSA.cpp:132]   --->   Operation 829 'fmul' 'mul117_52' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 830 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_53 = muxlogic i32 %p_reload72_read"   --->   Operation 830 'muxlogic' 'muxLogicI0_to_mul117_53' <Predicate = true> <Delay = 1.35>
ST_67 : Operation 831 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_53 = muxlogic i32 %k_val_54"   --->   Operation 831 'muxlogic' 'muxLogicI1_to_mul117_53' <Predicate = true> <Delay = 1.35>

State 68 <SV = 67> <Delay = 3.37>
ST_68 : Operation 832 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_55 = muxlogic"   --->   Operation 832 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_55' <Predicate = true> <Delay = 0.94>
ST_68 : Operation 833 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_55 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 833 'read' 'gmem2_addr_read_55' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 834 [1/1] (0.00ns)   --->   "%k_val_55 = bitcast i32 %gmem2_addr_read_55" [kernel_MHSA.cpp:130]   --->   Operation 834 'bitcast' 'k_val_55' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 835 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_26 = muxlogic i32 %dot_25"   --->   Operation 835 'muxlogic' 'muxLogicI0_to_dot_26' <Predicate = true> <Delay = 1.35>
ST_68 : Operation 836 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_26 = muxlogic i32 %mul117_25"   --->   Operation 836 'muxlogic' 'muxLogicI1_to_dot_26' <Predicate = true> <Delay = 1.35>
ST_68 : Operation 837 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_51 = fmul i32 %p_reload74_read, i32 %k_val_52" [kernel_MHSA.cpp:132]   --->   Operation 837 'fmul' 'mul117_51' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 838 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_51, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 838 'specfucore' 'specfucore_ln131' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 839 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_52 = fmul i32 %p_reload73_read, i32 %k_val_53" [kernel_MHSA.cpp:132]   --->   Operation 839 'fmul' 'mul117_52' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 840 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_53 = fmul i32 %p_reload72_read, i32 %k_val_54" [kernel_MHSA.cpp:132]   --->   Operation 840 'fmul' 'mul117_53' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 841 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_54 = muxlogic i32 %p_reload71_read"   --->   Operation 841 'muxlogic' 'muxLogicI0_to_mul117_54' <Predicate = true> <Delay = 1.35>
ST_68 : Operation 842 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_54 = muxlogic i32 %k_val_55"   --->   Operation 842 'muxlogic' 'muxLogicI1_to_mul117_54' <Predicate = true> <Delay = 1.35>

State 69 <SV = 68> <Delay = 3.37>
ST_69 : Operation 843 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_56 = muxlogic"   --->   Operation 843 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_56' <Predicate = true> <Delay = 0.94>
ST_69 : Operation 844 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_56 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 844 'read' 'gmem2_addr_read_56' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 845 [1/1] (0.00ns)   --->   "%k_val_56 = bitcast i32 %gmem2_addr_read_56" [kernel_MHSA.cpp:130]   --->   Operation 845 'bitcast' 'k_val_56' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 846 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_26 = fadd i32 %dot_25, i32 %mul117_25" [kernel_MHSA.cpp:132]   --->   Operation 846 'fadd' 'dot_26' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 847 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_52 = fmul i32 %p_reload73_read, i32 %k_val_53" [kernel_MHSA.cpp:132]   --->   Operation 847 'fmul' 'mul117_52' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 848 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_52, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 848 'specfucore' 'specfucore_ln131' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 849 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_53 = fmul i32 %p_reload72_read, i32 %k_val_54" [kernel_MHSA.cpp:132]   --->   Operation 849 'fmul' 'mul117_53' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 850 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_54 = fmul i32 %p_reload71_read, i32 %k_val_55" [kernel_MHSA.cpp:132]   --->   Operation 850 'fmul' 'mul117_54' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 851 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_55 = muxlogic i32 %p_reload70_read"   --->   Operation 851 'muxlogic' 'muxLogicI0_to_mul117_55' <Predicate = true> <Delay = 1.35>
ST_69 : Operation 852 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_55 = muxlogic i32 %k_val_56"   --->   Operation 852 'muxlogic' 'muxLogicI1_to_mul117_55' <Predicate = true> <Delay = 1.35>

State 70 <SV = 69> <Delay = 3.37>
ST_70 : Operation 853 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_57 = muxlogic"   --->   Operation 853 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_57' <Predicate = true> <Delay = 0.94>
ST_70 : Operation 854 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_57 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 854 'read' 'gmem2_addr_read_57' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 855 [1/1] (0.00ns)   --->   "%k_val_57 = bitcast i32 %gmem2_addr_read_57" [kernel_MHSA.cpp:130]   --->   Operation 855 'bitcast' 'k_val_57' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 856 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_27 = muxlogic i32 %dot_26"   --->   Operation 856 'muxlogic' 'muxLogicI0_to_dot_27' <Predicate = true> <Delay = 1.35>
ST_70 : Operation 857 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_27 = muxlogic i32 %mul117_26"   --->   Operation 857 'muxlogic' 'muxLogicI1_to_dot_27' <Predicate = true> <Delay = 1.35>
ST_70 : Operation 858 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_53 = fmul i32 %p_reload72_read, i32 %k_val_54" [kernel_MHSA.cpp:132]   --->   Operation 858 'fmul' 'mul117_53' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 859 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_53, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 859 'specfucore' 'specfucore_ln131' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 860 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_54 = fmul i32 %p_reload71_read, i32 %k_val_55" [kernel_MHSA.cpp:132]   --->   Operation 860 'fmul' 'mul117_54' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 861 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_55 = fmul i32 %p_reload70_read, i32 %k_val_56" [kernel_MHSA.cpp:132]   --->   Operation 861 'fmul' 'mul117_55' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 862 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_56 = muxlogic i32 %p_reload69_read"   --->   Operation 862 'muxlogic' 'muxLogicI0_to_mul117_56' <Predicate = true> <Delay = 1.35>
ST_70 : Operation 863 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_56 = muxlogic i32 %k_val_57"   --->   Operation 863 'muxlogic' 'muxLogicI1_to_mul117_56' <Predicate = true> <Delay = 1.35>

State 71 <SV = 70> <Delay = 3.37>
ST_71 : Operation 864 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_58 = muxlogic"   --->   Operation 864 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_58' <Predicate = true> <Delay = 0.94>
ST_71 : Operation 865 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_58 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 865 'read' 'gmem2_addr_read_58' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 866 [1/1] (0.00ns)   --->   "%k_val_58 = bitcast i32 %gmem2_addr_read_58" [kernel_MHSA.cpp:130]   --->   Operation 866 'bitcast' 'k_val_58' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 867 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_27 = fadd i32 %dot_26, i32 %mul117_26" [kernel_MHSA.cpp:132]   --->   Operation 867 'fadd' 'dot_27' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 868 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_54 = fmul i32 %p_reload71_read, i32 %k_val_55" [kernel_MHSA.cpp:132]   --->   Operation 868 'fmul' 'mul117_54' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 869 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_54, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 869 'specfucore' 'specfucore_ln131' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 870 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_55 = fmul i32 %p_reload70_read, i32 %k_val_56" [kernel_MHSA.cpp:132]   --->   Operation 870 'fmul' 'mul117_55' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 871 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_56 = fmul i32 %p_reload69_read, i32 %k_val_57" [kernel_MHSA.cpp:132]   --->   Operation 871 'fmul' 'mul117_56' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 872 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_57 = muxlogic i32 %p_reload68_read"   --->   Operation 872 'muxlogic' 'muxLogicI0_to_mul117_57' <Predicate = true> <Delay = 1.35>
ST_71 : Operation 873 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_57 = muxlogic i32 %k_val_58"   --->   Operation 873 'muxlogic' 'muxLogicI1_to_mul117_57' <Predicate = true> <Delay = 1.35>

State 72 <SV = 71> <Delay = 3.37>
ST_72 : Operation 874 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_59 = muxlogic"   --->   Operation 874 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_59' <Predicate = true> <Delay = 0.94>
ST_72 : Operation 875 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_59 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 875 'read' 'gmem2_addr_read_59' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 876 [1/1] (0.00ns)   --->   "%k_val_59 = bitcast i32 %gmem2_addr_read_59" [kernel_MHSA.cpp:130]   --->   Operation 876 'bitcast' 'k_val_59' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 877 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_28 = muxlogic i32 %dot_27"   --->   Operation 877 'muxlogic' 'muxLogicI0_to_dot_28' <Predicate = true> <Delay = 1.35>
ST_72 : Operation 878 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_28 = muxlogic i32 %mul117_27"   --->   Operation 878 'muxlogic' 'muxLogicI1_to_dot_28' <Predicate = true> <Delay = 1.35>
ST_72 : Operation 879 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_55 = fmul i32 %p_reload70_read, i32 %k_val_56" [kernel_MHSA.cpp:132]   --->   Operation 879 'fmul' 'mul117_55' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 880 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_55, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 880 'specfucore' 'specfucore_ln131' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 881 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_56 = fmul i32 %p_reload69_read, i32 %k_val_57" [kernel_MHSA.cpp:132]   --->   Operation 881 'fmul' 'mul117_56' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 882 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_57 = fmul i32 %p_reload68_read, i32 %k_val_58" [kernel_MHSA.cpp:132]   --->   Operation 882 'fmul' 'mul117_57' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 883 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_58 = muxlogic i32 %p_reload67_read"   --->   Operation 883 'muxlogic' 'muxLogicI0_to_mul117_58' <Predicate = true> <Delay = 1.35>
ST_72 : Operation 884 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_58 = muxlogic i32 %k_val_59"   --->   Operation 884 'muxlogic' 'muxLogicI1_to_mul117_58' <Predicate = true> <Delay = 1.35>

State 73 <SV = 72> <Delay = 3.37>
ST_73 : Operation 885 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_60 = muxlogic"   --->   Operation 885 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_60' <Predicate = true> <Delay = 0.94>
ST_73 : Operation 886 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_60 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 886 'read' 'gmem2_addr_read_60' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 887 [1/1] (0.00ns)   --->   "%k_val_60 = bitcast i32 %gmem2_addr_read_60" [kernel_MHSA.cpp:130]   --->   Operation 887 'bitcast' 'k_val_60' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 888 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_28 = fadd i32 %dot_27, i32 %mul117_27" [kernel_MHSA.cpp:132]   --->   Operation 888 'fadd' 'dot_28' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 889 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_56 = fmul i32 %p_reload69_read, i32 %k_val_57" [kernel_MHSA.cpp:132]   --->   Operation 889 'fmul' 'mul117_56' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 890 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_56, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 890 'specfucore' 'specfucore_ln131' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 891 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_57 = fmul i32 %p_reload68_read, i32 %k_val_58" [kernel_MHSA.cpp:132]   --->   Operation 891 'fmul' 'mul117_57' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 892 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_58 = fmul i32 %p_reload67_read, i32 %k_val_59" [kernel_MHSA.cpp:132]   --->   Operation 892 'fmul' 'mul117_58' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 893 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_59 = muxlogic i32 %p_reload66_read"   --->   Operation 893 'muxlogic' 'muxLogicI0_to_mul117_59' <Predicate = true> <Delay = 1.35>
ST_73 : Operation 894 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_59 = muxlogic i32 %k_val_60"   --->   Operation 894 'muxlogic' 'muxLogicI1_to_mul117_59' <Predicate = true> <Delay = 1.35>

State 74 <SV = 73> <Delay = 3.37>
ST_74 : Operation 895 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_61 = muxlogic"   --->   Operation 895 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_61' <Predicate = true> <Delay = 0.94>
ST_74 : Operation 896 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_61 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 896 'read' 'gmem2_addr_read_61' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 897 [1/1] (0.00ns)   --->   "%k_val_61 = bitcast i32 %gmem2_addr_read_61" [kernel_MHSA.cpp:130]   --->   Operation 897 'bitcast' 'k_val_61' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 898 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_29 = muxlogic i32 %dot_28"   --->   Operation 898 'muxlogic' 'muxLogicI0_to_dot_29' <Predicate = true> <Delay = 1.35>
ST_74 : Operation 899 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_29 = muxlogic i32 %mul117_28"   --->   Operation 899 'muxlogic' 'muxLogicI1_to_dot_29' <Predicate = true> <Delay = 1.35>
ST_74 : Operation 900 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_57 = fmul i32 %p_reload68_read, i32 %k_val_58" [kernel_MHSA.cpp:132]   --->   Operation 900 'fmul' 'mul117_57' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 901 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_57, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 901 'specfucore' 'specfucore_ln131' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 902 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_58 = fmul i32 %p_reload67_read, i32 %k_val_59" [kernel_MHSA.cpp:132]   --->   Operation 902 'fmul' 'mul117_58' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 903 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_59 = fmul i32 %p_reload66_read, i32 %k_val_60" [kernel_MHSA.cpp:132]   --->   Operation 903 'fmul' 'mul117_59' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 904 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_60 = muxlogic i32 %p_reload65_read"   --->   Operation 904 'muxlogic' 'muxLogicI0_to_mul117_60' <Predicate = true> <Delay = 1.35>
ST_74 : Operation 905 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_60 = muxlogic i32 %k_val_61"   --->   Operation 905 'muxlogic' 'muxLogicI1_to_mul117_60' <Predicate = true> <Delay = 1.35>

State 75 <SV = 74> <Delay = 3.37>
ST_75 : Operation 906 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_62 = muxlogic"   --->   Operation 906 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_62' <Predicate = true> <Delay = 0.94>
ST_75 : Operation 907 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_62 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 907 'read' 'gmem2_addr_read_62' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 908 [1/1] (0.00ns)   --->   "%k_val_62 = bitcast i32 %gmem2_addr_read_62" [kernel_MHSA.cpp:130]   --->   Operation 908 'bitcast' 'k_val_62' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 909 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_29 = fadd i32 %dot_28, i32 %mul117_28" [kernel_MHSA.cpp:132]   --->   Operation 909 'fadd' 'dot_29' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 910 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_58 = fmul i32 %p_reload67_read, i32 %k_val_59" [kernel_MHSA.cpp:132]   --->   Operation 910 'fmul' 'mul117_58' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 911 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_58, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 911 'specfucore' 'specfucore_ln131' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 912 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_59 = fmul i32 %p_reload66_read, i32 %k_val_60" [kernel_MHSA.cpp:132]   --->   Operation 912 'fmul' 'mul117_59' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 913 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_60 = fmul i32 %p_reload65_read, i32 %k_val_61" [kernel_MHSA.cpp:132]   --->   Operation 913 'fmul' 'mul117_60' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 914 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_61 = muxlogic i32 %p_reload64_read"   --->   Operation 914 'muxlogic' 'muxLogicI0_to_mul117_61' <Predicate = true> <Delay = 1.35>
ST_75 : Operation 915 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_61 = muxlogic i32 %k_val_62"   --->   Operation 915 'muxlogic' 'muxLogicI1_to_mul117_61' <Predicate = true> <Delay = 1.35>

State 76 <SV = 75> <Delay = 3.37>
ST_76 : Operation 916 [1/1] (0.94ns) (share mux size 64)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read_63 = muxlogic"   --->   Operation 916 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read_63' <Predicate = true> <Delay = 0.94>
ST_76 : Operation 917 [1/1] (1.08ns) (share mux size 64)   --->   "%gmem2_addr_read_63 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:130]   --->   Operation 917 'read' 'gmem2_addr_read_63' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 918 [1/1] (0.00ns)   --->   "%k_val_63 = bitcast i32 %gmem2_addr_read_63" [kernel_MHSA.cpp:130]   --->   Operation 918 'bitcast' 'k_val_63' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 919 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_30 = muxlogic i32 %dot_29"   --->   Operation 919 'muxlogic' 'muxLogicI0_to_dot_30' <Predicate = true> <Delay = 1.35>
ST_76 : Operation 920 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_30 = muxlogic i32 %mul117_29"   --->   Operation 920 'muxlogic' 'muxLogicI1_to_dot_30' <Predicate = true> <Delay = 1.35>
ST_76 : Operation 921 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_59 = fmul i32 %p_reload66_read, i32 %k_val_60" [kernel_MHSA.cpp:132]   --->   Operation 921 'fmul' 'mul117_59' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 922 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_59, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 922 'specfucore' 'specfucore_ln131' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 923 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_60 = fmul i32 %p_reload65_read, i32 %k_val_61" [kernel_MHSA.cpp:132]   --->   Operation 923 'fmul' 'mul117_60' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 924 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_61 = fmul i32 %p_reload64_read, i32 %k_val_62" [kernel_MHSA.cpp:132]   --->   Operation 924 'fmul' 'mul117_61' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 925 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul117_62 = muxlogic i32 %p_reload_read"   --->   Operation 925 'muxlogic' 'muxLogicI0_to_mul117_62' <Predicate = true> <Delay = 1.35>
ST_76 : Operation 926 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul117_62 = muxlogic i32 %k_val_63"   --->   Operation 926 'muxlogic' 'muxLogicI1_to_mul117_62' <Predicate = true> <Delay = 1.35>

State 77 <SV = 76> <Delay = 2.08>
ST_77 : Operation 927 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_30 = fadd i32 %dot_29, i32 %mul117_29" [kernel_MHSA.cpp:132]   --->   Operation 927 'fadd' 'dot_30' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 928 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_60 = fmul i32 %p_reload65_read, i32 %k_val_61" [kernel_MHSA.cpp:132]   --->   Operation 928 'fmul' 'mul117_60' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 929 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_60, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 929 'specfucore' 'specfucore_ln131' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 930 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_61 = fmul i32 %p_reload64_read, i32 %k_val_62" [kernel_MHSA.cpp:132]   --->   Operation 930 'fmul' 'mul117_61' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 931 [3/3] (1.75ns) (share mux size 74)   --->   "%mul117_62 = fmul i32 %p_reload_read, i32 %k_val_63" [kernel_MHSA.cpp:132]   --->   Operation 931 'fmul' 'mul117_62' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.08>
ST_78 : Operation 932 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_31 = muxlogic i32 %dot_30"   --->   Operation 932 'muxlogic' 'muxLogicI0_to_dot_31' <Predicate = true> <Delay = 1.35>
ST_78 : Operation 933 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_31 = muxlogic i32 %mul117_30"   --->   Operation 933 'muxlogic' 'muxLogicI1_to_dot_31' <Predicate = true> <Delay = 1.35>
ST_78 : Operation 934 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_61 = fmul i32 %p_reload64_read, i32 %k_val_62" [kernel_MHSA.cpp:132]   --->   Operation 934 'fmul' 'mul117_61' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 935 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_61, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 935 'specfucore' 'specfucore_ln131' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 936 [2/3] (2.08ns) (share mux size 74)   --->   "%mul117_62 = fmul i32 %p_reload_read, i32 %k_val_63" [kernel_MHSA.cpp:132]   --->   Operation 936 'fmul' 'mul117_62' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 1.92>
ST_79 : Operation 937 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_31 = fadd i32 %dot_30, i32 %mul117_30" [kernel_MHSA.cpp:132]   --->   Operation 937 'fadd' 'dot_31' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 938 [1/3] (0.09ns) (share mux size 74)   --->   "%mul117_62 = fmul i32 %p_reload_read, i32 %k_val_63" [kernel_MHSA.cpp:132]   --->   Operation 938 'fmul' 'mul117_62' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 939 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul117_62, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:131]   --->   Operation 939 'specfucore' 'specfucore_ln131' <Predicate = true> <Delay = 0.00>

State 80 <SV = 79> <Delay = 0.00>

State 81 <SV = 80> <Delay = 1.35>
ST_81 : Operation 940 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_32 = muxlogic i32 %dot_31"   --->   Operation 940 'muxlogic' 'muxLogicI0_to_dot_32' <Predicate = true> <Delay = 1.35>
ST_81 : Operation 941 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_32 = muxlogic i32 %mul117_31"   --->   Operation 941 'muxlogic' 'muxLogicI1_to_dot_32' <Predicate = true> <Delay = 1.35>

State 82 <SV = 81> <Delay = 1.92>
ST_82 : Operation 942 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_32 = fadd i32 %dot_31, i32 %mul117_31" [kernel_MHSA.cpp:132]   --->   Operation 942 'fadd' 'dot_32' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 1.35>
ST_83 : Operation 943 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_33 = muxlogic i32 %dot_32"   --->   Operation 943 'muxlogic' 'muxLogicI0_to_dot_33' <Predicate = true> <Delay = 1.35>
ST_83 : Operation 944 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_33 = muxlogic i32 %mul117_32"   --->   Operation 944 'muxlogic' 'muxLogicI1_to_dot_33' <Predicate = true> <Delay = 1.35>
ST_83 : Operation 1219 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 1219 'ret' 'ret_ln0' <Predicate = (icmp_ln121)> <Delay = 0.28>

State 84 <SV = 83> <Delay = 1.92>
ST_84 : Operation 945 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_33 = fadd i32 %dot_32, i32 %mul117_32" [kernel_MHSA.cpp:132]   --->   Operation 945 'fadd' 'dot_33' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 1.35>
ST_85 : Operation 946 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_34 = muxlogic i32 %dot_33"   --->   Operation 946 'muxlogic' 'muxLogicI0_to_dot_34' <Predicate = true> <Delay = 1.35>
ST_85 : Operation 947 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_34 = muxlogic i32 %mul117_33"   --->   Operation 947 'muxlogic' 'muxLogicI1_to_dot_34' <Predicate = true> <Delay = 1.35>

State 86 <SV = 85> <Delay = 1.92>
ST_86 : Operation 948 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_34 = fadd i32 %dot_33, i32 %mul117_33" [kernel_MHSA.cpp:132]   --->   Operation 948 'fadd' 'dot_34' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 1.35>
ST_87 : Operation 949 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_35 = muxlogic i32 %dot_34"   --->   Operation 949 'muxlogic' 'muxLogicI0_to_dot_35' <Predicate = true> <Delay = 1.35>
ST_87 : Operation 950 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_35 = muxlogic i32 %mul117_34"   --->   Operation 950 'muxlogic' 'muxLogicI1_to_dot_35' <Predicate = true> <Delay = 1.35>

State 88 <SV = 87> <Delay = 1.92>
ST_88 : Operation 951 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_35 = fadd i32 %dot_34, i32 %mul117_34" [kernel_MHSA.cpp:132]   --->   Operation 951 'fadd' 'dot_35' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 1.35>
ST_89 : Operation 952 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_36 = muxlogic i32 %dot_35"   --->   Operation 952 'muxlogic' 'muxLogicI0_to_dot_36' <Predicate = true> <Delay = 1.35>
ST_89 : Operation 953 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_36 = muxlogic i32 %mul117_35"   --->   Operation 953 'muxlogic' 'muxLogicI1_to_dot_36' <Predicate = true> <Delay = 1.35>

State 90 <SV = 89> <Delay = 1.92>
ST_90 : Operation 954 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_36 = fadd i32 %dot_35, i32 %mul117_35" [kernel_MHSA.cpp:132]   --->   Operation 954 'fadd' 'dot_36' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 1.35>
ST_91 : Operation 955 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_37 = muxlogic i32 %dot_36"   --->   Operation 955 'muxlogic' 'muxLogicI0_to_dot_37' <Predicate = true> <Delay = 1.35>
ST_91 : Operation 956 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_37 = muxlogic i32 %mul117_36"   --->   Operation 956 'muxlogic' 'muxLogicI1_to_dot_37' <Predicate = true> <Delay = 1.35>

State 92 <SV = 91> <Delay = 1.92>
ST_92 : Operation 957 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_37 = fadd i32 %dot_36, i32 %mul117_36" [kernel_MHSA.cpp:132]   --->   Operation 957 'fadd' 'dot_37' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 1.35>
ST_93 : Operation 958 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_38 = muxlogic i32 %dot_37"   --->   Operation 958 'muxlogic' 'muxLogicI0_to_dot_38' <Predicate = true> <Delay = 1.35>
ST_93 : Operation 959 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_38 = muxlogic i32 %mul117_37"   --->   Operation 959 'muxlogic' 'muxLogicI1_to_dot_38' <Predicate = true> <Delay = 1.35>

State 94 <SV = 93> <Delay = 1.92>
ST_94 : Operation 960 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_38 = fadd i32 %dot_37, i32 %mul117_37" [kernel_MHSA.cpp:132]   --->   Operation 960 'fadd' 'dot_38' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 1.35>
ST_95 : Operation 961 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_39 = muxlogic i32 %dot_38"   --->   Operation 961 'muxlogic' 'muxLogicI0_to_dot_39' <Predicate = true> <Delay = 1.35>
ST_95 : Operation 962 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_39 = muxlogic i32 %mul117_38"   --->   Operation 962 'muxlogic' 'muxLogicI1_to_dot_39' <Predicate = true> <Delay = 1.35>

State 96 <SV = 95> <Delay = 1.92>
ST_96 : Operation 963 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_39 = fadd i32 %dot_38, i32 %mul117_38" [kernel_MHSA.cpp:132]   --->   Operation 963 'fadd' 'dot_39' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 1.35>
ST_97 : Operation 964 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_40 = muxlogic i32 %dot_39"   --->   Operation 964 'muxlogic' 'muxLogicI0_to_dot_40' <Predicate = true> <Delay = 1.35>
ST_97 : Operation 965 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_40 = muxlogic i32 %mul117_39"   --->   Operation 965 'muxlogic' 'muxLogicI1_to_dot_40' <Predicate = true> <Delay = 1.35>

State 98 <SV = 97> <Delay = 1.92>
ST_98 : Operation 966 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_40 = fadd i32 %dot_39, i32 %mul117_39" [kernel_MHSA.cpp:132]   --->   Operation 966 'fadd' 'dot_40' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 1.35>
ST_99 : Operation 967 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_41 = muxlogic i32 %dot_40"   --->   Operation 967 'muxlogic' 'muxLogicI0_to_dot_41' <Predicate = true> <Delay = 1.35>
ST_99 : Operation 968 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_41 = muxlogic i32 %mul117_40"   --->   Operation 968 'muxlogic' 'muxLogicI1_to_dot_41' <Predicate = true> <Delay = 1.35>

State 100 <SV = 99> <Delay = 1.92>
ST_100 : Operation 969 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_41 = fadd i32 %dot_40, i32 %mul117_40" [kernel_MHSA.cpp:132]   --->   Operation 969 'fadd' 'dot_41' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 1.35>
ST_101 : Operation 970 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_42 = muxlogic i32 %dot_41"   --->   Operation 970 'muxlogic' 'muxLogicI0_to_dot_42' <Predicate = true> <Delay = 1.35>
ST_101 : Operation 971 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_42 = muxlogic i32 %mul117_41"   --->   Operation 971 'muxlogic' 'muxLogicI1_to_dot_42' <Predicate = true> <Delay = 1.35>

State 102 <SV = 101> <Delay = 1.92>
ST_102 : Operation 972 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_42 = fadd i32 %dot_41, i32 %mul117_41" [kernel_MHSA.cpp:132]   --->   Operation 972 'fadd' 'dot_42' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 1.35>
ST_103 : Operation 973 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_43 = muxlogic i32 %dot_42"   --->   Operation 973 'muxlogic' 'muxLogicI0_to_dot_43' <Predicate = true> <Delay = 1.35>
ST_103 : Operation 974 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_43 = muxlogic i32 %mul117_42"   --->   Operation 974 'muxlogic' 'muxLogicI1_to_dot_43' <Predicate = true> <Delay = 1.35>

State 104 <SV = 103> <Delay = 1.92>
ST_104 : Operation 975 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_43 = fadd i32 %dot_42, i32 %mul117_42" [kernel_MHSA.cpp:132]   --->   Operation 975 'fadd' 'dot_43' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 1.35>
ST_105 : Operation 976 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_44 = muxlogic i32 %dot_43"   --->   Operation 976 'muxlogic' 'muxLogicI0_to_dot_44' <Predicate = true> <Delay = 1.35>
ST_105 : Operation 977 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_44 = muxlogic i32 %mul117_43"   --->   Operation 977 'muxlogic' 'muxLogicI1_to_dot_44' <Predicate = true> <Delay = 1.35>

State 106 <SV = 105> <Delay = 1.92>
ST_106 : Operation 978 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_44 = fadd i32 %dot_43, i32 %mul117_43" [kernel_MHSA.cpp:132]   --->   Operation 978 'fadd' 'dot_44' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 1.35>
ST_107 : Operation 979 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_45 = muxlogic i32 %dot_44"   --->   Operation 979 'muxlogic' 'muxLogicI0_to_dot_45' <Predicate = true> <Delay = 1.35>
ST_107 : Operation 980 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_45 = muxlogic i32 %mul117_44"   --->   Operation 980 'muxlogic' 'muxLogicI1_to_dot_45' <Predicate = true> <Delay = 1.35>

State 108 <SV = 107> <Delay = 1.92>
ST_108 : Operation 981 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_45 = fadd i32 %dot_44, i32 %mul117_44" [kernel_MHSA.cpp:132]   --->   Operation 981 'fadd' 'dot_45' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 1.35>
ST_109 : Operation 982 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_46 = muxlogic i32 %dot_45"   --->   Operation 982 'muxlogic' 'muxLogicI0_to_dot_46' <Predicate = true> <Delay = 1.35>
ST_109 : Operation 983 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_46 = muxlogic i32 %mul117_45"   --->   Operation 983 'muxlogic' 'muxLogicI1_to_dot_46' <Predicate = true> <Delay = 1.35>

State 110 <SV = 109> <Delay = 1.92>
ST_110 : Operation 984 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_46 = fadd i32 %dot_45, i32 %mul117_45" [kernel_MHSA.cpp:132]   --->   Operation 984 'fadd' 'dot_46' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 1.35>
ST_111 : Operation 985 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_47 = muxlogic i32 %dot_46"   --->   Operation 985 'muxlogic' 'muxLogicI0_to_dot_47' <Predicate = true> <Delay = 1.35>
ST_111 : Operation 986 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_47 = muxlogic i32 %mul117_46"   --->   Operation 986 'muxlogic' 'muxLogicI1_to_dot_47' <Predicate = true> <Delay = 1.35>

State 112 <SV = 111> <Delay = 1.92>
ST_112 : Operation 987 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_47 = fadd i32 %dot_46, i32 %mul117_46" [kernel_MHSA.cpp:132]   --->   Operation 987 'fadd' 'dot_47' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 1.35>
ST_113 : Operation 988 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_48 = muxlogic i32 %dot_47"   --->   Operation 988 'muxlogic' 'muxLogicI0_to_dot_48' <Predicate = true> <Delay = 1.35>
ST_113 : Operation 989 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_48 = muxlogic i32 %mul117_47"   --->   Operation 989 'muxlogic' 'muxLogicI1_to_dot_48' <Predicate = true> <Delay = 1.35>

State 114 <SV = 113> <Delay = 1.92>
ST_114 : Operation 990 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_48 = fadd i32 %dot_47, i32 %mul117_47" [kernel_MHSA.cpp:132]   --->   Operation 990 'fadd' 'dot_48' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 1.35>
ST_115 : Operation 991 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_49 = muxlogic i32 %dot_48"   --->   Operation 991 'muxlogic' 'muxLogicI0_to_dot_49' <Predicate = true> <Delay = 1.35>
ST_115 : Operation 992 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_49 = muxlogic i32 %mul117_48"   --->   Operation 992 'muxlogic' 'muxLogicI1_to_dot_49' <Predicate = true> <Delay = 1.35>

State 116 <SV = 115> <Delay = 1.92>
ST_116 : Operation 993 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_49 = fadd i32 %dot_48, i32 %mul117_48" [kernel_MHSA.cpp:132]   --->   Operation 993 'fadd' 'dot_49' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 1.35>
ST_117 : Operation 994 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_50 = muxlogic i32 %dot_49"   --->   Operation 994 'muxlogic' 'muxLogicI0_to_dot_50' <Predicate = true> <Delay = 1.35>
ST_117 : Operation 995 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_50 = muxlogic i32 %mul117_49"   --->   Operation 995 'muxlogic' 'muxLogicI1_to_dot_50' <Predicate = true> <Delay = 1.35>

State 118 <SV = 117> <Delay = 1.92>
ST_118 : Operation 996 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_50 = fadd i32 %dot_49, i32 %mul117_49" [kernel_MHSA.cpp:132]   --->   Operation 996 'fadd' 'dot_50' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 1.35>
ST_119 : Operation 997 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_51 = muxlogic i32 %dot_50"   --->   Operation 997 'muxlogic' 'muxLogicI0_to_dot_51' <Predicate = true> <Delay = 1.35>
ST_119 : Operation 998 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_51 = muxlogic i32 %mul117_50"   --->   Operation 998 'muxlogic' 'muxLogicI1_to_dot_51' <Predicate = true> <Delay = 1.35>

State 120 <SV = 119> <Delay = 1.92>
ST_120 : Operation 999 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_51 = fadd i32 %dot_50, i32 %mul117_50" [kernel_MHSA.cpp:132]   --->   Operation 999 'fadd' 'dot_51' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 1.35>
ST_121 : Operation 1000 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_52 = muxlogic i32 %dot_51"   --->   Operation 1000 'muxlogic' 'muxLogicI0_to_dot_52' <Predicate = true> <Delay = 1.35>
ST_121 : Operation 1001 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_52 = muxlogic i32 %mul117_51"   --->   Operation 1001 'muxlogic' 'muxLogicI1_to_dot_52' <Predicate = true> <Delay = 1.35>

State 122 <SV = 121> <Delay = 1.92>
ST_122 : Operation 1002 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_52 = fadd i32 %dot_51, i32 %mul117_51" [kernel_MHSA.cpp:132]   --->   Operation 1002 'fadd' 'dot_52' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 1.35>
ST_123 : Operation 1003 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_53 = muxlogic i32 %dot_52"   --->   Operation 1003 'muxlogic' 'muxLogicI0_to_dot_53' <Predicate = true> <Delay = 1.35>
ST_123 : Operation 1004 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_53 = muxlogic i32 %mul117_52"   --->   Operation 1004 'muxlogic' 'muxLogicI1_to_dot_53' <Predicate = true> <Delay = 1.35>

State 124 <SV = 123> <Delay = 1.92>
ST_124 : Operation 1005 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_53 = fadd i32 %dot_52, i32 %mul117_52" [kernel_MHSA.cpp:132]   --->   Operation 1005 'fadd' 'dot_53' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 1.35>
ST_125 : Operation 1006 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_54 = muxlogic i32 %dot_53"   --->   Operation 1006 'muxlogic' 'muxLogicI0_to_dot_54' <Predicate = true> <Delay = 1.35>
ST_125 : Operation 1007 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_54 = muxlogic i32 %mul117_53"   --->   Operation 1007 'muxlogic' 'muxLogicI1_to_dot_54' <Predicate = true> <Delay = 1.35>

State 126 <SV = 125> <Delay = 1.92>
ST_126 : Operation 1008 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_54 = fadd i32 %dot_53, i32 %mul117_53" [kernel_MHSA.cpp:132]   --->   Operation 1008 'fadd' 'dot_54' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 1.35>
ST_127 : Operation 1009 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_55 = muxlogic i32 %dot_54"   --->   Operation 1009 'muxlogic' 'muxLogicI0_to_dot_55' <Predicate = true> <Delay = 1.35>
ST_127 : Operation 1010 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_55 = muxlogic i32 %mul117_54"   --->   Operation 1010 'muxlogic' 'muxLogicI1_to_dot_55' <Predicate = true> <Delay = 1.35>

State 128 <SV = 127> <Delay = 1.92>
ST_128 : Operation 1011 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_55 = fadd i32 %dot_54, i32 %mul117_54" [kernel_MHSA.cpp:132]   --->   Operation 1011 'fadd' 'dot_55' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 1.35>
ST_129 : Operation 1012 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_56 = muxlogic i32 %dot_55"   --->   Operation 1012 'muxlogic' 'muxLogicI0_to_dot_56' <Predicate = true> <Delay = 1.35>
ST_129 : Operation 1013 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_56 = muxlogic i32 %mul117_55"   --->   Operation 1013 'muxlogic' 'muxLogicI1_to_dot_56' <Predicate = true> <Delay = 1.35>

State 130 <SV = 129> <Delay = 1.92>
ST_130 : Operation 1014 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_56 = fadd i32 %dot_55, i32 %mul117_55" [kernel_MHSA.cpp:132]   --->   Operation 1014 'fadd' 'dot_56' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 1.35>
ST_131 : Operation 1015 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_57 = muxlogic i32 %dot_56"   --->   Operation 1015 'muxlogic' 'muxLogicI0_to_dot_57' <Predicate = true> <Delay = 1.35>
ST_131 : Operation 1016 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_57 = muxlogic i32 %mul117_56"   --->   Operation 1016 'muxlogic' 'muxLogicI1_to_dot_57' <Predicate = true> <Delay = 1.35>

State 132 <SV = 131> <Delay = 1.92>
ST_132 : Operation 1017 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_57 = fadd i32 %dot_56, i32 %mul117_56" [kernel_MHSA.cpp:132]   --->   Operation 1017 'fadd' 'dot_57' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 1.35>
ST_133 : Operation 1018 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_58 = muxlogic i32 %dot_57"   --->   Operation 1018 'muxlogic' 'muxLogicI0_to_dot_58' <Predicate = true> <Delay = 1.35>
ST_133 : Operation 1019 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_58 = muxlogic i32 %mul117_57"   --->   Operation 1019 'muxlogic' 'muxLogicI1_to_dot_58' <Predicate = true> <Delay = 1.35>

State 134 <SV = 133> <Delay = 1.92>
ST_134 : Operation 1020 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_58 = fadd i32 %dot_57, i32 %mul117_57" [kernel_MHSA.cpp:132]   --->   Operation 1020 'fadd' 'dot_58' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 1.35>
ST_135 : Operation 1021 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_59 = muxlogic i32 %dot_58"   --->   Operation 1021 'muxlogic' 'muxLogicI0_to_dot_59' <Predicate = true> <Delay = 1.35>
ST_135 : Operation 1022 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_59 = muxlogic i32 %mul117_58"   --->   Operation 1022 'muxlogic' 'muxLogicI1_to_dot_59' <Predicate = true> <Delay = 1.35>

State 136 <SV = 135> <Delay = 1.92>
ST_136 : Operation 1023 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_59 = fadd i32 %dot_58, i32 %mul117_58" [kernel_MHSA.cpp:132]   --->   Operation 1023 'fadd' 'dot_59' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 1.35>
ST_137 : Operation 1024 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_60 = muxlogic i32 %dot_59"   --->   Operation 1024 'muxlogic' 'muxLogicI0_to_dot_60' <Predicate = true> <Delay = 1.35>
ST_137 : Operation 1025 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_60 = muxlogic i32 %mul117_59"   --->   Operation 1025 'muxlogic' 'muxLogicI1_to_dot_60' <Predicate = true> <Delay = 1.35>

State 138 <SV = 137> <Delay = 1.92>
ST_138 : Operation 1026 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_60 = fadd i32 %dot_59, i32 %mul117_59" [kernel_MHSA.cpp:132]   --->   Operation 1026 'fadd' 'dot_60' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 1.35>
ST_139 : Operation 1027 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_61 = muxlogic i32 %dot_60"   --->   Operation 1027 'muxlogic' 'muxLogicI0_to_dot_61' <Predicate = true> <Delay = 1.35>
ST_139 : Operation 1028 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_61 = muxlogic i32 %mul117_60"   --->   Operation 1028 'muxlogic' 'muxLogicI1_to_dot_61' <Predicate = true> <Delay = 1.35>

State 140 <SV = 139> <Delay = 1.92>
ST_140 : Operation 1029 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_61 = fadd i32 %dot_60, i32 %mul117_60" [kernel_MHSA.cpp:132]   --->   Operation 1029 'fadd' 'dot_61' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 1.35>
ST_141 : Operation 1030 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_62 = muxlogic i32 %dot_61"   --->   Operation 1030 'muxlogic' 'muxLogicI0_to_dot_62' <Predicate = true> <Delay = 1.35>
ST_141 : Operation 1031 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_62 = muxlogic i32 %mul117_61"   --->   Operation 1031 'muxlogic' 'muxLogicI1_to_dot_62' <Predicate = true> <Delay = 1.35>

State 142 <SV = 141> <Delay = 1.92>
ST_142 : Operation 1032 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_62 = fadd i32 %dot_61, i32 %mul117_61" [kernel_MHSA.cpp:132]   --->   Operation 1032 'fadd' 'dot_62' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 1.35>
ST_143 : Operation 1033 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_dot_63 = muxlogic i32 %dot_62"   --->   Operation 1033 'muxlogic' 'muxLogicI0_to_dot_63' <Predicate = true> <Delay = 1.35>
ST_143 : Operation 1034 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_dot_63 = muxlogic i32 %mul117_62"   --->   Operation 1034 'muxlogic' 'muxLogicI1_to_dot_63' <Predicate = true> <Delay = 1.35>

State 144 <SV = 143> <Delay = 1.92>
ST_144 : Operation 1035 [1/1] (1.92ns) (share mux size 70)   --->   "%dot_63 = fadd i32 %dot_62, i32 %mul117_62" [kernel_MHSA.cpp:132]   --->   Operation 1035 'fadd' 'dot_63' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 1.35>
ST_145 : Operation 1036 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul1 = muxlogic i32 %dot_63"   --->   Operation 1036 'muxlogic' 'muxLogicI0_to_mul1' <Predicate = true> <Delay = 1.35>
ST_145 : Operation 1037 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul1 = muxlogic i32 0.125"   --->   Operation 1037 'muxlogic' 'muxLogicI1_to_mul1' <Predicate = true> <Delay = 1.35>

State 146 <SV = 145> <Delay = 2.48>
ST_146 : Operation 1038 [1/1] (2.48ns) (share mux size 74)   --->   "%mul1 = fmul i32 %dot_63, i32 0.125" [kernel_MHSA.cpp:135]   --->   Operation 1038 'fmul' 'mul1' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 1.10>
ST_147 : Operation 1039 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i10 %t" [kernel_MHSA.cpp:121]   --->   Operation 1039 'zext' 'zext_ln121_1' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1040 [1/1] (0.00ns)   --->   "%specpipeline_ln122 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_115" [kernel_MHSA.cpp:122]   --->   Operation 1040 'specpipeline' 'specpipeline_ln122' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1041 [1/1] (0.00ns)   --->   "%speclooptripcount_ln123 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 512, i64 256" [kernel_MHSA.cpp:123]   --->   Operation 1041 'speclooptripcount' 'speclooptripcount_ln123' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1042 [1/1] (0.00ns)   --->   "%specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_93" [kernel_MHSA.cpp:121]   --->   Operation 1042 'specloopname' 'specloopname_ln121' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1043 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67" [kernel_MHSA.cpp:130]   --->   Operation 1043 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1044 [1/1] (0.00ns)   --->   "%rend441 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin2" [kernel_MHSA.cpp:132]   --->   Operation 1044 'specregionend' 'rend441' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1045 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66" [kernel_MHSA.cpp:130]   --->   Operation 1045 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1046 [1/1] (0.00ns)   --->   "%rend439 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin3" [kernel_MHSA.cpp:132]   --->   Operation 1046 'specregionend' 'rend439' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1047 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65" [kernel_MHSA.cpp:130]   --->   Operation 1047 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1048 [1/1] (0.00ns)   --->   "%rend437 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin4" [kernel_MHSA.cpp:132]   --->   Operation 1048 'specregionend' 'rend437' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1049 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64" [kernel_MHSA.cpp:130]   --->   Operation 1049 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1050 [1/1] (0.00ns)   --->   "%rend435 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin5" [kernel_MHSA.cpp:132]   --->   Operation 1050 'specregionend' 'rend435' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1051 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63" [kernel_MHSA.cpp:130]   --->   Operation 1051 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1052 [1/1] (0.00ns)   --->   "%rend433 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin6" [kernel_MHSA.cpp:132]   --->   Operation 1052 'specregionend' 'rend433' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1053 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62" [kernel_MHSA.cpp:130]   --->   Operation 1053 'specregionbegin' 'rbegin7' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1054 [1/1] (0.00ns)   --->   "%rend431 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin7" [kernel_MHSA.cpp:132]   --->   Operation 1054 'specregionend' 'rend431' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1055 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61" [kernel_MHSA.cpp:130]   --->   Operation 1055 'specregionbegin' 'rbegin8' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1056 [1/1] (0.00ns)   --->   "%rend429 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin8" [kernel_MHSA.cpp:132]   --->   Operation 1056 'specregionend' 'rend429' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1057 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60" [kernel_MHSA.cpp:130]   --->   Operation 1057 'specregionbegin' 'rbegin9' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1058 [1/1] (0.00ns)   --->   "%rend427 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin9" [kernel_MHSA.cpp:132]   --->   Operation 1058 'specregionend' 'rend427' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1059 [1/1] (0.00ns)   --->   "%rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_59" [kernel_MHSA.cpp:130]   --->   Operation 1059 'specregionbegin' 'rbegin10' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1060 [1/1] (0.00ns)   --->   "%rend425 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_59, i32 %rbegin10" [kernel_MHSA.cpp:132]   --->   Operation 1060 'specregionend' 'rend425' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1061 [1/1] (0.00ns)   --->   "%rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58" [kernel_MHSA.cpp:130]   --->   Operation 1061 'specregionbegin' 'rbegin11' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1062 [1/1] (0.00ns)   --->   "%rend423 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin11" [kernel_MHSA.cpp:132]   --->   Operation 1062 'specregionend' 'rend423' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1063 [1/1] (0.00ns)   --->   "%rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57" [kernel_MHSA.cpp:130]   --->   Operation 1063 'specregionbegin' 'rbegin12' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1064 [1/1] (0.00ns)   --->   "%rend421 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin12" [kernel_MHSA.cpp:132]   --->   Operation 1064 'specregionend' 'rend421' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1065 [1/1] (0.00ns)   --->   "%rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56" [kernel_MHSA.cpp:130]   --->   Operation 1065 'specregionbegin' 'rbegin13' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1066 [1/1] (0.00ns)   --->   "%rend419 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin13" [kernel_MHSA.cpp:132]   --->   Operation 1066 'specregionend' 'rend419' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1067 [1/1] (0.00ns)   --->   "%rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55" [kernel_MHSA.cpp:130]   --->   Operation 1067 'specregionbegin' 'rbegin14' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1068 [1/1] (0.00ns)   --->   "%rend417 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin14" [kernel_MHSA.cpp:132]   --->   Operation 1068 'specregionend' 'rend417' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1069 [1/1] (0.00ns)   --->   "%rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54" [kernel_MHSA.cpp:130]   --->   Operation 1069 'specregionbegin' 'rbegin15' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1070 [1/1] (0.00ns)   --->   "%rend415 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin15" [kernel_MHSA.cpp:132]   --->   Operation 1070 'specregionend' 'rend415' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1071 [1/1] (0.00ns)   --->   "%rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53" [kernel_MHSA.cpp:130]   --->   Operation 1071 'specregionbegin' 'rbegin16' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1072 [1/1] (0.00ns)   --->   "%rend413 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin16" [kernel_MHSA.cpp:132]   --->   Operation 1072 'specregionend' 'rend413' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1073 [1/1] (0.00ns)   --->   "%rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52" [kernel_MHSA.cpp:130]   --->   Operation 1073 'specregionbegin' 'rbegin17' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1074 [1/1] (0.00ns)   --->   "%rend411 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin17" [kernel_MHSA.cpp:132]   --->   Operation 1074 'specregionend' 'rend411' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1075 [1/1] (0.00ns)   --->   "%rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51" [kernel_MHSA.cpp:130]   --->   Operation 1075 'specregionbegin' 'rbegin18' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1076 [1/1] (0.00ns)   --->   "%rend409 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin18" [kernel_MHSA.cpp:132]   --->   Operation 1076 'specregionend' 'rend409' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1077 [1/1] (0.00ns)   --->   "%rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50" [kernel_MHSA.cpp:130]   --->   Operation 1077 'specregionbegin' 'rbegin19' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1078 [1/1] (0.00ns)   --->   "%rend407 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin19" [kernel_MHSA.cpp:132]   --->   Operation 1078 'specregionend' 'rend407' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1079 [1/1] (0.00ns)   --->   "%rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48" [kernel_MHSA.cpp:130]   --->   Operation 1079 'specregionbegin' 'rbegin20' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1080 [1/1] (0.00ns)   --->   "%rend405 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin20" [kernel_MHSA.cpp:132]   --->   Operation 1080 'specregionend' 'rend405' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1081 [1/1] (0.00ns)   --->   "%rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_102" [kernel_MHSA.cpp:130]   --->   Operation 1081 'specregionbegin' 'rbegin21' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1082 [1/1] (0.00ns)   --->   "%rend403 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_102, i32 %rbegin21" [kernel_MHSA.cpp:132]   --->   Operation 1082 'specregionend' 'rend403' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1083 [1/1] (0.00ns)   --->   "%rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47" [kernel_MHSA.cpp:130]   --->   Operation 1083 'specregionbegin' 'rbegin22' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1084 [1/1] (0.00ns)   --->   "%rend401 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin22" [kernel_MHSA.cpp:132]   --->   Operation 1084 'specregionend' 'rend401' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1085 [1/1] (0.00ns)   --->   "%rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [kernel_MHSA.cpp:130]   --->   Operation 1085 'specregionbegin' 'rbegin23' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1086 [1/1] (0.00ns)   --->   "%rend399 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin23" [kernel_MHSA.cpp:132]   --->   Operation 1086 'specregionend' 'rend399' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1087 [1/1] (0.00ns)   --->   "%rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45" [kernel_MHSA.cpp:130]   --->   Operation 1087 'specregionbegin' 'rbegin24' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1088 [1/1] (0.00ns)   --->   "%rend397 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin24" [kernel_MHSA.cpp:132]   --->   Operation 1088 'specregionend' 'rend397' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1089 [1/1] (0.00ns)   --->   "%rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44" [kernel_MHSA.cpp:130]   --->   Operation 1089 'specregionbegin' 'rbegin25' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1090 [1/1] (0.00ns)   --->   "%rend395 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin25" [kernel_MHSA.cpp:132]   --->   Operation 1090 'specregionend' 'rend395' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1091 [1/1] (0.00ns)   --->   "%rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43" [kernel_MHSA.cpp:130]   --->   Operation 1091 'specregionbegin' 'rbegin26' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1092 [1/1] (0.00ns)   --->   "%rend393 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin26" [kernel_MHSA.cpp:132]   --->   Operation 1092 'specregionend' 'rend393' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1093 [1/1] (0.00ns)   --->   "%rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42" [kernel_MHSA.cpp:130]   --->   Operation 1093 'specregionbegin' 'rbegin27' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1094 [1/1] (0.00ns)   --->   "%rend391 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin27" [kernel_MHSA.cpp:132]   --->   Operation 1094 'specregionend' 'rend391' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1095 [1/1] (0.00ns)   --->   "%rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [kernel_MHSA.cpp:130]   --->   Operation 1095 'specregionbegin' 'rbegin28' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1096 [1/1] (0.00ns)   --->   "%rend389 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin28" [kernel_MHSA.cpp:132]   --->   Operation 1096 'specregionend' 'rend389' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1097 [1/1] (0.00ns)   --->   "%rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40" [kernel_MHSA.cpp:130]   --->   Operation 1097 'specregionbegin' 'rbegin29' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1098 [1/1] (0.00ns)   --->   "%rend387 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin29" [kernel_MHSA.cpp:132]   --->   Operation 1098 'specregionend' 'rend387' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1099 [1/1] (0.00ns)   --->   "%rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39" [kernel_MHSA.cpp:130]   --->   Operation 1099 'specregionbegin' 'rbegin30' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1100 [1/1] (0.00ns)   --->   "%rend385 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin30" [kernel_MHSA.cpp:132]   --->   Operation 1100 'specregionend' 'rend385' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1101 [1/1] (0.00ns)   --->   "%rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38" [kernel_MHSA.cpp:130]   --->   Operation 1101 'specregionbegin' 'rbegin31' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1102 [1/1] (0.00ns)   --->   "%rend383 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin31" [kernel_MHSA.cpp:132]   --->   Operation 1102 'specregionend' 'rend383' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1103 [1/1] (0.00ns)   --->   "%rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37" [kernel_MHSA.cpp:130]   --->   Operation 1103 'specregionbegin' 'rbegin32' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1104 [1/1] (0.00ns)   --->   "%rend381 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin32" [kernel_MHSA.cpp:132]   --->   Operation 1104 'specregionend' 'rend381' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1105 [1/1] (0.00ns)   --->   "%rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36" [kernel_MHSA.cpp:130]   --->   Operation 1105 'specregionbegin' 'rbegin33' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1106 [1/1] (0.00ns)   --->   "%rend379 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin33" [kernel_MHSA.cpp:132]   --->   Operation 1106 'specregionend' 'rend379' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1107 [1/1] (0.00ns)   --->   "%rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35" [kernel_MHSA.cpp:130]   --->   Operation 1107 'specregionbegin' 'rbegin34' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1108 [1/1] (0.00ns)   --->   "%rend377 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin34" [kernel_MHSA.cpp:132]   --->   Operation 1108 'specregionend' 'rend377' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1109 [1/1] (0.00ns)   --->   "%rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34" [kernel_MHSA.cpp:130]   --->   Operation 1109 'specregionbegin' 'rbegin35' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1110 [1/1] (0.00ns)   --->   "%rend375 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin35" [kernel_MHSA.cpp:132]   --->   Operation 1110 'specregionend' 'rend375' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1111 [1/1] (0.00ns)   --->   "%rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33" [kernel_MHSA.cpp:130]   --->   Operation 1111 'specregionbegin' 'rbegin36' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1112 [1/1] (0.00ns)   --->   "%rend373 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin36" [kernel_MHSA.cpp:132]   --->   Operation 1112 'specregionend' 'rend373' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1113 [1/1] (0.00ns)   --->   "%rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32" [kernel_MHSA.cpp:130]   --->   Operation 1113 'specregionbegin' 'rbegin37' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1114 [1/1] (0.00ns)   --->   "%rend371 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin37" [kernel_MHSA.cpp:132]   --->   Operation 1114 'specregionend' 'rend371' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1115 [1/1] (0.00ns)   --->   "%rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31" [kernel_MHSA.cpp:130]   --->   Operation 1115 'specregionbegin' 'rbegin38' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1116 [1/1] (0.00ns)   --->   "%rend369 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin38" [kernel_MHSA.cpp:132]   --->   Operation 1116 'specregionend' 'rend369' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1117 [1/1] (0.00ns)   --->   "%rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30" [kernel_MHSA.cpp:130]   --->   Operation 1117 'specregionbegin' 'rbegin39' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1118 [1/1] (0.00ns)   --->   "%rend367 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin39" [kernel_MHSA.cpp:132]   --->   Operation 1118 'specregionend' 'rend367' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1119 [1/1] (0.00ns)   --->   "%rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29" [kernel_MHSA.cpp:130]   --->   Operation 1119 'specregionbegin' 'rbegin40' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1120 [1/1] (0.00ns)   --->   "%rend365 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin40" [kernel_MHSA.cpp:132]   --->   Operation 1120 'specregionend' 'rend365' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1121 [1/1] (0.00ns)   --->   "%rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28" [kernel_MHSA.cpp:130]   --->   Operation 1121 'specregionbegin' 'rbegin41' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1122 [1/1] (0.00ns)   --->   "%rend363 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin41" [kernel_MHSA.cpp:132]   --->   Operation 1122 'specregionend' 'rend363' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1123 [1/1] (0.00ns)   --->   "%rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27" [kernel_MHSA.cpp:130]   --->   Operation 1123 'specregionbegin' 'rbegin42' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1124 [1/1] (0.00ns)   --->   "%rend361 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin42" [kernel_MHSA.cpp:132]   --->   Operation 1124 'specregionend' 'rend361' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1125 [1/1] (0.00ns)   --->   "%rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26" [kernel_MHSA.cpp:130]   --->   Operation 1125 'specregionbegin' 'rbegin43' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1126 [1/1] (0.00ns)   --->   "%rend359 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin43" [kernel_MHSA.cpp:132]   --->   Operation 1126 'specregionend' 'rend359' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1127 [1/1] (0.00ns)   --->   "%rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25" [kernel_MHSA.cpp:130]   --->   Operation 1127 'specregionbegin' 'rbegin44' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1128 [1/1] (0.00ns)   --->   "%rend357 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin44" [kernel_MHSA.cpp:132]   --->   Operation 1128 'specregionend' 'rend357' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1129 [1/1] (0.00ns)   --->   "%rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24" [kernel_MHSA.cpp:130]   --->   Operation 1129 'specregionbegin' 'rbegin45' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1130 [1/1] (0.00ns)   --->   "%rend355 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin45" [kernel_MHSA.cpp:132]   --->   Operation 1130 'specregionend' 'rend355' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1131 [1/1] (0.00ns)   --->   "%rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23" [kernel_MHSA.cpp:130]   --->   Operation 1131 'specregionbegin' 'rbegin46' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1132 [1/1] (0.00ns)   --->   "%rend353 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin46" [kernel_MHSA.cpp:132]   --->   Operation 1132 'specregionend' 'rend353' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1133 [1/1] (0.00ns)   --->   "%rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22" [kernel_MHSA.cpp:130]   --->   Operation 1133 'specregionbegin' 'rbegin47' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1134 [1/1] (0.00ns)   --->   "%rend351 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin47" [kernel_MHSA.cpp:132]   --->   Operation 1134 'specregionend' 'rend351' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1135 [1/1] (0.00ns)   --->   "%rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21" [kernel_MHSA.cpp:130]   --->   Operation 1135 'specregionbegin' 'rbegin48' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1136 [1/1] (0.00ns)   --->   "%rend349 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin48" [kernel_MHSA.cpp:132]   --->   Operation 1136 'specregionend' 'rend349' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1137 [1/1] (0.00ns)   --->   "%rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [kernel_MHSA.cpp:130]   --->   Operation 1137 'specregionbegin' 'rbegin49' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1138 [1/1] (0.00ns)   --->   "%rend347 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin49" [kernel_MHSA.cpp:132]   --->   Operation 1138 'specregionend' 'rend347' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1139 [1/1] (0.00ns)   --->   "%rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [kernel_MHSA.cpp:130]   --->   Operation 1139 'specregionbegin' 'rbegin50' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1140 [1/1] (0.00ns)   --->   "%rend345 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin50" [kernel_MHSA.cpp:132]   --->   Operation 1140 'specregionend' 'rend345' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1141 [1/1] (0.00ns)   --->   "%rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18" [kernel_MHSA.cpp:130]   --->   Operation 1141 'specregionbegin' 'rbegin51' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1142 [1/1] (0.00ns)   --->   "%rend343 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin51" [kernel_MHSA.cpp:132]   --->   Operation 1142 'specregionend' 'rend343' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1143 [1/1] (0.00ns)   --->   "%rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [kernel_MHSA.cpp:130]   --->   Operation 1143 'specregionbegin' 'rbegin52' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1144 [1/1] (0.00ns)   --->   "%rend341 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin52" [kernel_MHSA.cpp:132]   --->   Operation 1144 'specregionend' 'rend341' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1145 [1/1] (0.00ns)   --->   "%rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [kernel_MHSA.cpp:130]   --->   Operation 1145 'specregionbegin' 'rbegin53' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1146 [1/1] (0.00ns)   --->   "%rend339 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin53" [kernel_MHSA.cpp:132]   --->   Operation 1146 'specregionend' 'rend339' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1147 [1/1] (0.00ns)   --->   "%rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15" [kernel_MHSA.cpp:130]   --->   Operation 1147 'specregionbegin' 'rbegin54' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1148 [1/1] (0.00ns)   --->   "%rend337 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin54" [kernel_MHSA.cpp:132]   --->   Operation 1148 'specregionend' 'rend337' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1149 [1/1] (0.00ns)   --->   "%rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14" [kernel_MHSA.cpp:130]   --->   Operation 1149 'specregionbegin' 'rbegin55' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1150 [1/1] (0.00ns)   --->   "%rend335 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin55" [kernel_MHSA.cpp:132]   --->   Operation 1150 'specregionend' 'rend335' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1151 [1/1] (0.00ns)   --->   "%rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49" [kernel_MHSA.cpp:130]   --->   Operation 1151 'specregionbegin' 'rbegin56' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1152 [1/1] (0.00ns)   --->   "%rend333 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin56" [kernel_MHSA.cpp:132]   --->   Operation 1152 'specregionend' 'rend333' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1153 [1/1] (0.00ns)   --->   "%rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12" [kernel_MHSA.cpp:130]   --->   Operation 1153 'specregionbegin' 'rbegin57' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1154 [1/1] (0.00ns)   --->   "%rend331 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin57" [kernel_MHSA.cpp:132]   --->   Operation 1154 'specregionend' 'rend331' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1155 [1/1] (0.00ns)   --->   "%rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_82" [kernel_MHSA.cpp:130]   --->   Operation 1155 'specregionbegin' 'rbegin58' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1156 [1/1] (0.00ns)   --->   "%rend329 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_82, i32 %rbegin58" [kernel_MHSA.cpp:132]   --->   Operation 1156 'specregionend' 'rend329' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1157 [1/1] (0.00ns)   --->   "%rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10" [kernel_MHSA.cpp:130]   --->   Operation 1157 'specregionbegin' 'rbegin59' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1158 [1/1] (0.00ns)   --->   "%rend327 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin59" [kernel_MHSA.cpp:132]   --->   Operation 1158 'specregionend' 'rend327' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1159 [1/1] (0.00ns)   --->   "%rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [kernel_MHSA.cpp:130]   --->   Operation 1159 'specregionbegin' 'rbegin60' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1160 [1/1] (0.00ns)   --->   "%rend325 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin60" [kernel_MHSA.cpp:132]   --->   Operation 1160 'specregionend' 'rend325' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1161 [1/1] (0.00ns)   --->   "%rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [kernel_MHSA.cpp:130]   --->   Operation 1161 'specregionbegin' 'rbegin61' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1162 [1/1] (0.00ns)   --->   "%rend323 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin61" [kernel_MHSA.cpp:132]   --->   Operation 1162 'specregionend' 'rend323' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1163 [1/1] (0.00ns)   --->   "%rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [kernel_MHSA.cpp:130]   --->   Operation 1163 'specregionbegin' 'rbegin62' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1164 [1/1] (0.00ns)   --->   "%rend321 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin62" [kernel_MHSA.cpp:132]   --->   Operation 1164 'specregionend' 'rend321' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1165 [1/1] (0.00ns)   --->   "%rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [kernel_MHSA.cpp:130]   --->   Operation 1165 'specregionbegin' 'rbegin63' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1166 [1/1] (0.00ns)   --->   "%rend319 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin63" [kernel_MHSA.cpp:132]   --->   Operation 1166 'specregionend' 'rend319' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1167 [1/1] (0.00ns)   --->   "%rbegin64 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [kernel_MHSA.cpp:130]   --->   Operation 1167 'specregionbegin' 'rbegin64' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1168 [1/1] (0.00ns)   --->   "%rend317 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin64" [kernel_MHSA.cpp:132]   --->   Operation 1168 'specregionend' 'rend317' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1169 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [kernel_MHSA.cpp:130]   --->   Operation 1169 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1170 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin" [kernel_MHSA.cpp:132]   --->   Operation 1170 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1171 [1/1] (0.00ns)   --->   "%att_addr = getelementptr i32 %att, i64 0, i64 %zext_ln121_1" [kernel_MHSA.cpp:135]   --->   Operation 1171 'getelementptr' 'att_addr' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1172 [1/1] (0.00ns)   --->   "%att_1_addr = getelementptr i32 %att_1, i64 0, i64 %zext_ln121_1" [kernel_MHSA.cpp:135]   --->   Operation 1172 'getelementptr' 'att_1_addr' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1173 [1/1] (0.00ns)   --->   "%att_2_addr = getelementptr i32 %att_2, i64 0, i64 %zext_ln121_1" [kernel_MHSA.cpp:135]   --->   Operation 1173 'getelementptr' 'att_2_addr' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1174 [1/1] (0.00ns)   --->   "%att_3_addr = getelementptr i32 %att_3, i64 0, i64 %zext_ln121_1" [kernel_MHSA.cpp:135]   --->   Operation 1174 'getelementptr' 'att_3_addr' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1175 [1/1] (0.00ns)   --->   "%att_4_addr = getelementptr i32 %att_4, i64 0, i64 %zext_ln121_1" [kernel_MHSA.cpp:135]   --->   Operation 1175 'getelementptr' 'att_4_addr' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1176 [1/1] (0.00ns)   --->   "%att_5_addr = getelementptr i32 %att_5, i64 0, i64 %zext_ln121_1" [kernel_MHSA.cpp:135]   --->   Operation 1176 'getelementptr' 'att_5_addr' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1177 [1/1] (0.00ns)   --->   "%att_6_addr = getelementptr i32 %att_6, i64 0, i64 %zext_ln121_1" [kernel_MHSA.cpp:135]   --->   Operation 1177 'getelementptr' 'att_6_addr' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1178 [1/1] (0.00ns)   --->   "%att_7_addr = getelementptr i32 %att_7, i64 0, i64 %zext_ln121_1" [kernel_MHSA.cpp:135]   --->   Operation 1178 'getelementptr' 'att_7_addr' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1179 [1/1] (0.00ns)   --->   "%att_8_addr = getelementptr i32 %att_8, i64 0, i64 %zext_ln121_1" [kernel_MHSA.cpp:135]   --->   Operation 1179 'getelementptr' 'att_8_addr' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1180 [1/1] (0.00ns)   --->   "%att_9_addr = getelementptr i32 %att_9, i64 0, i64 %zext_ln121_1" [kernel_MHSA.cpp:135]   --->   Operation 1180 'getelementptr' 'att_9_addr' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1181 [1/1] (0.00ns)   --->   "%att_10_addr = getelementptr i32 %att_10, i64 0, i64 %zext_ln121_1" [kernel_MHSA.cpp:135]   --->   Operation 1181 'getelementptr' 'att_10_addr' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1182 [1/1] (0.00ns)   --->   "%att_11_addr = getelementptr i32 %att_11, i64 0, i64 %zext_ln121_1" [kernel_MHSA.cpp:135]   --->   Operation 1182 'getelementptr' 'att_11_addr' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1183 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln135 = muxlogic i32 %mul1"   --->   Operation 1183 'muxlogic' 'muxLogicRAMData_to_store_ln135' <Predicate = (h_1_read == 10)> <Delay = 0.43>
ST_147 : Operation 1184 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln135 = muxlogic i9 %att_10_addr"   --->   Operation 1184 'muxlogic' 'muxLogicRAMAddr_to_store_ln135' <Predicate = (h_1_read == 10)> <Delay = 0.43>
ST_147 : Operation 1185 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln135 = store i32 %mul1, i9 %att_10_addr" [kernel_MHSA.cpp:135]   --->   Operation 1185 'store' 'store_ln135' <Predicate = (h_1_read == 10)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_147 : Operation 1186 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln135 = muxlogic i32 %mul1"   --->   Operation 1186 'muxlogic' 'muxLogicRAMData_to_store_ln135' <Predicate = (h_1_read == 9)> <Delay = 0.43>
ST_147 : Operation 1187 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln135 = muxlogic i9 %att_9_addr"   --->   Operation 1187 'muxlogic' 'muxLogicRAMAddr_to_store_ln135' <Predicate = (h_1_read == 9)> <Delay = 0.43>
ST_147 : Operation 1188 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln135 = store i32 %mul1, i9 %att_9_addr" [kernel_MHSA.cpp:135]   --->   Operation 1188 'store' 'store_ln135' <Predicate = (h_1_read == 9)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_147 : Operation 1189 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln135 = muxlogic i32 %mul1"   --->   Operation 1189 'muxlogic' 'muxLogicRAMData_to_store_ln135' <Predicate = (h_1_read == 8)> <Delay = 0.43>
ST_147 : Operation 1190 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln135 = muxlogic i9 %att_8_addr"   --->   Operation 1190 'muxlogic' 'muxLogicRAMAddr_to_store_ln135' <Predicate = (h_1_read == 8)> <Delay = 0.43>
ST_147 : Operation 1191 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln135 = store i32 %mul1, i9 %att_8_addr" [kernel_MHSA.cpp:135]   --->   Operation 1191 'store' 'store_ln135' <Predicate = (h_1_read == 8)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_147 : Operation 1192 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln135 = muxlogic i32 %mul1"   --->   Operation 1192 'muxlogic' 'muxLogicRAMData_to_store_ln135' <Predicate = (h_1_read == 7)> <Delay = 0.43>
ST_147 : Operation 1193 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln135 = muxlogic i9 %att_7_addr"   --->   Operation 1193 'muxlogic' 'muxLogicRAMAddr_to_store_ln135' <Predicate = (h_1_read == 7)> <Delay = 0.43>
ST_147 : Operation 1194 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln135 = store i32 %mul1, i9 %att_7_addr" [kernel_MHSA.cpp:135]   --->   Operation 1194 'store' 'store_ln135' <Predicate = (h_1_read == 7)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_147 : Operation 1195 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln135 = muxlogic i32 %mul1"   --->   Operation 1195 'muxlogic' 'muxLogicRAMData_to_store_ln135' <Predicate = (h_1_read == 6)> <Delay = 0.43>
ST_147 : Operation 1196 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln135 = muxlogic i9 %att_6_addr"   --->   Operation 1196 'muxlogic' 'muxLogicRAMAddr_to_store_ln135' <Predicate = (h_1_read == 6)> <Delay = 0.43>
ST_147 : Operation 1197 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln135 = store i32 %mul1, i9 %att_6_addr" [kernel_MHSA.cpp:135]   --->   Operation 1197 'store' 'store_ln135' <Predicate = (h_1_read == 6)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_147 : Operation 1198 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln135 = muxlogic i32 %mul1"   --->   Operation 1198 'muxlogic' 'muxLogicRAMData_to_store_ln135' <Predicate = (h_1_read == 5)> <Delay = 0.43>
ST_147 : Operation 1199 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln135 = muxlogic i9 %att_5_addr"   --->   Operation 1199 'muxlogic' 'muxLogicRAMAddr_to_store_ln135' <Predicate = (h_1_read == 5)> <Delay = 0.43>
ST_147 : Operation 1200 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln135 = store i32 %mul1, i9 %att_5_addr" [kernel_MHSA.cpp:135]   --->   Operation 1200 'store' 'store_ln135' <Predicate = (h_1_read == 5)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_147 : Operation 1201 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln135 = muxlogic i32 %mul1"   --->   Operation 1201 'muxlogic' 'muxLogicRAMData_to_store_ln135' <Predicate = (h_1_read == 4)> <Delay = 0.43>
ST_147 : Operation 1202 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln135 = muxlogic i9 %att_4_addr"   --->   Operation 1202 'muxlogic' 'muxLogicRAMAddr_to_store_ln135' <Predicate = (h_1_read == 4)> <Delay = 0.43>
ST_147 : Operation 1203 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln135 = store i32 %mul1, i9 %att_4_addr" [kernel_MHSA.cpp:135]   --->   Operation 1203 'store' 'store_ln135' <Predicate = (h_1_read == 4)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_147 : Operation 1204 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln135 = muxlogic i32 %mul1"   --->   Operation 1204 'muxlogic' 'muxLogicRAMData_to_store_ln135' <Predicate = (h_1_read == 3)> <Delay = 0.43>
ST_147 : Operation 1205 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln135 = muxlogic i9 %att_3_addr"   --->   Operation 1205 'muxlogic' 'muxLogicRAMAddr_to_store_ln135' <Predicate = (h_1_read == 3)> <Delay = 0.43>
ST_147 : Operation 1206 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln135 = store i32 %mul1, i9 %att_3_addr" [kernel_MHSA.cpp:135]   --->   Operation 1206 'store' 'store_ln135' <Predicate = (h_1_read == 3)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_147 : Operation 1207 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln135 = muxlogic i32 %mul1"   --->   Operation 1207 'muxlogic' 'muxLogicRAMData_to_store_ln135' <Predicate = (h_1_read == 2)> <Delay = 0.43>
ST_147 : Operation 1208 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln135 = muxlogic i9 %att_2_addr"   --->   Operation 1208 'muxlogic' 'muxLogicRAMAddr_to_store_ln135' <Predicate = (h_1_read == 2)> <Delay = 0.43>
ST_147 : Operation 1209 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln135 = store i32 %mul1, i9 %att_2_addr" [kernel_MHSA.cpp:135]   --->   Operation 1209 'store' 'store_ln135' <Predicate = (h_1_read == 2)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_147 : Operation 1210 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln135 = muxlogic i32 %mul1"   --->   Operation 1210 'muxlogic' 'muxLogicRAMData_to_store_ln135' <Predicate = (h_1_read == 1)> <Delay = 0.43>
ST_147 : Operation 1211 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln135 = muxlogic i9 %att_1_addr"   --->   Operation 1211 'muxlogic' 'muxLogicRAMAddr_to_store_ln135' <Predicate = (h_1_read == 1)> <Delay = 0.43>
ST_147 : Operation 1212 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln135 = store i32 %mul1, i9 %att_1_addr" [kernel_MHSA.cpp:135]   --->   Operation 1212 'store' 'store_ln135' <Predicate = (h_1_read == 1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_147 : Operation 1213 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln135 = muxlogic i32 %mul1"   --->   Operation 1213 'muxlogic' 'muxLogicRAMData_to_store_ln135' <Predicate = (h_1_read == 0)> <Delay = 0.43>
ST_147 : Operation 1214 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln135 = muxlogic i9 %att_addr"   --->   Operation 1214 'muxlogic' 'muxLogicRAMAddr_to_store_ln135' <Predicate = (h_1_read == 0)> <Delay = 0.43>
ST_147 : Operation 1215 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln135 = store i32 %mul1, i9 %att_addr" [kernel_MHSA.cpp:135]   --->   Operation 1215 'store' 'store_ln135' <Predicate = (h_1_read == 0)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_147 : Operation 1216 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln135 = muxlogic i32 %mul1"   --->   Operation 1216 'muxlogic' 'muxLogicRAMData_to_store_ln135' <Predicate = (h_1_read != 0 & h_1_read != 1 & h_1_read != 2 & h_1_read != 3 & h_1_read != 4 & h_1_read != 5 & h_1_read != 6 & h_1_read != 7 & h_1_read != 8 & h_1_read != 9 & h_1_read != 10)> <Delay = 0.43>
ST_147 : Operation 1217 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln135 = muxlogic i9 %att_11_addr"   --->   Operation 1217 'muxlogic' 'muxLogicRAMAddr_to_store_ln135' <Predicate = (h_1_read != 0 & h_1_read != 1 & h_1_read != 2 & h_1_read != 3 & h_1_read != 4 & h_1_read != 5 & h_1_read != 6 & h_1_read != 7 & h_1_read != 8 & h_1_read != 9 & h_1_read != 10)> <Delay = 0.43>
ST_147 : Operation 1218 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln135 = store i32 %mul1, i9 %att_11_addr" [kernel_MHSA.cpp:135]   --->   Operation 1218 'store' 'store_ln135' <Predicate = (h_1_read != 0 & h_1_read != 1 & h_1_read != 2 & h_1_read != 3 & h_1_read != 4 & h_1_read != 5 & h_1_read != 6 & h_1_read != 7 & h_1_read != 8 & h_1_read != 9 & h_1_read != 10)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.024ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln121', kernel_MHSA.cpp:121) of constant 0 on local variable 't', kernel_MHSA.cpp:121 [153]  (0.393 ns)
	'load' operation 10 bit ('t', kernel_MHSA.cpp:121) on local variable 't', kernel_MHSA.cpp:121 [156]  (0.000 ns)
	'sub' operation 20 bit ('sub_ln121', kernel_MHSA.cpp:121) [169]  (0.809 ns)
	'add' operation 24 bit ('add_ln121', kernel_MHSA.cpp:121) [171]  (0.823 ns)

 <State 2>: 2.096ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln121_1', kernel_MHSA.cpp:121) [174]  (1.014 ns)
	'getelementptr' operation 32 bit ('gmem2_addr', kernel_MHSA.cpp:130) [177]  (0.000 ns)
	'muxlogic' operation 1 bit ('muxLogicAXIMAddr_to_empty') [178]  (0.000 ns)
	bus request operation ('empty', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [180]  (1.082 ns)

 <State 3>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [180]  (2.920 ns)

 <State 4>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [180]  (2.920 ns)

 <State 5>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [180]  (2.920 ns)

 <State 6>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [180]  (2.920 ns)

 <State 7>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [180]  (2.920 ns)

 <State 8>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [180]  (2.920 ns)

 <State 9>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [180]  (2.920 ns)

 <State 10>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [180]  (2.920 ns)

 <State 11>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [180]  (2.920 ns)

 <State 12>: 1.082ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [180]  (1.082 ns)

 <State 13>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read') [181]  (0.947 ns)
	bus read operation ('gmem2_addr_read', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [182]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul') [375]  (1.350 ns)

 <State 14>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_1') [184]  (0.947 ns)
	bus read operation ('gmem2_addr_read_1', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [185]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_1') [384]  (1.350 ns)

 <State 15>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_2') [187]  (0.947 ns)
	bus read operation ('gmem2_addr_read_2', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [188]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_2') [393]  (1.350 ns)

 <State 16>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_3') [190]  (0.947 ns)
	bus read operation ('gmem2_addr_read_3', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [191]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_3') [402]  (1.350 ns)

 <State 17>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_4') [193]  (0.947 ns)
	bus read operation ('gmem2_addr_read_4', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [194]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_4') [411]  (1.350 ns)

 <State 18>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_5') [196]  (0.947 ns)
	bus read operation ('gmem2_addr_read_5', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [197]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_5') [420]  (1.350 ns)

 <State 19>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_6') [199]  (0.947 ns)
	bus read operation ('gmem2_addr_read_6', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [200]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_6') [429]  (1.350 ns)

 <State 20>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_7') [202]  (0.947 ns)
	bus read operation ('gmem2_addr_read_7', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [203]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_7') [438]  (1.350 ns)

 <State 21>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_8') [205]  (0.947 ns)
	bus read operation ('gmem2_addr_read_8', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [206]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_8') [447]  (1.350 ns)

 <State 22>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_9') [208]  (0.947 ns)
	bus read operation ('gmem2_addr_read_9', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [209]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_9') [456]  (1.350 ns)

 <State 23>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_10') [211]  (0.947 ns)
	bus read operation ('gmem2_addr_read_10', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [212]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_s') [465]  (1.350 ns)

 <State 24>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_11') [214]  (0.947 ns)
	bus read operation ('gmem2_addr_read_11', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [215]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_10') [474]  (1.350 ns)

 <State 25>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_12') [217]  (0.947 ns)
	bus read operation ('gmem2_addr_read_12', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [218]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_11') [483]  (1.350 ns)

 <State 26>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_13') [220]  (0.947 ns)
	bus read operation ('gmem2_addr_read_13', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [221]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_12') [492]  (1.350 ns)

 <State 27>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_14') [223]  (0.947 ns)
	bus read operation ('gmem2_addr_read_14', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [224]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_13') [501]  (1.350 ns)

 <State 28>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_15') [226]  (0.947 ns)
	bus read operation ('gmem2_addr_read_15', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [227]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_14') [510]  (1.350 ns)

 <State 29>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_16') [229]  (0.947 ns)
	bus read operation ('gmem2_addr_read_16', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [230]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_15') [519]  (1.350 ns)

 <State 30>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_17') [232]  (0.947 ns)
	bus read operation ('gmem2_addr_read_17', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [233]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_16') [528]  (1.350 ns)

 <State 31>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_18') [235]  (0.947 ns)
	bus read operation ('gmem2_addr_read_18', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [236]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_17') [537]  (1.350 ns)

 <State 32>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_19') [238]  (0.947 ns)
	bus read operation ('gmem2_addr_read_19', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [239]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_18') [546]  (1.350 ns)

 <State 33>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_20') [241]  (0.947 ns)
	bus read operation ('gmem2_addr_read_20', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [242]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_19') [555]  (1.350 ns)

 <State 34>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_21') [244]  (0.947 ns)
	bus read operation ('gmem2_addr_read_21', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [245]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_20') [564]  (1.350 ns)

 <State 35>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_22') [247]  (0.947 ns)
	bus read operation ('gmem2_addr_read_22', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [248]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_21') [573]  (1.350 ns)

 <State 36>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_23') [250]  (0.947 ns)
	bus read operation ('gmem2_addr_read_23', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [251]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_22') [582]  (1.350 ns)

 <State 37>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_24') [253]  (0.947 ns)
	bus read operation ('gmem2_addr_read_24', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [254]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_23') [591]  (1.350 ns)

 <State 38>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_25') [256]  (0.947 ns)
	bus read operation ('gmem2_addr_read_25', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [257]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_24') [600]  (1.350 ns)

 <State 39>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_26') [259]  (0.947 ns)
	bus read operation ('gmem2_addr_read_26', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [260]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_25') [609]  (1.350 ns)

 <State 40>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_27') [262]  (0.947 ns)
	bus read operation ('gmem2_addr_read_27', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [263]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_26') [618]  (1.350 ns)

 <State 41>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_28') [265]  (0.947 ns)
	bus read operation ('gmem2_addr_read_28', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [266]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_27') [627]  (1.350 ns)

 <State 42>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_29') [268]  (0.947 ns)
	bus read operation ('gmem2_addr_read_29', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [269]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_28') [636]  (1.350 ns)

 <State 43>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_30') [271]  (0.947 ns)
	bus read operation ('gmem2_addr_read_30', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [272]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_29') [645]  (1.350 ns)

 <State 44>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_31') [274]  (0.947 ns)
	bus read operation ('gmem2_addr_read_31', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [275]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_30') [654]  (1.350 ns)

 <State 45>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_32') [277]  (0.947 ns)
	bus read operation ('gmem2_addr_read_32', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [278]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_31') [663]  (1.350 ns)

 <State 46>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_33') [280]  (0.947 ns)
	bus read operation ('gmem2_addr_read_33', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [281]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_32') [672]  (1.350 ns)

 <State 47>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_34') [283]  (0.947 ns)
	bus read operation ('gmem2_addr_read_34', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [284]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_33') [681]  (1.350 ns)

 <State 48>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_35') [286]  (0.947 ns)
	bus read operation ('gmem2_addr_read_35', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [287]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_34') [690]  (1.350 ns)

 <State 49>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_36') [289]  (0.947 ns)
	bus read operation ('gmem2_addr_read_36', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [290]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_35') [699]  (1.350 ns)

 <State 50>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_37') [292]  (0.947 ns)
	bus read operation ('gmem2_addr_read_37', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [293]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_36') [708]  (1.350 ns)

 <State 51>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_38') [295]  (0.947 ns)
	bus read operation ('gmem2_addr_read_38', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [296]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_37') [717]  (1.350 ns)

 <State 52>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_39') [298]  (0.947 ns)
	bus read operation ('gmem2_addr_read_39', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [299]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_38') [726]  (1.350 ns)

 <State 53>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_40') [301]  (0.947 ns)
	bus read operation ('gmem2_addr_read_40', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [302]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_39') [735]  (1.350 ns)

 <State 54>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_41') [304]  (0.947 ns)
	bus read operation ('gmem2_addr_read_41', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [305]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_40') [744]  (1.350 ns)

 <State 55>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_42') [307]  (0.947 ns)
	bus read operation ('gmem2_addr_read_42', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [308]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_41') [753]  (1.350 ns)

 <State 56>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_43') [310]  (0.947 ns)
	bus read operation ('gmem2_addr_read_43', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [311]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_42') [762]  (1.350 ns)

 <State 57>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_44') [313]  (0.947 ns)
	bus read operation ('gmem2_addr_read_44', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [314]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_43') [771]  (1.350 ns)

 <State 58>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_45') [316]  (0.947 ns)
	bus read operation ('gmem2_addr_read_45', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [317]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_44') [780]  (1.350 ns)

 <State 59>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_46') [319]  (0.947 ns)
	bus read operation ('gmem2_addr_read_46', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [320]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_45') [789]  (1.350 ns)

 <State 60>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_47') [322]  (0.947 ns)
	bus read operation ('gmem2_addr_read_47', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [323]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_46') [798]  (1.350 ns)

 <State 61>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_48') [325]  (0.947 ns)
	bus read operation ('gmem2_addr_read_48', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [326]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_47') [807]  (1.350 ns)

 <State 62>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_49') [328]  (0.947 ns)
	bus read operation ('gmem2_addr_read_49', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [329]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_48') [816]  (1.350 ns)

 <State 63>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_50') [331]  (0.947 ns)
	bus read operation ('gmem2_addr_read_50', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [332]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_49') [825]  (1.350 ns)

 <State 64>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_51') [334]  (0.947 ns)
	bus read operation ('gmem2_addr_read_51', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [335]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_50') [834]  (1.350 ns)

 <State 65>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_52') [337]  (0.947 ns)
	bus read operation ('gmem2_addr_read_52', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [338]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_51') [843]  (1.350 ns)

 <State 66>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_53') [340]  (0.947 ns)
	bus read operation ('gmem2_addr_read_53', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [341]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_52') [852]  (1.350 ns)

 <State 67>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_54') [343]  (0.947 ns)
	bus read operation ('gmem2_addr_read_54', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [344]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_53') [861]  (1.350 ns)

 <State 68>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_55') [346]  (0.947 ns)
	bus read operation ('gmem2_addr_read_55', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [347]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_54') [870]  (1.350 ns)

 <State 69>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_56') [349]  (0.947 ns)
	bus read operation ('gmem2_addr_read_56', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [350]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_55') [879]  (1.350 ns)

 <State 70>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_57') [352]  (0.947 ns)
	bus read operation ('gmem2_addr_read_57', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [353]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_56') [888]  (1.350 ns)

 <State 71>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_58') [355]  (0.947 ns)
	bus read operation ('gmem2_addr_read_58', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [356]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_57') [897]  (1.350 ns)

 <State 72>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_59') [358]  (0.947 ns)
	bus read operation ('gmem2_addr_read_59', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [359]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_58') [906]  (1.350 ns)

 <State 73>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_60') [361]  (0.947 ns)
	bus read operation ('gmem2_addr_read_60', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [362]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_59') [915]  (1.350 ns)

 <State 74>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_61') [364]  (0.947 ns)
	bus read operation ('gmem2_addr_read_61', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [365]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_60') [924]  (1.350 ns)

 <State 75>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_62') [367]  (0.947 ns)
	bus read operation ('gmem2_addr_read_62', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [368]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_61') [933]  (1.350 ns)

 <State 76>: 3.379ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read_63') [370]  (0.947 ns)
	bus read operation ('gmem2_addr_read_63', kernel_MHSA.cpp:130) on port 'gmem2' (kernel_MHSA.cpp:130) [371]  (1.082 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul117_62') [942]  (1.350 ns)

 <State 77>: 2.087ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul117_61', kernel_MHSA.cpp:132) [934]  (2.087 ns)

 <State 78>: 2.087ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul117_62', kernel_MHSA.cpp:132) [943]  (2.087 ns)

 <State 79>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [659]  (1.925 ns)

 <State 80>: 0.000ns
The critical path consists of the following:

 <State 81>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_32') [666]  (1.350 ns)

 <State 82>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [668]  (1.925 ns)

 <State 83>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_33') [675]  (1.350 ns)

 <State 84>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [677]  (1.925 ns)

 <State 85>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_34') [684]  (1.350 ns)

 <State 86>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [686]  (1.925 ns)

 <State 87>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_35') [693]  (1.350 ns)

 <State 88>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [695]  (1.925 ns)

 <State 89>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_36') [702]  (1.350 ns)

 <State 90>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [704]  (1.925 ns)

 <State 91>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_37') [711]  (1.350 ns)

 <State 92>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [713]  (1.925 ns)

 <State 93>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_38') [720]  (1.350 ns)

 <State 94>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [722]  (1.925 ns)

 <State 95>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_39') [729]  (1.350 ns)

 <State 96>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [731]  (1.925 ns)

 <State 97>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_40') [738]  (1.350 ns)

 <State 98>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [740]  (1.925 ns)

 <State 99>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_41') [747]  (1.350 ns)

 <State 100>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [749]  (1.925 ns)

 <State 101>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_42') [756]  (1.350 ns)

 <State 102>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [758]  (1.925 ns)

 <State 103>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_43') [765]  (1.350 ns)

 <State 104>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [767]  (1.925 ns)

 <State 105>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_44') [774]  (1.350 ns)

 <State 106>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [776]  (1.925 ns)

 <State 107>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_45') [783]  (1.350 ns)

 <State 108>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [785]  (1.925 ns)

 <State 109>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_46') [792]  (1.350 ns)

 <State 110>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [794]  (1.925 ns)

 <State 111>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_47') [801]  (1.350 ns)

 <State 112>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [803]  (1.925 ns)

 <State 113>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_48') [810]  (1.350 ns)

 <State 114>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [812]  (1.925 ns)

 <State 115>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_49') [819]  (1.350 ns)

 <State 116>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [821]  (1.925 ns)

 <State 117>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_50') [828]  (1.350 ns)

 <State 118>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [830]  (1.925 ns)

 <State 119>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_51') [837]  (1.350 ns)

 <State 120>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [839]  (1.925 ns)

 <State 121>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_52') [846]  (1.350 ns)

 <State 122>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [848]  (1.925 ns)

 <State 123>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_53') [855]  (1.350 ns)

 <State 124>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [857]  (1.925 ns)

 <State 125>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_54') [864]  (1.350 ns)

 <State 126>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [866]  (1.925 ns)

 <State 127>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_55') [873]  (1.350 ns)

 <State 128>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [875]  (1.925 ns)

 <State 129>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_56') [882]  (1.350 ns)

 <State 130>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [884]  (1.925 ns)

 <State 131>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_57') [891]  (1.350 ns)

 <State 132>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [893]  (1.925 ns)

 <State 133>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_58') [900]  (1.350 ns)

 <State 134>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [902]  (1.925 ns)

 <State 135>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_59') [909]  (1.350 ns)

 <State 136>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [911]  (1.925 ns)

 <State 137>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_60') [918]  (1.350 ns)

 <State 138>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [920]  (1.925 ns)

 <State 139>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_61') [927]  (1.350 ns)

 <State 140>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [929]  (1.925 ns)

 <State 141>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_62') [936]  (1.350 ns)

 <State 142>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [938]  (1.925 ns)

 <State 143>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_63') [945]  (1.350 ns)

 <State 144>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:132) [947]  (1.925 ns)

 <State 145>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul1') [949]  (1.350 ns)

 <State 146>: 2.486ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', kernel_MHSA.cpp:135) [951]  (2.486 ns)

 <State 147>: 1.104ns
The critical path consists of the following:
	'getelementptr' operation 9 bit ('att_10_addr', kernel_MHSA.cpp:135) [962]  (0.000 ns)
	'muxlogic' operation 0 bit ('muxLogicRAMAddr_to_store_ln135') [967]  (0.437 ns)
	'store' operation 0 bit ('store_ln135', kernel_MHSA.cpp:135) of variable 'mul1', kernel_MHSA.cpp:135 on array 'att_10' [968]  (0.667 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
