
---------- Begin Simulation Statistics ----------
final_tick                                 1090743500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 456885                       # Simulator instruction rate (inst/s)
host_mem_usage                                8513068                       # Number of bytes of host memory used
host_op_rate                                   491456                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.19                       # Real time elapsed on the host
host_tick_rate                               54034529                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9222662                       # Number of instructions simulated
sim_ops                                       9920543                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001091                       # Number of seconds simulated
sim_ticks                                  1090743500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.385511                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                 194091                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups              197276                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 9                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect             8962                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted           380768                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits               321                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups            812                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses             491                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 400375                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                   7649                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted          170                       # Number of mispredicted indirect branches.
system.cpu0.cc_regfile_reads                  1052571                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 1053346                       # number of cc regfile writes
system.cpu0.commit.amos                          1487                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts             8311                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                    368963                       # Number of branches committed
system.cpu0.commit.bw_lim_events               134023                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           3960                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts          49084                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts             2198406                       # Number of instructions committed
system.cpu0.commit.committedOps               2381929                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples      1996341                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.193147                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.227481                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      1225823     61.40%     61.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       354312     17.75%     79.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       112316      5.63%     84.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        43056      2.16%     86.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        76211      3.82%     90.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        13095      0.66%     91.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        31221      1.56%     92.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         6284      0.31%     93.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       134023      6.71%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      1996341                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls                4113                       # Number of function calls committed.
system.cpu0.commit.int_insts                  2022615                       # Number of committed integer instructions.
system.cpu0.commit.loads                       362461                       # Number of loads committed
system.cpu0.commit.membars                       1567                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1566      0.07%      0.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         1479893     62.13%     62.20% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6542      0.27%     62.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv              27      0.00%     62.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd           394      0.02%     62.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            22      0.00%     62.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           395      0.02%     62.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     62.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc         3200      0.13%     62.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           396      0.02%     62.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           38      0.00%     62.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     62.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd            117      0.00%     62.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     62.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu           5362      0.23%     62.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp            218      0.01%     62.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     62.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc           220      0.01%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc         3200      0.13%     63.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     63.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     63.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     63.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     63.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     63.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     63.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     63.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     63.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     63.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     63.04% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         362461     15.22%     78.26% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        517878     21.74%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          2381929                       # Class of committed instruction
system.cpu0.commit.refs                        880339                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                   847009                       # Number of committed Vector instructions.
system.cpu0.committedInsts                    2197666                       # Number of Instructions Simulated
system.cpu0.committedOps                      2381189                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.973960                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.973960                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles               276055                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                  689                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved              186541                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts               2480004                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                  597038                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                  1104898                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                  9282                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                27561                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                20675                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                     400375                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   621300                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                      1325021                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                 6307                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.Insts                       2360496                       # Number of instructions fetch has processed
system.cpu0.fetch.SquashCycles                  19866                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.187053                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles            672994                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches            202061                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       1.102809                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples           2007948                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.275614                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.264432                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  817624     40.72%     40.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  406356     20.24%     60.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  196894      9.81%     70.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  587074     29.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             2007948                       # Number of instructions fetched each cycle (Total)
system.cpu0.idleCycles                         132491                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts                8590                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                  372869                       # Number of branches executed
system.cpu0.iew.exec_nop                          783                       # number of nop insts executed
system.cpu0.iew.exec_rate                    1.127723                       # Inst execution rate
system.cpu0.iew.exec_refs                      887407                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    519468                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                   2325                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts               373225                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              4675                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              522080                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts            2443809                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts               367939                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            14315                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts              2413823                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                 5453                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                  9282                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                 5451                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked          549                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads             324                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          532                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads        10764                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores         4202                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            49                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         2382                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect          6208                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                  2154152                       # num instructions consuming a value
system.cpu0.iew.wb_count                      2409749                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.585191                       # average fanout of values written-back
system.cpu0.iew.wb_producers                  1260590                       # num instructions producing a value
system.cpu0.iew.wb_rate                      1.125820                       # insts written-back per cycle
system.cpu0.iew.wb_sent                       2411068                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                 3115108                       # number of integer regfile reads
system.cpu0.int_regfile_writes                1179809                       # number of integer regfile writes
system.cpu0.ipc                              1.026736                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.026736                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1574      0.06%      0.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              1516810     62.47%     62.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6591      0.27%     62.80% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                   29      0.00%     62.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                394      0.02%     62.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 22      0.00%     62.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                409      0.02%     62.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     62.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc           3202      0.13%     62.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                405      0.02%     62.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                38      0.00%     62.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     62.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                 124      0.01%     62.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     62.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                5427      0.22%     63.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                 250      0.01%     63.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     63.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                242      0.01%     63.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     63.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     63.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     63.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     63.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     63.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     63.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc         3200      0.13%     63.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     63.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     63.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     63.37% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              369587     15.22%     78.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             519834     21.41%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               2428138                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     395039                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.162692                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  29515      7.47%      7.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   272      0.07%      7.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      7.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                    69      0.02%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 13721      3.47%     11.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               351462     88.97%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses               1622052                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads           5211692                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses      1562602                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes          1643914                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                   2438339                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                  2428138                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4687                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined          61836                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued              616                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           727                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined        48327                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples      2007948                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.209263                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.999500                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             612484     30.50%     30.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             574449     28.61%     59.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             621679     30.96%     90.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             187383      9.33%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              11586      0.58%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                364      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  3      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        2007948                       # Number of insts issued each cycle
system.cpu0.iq.rate                          1.134411                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses               1199551                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads           2048187                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses       847147                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes           860997                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads              629                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             878                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads              373225                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             522080                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                7074092                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 10689                       # number of misc regfile writes
system.cpu0.numCycles                         2140439                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                       41049                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                  72555                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps              2724748                       # Number of HB maps that are committed
system.cpu0.rename.FullRegisterEvents              73                       # Number of times there has been no free registers
system.cpu0.rename.IdleCycles                  628151                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                   614                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6695                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups              6462337                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts               2449500                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands            2805566                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                  1092357                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                128901                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                  9282                       # Number of cycles rename is squashing
system.cpu0.rename.SquashedInsts                 7738                       # Number of squashed instructions processed by rename
system.cpu0.rename.UnblockCycles               142427                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                   80818                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.int_rename_lookups         3141030                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         63176                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1613                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                    38825                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1257                       # count of temporary serializing insts renamed
system.cpu0.rename.vec_rename_lookups          522787                       # Number of vector rename lookups
system.cpu0.rob.rob_reads                     4285749                       # The number of ROB reads
system.cpu0.rob.rob_writes                    4873635                       # The number of ROB writes
system.cpu0.timesIdled                           1962                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.vec_regfile_reads                  521185                       # number of vector regfile reads
system.cpu0.vec_regfile_writes                 512137                       # number of vector regfile writes
system.cpu0.workload.numSyscalls                  925                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.937475                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                 226966                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups              227108                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect             6524                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted           445132                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 6                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             18                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              12                       # Number of indirect misses.
system.cpu1.branchPred.lookups                 458400                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                   5553                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu1.cc_regfile_reads                  1260114                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 1260495                       # number of cc regfile writes
system.cpu1.commit.amos                          1346                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts             6482                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    433006                       # Number of branches committed
system.cpu1.commit.bw_lim_events               120991                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           3522                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts          33212                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             2342322                       # Number of instructions committed
system.cpu1.commit.committedOps               2513794                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples      1997372                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.258551                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.159947                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      1082923     54.22%     54.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       481013     24.08%     78.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       108877      5.45%     83.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        76742      3.84%     87.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        69288      3.47%     91.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        11603      0.58%     91.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        39839      1.99%     93.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         6096      0.31%     93.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       120991      6.06%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      1997372                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                2774                       # Number of function calls committed.
system.cpu1.commit.int_insts                  2090130                       # Number of committed integer instructions.
system.cpu1.commit.loads                       379081                       # Number of loads committed
system.cpu1.commit.membars                       1391                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1346      0.05%      0.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         1619612     64.43%     64.48% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           5921      0.24%     64.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              11      0.00%     64.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd           384      0.02%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt           384      0.02%     64.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc          640      0.03%     64.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv           384      0.02%     64.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            1      0.00%     64.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu           5140      0.20%     64.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.99% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc            30      0.00%     65.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     65.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc          640      0.03%     65.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     65.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     65.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     65.02% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         379081     15.08%     80.10% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        500220     19.90%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          2513794                       # Class of committed instruction
system.cpu1.commit.refs                        879301                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                   825011                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    2341660                       # Number of Instructions Simulated
system.cpu1.committedOps                      2513132                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.858575                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.858575                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles               213348                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                   42                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              218475                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               2586257                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                  604509                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  1162430                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                  7318                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                21453                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                18331                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                     458400                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   659310                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                      1335110                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 5040                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                       2475258                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                  14720                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.228004                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            663457                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches            232525                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       1.231172                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples           2005936                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.326128                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.254220                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  763132     38.04%     38.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  419664     20.92%     58.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  228957     11.41%     70.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  594183     29.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             2005936                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                           4554                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                6530                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                  435273                       # Number of branches executed
system.cpu1.iew.exec_nop                          663                       # number of nop insts executed
system.cpu1.iew.exec_rate                    1.260196                       # Inst execution rate
system.cpu1.iew.exec_refs                      882518                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    500942                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                   1246                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts               386356                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              4082                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              502124                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            2557335                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts               381576                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            11734                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              2533612                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                  827                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                  7318                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                  827                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked          322                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              47                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           84                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads         7274                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores         1904                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             8                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect          432                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect          6098                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  2381793                       # num instructions consuming a value
system.cpu1.iew.wb_count                      2531764                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.571752                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  1361796                       # num instructions producing a value
system.cpu1.iew.wb_rate                      1.259277                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       2532609                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 3222643                       # number of integer regfile reads
system.cpu1.int_regfile_writes                1269486                       # number of integer regfile writes
system.cpu1.ipc                              1.164721                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.164721                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1347      0.05%      0.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              1647084     64.71%     64.76% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                5956      0.23%     65.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   11      0.00%     65.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                385      0.02%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                400      0.02%     65.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc            642      0.03%     65.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                389      0.02%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 1      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                5185      0.20%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                 30      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc          640      0.03%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              382280     15.02%     80.32% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             500996     19.68%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               2545346                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     369980                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.145355                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  23331      6.31%      6.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                    78      0.02%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      6.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  5737      1.55%      7.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               340834     92.12%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               1747316                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads           5474143                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      1706724                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          1763775                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   2552590                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  2545346                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               4082                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined          43536                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued              270                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           560                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined        35387                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples      2005936                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.268907                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.005097                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             568761     28.35%     28.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             566754     28.25%     56.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             642198     32.01%     88.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             218696     10.90%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               9527      0.47%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        2005936                       # Number of insts issued each cycle
system.cpu1.iq.rate                          1.266033                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses               1166663                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads           1992735                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses       825040                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes           836441                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads              220                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              10                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads              386356                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             502124                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                7106328                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                  5129                       # number of misc regfile writes
system.cpu1.numCycles                         2010490                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                      170997                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                  54086                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              3010198                       # Number of HB maps that are committed
system.cpu1.rename.FullRegisterEvents               3                       # Number of times there has been no free registers
system.cpu1.rename.IdleCycles                  630519                       # Number of cycles rename is idle
system.cpu1.rename.ROBFullEvents                 6081                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups              6691625                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               2561544                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            3071790                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  1152891                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                112519                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                  7318                       # Number of cycles rename is squashing
system.cpu1.rename.SquashedInsts                 5708                       # Number of squashed instructions processed by rename
system.cpu1.rename.UnblockCycles               124290                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                   61577                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups         3240939                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         36832                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1130                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                    35006                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1093                       # count of temporary serializing insts renamed
system.cpu1.rename.vec_rename_lookups          499526                       # Number of vector rename lookups
system.cpu1.rob.rob_reads                     4417244                       # The number of ROB reads
system.cpu1.rob.rob_writes                    5102579                       # The number of ROB writes
system.cpu1.timesIdled                            411                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.vec_regfile_reads                  498589                       # number of vector regfile reads
system.cpu1.vec_regfile_writes                 495731                       # number of vector regfile writes
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.945321                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 228482                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              228607                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect             6540                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted           448644                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 6                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups             19                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses              13                       # Number of indirect misses.
system.cpu2.branchPred.lookups                 461269                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                   5213                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu2.cc_regfile_reads                  1272534                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 1272984                       # number of cc regfile writes
system.cpu2.commit.amos                          1232                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts             6498                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    436633                       # Number of branches committed
system.cpu2.commit.bw_lim_events               120822                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           3199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts          33905                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             2352950                       # Number of instructions committed
system.cpu2.commit.committedOps               2524398                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples      2002840                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.260409                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.157596                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      1083932     54.12%     54.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       482303     24.08%     78.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       109630      5.47%     83.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        76696      3.83%     87.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        72636      3.63%     91.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        11445      0.57%     91.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        39230      1.96%     93.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         6146      0.31%     93.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       120822      6.03%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      2002840                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                2654                       # Number of function calls committed.
system.cpu2.commit.int_insts                  2096753                       # Number of committed integer instructions.
system.cpu2.commit.loads                       381005                       # Number of loads committed
system.cpu2.commit.membars                       1277                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1232      0.05%      0.05% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         1628538     64.51%     64.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           5921      0.23%     64.80% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              11      0.00%     64.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd           384      0.02%     64.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     64.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt           384      0.02%     64.83% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     64.83% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc          640      0.03%     64.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv           384      0.02%     64.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            1      0.00%     64.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     64.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     64.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     64.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu           5140      0.20%     65.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     65.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     65.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc            30      0.00%     65.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     65.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     65.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     65.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     65.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     65.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     65.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     65.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     65.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     65.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     65.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     65.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     65.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     65.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc          640      0.03%     65.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     65.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     65.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     65.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     65.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     65.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     65.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     65.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     65.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     65.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     65.10% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         381005     15.09%     80.19% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        500088     19.81%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          2524398                       # Class of committed instruction
system.cpu2.commit.refs                        881093                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                   825011                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    2352288                       # Number of Instructions Simulated
system.cpu2.committedOps                      2523736                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.856306                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.856306                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles               211092                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                   42                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              220338                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts               2597437                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  607060                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  1167749                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                  7239                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                21619                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                18289                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                     461269                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   661633                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                      1338402                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                 4953                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                       2483074                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                  14562                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.229000                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            665737                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            233701                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       1.232736                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples           2011429                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.326474                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.254005                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                  764958     38.03%     38.03% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  420244     20.89%     58.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  230817     11.48%     70.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  595410     29.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             2011429                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                           2850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                6544                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  438983                       # Number of branches executed
system.cpu2.iew.exec_nop                          663                       # number of nop insts executed
system.cpu2.iew.exec_rate                    1.263414                       # Inst execution rate
system.cpu2.iew.exec_refs                      884527                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    500966                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                   1350                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts               388283                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              3785                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              502200                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            2568654                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts               383561                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            11773                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              2544869                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                 1268                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                  7239                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                 1268                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked          317                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              32                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads           69                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads         7277                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores         2112                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             8                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect          439                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect          6105                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  2398301                       # num instructions consuming a value
system.cpu2.iew.wb_count                      2543093                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.571221                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  1369959                       # num instructions producing a value
system.cpu2.iew.wb_rate                      1.262533                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       2543843                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 3233225                       # number of integer regfile reads
system.cpu2.int_regfile_writes                1276881                       # number of integer regfile writes
system.cpu2.ipc                              1.167806                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.167806                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             1233      0.05%      0.05% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              1656487     64.79%     64.84% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                5956      0.23%     65.07% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   11      0.00%     65.07% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                386      0.02%     65.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                398      0.02%     65.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.10% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc            640      0.03%     65.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                390      0.02%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 1      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                5184      0.20%     65.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                 30      0.00%     65.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc          640      0.03%     65.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.37% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              384265     15.03%     80.40% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             501023     19.60%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               2556644                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     369174                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.144398                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  23252      6.30%      6.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                    78      0.02%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      6.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                  5755      1.56%      7.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               340089     92.12%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               1758559                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads           5501972                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      1718050                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          1775627                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   2564206                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  2556644                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               3785                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined          44249                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued              267                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           586                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined        35733                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples      2011429                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.271059                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.005642                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             569030     28.29%     28.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             567838     28.23%     56.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             644543     32.04%     88.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             220352     10.95%     99.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4               9666      0.48%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        2011429                       # Number of insts issued each cycle
system.cpu2.iq.rate                          1.269260                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses               1166026                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads           1992184                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses       825043                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes           836621                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads              216                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              10                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads              388283                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             502200                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                7119292                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                  4901                       # number of misc regfile writes
system.cpu2.numCycles                         2014279                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                      167208                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                  52999                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              3029254                       # Number of HB maps that are committed
system.cpu2.rename.FullRegisterEvents               1                       # Number of times there has been no free registers
system.cpu2.rename.IdleCycles                  633191                       # Number of cycles rename is idle
system.cpu2.rename.ROBFullEvents                 5993                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups              6716356                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               2572869                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            3091599                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  1158106                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                113382                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                  7239                       # Number of cycles rename is squashing
system.cpu2.rename.SquashedInsts                 5736                       # Number of squashed instructions processed by rename
system.cpu2.rename.UnblockCycles               125282                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                   62330                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups         3252886                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         34612                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              1044                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                    35318                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          1007                       # count of temporary serializing insts renamed
system.cpu2.rename.vec_rename_lookups          499585                       # Number of vector rename lookups
system.cpu2.rob.rob_reads                     4434276                       # The number of ROB reads
system.cpu2.rob.rob_writes                    5125200                       # The number of ROB writes
system.cpu2.timesIdled                            308                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.vec_regfile_reads                  498589                       # number of vector regfile reads
system.cpu2.vec_regfile_writes                 495734                       # number of vector regfile writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.943230                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 225342                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              225470                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect             6535                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted           441733                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 6                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups             20                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses              14                       # Number of indirect misses.
system.cpu3.branchPred.lookups                 455001                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                   5624                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu3.cc_regfile_reads                  1248726                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 1249194                       # number of cc regfile writes
system.cpu3.commit.amos                          1385                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts             6492                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    429445                       # Number of branches committed
system.cpu3.commit.bw_lim_events               119347                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           3621                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts          32101                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             2331709                       # Number of instructions committed
system.cpu3.commit.committedOps               2503147                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples      1987423                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.259494                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.156562                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      1076310     54.16%     54.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       476415     23.97%     78.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       111837      5.63%     83.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        76134      3.83%     87.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        69549      3.50%     91.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        11385      0.57%     91.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        40363      2.03%     93.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         6083      0.31%     93.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       119347      6.01%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      1987423                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                2806                       # Number of function calls committed.
system.cpu3.commit.int_insts                  2083148                       # Number of committed integer instructions.
system.cpu3.commit.loads                       377264                       # Number of loads committed
system.cpu3.commit.membars                       1430                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1385      0.06%      0.06% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1610729     64.35%     64.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           5921      0.24%     64.64% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              11      0.00%     64.64% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd           384      0.02%     64.66% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     64.66% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt           384      0.02%     64.67% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     64.67% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc          640      0.03%     64.70% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv           384      0.02%     64.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            1      0.00%     64.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     64.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     64.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     64.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu           5140      0.21%     64.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     64.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     64.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc            30      0.00%     64.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     64.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     64.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     64.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     64.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     64.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     64.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     64.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     64.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     64.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     64.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     64.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     64.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     64.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc          640      0.03%     64.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     64.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     64.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     64.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     64.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     64.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     64.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     64.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     64.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     64.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     64.94% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         377264     15.07%     80.02% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        500234     19.98%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          2503147                       # Class of committed instruction
system.cpu3.commit.refs                        877498                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                   825011                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    2331048                       # Number of Instructions Simulated
system.cpu3.committedOps                      2502486                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.857276                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.857276                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles               212331                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                   44                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              216641                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts               2574605                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  600941                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  1157698                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                  7349                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                21477                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                17550                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                     455001                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   656195                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                      1328297                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 5007                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                       2465229                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.cpu3.fetch.SquashCycles                  14784                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.227688                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            660171                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            230972                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       1.233632                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples           1995869                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.327489                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.254354                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                  758010     37.98%     37.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  418583     20.97%     58.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  226917     11.37%     70.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  592359     29.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             1995869                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                           2482                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                6540                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  431407                       # Number of branches executed
system.cpu3.iew.exec_nop                          663                       # number of nop insts executed
system.cpu3.iew.exec_rate                    1.262045                       # Inst execution rate
system.cpu3.iew.exec_refs                      880316                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    500923                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                   1097                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts               384155                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              4199                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              502113                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts            2545503                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts               379393                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            11676                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              2522008                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                 1116                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                  7349                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                 1117                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked          247                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              31                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads         6889                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores         1879                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             8                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect          410                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect          6130                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  2366204                       # num instructions consuming a value
system.cpu3.iew.wb_count                      2520275                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.572290                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  1354156                       # num instructions producing a value
system.cpu3.iew.wb_rate                      1.261177                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       2521138                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 3211251                       # number of integer regfile reads
system.cpu3.int_regfile_writes                1261867                       # number of integer regfile writes
system.cpu3.ipc                              1.166486                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.166486                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             1386      0.05%      0.05% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              1637604     64.63%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                5955      0.24%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   11      0.00%     64.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                385      0.02%     64.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                398      0.02%     64.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc            642      0.03%     64.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                387      0.02%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 1      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                5188      0.20%     65.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                 30      0.00%     65.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc          640      0.03%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.23% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead              380089     15.00%     80.23% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             500971     19.77%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               2533687                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     368279                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.145353                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  23133      6.28%      6.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                    78      0.02%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%      6.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                  5287      1.44%      7.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               339781     92.26%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               1735179                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads           5440292                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      1695238                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes          1750566                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   2540641                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  2533687                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               4199                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined          42347                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued              235                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           578                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined        35221                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples      1995869                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.269466                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.003092                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0             564158     28.27%     28.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             563887     28.25%     56.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             643029     32.22%     88.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             215438     10.79%     99.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4               9357      0.47%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        1995869                       # Number of insts issued each cycle
system.cpu3.iq.rate                          1.267889                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses               1165401                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads           1991462                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses       825037                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes           836629                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads              227                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              10                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads              384155                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             502113                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                7091263                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                  5207                       # number of misc regfile writes
system.cpu3.numCycles                         1998351                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                      183136                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                  53783                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              2992214                       # Number of HB maps that are committed
system.cpu3.rename.FullRegisterEvents               3                       # Number of times there has been no free registers
system.cpu3.rename.IdleCycles                  626818                       # Number of cycles rename is idle
system.cpu3.rename.ROBFullEvents                 6302                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups              6668402                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts               2549683                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands            3052315                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  1147583                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                111347                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                  7349                       # Number of cycles rename is squashing
system.cpu3.rename.SquashedInsts                 5642                       # Number of squashed instructions processed by rename
system.cpu3.rename.UnblockCycles               123095                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                   60090                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups         3228879                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         37241                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              1209                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                    34508                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          1170                       # count of temporary serializing insts renamed
system.cpu3.rename.vec_rename_lookups          499610                       # Number of vector rename lookups
system.cpu3.rob.rob_reads                     4397448                       # The number of ROB reads
system.cpu3.rob.rob_writes                    5078948                       # The number of ROB writes
system.cpu3.timesIdled                            438                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.vec_regfile_reads                  498583                       # number of vector regfile reads
system.cpu3.vec_regfile_writes                 495728                       # number of vector regfile writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6388                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9704                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       285531                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          379                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        99586                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2129                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       433042                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2508                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2635                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1347                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1228                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3450                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1029                       # Transaction distribution
system.membus.trans_dist::ReadExResp              756                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2636                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            14                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13095                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13095                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       303232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  303232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3665                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7129                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7129    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7129                       # Request fanout histogram
system.membus.respLayer1.occupancy           17908250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            12280500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                540                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          270                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    66868.518519                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   26510.472253                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          270    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value       142500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            270                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON     1072689000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED     18054500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       661539                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          661539                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       661539                       # number of overall hits
system.cpu2.icache.overall_hits::total         661539                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst           94                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            94                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst           94                       # number of overall misses
system.cpu2.icache.overall_misses::total           94                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst      4491000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4491000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst      4491000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4491000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       661633                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       661633                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       661633                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       661633                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000142                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000142                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000142                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000142                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 47776.595745                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47776.595745                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 47776.595745                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47776.595745                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           30                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           21                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           21                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst           73                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst           73                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           73                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst      3543500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3543500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst      3543500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3543500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000110                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000110                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000110                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000110                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 48541.095890                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48541.095890                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 48541.095890                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48541.095890                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       661539                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         661539                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst           94                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           94                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst      4491000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4491000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       661633                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       661633                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000142                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000142                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 47776.595745                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47776.595745                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           21                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst           73                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           73                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst      3543500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3543500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 48541.095890                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48541.095890                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           65.641933                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             661612                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               73                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          9063.178082                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle         65699000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    65.641933                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.128207                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.128207                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           73                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.142578                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1323339                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1323339                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data       667560                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          667560                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data       667560                       # number of overall hits
system.cpu2.dcache.overall_hits::total         667560                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       214422                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        214422                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       214422                       # number of overall misses
system.cpu2.dcache.overall_misses::total       214422                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data   2360173397                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2360173397                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data   2360173397                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2360173397                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data       881982                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       881982                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data       881982                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       881982                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.243114                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.243114                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.243114                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.243114                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 11007.141977                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 11007.141977                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 11007.141977                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 11007.141977                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         4876                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              436                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    11.183486                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks         9015                       # number of writebacks
system.cpu2.dcache.writebacks::total             9015                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       159666                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       159666                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       159666                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       159666                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        54756                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        54756                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        54756                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        54756                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data    627212962                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    627212962                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data    627212962                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    627212962                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.062083                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.062083                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.062083                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.062083                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 11454.689203                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 11454.689203                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 11454.689203                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 11454.689203                       # average overall mshr miss latency
system.cpu2.dcache.replacements                 50626                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       194565                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         194565                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       188481                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       188481                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data   1910402500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1910402500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data       383046                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       383046                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.492058                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.492058                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 10135.782917                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 10135.782917                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       141531                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       141531                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        46950                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        46950                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data    478318000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    478318000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.122570                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.122570                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 10187.816826                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 10187.816826                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       472995                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        472995                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data        25941                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        25941                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data    449770897                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    449770897                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       498936                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       498936                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.051993                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.051993                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 17338.225088                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 17338.225088                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        18135                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        18135                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data         7806                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         7806                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data    148894962                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    148894962                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.015645                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.015645                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 19074.425058                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 19074.425058                       # average WriteReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data           17                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total             17                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1215                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1215                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      5967500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      5967500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1232                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1232                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.986201                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.986201                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  4911.522634                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  4911.522634                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1215                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1215                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      4752500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      4752500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.986201                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.986201                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  3911.522634                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  3911.522634                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           53.836715                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             724648                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            54574                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.278264                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle         65772000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    53.836715                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.841199                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.841199                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.187500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1821002                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1821002                       # Number of data accesses
system.cpu3.numPwrStateTransitions                798                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          399                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    61581.453634                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   28868.011141                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          399    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value       155500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            399                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     1066172500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED     24571000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       656106                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          656106                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       656106                       # number of overall hits
system.cpu3.icache.overall_hits::total         656106                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst           89                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            89                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst           89                       # number of overall misses
system.cpu3.icache.overall_misses::total           89                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst      3605000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3605000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst      3605000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3605000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       656195                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       656195                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       656195                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       656195                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000136                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000136                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 40505.617978                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 40505.617978                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 40505.617978                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 40505.617978                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst           75                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst           75                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst      3004000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3004000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst      3004000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3004000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000114                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000114                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000114                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000114                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 40053.333333                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 40053.333333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 40053.333333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 40053.333333                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       656106                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         656106                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst           89                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           89                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst      3605000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3605000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       656195                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       656195                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 40505.617978                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 40505.617978                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst           75                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           75                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst      3004000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3004000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000114                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000114                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 40053.333333                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 40053.333333                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           68.999179                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             656181                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               75                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          8749.080000                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle         67211000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    68.999179                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.134764                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.134764                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           75                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.146484                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1312465                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1312465                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data       666114                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          666114                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data       666114                       # number of overall hits
system.cpu3.dcache.overall_hits::total         666114                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       211802                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        211802                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       211802                       # number of overall misses
system.cpu3.dcache.overall_misses::total       211802                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data   2321438928                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2321438928                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data   2321438928                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2321438928                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data       877916                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       877916                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data       877916                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       877916                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.241255                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.241255                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.241255                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.241255                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 10960.420242                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 10960.420242                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 10960.420242                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 10960.420242                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         3413                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              319                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    10.699060                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks         8360                       # number of writebacks
system.cpu3.dcache.writebacks::total             8360                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       157460                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       157460                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       157460                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       157460                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        54342                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        54342                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        54342                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        54342                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data    614884984                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    614884984                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data    614884984                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    614884984                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.061899                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.061899                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.061899                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.061899                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 11315.096684                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 11315.096684                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 11315.096684                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 11315.096684                       # average overall mshr miss latency
system.cpu3.dcache.replacements                 50531                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data       192963                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         192963                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       186024                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       186024                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data   1880642000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1880642000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       378987                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       378987                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.490845                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.490845                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 10109.674021                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 10109.674021                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       139331                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       139331                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        46693                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        46693                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data    470198000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    470198000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.123205                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.123205                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 10069.989078                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 10069.989078                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       473151                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        473151                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        25778                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        25778                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data    440796928                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    440796928                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       498929                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       498929                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.051667                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.051667                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 17099.733416                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 17099.733416                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        18129                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        18129                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data         7649                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         7649                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data    144686984                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    144686984                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.015331                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.015331                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 18915.803896                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 18915.803896                       # average WriteReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data           91                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total             91                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1294                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1294                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      6081500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      6081500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1385                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1385                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.934296                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.934296                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  4699.768161                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  4699.768161                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1294                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1294                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      4787500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      4787500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.934296                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.934296                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  3699.768161                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  3699.768161                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           54.129913                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             722942                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            54301                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.313604                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle         67284000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    54.129913                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.845780                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.845780                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.234375                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          1812903                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         1812903                       # Number of data accesses
system.cpu0.numPwrStateTransitions                688                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          344                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    60164.244186                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   27938.576432                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          344    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         3000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value       135000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            344                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON     1070047000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED     20696500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       619203                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          619203                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       619203                       # number of overall hits
system.cpu0.icache.overall_hits::total         619203                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         2097                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2097                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         2097                       # number of overall misses
system.cpu0.icache.overall_misses::total         2097                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    135372000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    135372000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    135372000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    135372000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       621300                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       621300                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       621300                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       621300                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003375                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003375                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003375                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003375                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 64555.078684                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64555.078684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 64555.078684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64555.078684                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          196                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           98                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         1280                       # number of writebacks
system.cpu0.icache.writebacks::total             1280                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst          325                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          325                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst          325                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          325                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         1772                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1772                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         1772                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1772                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    116819500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    116819500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    116819500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    116819500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002852                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002852                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002852                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002852                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 65925.225734                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65925.225734                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 65925.225734                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65925.225734                       # average overall mshr miss latency
system.cpu0.icache.replacements                  1280                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       619203                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         619203                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         2097                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2097                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    135372000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    135372000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       621300                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       621300                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003375                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003375                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 64555.078684                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64555.078684                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst          325                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          325                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         1772                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1772                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    116819500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    116819500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002852                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002852                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 65925.225734                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65925.225734                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          471.687301                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             620973                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1770                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           350.832203                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   471.687301                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.921264                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.921264                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          176                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          175                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1244370                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1244370                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       630308                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          630308                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       630308                       # number of overall hits
system.cpu0.dcache.overall_hits::total         630308                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       252710                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        252710                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       252710                       # number of overall misses
system.cpu0.dcache.overall_misses::total       252710                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   3015688742                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3015688742                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   3015688742                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3015688742                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       883018                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       883018                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       883018                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       883018                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.286189                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.286189                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.286189                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.286189                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 11933.396945                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 11933.396945                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 11933.396945                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 11933.396945                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        14037                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              739                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    18.994587                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        16684                       # number of writebacks
system.cpu0.dcache.writebacks::total            16684                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       195570                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       195570                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       195570                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       195570                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data        57140                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        57140                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data        57140                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        57140                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data    805542428                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    805542428                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data    805542428                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    805542428                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.064710                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.064710                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.064710                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.064710                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 14097.697375                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14097.697375                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 14097.697375                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14097.697375                       # average overall mshr miss latency
system.cpu0.dcache.replacements                 52648                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       146474                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         146474                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       220092                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       220092                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2346901000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2346901000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       366566                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       366566                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.600416                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.600416                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 10663.272631                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 10663.272631                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       171528                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       171528                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        48564                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        48564                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    618631500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    618631500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.132484                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.132484                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 12738.479120                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12738.479120                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       483834                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        483834                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        32608                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        32608                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    668471742                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    668471742                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       516442                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       516442                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.063140                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.063140                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 20500.237426                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 20500.237426                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        24042                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        24042                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         8566                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         8566                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    186604928                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    186604928                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.016587                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.016587                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 21784.371702                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21784.371702                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteLineReq_misses::.cpu0.data           10                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_misses::total           10                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_miss_latency::.cpu0.data       316000                       # number of WriteLineReq miss cycles
system.cpu0.dcache.WriteLineReq_miss_latency::total       316000                       # number of WriteLineReq miss cycles
system.cpu0.dcache.WriteLineReq_accesses::.cpu0.data           10                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_accesses::total           10                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_miss_rate::.cpu0.data            1                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_avg_miss_latency::.cpu0.data        31600                       # average WriteLineReq miss latency
system.cpu0.dcache.WriteLineReq_avg_miss_latency::total        31600                       # average WriteLineReq miss latency
system.cpu0.dcache.WriteLineReq_mshr_misses::.cpu0.data           10                       # number of WriteLineReq MSHR misses
system.cpu0.dcache.WriteLineReq_mshr_misses::total           10                       # number of WriteLineReq MSHR misses
system.cpu0.dcache.WriteLineReq_mshr_miss_latency::.cpu0.data       306000                       # number of WriteLineReq MSHR miss cycles
system.cpu0.dcache.WriteLineReq_mshr_miss_latency::total       306000                       # number of WriteLineReq MSHR miss cycles
system.cpu0.dcache.WriteLineReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu0.data        30600                       # average WriteLineReq mshr miss latency
system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total        30600                       # average WriteLineReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data           21                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           21                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data            7                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       466500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       466500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 66642.857143                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 66642.857143                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data            1                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            6                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       413500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       413500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.214286                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.214286                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 68916.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68916.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data           24                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_hits::.cpu0.data          135                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            135                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         1352                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         1352                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      6607500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      6607500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1487                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1487                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.909213                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.909213                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4887.204142                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4887.204142                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         1349                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         1349                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      5080000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      5080000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.907196                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.907196                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3765.752409                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3765.752409                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           63.200716                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             693221                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            56408                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.289409                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    63.200716                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.987511                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.987511                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1825522                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1825522                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                 445                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               44584                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                  18                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               36043                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                  36                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               35821                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                  44                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               34868                       # number of demand (read+write) hits
system.l2.demand_hits::total                   151859                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                445                       # number of overall hits
system.l2.overall_hits::.cpu0.data              44584                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                 18                       # number of overall hits
system.l2.overall_hits::.cpu1.data              36043                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                 36                       # number of overall hits
system.l2.overall_hits::.cpu2.data              35821                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                 44                       # number of overall hits
system.l2.overall_hits::.cpu3.data              34868                       # number of overall hits
system.l2.overall_hits::total                  151859                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1327                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data              1757                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst                53                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data               499                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst                37                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data               502                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst                31                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data               500                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4706                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1327                       # number of overall misses
system.l2.overall_misses::.cpu0.data             1757                       # number of overall misses
system.l2.overall_misses::.cpu1.inst               53                       # number of overall misses
system.l2.overall_misses::.cpu1.data              499                       # number of overall misses
system.l2.overall_misses::.cpu2.inst               37                       # number of overall misses
system.l2.overall_misses::.cpu2.data              502                       # number of overall misses
system.l2.overall_misses::.cpu3.inst               31                       # number of overall misses
system.l2.overall_misses::.cpu3.data              500                       # number of overall misses
system.l2.overall_misses::total                  4706                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    109288500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data    131175500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst      4496500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data     32730500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst      3008500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data     32017500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst      2369500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data     31837500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        346924000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    109288500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data    131175500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst      4496500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data     32730500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst      3008500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data     32017500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst      2369500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data     31837500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       346924000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            1772                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data           46341                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst              71                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data           36542                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst              73                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data           36323                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst              75                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data           35368                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               156565                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           1772                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data          46341                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst             71                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data          36542                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst             73                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data          36323                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst             75                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data          35368                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              156565                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.748871                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.037915                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.746479                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.013656                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.506849                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.013820                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.413333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.014137                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.030058                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.748871                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.037915                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.746479                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.013656                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.506849                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.013820                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.413333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.014137                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.030058                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82357.573474                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 74658.793398                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84839.622642                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 65592.184369                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 81310.810811                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 63779.880478                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 76435.483871                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data        63675                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73719.507012                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82357.573474                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 74658.793398                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84839.622642                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 65592.184369                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 81310.810811                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 63779.880478                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 76435.483871                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data        63675                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73719.507012                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1347                       # number of writebacks
system.l2.writebacks::total                      1347                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            253                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            354                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            330                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            321                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1313                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           253                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           354                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           330                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           321                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1313                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         1315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data         1504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data          145                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data          172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data          179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3393                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data         1504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data          145                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data          172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data          179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3393                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     95280000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    101365500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst      2511000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data      9605500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst      2064500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data     10546500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst      1105000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data     10667000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    233145000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     95280000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    101365500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst      2511000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data      9605500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst      2064500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data     10546500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst      1105000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data     10667000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    233145000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.742099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.032455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.464789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.003968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.397260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.004735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.213333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.005061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.021672                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.742099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.032455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.464789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.003968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.397260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.004735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.213333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.005061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.021672                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72456.273764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 67397.273936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76090.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 66244.827586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 71189.655172                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 61316.860465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 69062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 59592.178771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68713.527851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72456.273764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 67397.273936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76090.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 66244.827586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 71189.655172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 61316.860465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 69062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 59592.178771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68713.527851                       # average overall mshr miss latency
system.l2.replacements                           4618                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        43089                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43089                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        43089                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43089                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1191                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1191                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1191                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1191                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          152                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           152                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu0.data            1209                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             493                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             524                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             397                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2623                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 58                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       508500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       502500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       330500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       299000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1640500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1227                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          511                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          535                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          408                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2681                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.014670                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.035225                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.020561                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.026961                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.021634                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data        28250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 27916.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 30045.454545                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 27181.818182                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 28284.482759                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            58                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       358000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       353000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       220500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       219500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1151000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.014670                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.035225                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.020561                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.026961                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.021634                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19888.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19611.111111                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20045.454545                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19954.545455                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19844.827586                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             5856                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             6271                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             6412                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             6306                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24845                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            647                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data             37                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data             40                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data             32                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 756                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     48391000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data      3399500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data      3669000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data      2388500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      57848000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         6503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data         6308                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data         6452                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data         6338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             25601                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.099493                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.005866                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.006200                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.005049                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.029530                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 74792.890263                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 91878.378378                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data        91725                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 74640.625000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76518.518519                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          647                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data           37                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data           40                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data           32                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            756                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     41921000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data      3029500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data      3269000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data      2068500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     50288000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.099493                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.005866                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.006200                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.005049                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.029530                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 64792.890263                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 81878.378378                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data        81725                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 64640.625000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66518.518519                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst           445                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst            18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst            36                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst            44                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                543                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1327                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst           37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst           31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1448                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    109288500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst      4496500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst      3008500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst      2369500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    119163000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         1772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst           71                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst           73                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst           75                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1991                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.748871                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.746479                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.506849                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.413333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.727273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82357.573474                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84839.622642                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 81310.810811                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 76435.483871                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82294.889503                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst           29                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst           16                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1393                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     95280000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst      2511000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst      2064500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst      1105000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    100960500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.742099                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.464789                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.397260                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.213333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.699648                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72456.273764                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76090.909091                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 71189.655172                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 69062.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72477.027997                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        38728                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        29772                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        29409                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        28562                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            126471                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         1110                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data          462                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data          462                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data          468                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2502                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data     82784500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data     29331000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data     28348500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data     29449000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    169913000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        39838                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        30234                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        29871                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        29030                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        128973                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.027863                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.015281                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.015467                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.016121                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.019399                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 74580.630631                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 63487.012987                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 61360.389610                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 62925.213675                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 67910.871303                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          253                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          354                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          330                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          321                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1258                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data          857                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data          108                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data          132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data          147                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1244                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data     59444500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data      6576000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data      7277500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data      8598500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     81896500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.021512                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.003572                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.004419                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.005064                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.009645                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 69363.477246                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 60888.888889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 55132.575758                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 58493.197279                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65833.199357                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 8                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              14                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.578947                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.636364                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       210000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       266500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.578947                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19090.909091                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19035.714286                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   254.563135                       # Cycle average of tags in use
system.l2.tags.total_refs                      220524                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4882                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     45.170832                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      81.758080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       24.129461                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       94.438700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        3.106295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       12.818601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        1.688625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data       17.189671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.861515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data       18.572186                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.319368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.094256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.368901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.012134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.050073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.006596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.067147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.003365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.072548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994387                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1780954                       # Number of tag accesses
system.l2.tags.data_accesses                  1780954                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         84096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data         96256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst          2112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data          9280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst          1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data         11008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data         11456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             217088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        84096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst         1856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         89088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        86208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           86208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data           1504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst             33                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data            145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst             29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data            172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data            179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1347                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1347                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         77099703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         88248062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1936294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          8507958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1701592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         10092199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           938809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         10502928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             199027544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     77099703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1936294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1701592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       938809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         81676398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       79035997                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             79035997                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       79035997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        77099703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        88248062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1936294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         8507958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1701592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        10092199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          938809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        10502928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            278063541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1347.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples      1235.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples        33.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples        98.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples        29.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples       118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples        16.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples       114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000192162750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           77                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           77                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7224                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1243                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3392                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1347                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3392                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1347                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    435                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              315                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     41849750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   14785000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                97293500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14152.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32902.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2131                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1175                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3392                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1347                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          967                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    282.539814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   171.860307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   299.470399                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          369     38.16%     38.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          234     24.20%     62.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          109     11.27%     73.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           57      5.89%     79.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           47      4.86%     84.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           35      3.62%     88.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           23      2.38%     90.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      1.86%     92.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           75      7.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          967                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           77                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.857143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.911789                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     54.889294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             17     22.08%     22.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            35     45.45%     67.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             8     10.39%     77.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             6      7.79%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             3      3.90%     89.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             4      5.19%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      1.30%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1      1.30%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            1      1.30%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-463            1      1.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            77                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           77                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.116883                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.060066                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.441618                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               43     55.84%     55.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.60%     58.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               20     25.97%     84.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      9.09%     93.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      3.90%     97.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      1.30%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      1.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            77                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 189248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   27840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   84352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  217088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                86208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       173.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        77.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    199.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     79.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1090706000                       # Total gap between requests
system.mem_ctrls.avgGap                     230155.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        84096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data        79040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst         2112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data         6272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst         1856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data         7552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst         1024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data         7296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        84352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 77099703.092431902885                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 72464332.815185233951                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1936293.913280253066                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 5750206.166711054742                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1701591.620761434548                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 6923717.629305147566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 938809.170075274305                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 6689015.336786328815                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 77334405.384950712323                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1314                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data         1504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst           33                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data          145                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst           29                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data          172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst           16                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data          179                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1347                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     41148250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data     41790000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst      1143500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data      4059250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst       861500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data      3939750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst       441500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data      3909750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  23854119250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31315.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     27785.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34651.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     27994.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     29706.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     22905.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     27593.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     21842.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17709071.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4191180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2223870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            13144740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            4985100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     86049600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        152662530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        290287680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          553544700                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        507.493008                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    753280500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     36400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    301063000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2727480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1445895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             7968240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1894860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     86049600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        109451970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        326675520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          536213565                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        491.603723                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    848288750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     36400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    206054750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                716                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          358                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    62822.625698                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   29948.180583                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          358    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         3500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value       240000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            358                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     1068253000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED     22490500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       659225                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          659225                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       659225                       # number of overall hits
system.cpu1.icache.overall_hits::total         659225                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst           85                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            85                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst           85                       # number of overall misses
system.cpu1.icache.overall_misses::total           85                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst      5390500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5390500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst      5390500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5390500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       659310                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       659310                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       659310                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       659310                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000129                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000129                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000129                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000129                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 63417.647059                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63417.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 63417.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63417.647059                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          154                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          154                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst           71                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           71                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst           71                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           71                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst      4831000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4831000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst      4831000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4831000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000108                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000108                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000108                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000108                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68042.253521                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68042.253521                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68042.253521                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68042.253521                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       659225                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         659225                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst           85                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           85                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst      5390500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5390500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       659310                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       659310                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000129                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000129                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 63417.647059                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63417.647059                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst           71                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           71                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst      4831000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4831000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000108                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000108                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68042.253521                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68042.253521                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           62.546122                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             659296                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               71                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          9285.859155                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle         63201500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    62.546122                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.122160                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.122160                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           71                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.138672                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1318691                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1318691                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data       665934                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          665934                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data       665934                       # number of overall hits
system.cpu1.dcache.overall_hits::total         665934                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       214088                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        214088                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       214088                       # number of overall misses
system.cpu1.dcache.overall_misses::total       214088                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   2360900886                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2360900886                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   2360900886                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2360900886                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data       880022                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       880022                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data       880022                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       880022                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.243276                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.243276                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.243276                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.243276                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 11027.712371                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11027.712371                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 11027.712371                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11027.712371                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         4694                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              426                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    11.018779                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks         9030                       # number of writebacks
system.cpu1.dcache.writebacks::total             9030                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       159730                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       159730                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       159730                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       159730                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        54358                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54358                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        54358                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54358                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data    626963965                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    626963965                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data    626963965                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    626963965                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.061769                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.061769                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.061769                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.061769                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 11533.977795                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11533.977795                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 11533.977795                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11533.977795                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 50168                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       192211                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         192211                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       188857                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       188857                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   1924511500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1924511500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       381068                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       381068                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.495599                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.495599                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 10190.310658                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 10190.310658                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       142015                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       142015                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        46842                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46842                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    482696000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    482696000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.122923                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.122923                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 10304.769224                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10304.769224                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       473723                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        473723                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        25231                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        25231                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data    436389386                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    436389386                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       498954                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       498954                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.050568                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050568                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 17295.762594                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 17295.762594                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        17715                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        17715                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data         7516                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         7516                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    144267965                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    144267965                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.015064                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.015064                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 19194.779803                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 19194.779803                       # average WriteReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data           36                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total             36                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1310                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1310                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      6517000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      6517000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1346                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1346                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.973254                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.973254                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4974.809160                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4974.809160                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1310                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1310                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      5207000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      5207000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.973254                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.973254                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3974.809160                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3974.809160                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           53.611862                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             722639                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            54406                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.282340                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle         63454500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    53.611862                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.837685                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.837685                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.171875                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1817142                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1817142                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1090743500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            191058                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        44436                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1280                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          164168                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6073                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           6073                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30621                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30621                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1991                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       189069                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           22                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           22                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         4822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       158728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       142904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       143471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       141945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                592308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       195200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      4033600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         4544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      2916608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         4672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      2901632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         4800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      2798592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               12859648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           73126                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4253632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           232394                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.582261                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.096722                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  50324     21.65%     21.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  57493     24.74%     46.39% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  63629     27.38%     73.77% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  60835     26.18%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    113      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             232394                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          260961357                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             23.9                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            113987                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy         82873493                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            7.6                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy           119974                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          86564786                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2663467                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          83053431                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             7.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            116469                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          83311611                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             7.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
