PPC MP0001
"PodWR DpAddrdR DpAddrdW Rfe DpAddrdR Fre"
Cycle=Rfe DpAddrdR Fre PodWR DpAddrdR DpAddrdW
Relax=[Rfe,DpAddrdR,Fre]
Safe=PodWR DpAddrdW DpAddrdR
Prefetch=0:x=F,0:a=W,1:a=F,1:x=T
Com=Rf Fr
Orig=PodWR DpAddrdR DpAddrdW Rfe DpAddrdR Fre
{
0:r2=x; 0:r4=y; 0:r7=z; 0:r10=a;
1:r2=a; 1:r5=x;
}
 P0             | P1            ;
 li r1,1        | lwz r1,0(r2)  ;
 stw r1,0(r2)   | xor r3,r1,r1  ;
 lwz r3,0(r4)   | lwzx r4,r3,r5 ;
 xor r5,r3,r3   |               ;
 lwzx r6,r5,r7  |               ;
 xor r8,r6,r6   |               ;
 li r9,1        |               ;
 stwx r9,r8,r10 |               ;
exists
(1:r1=1 /\ 1:r4=0)
