INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:56:32 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.681ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/valid_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.155ns period=4.310ns})
  Destination:            buffer11/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.155ns period=4.310ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.310ns  (clk rise@4.310ns - clk rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 0.732ns (15.450%)  route 4.006ns (84.550%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.793 - 4.310 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1690, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
                         FDRE                                         r  mem_controller4/read_arbiter/data/valid_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  mem_controller4/read_arbiter/data/valid_reg[0]/Q
                         net (fo=25, unplaced)        0.566     1.300    mem_controller4/read_arbiter/data/valid_reg[0]_0
                         LUT6 (Prop_lut6_I0_O)        0.119     1.419 f  mem_controller4/read_arbiter/data/Memory[0][31]_i_4/O
                         net (fo=13, unplaced)        0.294     1.713    buffer74/fifo/init13_outs_valid
                         LUT4 (Prop_lut4_I2_O)        0.043     1.756 f  buffer74/fifo/fullReg_i_2__4/O
                         net (fo=10, unplaced)        0.287     2.043    buffer75/fifo/init14_outs_valid
                         LUT4 (Prop_lut4_I2_O)        0.043     2.086 f  buffer75/fifo/fullReg_i_2__5/O
                         net (fo=9, unplaced)         0.285     2.371    init0/control/init15_outs_valid
                         LUT5 (Prop_lut5_I4_O)        0.043     2.414 f  init0/control/transmitValue_i_3__3/O
                         net (fo=25, unplaced)        0.309     2.723    buffer14/control/p_2_in_39
                         LUT6 (Prop_lut6_I1_O)        0.043     2.766 f  buffer14/control/transmitValue_i_3__24/O
                         net (fo=4, unplaced)         0.268     3.034    fork10/control/generateBlocks[2].regblock/cond_br29_trueOut_valid
                         LUT3 (Prop_lut3_I2_O)        0.043     3.077 r  fork10/control/generateBlocks[2].regblock/transmitValue_i_8__1/O
                         net (fo=1, unplaced)         0.705     3.782    fork10/control/generateBlocks[3].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I1_O)        0.043     3.825 r  fork10/control/generateBlocks[3].regblock/transmitValue_i_3__10/O
                         net (fo=10, unplaced)        0.287     4.112    buffer46/fifo/anyBlockStop
                         LUT6 (Prop_lut6_I5_O)        0.043     4.155 r  buffer46/fifo/fullReg_i_7/O
                         net (fo=1, unplaced)         0.377     4.532    fork6/control/generateBlocks[6].regblock/transmitValue_reg_3
                         LUT6 (Prop_lut6_I1_O)        0.043     4.575 f  fork6/control/generateBlocks[6].regblock/fullReg_i_4__5/O
                         net (fo=27, unplaced)        0.311     4.886    fork3/control/generateBlocks[1].regblock/cmpi0_result_ready
                         LUT6 (Prop_lut6_I2_O)        0.043     4.929 r  fork3/control/generateBlocks[1].regblock/dataReg[31]_i_1__0/O
                         net (fo=32, unplaced)        0.317     5.246    buffer11/E[0]
                         FDRE                                         r  buffer11/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.310     4.310 r  
                                                      0.000     4.310 r  clk (IN)
                         net (fo=1690, unset)         0.483     4.793    buffer11/clk
                         FDRE                                         r  buffer11/dataReg_reg[0]/C
                         clock pessimism              0.000     4.793    
                         clock uncertainty           -0.035     4.757    
                         FDRE (Setup_fdre_C_CE)      -0.192     4.565    buffer11/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.565    
                         arrival time                          -5.246    
  -------------------------------------------------------------------
                         slack                                 -0.681    




