<dec f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.h' l='18'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenRegisterBank.inc' l='9' u='a'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenRegisterBank.inc' l='10' u='w'/>
<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h' l='21'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc' l='9' u='a'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc' l='10' u='w'/>
<dec f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.h' l='18'/>
<use f='llvm/build/lib/Target/ARM/ARMGenRegisterBank.inc' l='9' u='a'/>
<use f='llvm/build/lib/Target/ARM/ARMGenRegisterBank.inc' l='10' u='w'/>
<dec f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.h' l='18'/>
<use f='llvm/build/lib/Target/Mips/MipsGenRegisterBank.inc' l='9' u='a'/>
<use f='llvm/build/lib/Target/Mips/MipsGenRegisterBank.inc' l='10' u='w'/>
<dec f='llvm/llvm/lib/Target/PowerPC/GISel/PPCRegisterBankInfo.h' l='21'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenRegisterBank.inc' l='9' u='a'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenRegisterBank.inc' l='10' u='w'/>
<dec f='llvm/llvm/lib/Target/RISCV/RISCVRegisterBankInfo.h' l='18'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenRegisterBank.inc' l='9' u='a'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenRegisterBank.inc' l='10' u='w'/>
<dec f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.h' l='18'/>
<use f='llvm/build/lib/Target/X86/X86GenRegisterBank.inc' l='9' u='a'/>
<use f='llvm/build/lib/Target/X86/X86GenRegisterBank.inc' l='10' u='w'/>
