// Seed: 2896831556
module module_0;
  wire id_1;
endmodule
module module_1;
  assign id_1 = 1'b0;
  wire id_2;
  always begin : LABEL_0
    @(*);
  end
  module_0 modCall_1 ();
  always if (1) id_1 = 1'b0;
  wire id_3;
endmodule : SymbolIdentifier
module module_2 (
    input supply0 id_0,
    input tri id_1,
    input tri id_2,
    output wor id_3,
    output tri0 id_4,
    output supply1 id_5,
    output supply0 id_6,
    input wire id_7,
    input tri0 id_8
);
  assign id_4 = -1;
  nand primCall (id_3, id_7, id_8);
  module_0 modCall_1 ();
endmodule
