// Seed: 409644833
module module_0 (
    input supply1 id_0,
    input uwire id_1
    , id_22,
    output wand id_2,
    output uwire id_3,
    input supply1 id_4,
    input wire id_5,
    input tri0 id_6#(
        .id_23(1),
        .id_24(1'b0)
    ),
    output tri id_7,
    input wor id_8,
    output tri id_9,
    output supply1 id_10,
    output supply1 id_11,
    input wor id_12,
    output supply1 id_13,
    input tri0 id_14,
    input uwire id_15,
    output tri0 id_16,
    input tri1 id_17,
    input wire id_18,
    output supply0 id_19,
    output tri id_20
);
endmodule
module module_1 #(
    parameter id_4 = 32'd34
) (
    output wand id_0,
    input uwire id_1,
    input supply1 id_2,
    output wand id_3,
    input wor _id_4
);
  wire id_6;
  logic [7:0][-1 : 1] id_7;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_0,
      id_1,
      id_3,
      id_1,
      id_2,
      id_0,
      id_2,
      id_2,
      id_3,
      id_3
  );
  assign modCall_1.id_5 = 0;
  assign id_7[(1*1*-1)] = {1, id_2};
  wire ["" : id_4  -  -1] id_8;
  wire id_9;
  ;
endmodule
