ARM GAS  /tmp/ccbi20RK.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SysTick_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	SysTick_Handler
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	SysTick_Handler:
  27              	.LFB130:
  28              		.file 1 "main.c"
   1:main.c        **** #include "stm32f3xx.h"
   2:main.c        **** 
   3:main.c        **** #define TIM_EnableIT_UPDATE(TIMx) SET_BIT(TIMx->DIER, TIM_DIER_UIE)
   4:main.c        **** #define TIM_EnableCounter(TIMx) SET_BIT(TIMx->CR1, TIM_CR1_CEN)
   5:main.c        **** #define TIM_DisableCounter(TIMx) CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN)
   6:main.c        **** 
   7:main.c        **** volatile uint32_t ticks = 0;
   8:main.c        **** 
   9:main.c        **** void SysTick_Handler(void) {
  29              		.loc 1 9 28 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  10:main.c        ****     ++ticks;
  34              		.loc 1 10 5 view .LVU1
  35 0000 024A     		ldr	r2, .L2
  36 0002 1368     		ldr	r3, [r2]
  37 0004 0133     		adds	r3, r3, #1
  38 0006 1360     		str	r3, [r2]
  11:main.c        **** }
  39              		.loc 1 11 1 is_stmt 0 view .LVU2
  40 0008 7047     		bx	lr
  41              	.L3:
  42 000a 00BF     		.align	2
  43              	.L2:
  44 000c 00000000 		.word	.LANCHOR0
  45              		.cfi_endproc
  46              	.LFE130:
  48              		.section	.text.delay_ms,"ax",%progbits
ARM GAS  /tmp/ccbi20RK.s 			page 2


  49              		.align	1
  50              		.global	delay_ms
  51              		.syntax unified
  52              		.thumb
  53              		.thumb_func
  54              		.fpu fpv4-sp-d16
  56              	delay_ms:
  57              	.LVL0:
  58              	.LFB131:
  12:main.c        **** 
  13:main.c        **** void delay_ms(uint32_t ms) {
  59              		.loc 1 13 28 is_stmt 1 view -0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63              		@ link register save eliminated.
  14:main.c        ****     uint32_t start_time = ticks;
  64              		.loc 1 14 5 view .LVU4
  65              		.loc 1 14 14 is_stmt 0 view .LVU5
  66 0000 034B     		ldr	r3, .L6
  67 0002 1A68     		ldr	r2, [r3]
  68              	.LVL1:
  15:main.c        ****     while((ticks - start_time) < ms) {}
  69              		.loc 1 15 5 is_stmt 1 view .LVU6
  70              	.L5:
  71              		.loc 1 15 39 discriminator 1 view .LVU7
  72              		.loc 1 15 18 is_stmt 0 discriminator 1 view .LVU8
  73 0004 024B     		ldr	r3, .L6
  74 0006 1B68     		ldr	r3, [r3]
  75 0008 9B1A     		subs	r3, r3, r2
  76              		.loc 1 15 10 discriminator 1 view .LVU9
  77 000a 8342     		cmp	r3, r0
  78 000c FAD3     		bcc	.L5
  16:main.c        ****     return;
  17:main.c        **** }
  79              		.loc 1 17 1 view .LVU10
  80 000e 7047     		bx	lr
  81              	.L7:
  82              		.align	2
  83              	.L6:
  84 0010 00000000 		.word	.LANCHOR0
  85              		.cfi_endproc
  86              	.LFE131:
  88              		.section	.text.delay_us,"ax",%progbits
  89              		.align	1
  90              		.global	delay_us
  91              		.syntax unified
  92              		.thumb
  93              		.thumb_func
  94              		.fpu fpv4-sp-d16
  96              	delay_us:
  97              	.LVL2:
  98              	.LFB132:
  18:main.c        **** 
  19:main.c        **** void delay_us(uint16_t us) {
  99              		.loc 1 19 28 is_stmt 1 view -0
 100              		.cfi_startproc
ARM GAS  /tmp/ccbi20RK.s 			page 3


 101              		@ args = 0, pretend = 0, frame = 0
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              		@ link register save eliminated.
  20:main.c        **** 
  21:main.c        ****     //TIM_EnableCounter(TIM3);
  22:main.c        ****     TIM3->CNT = 1;
 104              		.loc 1 22 5 view .LVU12
 105              		.loc 1 22 15 is_stmt 0 view .LVU13
 106 0000 034B     		ldr	r3, .L10
 107 0002 0122     		movs	r2, #1
 108 0004 5A62     		str	r2, [r3, #36]
  23:main.c        ****     while(TIM3->CNT < us) {}
 109              		.loc 1 23 5 is_stmt 1 view .LVU14
 110              	.L9:
 111              		.loc 1 23 28 discriminator 1 view .LVU15
 112              		.loc 1 23 15 is_stmt 0 discriminator 1 view .LVU16
 113 0006 024B     		ldr	r3, .L10
 114 0008 5B6A     		ldr	r3, [r3, #36]
 115              		.loc 1 23 10 discriminator 1 view .LVU17
 116 000a 8342     		cmp	r3, r0
 117 000c FBD3     		bcc	.L9
  24:main.c        ****     //TIM_DisableCounter(TIM3);
  25:main.c        ****     return;
  26:main.c        **** }
 118              		.loc 1 26 1 view .LVU18
 119 000e 7047     		bx	lr
 120              	.L11:
 121              		.align	2
 122              	.L10:
 123 0010 00040040 		.word	1073742848
 124              		.cfi_endproc
 125              	.LFE132:
 127              		.section	.text.RCC_Init,"ax",%progbits
 128              		.align	1
 129              		.global	RCC_Init
 130              		.syntax unified
 131              		.thumb
 132              		.thumb_func
 133              		.fpu fpv4-sp-d16
 135              	RCC_Init:
 136              	.LFB133:
  27:main.c        **** 
  28:main.c        **** void RCC_Init(void) {
 137              		.loc 1 28 21 is_stmt 1 view -0
 138              		.cfi_startproc
 139              		@ args = 0, pretend = 0, frame = 0
 140              		@ frame_needed = 0, uses_anonymous_args = 0
 141 0000 08B5     		push	{r3, lr}
 142              	.LCFI0:
 143              		.cfi_def_cfa_offset 8
 144              		.cfi_offset 3, -8
 145              		.cfi_offset 14, -4
  29:main.c        ****     // 0. Reset all clock registers to default clock config
  30:main.c        ****     SystemInit();
 146              		.loc 1 30 5 view .LVU20
 147 0002 FFF7FEFF 		bl	SystemInit
 148              	.LVL3:
ARM GAS  /tmp/ccbi20RK.s 			page 4


  31:main.c        ****     // 1. flash cycles count
  32:main.c        ****     MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY_Msk, FLASH_ACR_LATENCY_2);
 149              		.loc 1 32 5 view .LVU21
 150 0006 214A     		ldr	r2, .L17
 151 0008 1368     		ldr	r3, [r2]
 152 000a 23F00703 		bic	r3, r3, #7
 153 000e 43F00403 		orr	r3, r3, #4
 154 0012 1360     		str	r3, [r2]
  33:main.c        ****     // 2. bus dividers config
  34:main.c        ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE_Msk , RCC_CFGR_HPRE_DIV1);
 155              		.loc 1 34 5 view .LVU22
 156 0014 1E4B     		ldr	r3, .L17+4
 157 0016 5A68     		ldr	r2, [r3, #4]
 158 0018 22F0F002 		bic	r2, r2, #240
 159 001c 5A60     		str	r2, [r3, #4]
  35:main.c        ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1_Msk, RCC_CFGR_HPRE_DIV2);
 160              		.loc 1 35 5 view .LVU23
 161 001e 5A68     		ldr	r2, [r3, #4]
 162 0020 22F4F062 		bic	r2, r2, #1920
 163 0024 42F08002 		orr	r2, r2, #128
 164 0028 5A60     		str	r2, [r3, #4]
  36:main.c        ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2_Msk, RCC_CFGR_HPRE_DIV1);
 165              		.loc 1 36 5 view .LVU24
 166 002a 5A68     		ldr	r2, [r3, #4]
 167 002c 22F46052 		bic	r2, r2, #14336
 168 0030 5A60     		str	r2, [r3, #4]
  37:main.c        ****     // 3. hse generator start
  38:main.c        ****     SET_BIT(RCC->CR, RCC_CR_HSEON);
 169              		.loc 1 38 5 view .LVU25
 170 0032 1A68     		ldr	r2, [r3]
 171 0034 42F48032 		orr	r2, r2, #65536
 172 0038 1A60     		str	r2, [r3]
  39:main.c        ****     while(!READ_BIT(RCC->CR, RCC_CR_HSERDY));
 173              		.loc 1 39 5 view .LVU26
 174              	.L13:
 175              		.loc 1 39 45 discriminator 1 view .LVU27
 176              		.loc 1 39 12 is_stmt 0 discriminator 1 view .LVU28
 177 003a 154B     		ldr	r3, .L17+4
 178 003c 1B68     		ldr	r3, [r3]
 179              		.loc 1 39 10 discriminator 1 view .LVU29
 180 003e 13F4003F 		tst	r3, #131072
 181 0042 FAD0     		beq	.L13
  40:main.c        ****     // 4. pll config
  41:main.c        ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLMUL_Msk, RCC_CFGR_PLLMUL9);
 182              		.loc 1 41 5 is_stmt 1 view .LVU30
 183 0044 124B     		ldr	r3, .L17+4
 184 0046 5A68     		ldr	r2, [r3, #4]
 185 0048 22F47012 		bic	r2, r2, #3932160
 186 004c 42F4E012 		orr	r2, r2, #1835008
 187 0050 5A60     		str	r2, [r3, #4]
  42:main.c        ****     SET_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);
 188              		.loc 1 42 5 view .LVU31
 189 0052 5A68     		ldr	r2, [r3, #4]
 190 0054 42F4C032 		orr	r2, r2, #98304
 191 0058 5A60     		str	r2, [r3, #4]
  43:main.c        ****     // 5. pll start
  44:main.c        ****     SET_BIT(RCC->CR, RCC_CR_PLLON);
ARM GAS  /tmp/ccbi20RK.s 			page 5


 192              		.loc 1 44 5 view .LVU32
 193 005a 1A68     		ldr	r2, [r3]
 194 005c 42F08072 		orr	r2, r2, #16777216
 195 0060 1A60     		str	r2, [r3]
  45:main.c        ****     while(!READ_BIT(RCC->CR, RCC_CR_PLLRDY));
 196              		.loc 1 45 5 view .LVU33
 197              	.L14:
 198              		.loc 1 45 45 discriminator 1 view .LVU34
 199              		.loc 1 45 12 is_stmt 0 discriminator 1 view .LVU35
 200 0062 0B4B     		ldr	r3, .L17+4
 201 0064 1B68     		ldr	r3, [r3]
 202              		.loc 1 45 10 discriminator 1 view .LVU36
 203 0066 13F0007F 		tst	r3, #33554432
 204 006a FAD0     		beq	.L14
  46:main.c        ****     // 6. switch system clock input to pll
  47:main.c        ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_SW_Msk, RCC_CFGR_SW_PLL);
 205              		.loc 1 47 5 is_stmt 1 view .LVU37
 206 006c 084A     		ldr	r2, .L17+4
 207 006e 5368     		ldr	r3, [r2, #4]
 208 0070 23F00303 		bic	r3, r3, #3
 209 0074 43F00203 		orr	r3, r3, #2
 210 0078 5360     		str	r3, [r2, #4]
  48:main.c        ****     while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);
 211              		.loc 1 48 5 view .LVU38
 212              	.L15:
 213              		.loc 1 48 65 discriminator 1 view .LVU39
 214              		.loc 1 48 11 is_stmt 0 discriminator 1 view .LVU40
 215 007a 054B     		ldr	r3, .L17+4
 216 007c 5B68     		ldr	r3, [r3, #4]
 217 007e 03F00C03 		and	r3, r3, #12
 218              		.loc 1 48 10 discriminator 1 view .LVU41
 219 0082 082B     		cmp	r3, #8
 220 0084 F9D1     		bne	.L15
  49:main.c        ****     // 7. update clock value
  50:main.c        ****     SystemCoreClockUpdate();
 221              		.loc 1 50 5 is_stmt 1 view .LVU42
 222 0086 FFF7FEFF 		bl	SystemCoreClockUpdate
 223              	.LVL4:
  51:main.c        ****     return;
 224              		.loc 1 51 5 view .LVU43
  52:main.c        **** }
 225              		.loc 1 52 1 is_stmt 0 view .LVU44
 226 008a 08BD     		pop	{r3, pc}
 227              	.L18:
 228              		.align	2
 229              	.L17:
 230 008c 00200240 		.word	1073881088
 231 0090 00100240 		.word	1073876992
 232              		.cfi_endproc
 233              	.LFE133:
 235              		.section	.text.TIM3_Init,"ax",%progbits
 236              		.align	1
 237              		.global	TIM3_Init
 238              		.syntax unified
 239              		.thumb
 240              		.thumb_func
 241              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccbi20RK.s 			page 6


 243              	TIM3_Init:
 244              	.LFB134:
  53:main.c        **** 
  54:main.c        **** void TIM3_Init(void) {
 245              		.loc 1 54 22 is_stmt 1 view -0
 246              		.cfi_startproc
 247              		@ args = 0, pretend = 0, frame = 0
 248              		@ frame_needed = 0, uses_anonymous_args = 0
 249              		@ link register save eliminated.
  55:main.c        ****     // 1. enable TIM3 on APB1 bus
  56:main.c        ****     SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);
 250              		.loc 1 56 5 view .LVU46
 251 0000 0B4B     		ldr	r3, .L20
 252 0002 DA69     		ldr	r2, [r3, #28]
 253 0004 42F00202 		orr	r2, r2, #2
 254 0008 DA61     		str	r2, [r3, #28]
  57:main.c        ****     // 2. enable global interrupts in NVIC
  58:main.c        ****     //TIM3->CR1 = TIM_CR1_CEN;
  59:main.c        ****     // 3. TIM3 timing config
  60:main.c        ****     //WRITE_REG(TIM3->PSC, 71);
  61:main.c        ****     //WRITE_REG(TIM3->ARR, 0xFFFF);
  62:main.c        ****     SET_BIT(RCC->CFGR3, RCC_CFGR3_TIM34SW);
 255              		.loc 1 62 5 view .LVU47
 256 000a 1A6B     		ldr	r2, [r3, #48]
 257 000c 42F00072 		orr	r2, r2, #33554432
 258 0010 1A63     		str	r2, [r3, #48]
  63:main.c        ****     TIM3->PSC = (uint16_t) 143;
 259              		.loc 1 63 5 view .LVU48
 260              		.loc 1 63 15 is_stmt 0 view .LVU49
 261 0012 A3F50333 		sub	r3, r3, #134144
 262 0016 8F22     		movs	r2, #143
 263 0018 9A62     		str	r2, [r3, #40]
  64:main.c        ****     TIM3->ARR = 0xFFFF;
 264              		.loc 1 64 5 is_stmt 1 view .LVU50
 265              		.loc 1 64 15 is_stmt 0 view .LVU51
 266 001a 4FF6FF72 		movw	r2, #65535
 267 001e DA62     		str	r2, [r3, #44]
  65:main.c        ****     TIM3->EGR |= 1;
 268              		.loc 1 65 5 is_stmt 1 view .LVU52
 269              		.loc 1 65 15 is_stmt 0 view .LVU53
 270 0020 5A69     		ldr	r2, [r3, #20]
 271 0022 42F00102 		orr	r2, r2, #1
 272 0026 5A61     		str	r2, [r3, #20]
  66:main.c        ****     //CLEAR_BIT(TIM3->CR1, TIM_CR1_DIR);
  67:main.c        ****     //SET_BIT(TIM3->CR1, TIM_CR1_UDIS);
  68:main.c        ****     //NVIC_EnableIRQ(TIM3_IRQn);
  69:main.c        ****     TIM3->CR1 = TIM_CR1_CEN;
 273              		.loc 1 69 5 is_stmt 1 view .LVU54
 274              		.loc 1 69 15 is_stmt 0 view .LVU55
 275 0028 0122     		movs	r2, #1
 276 002a 1A60     		str	r2, [r3]
  70:main.c        ****     return;
 277              		.loc 1 70 5 is_stmt 1 view .LVU56
  71:main.c        **** }
 278              		.loc 1 71 1 is_stmt 0 view .LVU57
 279 002c 7047     		bx	lr
 280              	.L21:
ARM GAS  /tmp/ccbi20RK.s 			page 7


 281 002e 00BF     		.align	2
 282              	.L20:
 283 0030 00100240 		.word	1073876992
 284              		.cfi_endproc
 285              	.LFE134:
 287              		.section	.text.SPI1_Init,"ax",%progbits
 288              		.align	1
 289              		.global	SPI1_Init
 290              		.syntax unified
 291              		.thumb
 292              		.thumb_func
 293              		.fpu fpv4-sp-d16
 295              	SPI1_Init:
 296              	.LFB135:
  72:main.c        **** 
  73:main.c        **** void SPI1_Init(void) {
 297              		.loc 1 73 22 is_stmt 1 view -0
 298              		.cfi_startproc
 299              		@ args = 0, pretend = 0, frame = 0
 300              		@ frame_needed = 0, uses_anonymous_args = 0
 301              		@ link register save eliminated.
  74:main.c        ****     // 1. GPIO pins used by SPI1 init
  75:main.c        ****     SET_BIT(RCC->AHBENR, RCC_AHBENR_GPIOAEN);
 302              		.loc 1 75 5 view .LVU59
 303 0000 114A     		ldr	r2, .L23
 304 0002 5369     		ldr	r3, [r2, #20]
 305 0004 43F40033 		orr	r3, r3, #131072
 306 0008 5361     		str	r3, [r2, #20]
  76:main.c        ****     GPIOA->MODER |= 0x02 << 10 | 0x02 << 14;
 307              		.loc 1 76 5 view .LVU60
 308              		.loc 1 76 18 is_stmt 0 view .LVU61
 309 000a 4FF09043 		mov	r3, #1207959552
 310 000e 1968     		ldr	r1, [r3]
 311 0010 41F40841 		orr	r1, r1, #34816
 312 0014 1960     		str	r1, [r3]
  77:main.c        **** 
  78:main.c        ****     GPIOA->AFR[0] |= (0x05<<5*4);
 313              		.loc 1 78 5 is_stmt 1 view .LVU62
 314              		.loc 1 78 19 is_stmt 0 view .LVU63
 315 0016 196A     		ldr	r1, [r3, #32]
 316 0018 41F4A001 		orr	r1, r1, #5242880
 317 001c 1962     		str	r1, [r3, #32]
  79:main.c        **** 	//GPIOA->AFR[0] |= (0x05<<6*4);
  80:main.c        **** 	GPIOA->AFR[0] |= (0x05<<7*4);
 318              		.loc 1 80 2 is_stmt 1 view .LVU64
 319              		.loc 1 80 16 is_stmt 0 view .LVU65
 320 001e 196A     		ldr	r1, [r3, #32]
 321 0020 41F0A041 		orr	r1, r1, #1342177280
 322 0024 1962     		str	r1, [r3, #32]
  81:main.c        ****     // 2. enable SPI1 clock on APB2 bus
  82:main.c        ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN);
 323              		.loc 1 82 5 is_stmt 1 view .LVU66
 324 0026 9369     		ldr	r3, [r2, #24]
 325 0028 43F48053 		orr	r3, r3, #4096
 326 002c 9361     		str	r3, [r2, #24]
  83:main.c        ****     //GPIOA->OTYPER = 0;
  84:main.c        ****     // 3. SPI1 init
ARM GAS  /tmp/ccbi20RK.s 			page 8


  85:main.c        ****     SPI1->CR1 = 1 << SPI_CR1_BIDIMODE_Pos | 1 << SPI_CR1_BIDIOE_Pos |
 327              		.loc 1 85 5 view .LVU67
 328              		.loc 1 85 15 is_stmt 0 view .LVU68
 329 002e 074B     		ldr	r3, .L23+4
 330 0030 4CF29432 		movw	r2, #50068
 331 0034 1A60     		str	r2, [r3]
  86:main.c        ****                 1 << SPI_CR1_LSBFIRST_Pos | 1 << SPI_CR1_MSTR_Pos   |
  87:main.c        ****                 1 << SPI_CR1_SSM_Pos      | 0x02 << SPI_CR1_BR_Pos  |
  88:main.c        ****                 1 << SPI_CR1_SSI_Pos      | 1 << SPI_CR1_LSBFIRST_Pos;
  89:main.c        ****     SPI1->CR2 = 0x07 << SPI_CR2_DS_Pos;
 332              		.loc 1 89 5 is_stmt 1 view .LVU69
 333              		.loc 1 89 15 is_stmt 0 view .LVU70
 334 0036 4FF4E062 		mov	r2, #1792
 335 003a 5A60     		str	r2, [r3, #4]
  90:main.c        ****     // 4. enable SPI1
  91:main.c        ****     SET_BIT(SPI1->CR1, SPI_CR1_SPE);
 336              		.loc 1 91 5 is_stmt 1 view .LVU71
 337 003c 1A68     		ldr	r2, [r3]
 338 003e 42F04002 		orr	r2, r2, #64
 339 0042 1A60     		str	r2, [r3]
  92:main.c        ****     //SPI1->CR1 |= 1 << SPI_CR1_SPE;
  93:main.c        ****     return;
 340              		.loc 1 93 5 view .LVU72
  94:main.c        **** }
 341              		.loc 1 94 1 is_stmt 0 view .LVU73
 342 0044 7047     		bx	lr
 343              	.L24:
 344 0046 00BF     		.align	2
 345              	.L23:
 346 0048 00100240 		.word	1073876992
 347 004c 00300140 		.word	1073819648
 348              		.cfi_endproc
 349              	.LFE135:
 351              		.section	.text.main,"ax",%progbits
 352              		.align	1
 353              		.global	main
 354              		.syntax unified
 355              		.thumb
 356              		.thumb_func
 357              		.fpu fpv4-sp-d16
 359              	main:
 360              	.LFB136:
  95:main.c        **** 
  96:main.c        **** int main (void)
  97:main.c        **** {
 361              		.loc 1 97 1 is_stmt 1 view -0
 362              		.cfi_startproc
 363              		@ Volatile: function does not return.
 364              		@ args = 0, pretend = 0, frame = 0
 365              		@ frame_needed = 0, uses_anonymous_args = 0
 366 0000 08B5     		push	{r3, lr}
 367              	.LCFI1:
 368              		.cfi_def_cfa_offset 8
 369              		.cfi_offset 3, -8
 370              		.cfi_offset 14, -4
  98:main.c        ****     //Peripherial init section
  99:main.c        ****     RCC_Init();
ARM GAS  /tmp/ccbi20RK.s 			page 9


 371              		.loc 1 99 5 view .LVU75
 372 0002 FFF7FEFF 		bl	RCC_Init
 373              	.LVL5:
 100:main.c        ****     SysTick_Config(SystemCoreClock / 1000);
 374              		.loc 1 100 5 view .LVU76
 375 0006 2C4B     		ldr	r3, .L33
 376 0008 1B68     		ldr	r3, [r3]
 377 000a 2C4A     		ldr	r2, .L33+4
 378 000c A2FB0323 		umull	r2, r3, r2, r3
 379 0010 9B09     		lsrs	r3, r3, #6
 380              	.LVL6:
 381              	.LBB8:
 382              	.LBI8:
 383              		.file 2 "/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h"
   1:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.0.8
   5:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2018
   6:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /*
   8:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  *
  10:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  *
  12:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  *
  16:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  *
  18:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
  24:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
  25:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
  31:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
  34:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
  36:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
  40:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
  41:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccbi20RK.s 			page 10


  44:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
  47:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
  50:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
  53:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
  54:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
  55:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
  59:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
  62:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
  63:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
  65:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
  71:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
  73:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** */
  76:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
  88:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 100:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
ARM GAS  /tmp/ccbi20RK.s 			page 11


 101:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 112:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 124:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 136:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 148:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
ARM GAS  /tmp/ccbi20RK.s 			page 12


 158:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 160:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 162:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 164:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 165:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** }
 167:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 169:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 171:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 173:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 176:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 180:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 187:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 192:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 197:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 202:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 208:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
 210:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 212:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
ARM GAS  /tmp/ccbi20RK.s 			page 13


 215:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** */
 216:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #else
 219:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 224:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 229:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 231:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 232:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 233:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 237:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
 245:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** */
 248:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 249:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
 250:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   @{
 254:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
 255:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 256:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
 257:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
 259:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** typedef union
 260:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
 261:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   struct
 262:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   {
 263:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
ARM GAS  /tmp/ccbi20RK.s 			page 14


 272:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 275:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 279:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 282:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 285:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 288:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 291:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 294:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 295:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
 296:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
 298:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** typedef union
 299:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
 300:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   struct
 301:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   {
 302:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 307:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 308:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 312:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 313:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
 314:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
 316:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** typedef union
 317:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
 318:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   struct
 319:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   {
 320:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
ARM GAS  /tmp/ccbi20RK.s 			page 15


 329:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 336:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 340:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 343:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 346:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 349:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 352:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 355:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 358:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 361:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 364:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 367:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 368:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
 369:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
 371:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** typedef union
 372:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
 373:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   struct
 374:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   {
 375:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 383:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
ARM GAS  /tmp/ccbi20RK.s 			page 16


 386:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 387:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 390:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 393:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 395:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 396:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
 397:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   @{
 401:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
 402:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 403:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
 404:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
 406:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 407:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
 408:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 423:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 427:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 429:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 430:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
 431:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   @{
 435:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
 436:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 437:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
 438:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
 440:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 441:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
 442:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
ARM GAS  /tmp/ccbi20RK.s 			page 17


 443:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 465:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 469:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 472:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 475:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 478:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 481:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 485:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 488:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 491:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 494:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 497:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccbi20RK.s 			page 18


 500:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 503:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 506:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 509:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 512:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 516:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 520:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 523:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 526:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 529:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 532:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 535:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 538:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 542:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 545:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 548:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 552:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 555:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
ARM GAS  /tmp/ccbi20RK.s 			page 19


 557:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 558:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 561:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 564:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 567:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 571:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 574:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 577:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 580:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 583:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 586:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 589:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 592:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 595:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 598:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 601:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 604:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 607:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 610:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccbi20RK.s 			page 20


 614:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 617:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 620:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 624:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 627:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 630:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 633:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 636:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 639:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 643:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 646:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 649:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 652:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 655:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 658:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 661:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 665:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 668:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccbi20RK.s 			page 21


 671:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 674:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 677:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 680:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 684:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 687:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 690:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 694:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 697:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 700:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 703:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 706:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 708:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 709:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
 710:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   @{
 714:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
 715:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 716:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
 717:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
 719:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 720:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
 721:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 726:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
ARM GAS  /tmp/ccbi20RK.s 			page 22


 728:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 730:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 734:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 737:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 740:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 743:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 746:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 748:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 749:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
 750:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   @{
 754:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
 755:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 756:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
 757:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
 759:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 760:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
 761:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 767:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 771:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 774:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 777:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 780:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 784:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
ARM GAS  /tmp/ccbi20RK.s 			page 23


 785:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 788:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 792:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 795:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 798:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 800:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 801:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
 802:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   @{
 806:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
 807:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 808:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
 809:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
 811:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 812:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
 813:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 814:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   {
 815:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
ARM GAS  /tmp/ccbi20RK.s 			page 24


 842:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 846:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 847:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 851:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 855:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 858:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 861:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 864:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 867:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 870:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 873:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 876:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 879:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 883:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 887:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 891:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 895:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 898:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
ARM GAS  /tmp/ccbi20RK.s 			page 25


 899:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 901:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 903:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 904:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
 905:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   @{
 909:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
 910:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 911:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
 912:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
 914:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 915:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
 916:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 940:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 941:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 945:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 948:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 951:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 954:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
ARM GAS  /tmp/ccbi20RK.s 			page 26


 956:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 957:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 960:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 963:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 966:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 969:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 972:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 975:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 978:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 981:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 984:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 987:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 990:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 993:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
 996:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1000:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1004:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1008:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1012:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
ARM GAS  /tmp/ccbi20RK.s 			page 27


1013:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1016:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1020:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1024:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1027:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1030:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1033:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1036:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1039:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1042:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1045:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1048:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1050:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1051:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1052:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   @{
1056:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1057:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1058:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1059:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1061:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1062:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
1063:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
ARM GAS  /tmp/ccbi20RK.s 			page 28


1070:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1088:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1089:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1093:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1097:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1101:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1104:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1107:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1110:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1114:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1117:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1121:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1125:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
ARM GAS  /tmp/ccbi20RK.s 			page 29


1127:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1128:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1131:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1134:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1137:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1140:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1143:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1147:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1150:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1154:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1157:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1160:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1163:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1166:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1169:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1172:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1176:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1179:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1183:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
ARM GAS  /tmp/ccbi20RK.s 			page 30


1184:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1187:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1190:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1193:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1196:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1199:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1202:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1206:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1209:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1211:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1212:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1214:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   @{
1218:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1219:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1220:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1221:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1223:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1224:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
1225:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1237:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1238:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1240:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
ARM GAS  /tmp/ccbi20RK.s 			page 31


1241:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1244:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1247:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1250:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1254:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1257:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1260:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1264:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1268:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1271:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1274:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1278:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1281:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1284:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1287:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1290:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1293:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1296:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
ARM GAS  /tmp/ccbi20RK.s 			page 32


1298:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1299:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1302:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1305:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1308:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1309:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1310:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   @{
1314:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1315:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1316:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1317:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1319:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1320:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
1321:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1328:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1329:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1333:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1336:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1339:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1342:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1345:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1348:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1351:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1354:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
ARM GAS  /tmp/ccbi20RK.s 			page 33


1355:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1357:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1361:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1365:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1368:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1371:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1374:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1378:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1381:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1384:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1387:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1390:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1393:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1396:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1399:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1403:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1406:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1409:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccbi20RK.s 			page 34


1412:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1414:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1415:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1416:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   @{
1420:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1421:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1422:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1423:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1425:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1426:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
1427:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1432:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1433:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1437:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1440:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1443:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1446:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1449:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1452:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1455:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1458:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1461:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1464:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1467:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
ARM GAS  /tmp/ccbi20RK.s 			page 35


1469:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1470:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1474:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1477:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1481:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1484:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1487:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1490:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1493:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1496:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1499:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1502:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1505:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1508:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1511:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1514:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1517:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1519:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1520:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1521:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   @{
1525:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  /tmp/ccbi20RK.s 			page 36


1526:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1527:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1528:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** */
1533:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1535:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1536:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** */
1541:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1543:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1545:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1546:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1547:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   @{
1551:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1552:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1553:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1563:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1572:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #endif
1576:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1577:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1580:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1581:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1582:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccbi20RK.s 			page 37


1583:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1584:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1585:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1587:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1588:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1589:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1590:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1591:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1592:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1593:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** */
1595:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1596:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1597:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1598:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1600:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   @{
1604:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1605:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1606:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #endif
1610:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #else
1612:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1626:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #endif
1630:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #else
1632:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1636:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1638:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1639:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
ARM GAS  /tmp/ccbi20RK.s 			page 38


1640:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1647:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1648:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1649:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1657:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
1659:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1660:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1662:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** }
1669:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1670:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1671:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1672:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1676:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
1678:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** }
1680:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1681:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1682:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1683:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1687:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1688:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
1690:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   {
1692:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   }
1694:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** }
1695:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1696:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccbi20RK.s 			page 39


1697:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1698:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1704:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1705:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
1707:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   {
1709:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   }
1711:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   else
1712:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   {
1713:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1714:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   }
1715:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** }
1716:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1717:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1718:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1719:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1720:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1723:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1724:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
1726:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   {
1728:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
1730:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
1731:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   }
1732:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** }
1733:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1734:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1735:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1736:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1742:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1743:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
1745:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   {
1747:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   }
1749:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   else
1750:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   {
1751:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1752:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   }
1753:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** }
ARM GAS  /tmp/ccbi20RK.s 			page 40


1754:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1755:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1756:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1757:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1761:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1762:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
1764:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   {
1766:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   }
1768:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** }
1769:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1770:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1771:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1772:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1776:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1777:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
1779:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   {
1781:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   }
1783:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** }
1784:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1785:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1786:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1787:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1788:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1792:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1793:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1794:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
1796:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1797:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   {
1798:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1799:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   }
1800:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   else
1801:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   {
1802:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1803:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   }
1804:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** }
1805:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1806:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1807:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1808:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1809:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
ARM GAS  /tmp/ccbi20RK.s 			page 41


1811:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1812:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1816:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1817:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
1818:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1819:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   {
1820:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1821:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   }
1822:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   else
1823:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   {
1824:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1825:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   }
1826:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** }
1827:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1828:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1829:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1830:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1831:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1832:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1833:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1834:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1835:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1836:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1837:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1838:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1839:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
1840:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1841:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1842:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   {
1843:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1844:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   }
1845:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   else
1846:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   {
1847:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1848:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   }
1849:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** }
1850:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1851:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1852:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1853:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1854:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1855:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1856:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1857:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1858:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1859:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1860:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1861:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1862:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1863:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1864:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
1865:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1866:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1867:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
ARM GAS  /tmp/ccbi20RK.s 			page 42


1868:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1869:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1870:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1871:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1872:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   return (
1873:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1874:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1875:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****          );
1876:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** }
1877:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1878:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1879:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1880:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Decode Priority
1881:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1882:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value and subpriority value.
1883:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1884:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1885:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1886:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1887:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1888:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1889:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1890:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1891:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
1892:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1893:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1894:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1895:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1896:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1897:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1898:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1899:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1900:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1901:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** }
1902:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1903:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1904:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1905:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Vector
1906:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1907:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1908:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1909:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****            VTOR must been relocated to SRAM before.
1910:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1911:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1912:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1913:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1914:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
1915:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1916:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1917:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** }
1918:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1919:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1920:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1921:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Vector
1922:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1923:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1924:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
ARM GAS  /tmp/ccbi20RK.s 			page 43


1925:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1926:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \return                 Address of interrupt handler function
1927:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1928:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1929:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
1930:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1931:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1932:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** }
1933:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1934:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1935:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1936:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief   System Reset
1937:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1938:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1939:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1940:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
1941:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1942:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****                                                                        buffered write are completed
1943:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1944:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1945:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1946:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1947:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1948:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   for(;;)                                                           /* wait until reset */
1949:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   {
1950:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     __NOP();
1951:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   }
1952:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** }
1953:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1954:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1955:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1956:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* ##########################  MPU functions  #################################### */
1957:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1958:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1959:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1960:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #include "mpu_armv7.h"
1961:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1962:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #endif
1963:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1964:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1965:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* ##########################  FPU functions  #################################### */
1966:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1967:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1968:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1969:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Function that provides FPU type.
1970:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   @{
1971:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1972:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1973:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
1974:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief   get FPU type
1975:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \details returns the FPU type
1976:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \returns
1977:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****    - \b  0: No FPU
1978:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****    - \b  1: Single precision FPU
1979:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****    - \b  2: Double + Single precision FPU
1980:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
1981:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
ARM GAS  /tmp/ccbi20RK.s 			page 44


1982:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
1983:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t mvfr0;
1984:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1985:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   mvfr0 = FPU->MVFR0;
1986:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1987:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   {
1988:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     return 1U;           /* Single precision FPU */
1989:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   }
1990:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   else
1991:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   {
1992:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     return 0U;           /* No FPU */
1993:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   }
1994:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** }
1995:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1996:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1997:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_FpuFunctions */
1998:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
1999:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
2000:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
2001:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /* ##################################    SysTick function  ########################################
2002:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
2003:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
2004:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
2005:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that configure the System.
2006:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   @{
2007:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
2008:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
2009:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
2010:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
2011:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** /**
2012:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \brief   System Tick Configuration
2013:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
2014:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
2015:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
2016:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \return          0  Function succeeded.
2017:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \return          1  Function failed.
2018:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
2019:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
2020:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****            must contain a vendor-specific implementation of this function.
2021:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****  */
2022:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
 384              		.loc 2 2022 26 view .LVU77
 385              	.LBB9:
2023:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
2024:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 386              		.loc 2 2024 3 view .LVU78
 387              		.loc 2 2024 14 is_stmt 0 view .LVU79
 388 0012 013B     		subs	r3, r3, #1
 389              	.LVL7:
 390              		.loc 2 2024 6 view .LVU80
 391 0014 B3F1807F 		cmp	r3, #16777216
 392 0018 09D2     		bcs	.L26
2025:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   {
2026:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
2027:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   }
2028:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** 
2029:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
ARM GAS  /tmp/ccbi20RK.s 			page 45


 393              		.loc 2 2029 3 is_stmt 1 view .LVU81
 394              		.loc 2 2029 18 is_stmt 0 view .LVU82
 395 001a 294A     		ldr	r2, .L33+8
 396 001c 5360     		str	r3, [r2, #4]
2030:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 397              		.loc 2 2030 3 is_stmt 1 view .LVU83
 398              	.LVL8:
 399              	.LBB10:
 400              	.LBI10:
1816:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h **** {
 401              		.loc 2 1816 22 view .LVU84
 402              	.LBB11:
1818:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   {
 403              		.loc 2 1818 3 view .LVU85
1824:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   }
 404              		.loc 2 1824 5 view .LVU86
1824:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   }
 405              		.loc 2 1824 46 is_stmt 0 view .LVU87
 406 001e 294B     		ldr	r3, .L33+12
 407              	.LVL9:
1824:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   }
 408              		.loc 2 1824 46 view .LVU88
 409 0020 F021     		movs	r1, #240
 410 0022 83F82310 		strb	r1, [r3, #35]
 411              	.LVL10:
1824:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   }
 412              		.loc 2 1824 46 view .LVU89
 413              	.LBE11:
 414              	.LBE10:
2031:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 415              		.loc 2 2031 3 is_stmt 1 view .LVU90
 416              		.loc 2 2031 18 is_stmt 0 view .LVU91
 417 0026 0023     		movs	r3, #0
 418 0028 9360     		str	r3, [r2, #8]
2032:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 419              		.loc 2 2032 3 is_stmt 1 view .LVU92
 420              		.loc 2 2032 18 is_stmt 0 view .LVU93
 421 002a 0723     		movs	r3, #7
 422 002c 1360     		str	r3, [r2]
2033:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
2034:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
2035:/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Include/core_cm4.h ****   return (0UL);                                                     /* Function successful */
 423              		.loc 2 2035 3 is_stmt 1 view .LVU94
 424              	.L26:
 425              		.loc 2 2035 3 is_stmt 0 view .LVU95
 426              	.LBE9:
 427              	.LBE8:
 101:main.c        ****     SPI1_Init();
 428              		.loc 1 101 5 is_stmt 1 view .LVU96
 429 002e FFF7FEFF 		bl	SPI1_Init
 430              	.LVL11:
 102:main.c        ****     TIM3_Init();
 431              		.loc 1 102 5 view .LVU97
 432 0032 FFF7FEFF 		bl	TIM3_Init
 433              	.LVL12:
 103:main.c        ****     //
 104:main.c        ****     //TIM_EnableIT_UPDATE(TIM3);
ARM GAS  /tmp/ccbi20RK.s 			page 46


 105:main.c        ****     //TIM_EnableCounter(TIM3);
 106:main.c        **** 
 107:main.c        ****     RCC->AHBENR     |= RCC_AHBENR_GPIOBEN; //RCC ON
 434              		.loc 1 107 5 view .LVU98
 435              		.loc 1 107 21 is_stmt 0 view .LVU99
 436 0036 244B     		ldr	r3, .L33+16
 437 0038 5A69     		ldr	r2, [r3, #20]
 438 003a 42F48022 		orr	r2, r2, #262144
 439 003e 5A61     		str	r2, [r3, #20]
 108:main.c        **** 
 109:main.c        ****     GPIOB->MODER    |= GPIO_MODER_MODER7_0; //mode out
 440              		.loc 1 109 5 is_stmt 1 view .LVU100
 441              		.loc 1 109 21 is_stmt 0 view .LVU101
 442 0040 224A     		ldr	r2, .L33+20
 443 0042 1168     		ldr	r1, [r2]
 444 0044 41F48041 		orr	r1, r1, #16384
 445 0048 1160     		str	r1, [r2]
 110:main.c        ****     GPIOB->OTYPER   = 0;
 446              		.loc 1 110 5 is_stmt 1 view .LVU102
 447              		.loc 1 110 21 is_stmt 0 view .LVU103
 448 004a 0020     		movs	r0, #0
 449 004c 5060     		str	r0, [r2, #4]
 111:main.c        ****     GPIOB->OSPEEDR  = 0x03 << 14;
 450              		.loc 1 111 5 is_stmt 1 view .LVU104
 451              		.loc 1 111 21 is_stmt 0 view .LVU105
 452 004e 4FF44041 		mov	r1, #49152
 453 0052 9160     		str	r1, [r2, #8]
 112:main.c        **** 
 113:main.c        ****     RCC->AHBENR     |= RCC_AHBENR_GPIOAEN;		//    
 454              		.loc 1 113 5 is_stmt 1 view .LVU106
 455              		.loc 1 113 21 is_stmt 0 view .LVU107
 456 0054 5A69     		ldr	r2, [r3, #20]
 457 0056 42F40032 		orr	r2, r2, #131072
 458 005a 5A61     		str	r2, [r3, #20]
 114:main.c        **** 
 115:main.c        **** 
 116:main.c        ****     GPIOA->MODER    |= 0x02 << 16; //mode out
 459              		.loc 1 116 5 is_stmt 1 view .LVU108
 460              		.loc 1 116 21 is_stmt 0 view .LVU109
 461 005c 4FF09042 		mov	r2, #1207959552
 462 0060 1168     		ldr	r1, [r2]
 463 0062 41F40031 		orr	r1, r1, #131072
 464 0066 1160     		str	r1, [r2]
 117:main.c        ****     GPIOA->OTYPER    = 0;
 465              		.loc 1 117 5 is_stmt 1 view .LVU110
 466              		.loc 1 117 22 is_stmt 0 view .LVU111
 467 0068 5060     		str	r0, [r2, #4]
 118:main.c        ****     GPIOA->OSPEEDR  |= 0x03 << 16;
 468              		.loc 1 118 5 is_stmt 1 view .LVU112
 469              		.loc 1 118 21 is_stmt 0 view .LVU113
 470 006a 9168     		ldr	r1, [r2, #8]
 471 006c 41F44031 		orr	r1, r1, #196608
 472 0070 9160     		str	r1, [r2, #8]
 119:main.c        ****     //GPIOA->AFR[1]     |= 0x00 << ;
 120:main.c        **** 
 121:main.c        ****     CLEAR_BIT(RCC->CFGR, RCC_CFGR_PLLNODIV);
 473              		.loc 1 121 5 is_stmt 1 view .LVU114
ARM GAS  /tmp/ccbi20RK.s 			page 47


 474 0072 5A68     		ldr	r2, [r3, #4]
 475 0074 22F00042 		bic	r2, r2, #-2147483648
 476 0078 5A60     		str	r2, [r3, #4]
 122:main.c        ****     RCC->CFGR	&=~(RCC_CFGR_MCO);
 477              		.loc 1 122 5 view .LVU115
 478              		.loc 1 122 15 is_stmt 0 view .LVU116
 479 007a 5A68     		ldr	r2, [r3, #4]
 480 007c 22F0E062 		bic	r2, r2, #117440512
 481 0080 5A60     		str	r2, [r3, #4]
 123:main.c        ****     RCC->CFGR |= 0x04 << 24;
 482              		.loc 1 123 5 is_stmt 1 view .LVU117
 483              		.loc 1 123 15 is_stmt 0 view .LVU118
 484 0082 5A68     		ldr	r2, [r3, #4]
 485 0084 42F08062 		orr	r2, r2, #67108864
 486 0088 5A60     		str	r2, [r3, #4]
 487              	.L30:
 124:main.c        **** 
 125:main.c        ****     //SystemCoreClockUpdate();
 126:main.c        **** 
 127:main.c        **** 
 128:main.c        ****     while (1)
 488              		.loc 1 128 5 is_stmt 1 view .LVU119
 129:main.c        ****     {
 130:main.c        ****         delay_us(100);
 489              		.loc 1 130 9 view .LVU120
 490 008a 6420     		movs	r0, #100
 491 008c FFF7FEFF 		bl	delay_us
 492              	.LVL13:
 131:main.c        **** 
 132:main.c        ****         while(!(SPI1->SR & SPI_SR_TXE));
 493              		.loc 1 132 9 view .LVU121
 494              	.L27:
 495              		.loc 1 132 40 discriminator 1 view .LVU122
 496              		.loc 1 132 21 is_stmt 0 discriminator 1 view .LVU123
 497 0090 0F4B     		ldr	r3, .L33+24
 498 0092 9B68     		ldr	r3, [r3, #8]
 499              		.loc 1 132 14 discriminator 1 view .LVU124
 500 0094 13F0020F 		tst	r3, #2
 501 0098 FAD0     		beq	.L27
 133:main.c        **** 
 134:main.c        ****         if(SPI1->SR & SPI_SR_BSY) {
 502              		.loc 1 134 9 is_stmt 1 view .LVU125
 503              		.loc 1 134 16 is_stmt 0 view .LVU126
 504 009a 0D4B     		ldr	r3, .L33+24
 505 009c 9B68     		ldr	r3, [r3, #8]
 506              		.loc 1 134 11 view .LVU127
 507 009e 13F0800F 		tst	r3, #128
 508 00a2 03D1     		bne	.L32
 135:main.c        ****             GPIOB->ODR |= GPIO_ODR_7;
 136:main.c        ****             while(1);
 137:main.c        ****         }
 138:main.c        **** 
 139:main.c        ****         //GPIOB->ODR ^=   GPIO_ODR_7;
 140:main.c        ****         *(uint8_t*)&SPI1->DR = 0b0000001;
 509              		.loc 1 140 9 is_stmt 1 view .LVU128
 510              		.loc 1 140 30 is_stmt 0 view .LVU129
 511 00a4 0B4B     		ldr	r3, .L33+28
ARM GAS  /tmp/ccbi20RK.s 			page 48


 512 00a6 0122     		movs	r2, #1
 513 00a8 1A70     		strb	r2, [r3]
 130:main.c        **** 
 514              		.loc 1 130 9 view .LVU130
 515 00aa EEE7     		b	.L30
 516              	.L32:
 135:main.c        ****             GPIOB->ODR |= GPIO_ODR_7;
 517              		.loc 1 135 13 is_stmt 1 view .LVU131
 135:main.c        ****             GPIOB->ODR |= GPIO_ODR_7;
 518              		.loc 1 135 24 is_stmt 0 view .LVU132
 519 00ac 074A     		ldr	r2, .L33+20
 520 00ae 5369     		ldr	r3, [r2, #20]
 521 00b0 43F08003 		orr	r3, r3, #128
 522 00b4 5361     		str	r3, [r2, #20]
 523              	.L29:
 136:main.c        ****         }
 524              		.loc 1 136 13 is_stmt 1 discriminator 1 view .LVU133
 136:main.c        ****         }
 525              		.loc 1 136 21 discriminator 1 view .LVU134
 526 00b6 FEE7     		b	.L29
 527              	.L34:
 528              		.align	2
 529              	.L33:
 530 00b8 00000000 		.word	SystemCoreClock
 531 00bc D34D6210 		.word	274877907
 532 00c0 10E000E0 		.word	-536813552
 533 00c4 00ED00E0 		.word	-536810240
 534 00c8 00100240 		.word	1073876992
 535 00cc 00040048 		.word	1207960576
 536 00d0 00300140 		.word	1073819648
 537 00d4 0C300140 		.word	1073819660
 538              		.cfi_endproc
 539              	.LFE136:
 541              		.global	ticks
 542              		.section	.bss.ticks,"aw",%nobits
 543              		.align	2
 544              		.set	.LANCHOR0,. + 0
 547              	ticks:
 548 0000 00000000 		.space	4
 549              		.text
 550              	.Letext0:
 551              		.file 3 "stm32f303xe.h"
 552              		.file 4 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stdint.h"
 553              		.file 5 "/home/ermolaev/STM32CubeF3/Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
ARM GAS  /tmp/ccbi20RK.s 			page 49


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccbi20RK.s:18     .text.SysTick_Handler:0000000000000000 $t
     /tmp/ccbi20RK.s:26     .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/ccbi20RK.s:44     .text.SysTick_Handler:000000000000000c $d
     /tmp/ccbi20RK.s:49     .text.delay_ms:0000000000000000 $t
     /tmp/ccbi20RK.s:56     .text.delay_ms:0000000000000000 delay_ms
     /tmp/ccbi20RK.s:84     .text.delay_ms:0000000000000010 $d
     /tmp/ccbi20RK.s:89     .text.delay_us:0000000000000000 $t
     /tmp/ccbi20RK.s:96     .text.delay_us:0000000000000000 delay_us
     /tmp/ccbi20RK.s:123    .text.delay_us:0000000000000010 $d
     /tmp/ccbi20RK.s:128    .text.RCC_Init:0000000000000000 $t
     /tmp/ccbi20RK.s:135    .text.RCC_Init:0000000000000000 RCC_Init
     /tmp/ccbi20RK.s:230    .text.RCC_Init:000000000000008c $d
     /tmp/ccbi20RK.s:236    .text.TIM3_Init:0000000000000000 $t
     /tmp/ccbi20RK.s:243    .text.TIM3_Init:0000000000000000 TIM3_Init
     /tmp/ccbi20RK.s:283    .text.TIM3_Init:0000000000000030 $d
     /tmp/ccbi20RK.s:288    .text.SPI1_Init:0000000000000000 $t
     /tmp/ccbi20RK.s:295    .text.SPI1_Init:0000000000000000 SPI1_Init
     /tmp/ccbi20RK.s:346    .text.SPI1_Init:0000000000000048 $d
     /tmp/ccbi20RK.s:352    .text.main:0000000000000000 $t
     /tmp/ccbi20RK.s:359    .text.main:0000000000000000 main
     /tmp/ccbi20RK.s:530    .text.main:00000000000000b8 $d
     /tmp/ccbi20RK.s:547    .bss.ticks:0000000000000000 ticks
     /tmp/ccbi20RK.s:543    .bss.ticks:0000000000000000 $d

UNDEFINED SYMBOLS
SystemInit
SystemCoreClockUpdate
SystemCoreClock
