{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.09999999999999999,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 3.2,
          "height": 6.0,
          "width": 6.0
        },
        "silk_line_width": 0.15,
        "silk_text_italic": false,
        "silk_text_size_h": 0.7,
        "silk_text_size_v": 0.7,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.12
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        }
      ],
      "drc_exclusions": [
        "clearance|111173000|109014000|1692762f-90ca-428d-a6be-eff48d78995d|69f80df4-5e33-4ba4-a841-a6d54b236d5b",
        "clearance|112361000|90398000|1c4d32e0-ee79-44f6-b5a8-7834173afe06|f0f567b1-b310-4d31-b600-ba11ea5b6b0f",
        "clearance|112514000|92577000|675ef99a-d74a-4e85-b98a-8a3dd53e8b2f|09369b8e-0c56-463f-a82d-839726084df4",
        "clearance|113327000|108886000|ad298e19-3cc3-42b8-b7b2-b08f4a49b254|d3db8f17-69be-4225-99df-ed860b637711",
        "clearance|119586000|82423000|0b08a0dd-c845-46a9-a139-080653909d23|da6e5ac1-f443-4595-8c75-c0b0f8836f3e",
        "clearance|119739000|84577000|42834cfe-351d-4274-82a0-d628f0df102a|eb731ba0-3dbe-486a-9617-7a5c4afa64c4",
        "clearance|123136000|87323000|c740eee0-341d-4f04-9411-0c3d6fcef32c|35ff0997-997e-4020-aba2-fc449a6a007a",
        "clearance|123264000|89477000|1b46369c-c1f7-4840-bbe7-9c88931600a5|ea8a0044-13f7-4538-9c30-b9cd523c6860",
        "clearance|130636000|82323000|744e72f9-c9ea-4210-b329-6846194f70cd|03bc15e4-f833-4e4e-bb5f-3a0e3d6d61c2",
        "clearance|130764000|84477000|90ca00e5-5c24-43e9-aa77-68ac8d3352ea|0b3eff78-4c92-4335-947f-050b74dbc813",
        "clearance|131536000|98423000|2554de27-0838-4d9c-b080-f287483d1aa1|1d855d63-1b2e-4ed6-947d-25d9bf002877",
        "clearance|131664000|100577000|007de431-836c-4b8d-84b1-8e1152160088|cf673972-378f-465c-967f-aee4790c6177",
        "clearance|142823000|83764000|4596ebae-14f6-4fae-a157-16547c874451|369815bd-4983-450b-90de-4d26c2ab0ea2",
        "clearance|144977000|83636000|fbdf3776-90e5-4ade-9394-e728127428bc|20f6a846-5fb8-41e5-9bec-df1da0c357e8"
      ],
      "meta": {
        "filename": "board_design_settings.json",
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "warning",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "ignore",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rule_severitieslegacy_courtyards_overlap": true,
      "rule_severitieslegacy_no_courtyard_defined": false,
      "rules": {
        "allow_blind_buried_vias": true,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.0,
        "min_copper_edge_clearance": 0.049999999999999996,
        "min_hole_clearance": 0.19999999999999998,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.15,
        "min_track_width": 0.06999999999999999,
        "min_via_annular_width": 0.049999999999999996,
        "min_via_diameter": 0.44999999999999996,
        "use_height_for_length_calcs": true
      },
      "track_widths": [
        0.0,
        0.1,
        0.11,
        0.127,
        0.15,
        0.2,
        0.4,
        1.0
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.5,
          "drill": 0.2
        }
      ],
      "zones_allow_external_fillets": true,
      "zones_use_no_outline": true
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "warning",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "data-center-dram-tester.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.15,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.12,
        "via_diameter": 0.5,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.2,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "100Ohm-diff",
        "nets": [
          "/Ethernet/ETH1_N",
          "/Ethernet/ETH1_P",
          "/Ethernet/ETH2_N",
          "/Ethernet/ETH2_P",
          "/Ethernet/ETH3_N",
          "/Ethernet/ETH3_P",
          "/Ethernet/ETH4_N",
          "/Ethernet/ETH4_P",
          "/Ethernet/INT_ETH1_N",
          "/Ethernet/INT_ETH1_P",
          "/Ethernet/INT_ETH2_N",
          "/Ethernet/INT_ETH2_P",
          "/Ethernet/INT_ETH3_N",
          "/Ethernet/INT_ETH3_P",
          "/Ethernet/INT_ETH4_N",
          "/Ethernet/INT_ETH4_P",
          "C_TMDS_CLK_N",
          "C_TMDS_CLK_P",
          "C_TMDS_D0_N",
          "C_TMDS_D0_P",
          "C_TMDS_D1_N",
          "C_TMDS_D1_P",
          "C_TMDS_D2_N",
          "C_TMDS_D2_P",
          "EXT_ETH1_N",
          "EXT_ETH1_P",
          "EXT_ETH2_N",
          "EXT_ETH2_P",
          "EXT_ETH3_N",
          "EXT_ETH3_P",
          "EXT_ETH4_N",
          "EXT_ETH4_P",
          "FMC_IO_0",
          "FMC_IO_10_N",
          "FMC_IO_10_P",
          "FMC_IO_11_N",
          "FMC_IO_11_P",
          "FMC_IO_12_N",
          "FMC_IO_12_P",
          "FMC_IO_13_N",
          "FMC_IO_13_P",
          "FMC_IO_14_N",
          "FMC_IO_14_P",
          "FMC_IO_15_N",
          "FMC_IO_15_P",
          "FMC_IO_16_N",
          "FMC_IO_16_P",
          "FMC_IO_17_N",
          "FMC_IO_17_P",
          "FMC_IO_18_N",
          "FMC_IO_18_P",
          "FMC_IO_19_N",
          "FMC_IO_19_P",
          "FMC_IO_1_N",
          "FMC_IO_1_P",
          "FMC_IO_20_N",
          "FMC_IO_20_P",
          "FMC_IO_21_N",
          "FMC_IO_21_P",
          "FMC_IO_22_N",
          "FMC_IO_22_P",
          "FMC_IO_23_N",
          "FMC_IO_23_P",
          "FMC_IO_24_N",
          "FMC_IO_24_P",
          "FMC_IO_25",
          "FMC_IO_2_N",
          "FMC_IO_2_P",
          "FMC_IO_3_N",
          "FMC_IO_3_P",
          "FMC_IO_4_N",
          "FMC_IO_4_P",
          "FMC_IO_5_N",
          "FMC_IO_5_P",
          "FMC_IO_6_N",
          "FMC_IO_6_P",
          "FMC_IO_7_N",
          "FMC_IO_7_P",
          "FMC_IO_8_N",
          "FMC_IO_8_P",
          "FMC_IO_9_N",
          "FMC_IO_9_P",
          "HR_CKN",
          "HR_CKP",
          "TMDS_CLK_N",
          "TMDS_CLK_P",
          "TMDS_D0_N",
          "TMDS_D0_P",
          "TMDS_D1_N",
          "TMDS_D1_P",
          "TMDS_D2_N",
          "TMDS_D2_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.5,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.15,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "50Ohm-se_DQ",
        "nets": [
          "A0",
          "A1",
          "A10\\AP",
          "A11",
          "A12\\~{BC}",
          "A13",
          "A17",
          "A2",
          "A3",
          "A4",
          "A5",
          "A6",
          "A7",
          "A8",
          "A9",
          "BA0",
          "BA1",
          "BG0",
          "BG1",
          "CB0",
          "CB1",
          "CB2",
          "CB3",
          "CB4",
          "CB5",
          "CB6",
          "CB7",
          "CKE0",
          "CKE1\\NC",
          "DQ0",
          "DQ1",
          "DQ10",
          "DQ11",
          "DQ12",
          "DQ13",
          "DQ14",
          "DQ15",
          "DQ16",
          "DQ17",
          "DQ18",
          "DQ19",
          "DQ2",
          "DQ20",
          "DQ21",
          "DQ22",
          "DQ23",
          "DQ24",
          "DQ25",
          "DQ26",
          "DQ27",
          "DQ28",
          "DQ29",
          "DQ3",
          "DQ30",
          "DQ31",
          "DQ32",
          "DQ33",
          "DQ34",
          "DQ35",
          "DQ36",
          "DQ37",
          "DQ38",
          "DQ39",
          "DQ4",
          "DQ40",
          "DQ41",
          "DQ42",
          "DQ43",
          "DQ44",
          "DQ45",
          "DQ46",
          "DQ47",
          "DQ48",
          "DQ49",
          "DQ5",
          "DQ50",
          "DQ51",
          "DQ52",
          "DQ53",
          "DQ54",
          "DQ55",
          "DQ56",
          "DQ57",
          "DQ58",
          "DQ59",
          "DQ6",
          "DQ60",
          "DQ61",
          "DQ62",
          "DQ63",
          "DQ7",
          "DQ8",
          "DQ9",
          "HR_CS",
          "HR_DQ0",
          "HR_DQ1",
          "HR_DQ2",
          "HR_DQ3",
          "HR_DQ4",
          "HR_DQ5",
          "HR_DQ6",
          "HR_DQ7",
          "HR_RST",
          "HR_RW",
          "NC\\C2",
          "Net-(R163-Pad1)",
          "ODT0",
          "ODT1\\NC",
          "PARITY",
          "~{ACT}",
          "~{ALERT}",
          "~{CAS}\\A15",
          "~{CS0}",
          "~{CS1}\\NC",
          "~{CS2}\\C0",
          "~{CS3}\\C1,NC",
          "~{EVENT}",
          "~{RAS}\\A16",
          "~{RESET}",
          "~{SAVE}",
          "~{WE}\\A14"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.5,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.15,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "50Ohm-se_SD",
        "nets": [],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.5,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.11,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "80Ohm-diff_DQS",
        "nets": [
          "CK0_N",
          "CK0_P",
          "CK1_N",
          "CK1_P",
          "DQS0_N",
          "DQS0_P",
          "DQS10_N",
          "DQS10_P",
          "DQS11_N",
          "DQS11_P",
          "DQS12_N",
          "DQS12_P",
          "DQS13_N",
          "DQS13_P",
          "DQS14_N",
          "DQS14_P",
          "DQS15_N",
          "DQS15_P",
          "DQS16_N",
          "DQS16_P",
          "DQS17_N",
          "DQS17_P",
          "DQS1_N",
          "DQS1_P",
          "DQS2_N",
          "DQS2_P",
          "DQS3_N",
          "DQS3_P",
          "DQS4_N",
          "DQS4_P",
          "DQS5_N",
          "DQS5_P",
          "DQS6_N",
          "DQS6_P",
          "DQS7_N",
          "DQS7_P",
          "DQS8_N",
          "DQS8_P",
          "DQS9_N",
          "DQS9_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.5,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.09,
        "diff_pair_gap": 0.102,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.11,
        "line_style": 0,
        "microvia_diameter": 0.0,
        "microvia_drill": 0.0,
        "name": "85Ohm-diff_PCIe",
        "nets": [
          "/FMC HPC/GTR_REFCLK0_R_N",
          "/FMC HPC/GTR_REFCLK0_R_P",
          "/FMC HPC/GTX_TX0_C_N",
          "/FMC HPC/GTX_TX0_C_P",
          "/FMC HPC/GTX_TX1_C_N",
          "/FMC HPC/GTX_TX1_C_P",
          "/FMC HPC/GTX_TX2_C_N",
          "/FMC HPC/GTX_TX2_C_P",
          "/FMC HPC/GTX_TX3_C_N",
          "/FMC HPC/GTX_TX3_C_P",
          "/FMC HPC/GTX_TX4_C_N",
          "/FMC HPC/GTX_TX4_C_P",
          "/FMC HPC/GTX_TX5_C_N",
          "/FMC HPC/GTX_TX5_C_P",
          "/FMC HPC/GTX_TX6_C_N",
          "/FMC HPC/GTX_TX6_C_P",
          "/FMC HPC/GTX_TX7_C_N",
          "/FMC HPC/GTX_TX7_C_P",
          "/FPGA banks 115-116/GTR_REFCLK0_N",
          "/FPGA banks 115-116/GTR_REFCLK0_P",
          "GTR_REFCLK0_C_N",
          "GTR_REFCLK0_C_P",
          "GTX_RX0_N",
          "GTX_RX0_P",
          "GTX_RX1_N",
          "GTX_RX1_P",
          "GTX_RX2_N",
          "GTX_RX2_P",
          "GTX_RX3_N",
          "GTX_RX3_P",
          "GTX_RX4_N",
          "GTX_RX4_P",
          "GTX_RX5_N",
          "GTX_RX5_P",
          "GTX_RX6_N",
          "GTX_RX6_P",
          "GTX_RX7_N",
          "GTX_RX7_P",
          "GTX_TX0_N",
          "GTX_TX0_P",
          "GTX_TX1_N",
          "GTX_TX1_P",
          "GTX_TX2_N",
          "GTX_TX2_P",
          "GTX_TX3_N",
          "GTX_TX3_P",
          "GTX_TX4_N",
          "GTX_TX4_P",
          "GTX_TX5_N",
          "GTX_TX5_P",
          "GTX_TX6_N",
          "GTX_TX6_P",
          "GTX_TX7_N",
          "GTX_TX7_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.11,
        "via_diameter": 0.5,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.13,
        "diff_pair_gap": 0.12,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "90Ohm-diff_USB",
        "nets": [
          "DBG_USB_N",
          "DBG_USB_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.5,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.33,
        "diff_pair_gap": 0.15,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "POE",
        "nets": [
          "/Ethernet/PAIR_12",
          "/Ethernet/PAIR_36",
          "/Ethernet/PAIR_78",
          "/Ethernet/PAIR_910",
          "/Ethernet/VDD",
          "/Ethernet/VDD_RAW",
          "/Ethernet/VSS",
          "/Ethernet/VSS_RAW",
          "GNDD"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.5,
        "via_drill": 0.2,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": "data-center-dram-tester.wrl"
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.25,
      "pin_symbol_size": 0.0,
      "text_offset_ratio": 0.08
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "Pcbnew",
    "ngspice": {
      "fix_include_paths": true,
      "fix_passive_vals": false,
      "meta": {
        "version": 0
      },
      "model_mode": 0,
      "workbook_filename": ""
    },
    "page_layout_descr_file": "",
    "plot_directory": "./doc",
    "spice_adjust_passive_values": false,
    "spice_external_command": "spice \"%I\"",
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "1faa6543-e26a-4449-8bac-ee14b9f19e5f",
      ""
    ],
    [
      "00000000-0000-0000-0000-00005fea2994",
      "HyperRAM"
    ],
    [
      "00000000-0000-0000-0000-00005fd53c7d",
      "Config SPI flash"
    ],
    [
      "00000000-0000-0000-0000-000061827943",
      "DDR4"
    ],
    [
      "00000000-0000-0000-0000-0000600295c1",
      "FPGA power"
    ],
    [
      "00000000-0000-0000-0000-0000600e76d8",
      "Interfaces"
    ],
    [
      "00000000-0000-0000-0000-000061af7ff2",
      "FPGA banks 12-15"
    ],
    [
      "00000000-0000-0000-0000-00005f982999",
      "Ethernet"
    ],
    [
      "00000000-0000-0000-0000-000061b4860c",
      "FPGA banks 16-34"
    ],
    [
      "00000000-0000-0000-0000-000060225b0c",
      "Supply"
    ],
    [
      "e98c799f-d02e-47b6-ad5c-871bd722b830",
      "FPGA banks 115-116"
    ],
    [
      "fea793c3-bc28-42ef-95e7-45c2f3eee090",
      "FMC HPC"
    ]
  ],
  "text_variables": {}
}
