// Seed: 2155701644
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  id_11(
      .id_0(1), .id_1(id_8), .id_2(id_9), .id_3(id_4 - 1), .id_4(id_12), .id_5(1 - id_3)
  );
  assign module_1.type_0 = 0;
  wire id_13;
  wire id_14;
  wire id_15;
  wire id_16;
endmodule
module module_1 (
    input wire id_0
);
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
