{
  "module_name": "intel_device_info.h",
  "hash_id": "fed945373d4b1fd7ec388a821119cc2c9e7efa96526f72145069dec3a03b89fb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/intel_device_info.h",
  "human_readable_source": " \n\n#ifndef _INTEL_DEVICE_INFO_H_\n#define _INTEL_DEVICE_INFO_H_\n\n#include <uapi/drm/i915_drm.h>\n\n#include \"intel_step.h\"\n\n#include \"gt/intel_engine_types.h\"\n#include \"gt/intel_context_types.h\"\n#include \"gt/intel_sseu.h\"\n\n#include \"gem/i915_gem_object_types.h\"\n\nstruct drm_printer;\nstruct drm_i915_private;\nstruct intel_gt_definition;\n\n \nenum intel_platform {\n\tINTEL_PLATFORM_UNINITIALIZED = 0,\n\t \n\tINTEL_I830,\n\tINTEL_I845G,\n\tINTEL_I85X,\n\tINTEL_I865G,\n\t \n\tINTEL_I915G,\n\tINTEL_I915GM,\n\tINTEL_I945G,\n\tINTEL_I945GM,\n\tINTEL_G33,\n\tINTEL_PINEVIEW,\n\t \n\tINTEL_I965G,\n\tINTEL_I965GM,\n\tINTEL_G45,\n\tINTEL_GM45,\n\t \n\tINTEL_IRONLAKE,\n\t \n\tINTEL_SANDYBRIDGE,\n\t \n\tINTEL_IVYBRIDGE,\n\tINTEL_VALLEYVIEW,\n\tINTEL_HASWELL,\n\t \n\tINTEL_BROADWELL,\n\tINTEL_CHERRYVIEW,\n\t \n\tINTEL_SKYLAKE,\n\tINTEL_BROXTON,\n\tINTEL_KABYLAKE,\n\tINTEL_GEMINILAKE,\n\tINTEL_COFFEELAKE,\n\tINTEL_COMETLAKE,\n\t \n\tINTEL_ICELAKE,\n\tINTEL_ELKHARTLAKE,\n\tINTEL_JASPERLAKE,\n\t \n\tINTEL_TIGERLAKE,\n\tINTEL_ROCKETLAKE,\n\tINTEL_DG1,\n\tINTEL_ALDERLAKE_S,\n\tINTEL_ALDERLAKE_P,\n\tINTEL_XEHPSDV,\n\tINTEL_DG2,\n\tINTEL_PONTEVECCHIO,\n\tINTEL_METEORLAKE,\n\tINTEL_MAX_PLATFORMS\n};\n\n \n\n#define INTEL_SUBPLATFORM_BITS (3)\n#define INTEL_SUBPLATFORM_MASK (BIT(INTEL_SUBPLATFORM_BITS) - 1)\n\n \n#define INTEL_SUBPLATFORM_ULT\t(0)\n#define INTEL_SUBPLATFORM_ULX\t(1)\n\n \n#define INTEL_SUBPLATFORM_PORTF\t(0)\n\n \n#define INTEL_SUBPLATFORM_UY\t(0)\n\n \n#define INTEL_SUBPLATFORM_G10\t0\n#define INTEL_SUBPLATFORM_G11\t1\n#define INTEL_SUBPLATFORM_G12\t2\n\n \n#define INTEL_SUBPLATFORM_RPL\t0\n\n \n \n#define INTEL_SUBPLATFORM_N    1\n#define INTEL_SUBPLATFORM_RPLU  2\n\n \n#define INTEL_SUBPLATFORM_M\t0\n#define INTEL_SUBPLATFORM_P\t1\n\nenum intel_ppgtt_type {\n\tINTEL_PPGTT_NONE = I915_GEM_PPGTT_NONE,\n\tINTEL_PPGTT_ALIASING = I915_GEM_PPGTT_ALIASING,\n\tINTEL_PPGTT_FULL = I915_GEM_PPGTT_FULL,\n};\n\n#define DEV_INFO_FOR_EACH_FLAG(func) \\\n\tfunc(is_mobile); \\\n\tfunc(is_lp); \\\n\tfunc(require_force_probe); \\\n\tfunc(is_dgfx); \\\n\t  \\\n\tfunc(has_64bit_reloc); \\\n\tfunc(has_64k_pages); \\\n\tfunc(gpu_reset_clobbers_display); \\\n\tfunc(has_reset_engine); \\\n\tfunc(has_3d_pipeline); \\\n\tfunc(has_4tile); \\\n\tfunc(has_flat_ccs); \\\n\tfunc(has_global_mocs); \\\n\tfunc(has_gmd_id); \\\n\tfunc(has_gt_uc); \\\n\tfunc(has_heci_pxp); \\\n\tfunc(has_heci_gscfi); \\\n\tfunc(has_guc_deprivilege); \\\n\tfunc(has_l3_ccs_read); \\\n\tfunc(has_l3_dpf); \\\n\tfunc(has_llc); \\\n\tfunc(has_logical_ring_contexts); \\\n\tfunc(has_logical_ring_elsq); \\\n\tfunc(has_media_ratio_mode); \\\n\tfunc(has_mslice_steering); \\\n\tfunc(has_oa_bpc_reporting); \\\n\tfunc(has_oa_slice_contrib_limits); \\\n\tfunc(has_oam); \\\n\tfunc(has_one_eu_per_fuse_bit); \\\n\tfunc(has_pxp); \\\n\tfunc(has_rc6); \\\n\tfunc(has_rc6p); \\\n\tfunc(has_rps); \\\n\tfunc(has_runtime_pm); \\\n\tfunc(has_snoop); \\\n\tfunc(has_coherent_ggtt); \\\n\tfunc(tuning_thread_rr_after_dep); \\\n\tfunc(unfenced_needs_alignment); \\\n\tfunc(hws_needs_physical);\n\nstruct intel_ip_version {\n\tu8 ver;\n\tu8 rel;\n\tu8 step;\n};\n\nstruct intel_runtime_info {\n\t \n\tstruct {\n\t\tstruct intel_ip_version ip;\n\t} graphics;\n\tstruct {\n\t\tstruct intel_ip_version ip;\n\t} media;\n\n\t \n\tu32 platform_mask[2];\n\n\tu16 device_id;\n\n\tu32 rawclk_freq;\n\n\tstruct intel_step_info step;\n\n\tunsigned int page_sizes;  \n\n\tenum intel_ppgtt_type ppgtt_type;\n\tunsigned int ppgtt_size;  \n\n\tbool has_pooled_eu;\n};\n\nstruct intel_device_info {\n\tenum intel_platform platform;\n\n\tunsigned int dma_mask_size;  \n\n\tconst struct intel_gt_definition *extra_gt_list;\n\n\tu8 gt;  \n\n\tintel_engine_mask_t platform_engine_mask;  \n\tu32 memory_regions;  \n\n#define DEFINE_FLAG(name) u8 name:1\n\tDEV_INFO_FOR_EACH_FLAG(DEFINE_FLAG);\n#undef DEFINE_FLAG\n\n\t \n\tconst struct intel_runtime_info __runtime;\n\n\tu32 cachelevel_to_pat[I915_MAX_CACHE_LEVEL];\n\tu32 max_pat_index;\n};\n\nstruct intel_driver_caps {\n\tunsigned int scheduler;\n\tbool has_logical_contexts:1;\n};\n\nconst char *intel_platform_name(enum intel_platform platform);\n\nvoid intel_device_info_driver_create(struct drm_i915_private *i915, u16 device_id,\n\t\t\t\t     const struct intel_device_info *match_info);\nvoid intel_device_info_runtime_init_early(struct drm_i915_private *dev_priv);\nvoid intel_device_info_runtime_init(struct drm_i915_private *dev_priv);\n\nvoid intel_device_info_print(const struct intel_device_info *info,\n\t\t\t     const struct intel_runtime_info *runtime,\n\t\t\t     struct drm_printer *p);\n\nvoid intel_driver_caps_print(const struct intel_driver_caps *caps,\n\t\t\t     struct drm_printer *p);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}