$date
	Sun Aug 16 10:44:36 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! y6 $end
$var wire 1 " y5 $end
$var wire 1 # y4 $end
$var wire 1 $ y3 $end
$var wire 1 % y2 $end
$var wire 1 & y1 $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$var reg 1 ) c $end
$var reg 1 * d $end
$var reg 1 + e $end
$var reg 1 , f $end
$scope module m0 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) c $end
$var wire 1 & y $end
$scope module m0 $end
$var wire 1 - d0 $end
$var wire 1 . d1 $end
$var wire 1 / d2 $end
$var wire 1 0 d3 $end
$var wire 1 1 d4 $end
$var wire 1 2 d5 $end
$var wire 1 3 d6 $end
$var wire 1 4 d7 $end
$var wire 1 ' s0 $end
$var wire 1 ( s1 $end
$var wire 1 ) s2 $end
$var wire 1 5 y2 $end
$var wire 1 6 y1 $end
$var wire 1 & y $end
$scope module m0 $end
$var wire 1 - d0 $end
$var wire 1 . d1 $end
$var wire 1 / d2 $end
$var wire 1 0 d3 $end
$var wire 1 ' s0 $end
$var wire 1 ( s1 $end
$var wire 1 7 y2 $end
$var wire 1 8 y1 $end
$var wire 1 6 y $end
$scope module m0 $end
$var wire 1 - d0 $end
$var wire 1 . d1 $end
$var wire 1 ' s $end
$var wire 1 8 y $end
$upscope $end
$scope module m1 $end
$var wire 1 / d0 $end
$var wire 1 0 d1 $end
$var wire 1 ' s $end
$var wire 1 7 y $end
$upscope $end
$scope module m2 $end
$var wire 1 8 d0 $end
$var wire 1 7 d1 $end
$var wire 1 ( s $end
$var wire 1 6 y $end
$upscope $end
$upscope $end
$scope module m1 $end
$var wire 1 1 d0 $end
$var wire 1 2 d1 $end
$var wire 1 3 d2 $end
$var wire 1 4 d3 $end
$var wire 1 ' s0 $end
$var wire 1 ( s1 $end
$var wire 1 9 y2 $end
$var wire 1 : y1 $end
$var wire 1 5 y $end
$scope module m0 $end
$var wire 1 1 d0 $end
$var wire 1 2 d1 $end
$var wire 1 ' s $end
$var wire 1 : y $end
$upscope $end
$scope module m1 $end
$var wire 1 3 d0 $end
$var wire 1 4 d1 $end
$var wire 1 ' s $end
$var wire 1 9 y $end
$upscope $end
$scope module m2 $end
$var wire 1 : d0 $end
$var wire 1 9 d1 $end
$var wire 1 ( s $end
$var wire 1 5 y $end
$upscope $end
$upscope $end
$scope module m3 $end
$var wire 1 6 d0 $end
$var wire 1 5 d1 $end
$var wire 1 ) s $end
$var wire 1 & y $end
$upscope $end
$upscope $end
$upscope $end
$scope module m1 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) c $end
$var wire 1 ; notC $end
$var wire 1 % y $end
$scope module m0 $end
$var wire 1 ) d0 $end
$var wire 1 ; d1 $end
$var wire 1 ; d2 $end
$var wire 1 ) d3 $end
$var wire 1 ' s0 $end
$var wire 1 ( s1 $end
$var wire 1 < y2 $end
$var wire 1 = y1 $end
$var wire 1 % y $end
$scope module m0 $end
$var wire 1 ) d0 $end
$var wire 1 ; d1 $end
$var wire 1 ' s $end
$var wire 1 = y $end
$upscope $end
$scope module m1 $end
$var wire 1 ; d0 $end
$var wire 1 ) d1 $end
$var wire 1 ' s $end
$var wire 1 < y $end
$upscope $end
$scope module m2 $end
$var wire 1 = d0 $end
$var wire 1 < d1 $end
$var wire 1 ( s $end
$var wire 1 % y $end
$upscope $end
$upscope $end
$upscope $end
$scope module m2 $end
$var wire 1 > XNORBC $end
$var wire 1 ? XORBC $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) c $end
$var wire 1 $ y $end
$scope module m0 $end
$var wire 1 ? d0 $end
$var wire 1 > d1 $end
$var wire 1 ' s $end
$var wire 1 $ y $end
$upscope $end
$upscope $end
$scope module m3 $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 , c $end
$var wire 1 # y $end
$scope module m0 $end
$var wire 1 @ d0 $end
$var wire 1 A d1 $end
$var wire 1 B d2 $end
$var wire 1 C d3 $end
$var wire 1 D d4 $end
$var wire 1 E d5 $end
$var wire 1 F d6 $end
$var wire 1 G d7 $end
$var wire 1 * s0 $end
$var wire 1 + s1 $end
$var wire 1 , s2 $end
$var wire 1 H y2 $end
$var wire 1 I y1 $end
$var wire 1 # y $end
$scope module m0 $end
$var wire 1 @ d0 $end
$var wire 1 A d1 $end
$var wire 1 B d2 $end
$var wire 1 C d3 $end
$var wire 1 * s0 $end
$var wire 1 + s1 $end
$var wire 1 J y2 $end
$var wire 1 K y1 $end
$var wire 1 I y $end
$scope module m0 $end
$var wire 1 @ d0 $end
$var wire 1 A d1 $end
$var wire 1 * s $end
$var wire 1 K y $end
$upscope $end
$scope module m1 $end
$var wire 1 B d0 $end
$var wire 1 C d1 $end
$var wire 1 * s $end
$var wire 1 J y $end
$upscope $end
$scope module m2 $end
$var wire 1 K d0 $end
$var wire 1 J d1 $end
$var wire 1 + s $end
$var wire 1 I y $end
$upscope $end
$upscope $end
$scope module m1 $end
$var wire 1 D d0 $end
$var wire 1 E d1 $end
$var wire 1 F d2 $end
$var wire 1 G d3 $end
$var wire 1 * s0 $end
$var wire 1 + s1 $end
$var wire 1 L y2 $end
$var wire 1 M y1 $end
$var wire 1 H y $end
$scope module m0 $end
$var wire 1 D d0 $end
$var wire 1 E d1 $end
$var wire 1 * s $end
$var wire 1 M y $end
$upscope $end
$scope module m1 $end
$var wire 1 F d0 $end
$var wire 1 G d1 $end
$var wire 1 * s $end
$var wire 1 L y $end
$upscope $end
$scope module m2 $end
$var wire 1 M d0 $end
$var wire 1 L d1 $end
$var wire 1 + s $end
$var wire 1 H y $end
$upscope $end
$upscope $end
$scope module m3 $end
$var wire 1 I d0 $end
$var wire 1 H d1 $end
$var wire 1 , s $end
$var wire 1 # y $end
$upscope $end
$upscope $end
$upscope $end
$scope module m4 $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 , c $end
$var wire 1 N notC $end
$var wire 1 " y $end
$scope module m0 $end
$var wire 1 O d0 $end
$var wire 1 P d1 $end
$var wire 1 Q d2 $end
$var wire 1 N d3 $end
$var wire 1 * s0 $end
$var wire 1 + s1 $end
$var wire 1 R y2 $end
$var wire 1 S y1 $end
$var wire 1 " y $end
$scope module m0 $end
$var wire 1 O d0 $end
$var wire 1 P d1 $end
$var wire 1 * s $end
$var wire 1 S y $end
$upscope $end
$scope module m1 $end
$var wire 1 Q d0 $end
$var wire 1 N d1 $end
$var wire 1 * s $end
$var wire 1 R y $end
$upscope $end
$scope module m2 $end
$var wire 1 S d0 $end
$var wire 1 R d1 $end
$var wire 1 + s $end
$var wire 1 " y $end
$upscope $end
$upscope $end
$upscope $end
$scope module m5 $end
$var wire 1 T NORBC $end
$var wire 1 U XORBC $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 , c $end
$var wire 1 ! y $end
$scope module m0 $end
$var wire 1 T d0 $end
$var wire 1 U d1 $end
$var wire 1 * s $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#16
$dumpvars
0U
0T
1S
1R
1Q
0P
1O
0N
0M
1L
1K
0J
1I
0H
0G
1F
1E
0D
0C
0B
0A
1@
1?
0>
1=
0<
0;
1:
09
08
17
06
15
14
03
02
11
00
1/
1.
0-
1,
1+
1*
1)
1(
1'
0&
1%
1$
1#
1"
0!
$end
#66
