
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.125642                       # Number of seconds simulated
sim_ticks                                125641504954                       # Number of ticks simulated
final_tick                               1267276840585                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  97271                       # Simulator instruction rate (inst/s)
host_op_rate                                   126617                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5328518                       # Simulator tick rate (ticks/s)
host_mem_usage                               16899784                       # Number of bytes of host memory used
host_seconds                                 23579.07                       # Real time elapsed on the host
sim_insts                                  2293562476                       # Number of instructions simulated
sim_ops                                    2985501068                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1578496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2164352                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3746304                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       667648                       # Number of bytes written to this memory
system.physmem.bytes_written::total            667648                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12332                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16909                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29268                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5216                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5216                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14263                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12563492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13244                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17226409                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                29817408                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14263                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13244                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              27507                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           5313913                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                5313913                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           5313913                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14263                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12563492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13244                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17226409                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               35131321                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               150830139                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22313778                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19553675                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1741915                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11026290                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10770033                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553442                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54007                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117658061                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124019420                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22313778                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12323475                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25237205                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5700233                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1958161                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13410103                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1095898                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148801571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.948255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.317580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123564366     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1270617      0.85%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2328170      1.56%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1947148      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3565832      2.40%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3860490      2.59%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844174      0.57%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663543      0.45%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10757231      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148801571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.147940                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.822246                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116748938                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3060201                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25024091                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25369                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3942964                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2400761                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139998891                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1301                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3942964                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117218099                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1445337                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       785124                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24568850                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       841190                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139017444                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90235                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       504519                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184627822                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630782012                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630782012                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35731611                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19853                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9932                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2676346                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23143981                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4493282                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82341                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1001439                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137402000                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19854                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129052035                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       104074                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22847861                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49119010                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148801571                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.867276                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.478323                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95088689     63.90%     63.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21881328     14.71%     78.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10973668      7.37%     85.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7206694      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7510417      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3882241      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1741657      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       434542      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82335      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148801571                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         322439     59.66%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        137457     25.43%     85.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80605     14.91%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101886320     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081944      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21613381     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4460469      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129052035                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.855612                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             540501                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004188                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407550212                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160270022                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126127677                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129592536                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241343                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4213910                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          307                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139927                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3942964                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         964285                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51463                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137421854                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49437                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23143981                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4493282                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9932                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34083                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          200                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          307                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       837718                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1039309                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1877027                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127666515                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21279426                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1385516                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25739727                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19661713                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4460301                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.846426                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126241221                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126127677                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72852190                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173032052                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.836223                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421033                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23811167                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1746673                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144858607                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.784293                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.660223                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102650677     70.86%     70.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16388739     11.31%     82.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11836824      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2646366      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3014620      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1067664      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4457117      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       902198      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1894402      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144858607                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1894402                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280386961                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278788577                       # The number of ROB writes
system.switch_cpus0.timesIdled                  39524                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2028568                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.508301                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.508301                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.662998                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.662998                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590556553                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165713119                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146789920                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               150830139                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24969450                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20232041                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2162899                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10122575                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9590146                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2669550                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96377                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    108887461                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137437946                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24969450                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12259696                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30026756                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7028443                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3281924                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12706659                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1745175                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    147013178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.141479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.555477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116986422     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2815741      1.92%     81.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2155710      1.47%     82.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5290306      3.60%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1197600      0.81%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1706112      1.16%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1291753      0.88%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          813359      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14756175     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    147013178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.165547                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.911210                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107613469                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4944812                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29563912                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       118423                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4772557                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4311871                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44489                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     165793487                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        84248                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4772557                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108525791                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1359433                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2035668                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28760289                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1559435                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     164077916                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        20165                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        286032                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       643629                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       170908                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    230500221                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    764223474                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    764223474                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    181961985                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48538236                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40179                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22556                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5315276                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15834403                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7728807                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       133244                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1754963                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         161198922                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40158                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149732855                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       201793                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29451414                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63747603                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4910                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    147013178                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.018500                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.565055                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84302812     57.34%     57.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26324412     17.91%     75.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12354892      8.40%     83.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9022316      6.14%     89.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8018445      5.45%     95.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3189949      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3152366      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       489898      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       158088      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    147013178                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         600361     68.69%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        122149     13.97%     82.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       151556     17.34%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125674346     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2251357      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17623      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14135366      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7654163      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149732855                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.992725                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             874066                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005838                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    447554747                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    190690972                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145969103                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150606921                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368487                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3860373                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1085                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          478                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       240577                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4772557                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         838332                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        97065                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    161239080                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        52490                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15834403                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7728807                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22534                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         84636                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          478                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1174426                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1233837                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2408263                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147039169                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13583837                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2693686                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21236151                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20885066                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7652314                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.974866                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146159678                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145969103                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87558565                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242551755                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.967771                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360989                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    106596671                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    130909002                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     30331720                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2166615                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    142240621                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.920335                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.693175                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88544466     62.25%     62.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25124835     17.66%     79.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11065582      7.78%     87.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5805402      4.08%     91.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4623739      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1664005      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1411754      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1055412      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2945426      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    142240621                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    106596671                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     130909002                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19462260                       # Number of memory references committed
system.switch_cpus1.commit.loads             11974030                       # Number of loads committed
system.switch_cpus1.commit.membars              17624                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18808651                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        117953799                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2664832                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2945426                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           300535917                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          327254270                       # The number of ROB writes
system.switch_cpus1.timesIdled                  74161                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3816961                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          106596671                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            130909002                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    106596671                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.414961                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.414961                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.706733                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.706733                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       663016650                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203315545                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      155102853                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35248                       # number of misc regfile writes
system.l20.replacements                         12346                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          252205                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28730                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.778455                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          828.530654                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.006919                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6020.692029                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9521.770398                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.050569                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000794                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.367474                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.581163                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        37138                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  37138                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           11483                       # number of Writeback hits
system.l20.Writeback_hits::total                11483                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        37138                       # number of demand (read+write) hits
system.l20.demand_hits::total                   37138                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        37138                       # number of overall hits
system.l20.overall_hits::total                  37138                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12332                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12346                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12332                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12346                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12332                       # number of overall misses
system.l20.overall_misses::total                12346                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3408575                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2934789183                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2938197758                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3408575                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2934789183                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2938197758                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3408575                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2934789183                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2938197758                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49470                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49484                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        11483                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            11483                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49470                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49484                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49470                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49484                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.249282                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.249495                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.249282                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.249495                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.249282                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.249495                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 243469.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 237981.607444                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 237987.830714                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 243469.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 237981.607444                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 237987.830714                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 243469.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 237981.607444                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 237987.830714                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2015                       # number of writebacks
system.l20.writebacks::total                     2015                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12332                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12346                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12332                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12346                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12332                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12346                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2569142                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2194925347                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2197494489                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2569142                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2194925347                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2197494489                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2569142                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2194925347                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2197494489                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.249282                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.249495                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.249282                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.249495                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.249282                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.249495                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 183510.142857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 177986.161774                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 177992.425806                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 183510.142857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 177986.161774                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 177992.425806                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 183510.142857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 177986.161774                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 177992.425806                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16922                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          879208                       # Total number of references to valid blocks.
system.l21.sampled_refs                         33306                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.397886                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          814.953749                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     9.973968                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4311.640285                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         11247.431998                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.049741                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000609                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.263162                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.686489                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        60849                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  60849                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           22916                       # number of Writeback hits
system.l21.Writeback_hits::total                22916                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        60849                       # number of demand (read+write) hits
system.l21.demand_hits::total                   60849                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        60849                       # number of overall hits
system.l21.overall_hits::total                  60849                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16909                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16922                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16909                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16922                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16909                       # number of overall misses
system.l21.overall_misses::total                16922                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3850061                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4604376317                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4608226378                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3850061                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4604376317                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4608226378                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3850061                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4604376317                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4608226378                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        77758                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              77771                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        22916                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            22916                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        77758                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               77771                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        77758                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              77771                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.217457                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.217588                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.217457                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.217588                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.217457                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.217588                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 296158.538462                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 272303.289195                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 272321.615530                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 296158.538462                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 272303.289195                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 272321.615530                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 296158.538462                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 272303.289195                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 272321.615530                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3201                       # number of writebacks
system.l21.writebacks::total                     3201                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16909                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16922                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16909                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16922                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16909                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16922                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3068981                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3588691918                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3591760899                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3068981                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3588691918                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3591760899                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3068981                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3588691918                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3591760899                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.217457                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.217588                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.217457                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.217588                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.217457                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.217588                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 236075.461538                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 212235.609320                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 212253.923827                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 236075.461538                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 212235.609320                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 212253.923827                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 236075.461538                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 212235.609320                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 212253.923827                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.985421                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013442200                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873275.785582                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.985421                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022413                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866964                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13410086                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13410086                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13410086                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13410086                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13410086                       # number of overall hits
system.cpu0.icache.overall_hits::total       13410086                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4329035                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4329035                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4329035                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4329035                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4329035                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4329035                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13410103                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13410103                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13410103                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13410103                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13410103                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13410103                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 254649.117647                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 254649.117647                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 254649.117647                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 254649.117647                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 254649.117647                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 254649.117647                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3524775                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3524775                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3524775                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3524775                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3524775                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3524775                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 251769.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 251769.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 251769.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 251769.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 251769.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 251769.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49470                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245035939                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49726                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4927.722700                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.061437                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.938563                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824459                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175541                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19253179                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19253179                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9930                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9930                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23586671                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23586671                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23586671                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23586671                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       181462                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       181462                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       181462                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        181462                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       181462                       # number of overall misses
system.cpu0.dcache.overall_misses::total       181462                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23752562192                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23752562192                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23752562192                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23752562192                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23752562192                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23752562192                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19434641                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19434641                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23768133                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23768133                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23768133                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23768133                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009337                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009337                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007635                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007635                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007635                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007635                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 130895.516373                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 130895.516373                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 130895.516373                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 130895.516373                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 130895.516373                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 130895.516373                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11483                       # number of writebacks
system.cpu0.dcache.writebacks::total            11483                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       131992                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       131992                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       131992                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       131992                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       131992                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       131992                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49470                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49470                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49470                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49470                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49470                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49470                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5456510439                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5456510439                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5456510439                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5456510439                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5456510439                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5456510439                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002081                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002081                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002081                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002081                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 110299.382232                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110299.382232                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 110299.382232                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 110299.382232                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 110299.382232                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 110299.382232                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996996                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099680054                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2217096.883065                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996996                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12706640                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12706640                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12706640                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12706640                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12706640                       # number of overall hits
system.cpu1.icache.overall_hits::total       12706640                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5285300                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5285300                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5285300                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5285300                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5285300                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5285300                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12706659                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12706659                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12706659                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12706659                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12706659                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12706659                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 278173.684211                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 278173.684211                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 278173.684211                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 278173.684211                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 278173.684211                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 278173.684211                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3974161                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3974161                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3974161                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3974161                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3974161                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3974161                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 305704.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 305704.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 305704.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 305704.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 305704.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 305704.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 77758                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               193917918                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 78014                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2485.681006                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.244885                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.755115                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899394                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100606                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10224345                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10224345                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7452983                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7452983                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22282                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22282                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17624                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17624                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17677328                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17677328                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17677328                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17677328                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       189417                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       189417                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       189417                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        189417                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       189417                       # number of overall misses
system.cpu1.dcache.overall_misses::total       189417                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  23653246478                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  23653246478                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  23653246478                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  23653246478                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  23653246478                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  23653246478                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10413762                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10413762                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7452983                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7452983                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17624                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17624                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17866745                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17866745                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17866745                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17866745                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018189                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018189                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010602                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010602                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010602                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010602                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 124873.936753                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 124873.936753                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 124873.936753                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 124873.936753                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 124873.936753                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 124873.936753                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22916                       # number of writebacks
system.cpu1.dcache.writebacks::total            22916                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       111659                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       111659                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       111659                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       111659                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       111659                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       111659                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        77758                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        77758                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        77758                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        77758                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        77758                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        77758                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8721761307                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8721761307                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8721761307                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8721761307                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8721761307                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8721761307                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007467                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007467                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004352                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004352                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004352                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004352                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 112165.453162                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 112165.453162                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 112165.453162                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 112165.453162                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 112165.453162                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 112165.453162                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
