--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml LCD_Charset.twx LCD_Charset.ncd -o LCD_Charset.twr
LCD_Charset.pcf -ucf LCD_Charset.ucf

Design file:              LCD_Charset.ncd
Physical constraint file: LCD_Charset.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn<1>      |    1.890(R)|      SLOW  |   -0.451(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
lcd_data<0> |         9.500(R)|      SLOW  |         3.899(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<1> |         9.809(R)|      SLOW  |         4.189(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<2> |        10.101(R)|      SLOW  |         4.314(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<3> |        10.017(R)|      SLOW  |         4.279(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<4> |         9.944(R)|      SLOW  |         4.171(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<5> |         9.661(R)|      SLOW  |         4.049(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<6> |         9.482(R)|      SLOW  |         3.938(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_data<7> |         9.505(R)|      SLOW  |         3.961(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_en      |         9.848(R)|      SLOW  |         4.171(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_rs      |         9.310(R)|      SLOW  |         3.805(R)|      FAST  |clk_BUFGP         |   0.000|
mn<5>       |         9.102(R)|      SLOW  |         3.708(R)|      FAST  |clk_BUFGP         |   0.000|
mn<6>       |         9.030(R)|      SLOW  |         3.633(R)|      FAST  |clk_BUFGP         |   0.000|
mn<7>       |         9.110(R)|      SLOW  |         3.695(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.859|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Nov  6 15:08:36 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 372 MB



