#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Mar 19 15:51:20 2023
# Process ID: 5784
# Current directory: D:/FPGA/ADS_bus_CS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10224 D:\FPGA\ADS_bus_CS\ADS_bus_CS.xpr
# Log file: D:/FPGA/ADS_bus_CS/vivado.log
# Journal file: D:/FPGA/ADS_bus_CS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/ADS_bus_CS/ADS_bus_CS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/NodesAXI_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Master_Slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vitis/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 887.582 ; gain = 258.152
open_bd_design {D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:module_ref:Arbiter:1.0 - Arbiter_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:user:NodesAXI:1.0 - NodesAXI_0
Successfully read diagram <design_1> from BD file <D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 971.020 ; gain = 58.445
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name NodesAXI_v1_0_project -directory D:/FPGA/ADS_bus_CS/ADS_bus_CS.tmp/NodesAXI_v1_0_project d:/FPGA/ip_repo/NodesAXI_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vitis/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1011.426 ; gain = 13.332
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/NodesAXI_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Master_Slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/FPGA/ip_repo/NodesAXI_1.0/hdl/NodesAXI_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/FPGA/ip_repo/NodesAXI_1.0/hdl/NodesAXI_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.199 ; gain = 20.105
update_compile_order -fileset sources_1
close_project
make_wrapper -files [get_files D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : <D:\FPGA\ADS_bus_CS\ADS_bus_CS.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{F:/7th Semester ENTC/Advanced Digital Systems/ADS_Bus_project/Ads_bus.srcs/sources_1/new/Master.v}}] -no_script -reset -force -quiet
remove_files  {{F:/7th Semester ENTC/Advanced Digital Systems/ADS_Bus_project/Ads_bus.srcs/sources_1/new/Master.v}}
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\FPGA\ADS_bus_CS\ADS_bus_CS.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Arbiter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block NodesAXI_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Sun Mar 19 16:22:26 2023] Launched design_1_processing_system7_0_0_synth_1, design_1_Arbiter_0_2_synth_1, design_1_rst_ps7_0_100M_1_synth_1, design_1_NodesAXI_0_0_synth_1, design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: D:/FPGA/ADS_bus_CS/ADS_bus_CS.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_Arbiter_0_2_synth_1: D:/FPGA/ADS_bus_CS/ADS_bus_CS.runs/design_1_Arbiter_0_2_synth_1/runme.log
design_1_rst_ps7_0_100M_1_synth_1: D:/FPGA/ADS_bus_CS/ADS_bus_CS.runs/design_1_rst_ps7_0_100M_1_synth_1/runme.log
design_1_NodesAXI_0_0_synth_1: D:/FPGA/ADS_bus_CS/ADS_bus_CS.runs/design_1_NodesAXI_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: D:/FPGA/ADS_bus_CS/ADS_bus_CS.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: D:/FPGA/ADS_bus_CS/ADS_bus_CS.runs/synth_1/runme.log
[Sun Mar 19 16:22:27 2023] Launched impl_1...
Run output will be captured here: D:/FPGA/ADS_bus_CS/ADS_bus_CS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1210.223 ; gain = 55.766
ipx::edit_ip_in_project -upgrade true -name NodesAXI_v1_0_project -directory D:/FPGA/ADS_bus_CS/ADS_bus_CS.tmp/NodesAXI_v1_0_project d:/FPGA/ip_repo/NodesAXI_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vitis/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1273.535 ; gain = 14.828
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/NodesAXI_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Master_Slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/FPGA/ip_repo/NodesAXI_1.0/hdl/NodesAXI_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/FPGA/ip_repo/NodesAXI_1.0/hdl/NodesAXI_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1290.156 ; gain = 31.449
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/FPGA/ip_repo/NodesAXI_1.0/component.xml' ignored by IP packager.
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project ADS_bus_CS
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/NodesAXI_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Master_Slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
report_ip_status -name ip_status
current_project NodesAXI_v1_0_project
current_project ADS_bus_CS
upgrade_ip -vlnv xilinx.com:user:NodesAXI:1.0 [get_ips  design_1_NodesAXI_0_0] -log ip_upgrade.log
Upgrading 'D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_NodesAXI_0_0 (NodesAXI_v1.0 1.0) from revision 3 to revision 4
Wrote  : <D:\FPGA\ADS_bus_CS\ADS_bus_CS.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/FPGA/ADS_bus_CS/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_NodesAXI_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
Wrote  : <D:\FPGA\ADS_bus_CS\ADS_bus_CS.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Arbiter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block NodesAXI_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = d689f5770a403d20; cache size = 3.353 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Sun Mar 19 16:43:07 2023] Launched design_1_NodesAXI_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_NodesAXI_0_0_synth_1: D:/FPGA/ADS_bus_CS/ADS_bus_CS.runs/design_1_NodesAXI_0_0_synth_1/runme.log
synth_1: D:/FPGA/ADS_bus_CS/ADS_bus_CS.runs/synth_1/runme.log
[Sun Mar 19 16:43:07 2023] Launched impl_1...
Run output will be captured here: D:/FPGA/ADS_bus_CS/ADS_bus_CS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1661.445 ; gain = 0.000
write_hw_platform -fixed -force  -include_bit -file D:/FPGA/ADS_bus_CS/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/FPGA/ADS_bus_CS/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (F:/Vitis/Vivado/2019.2/data\embeddedsw) loading 4 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/FPGA/ADS_bus_CS/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1687.293 ; gain = 25.848
current_project NodesAXI_v1_0_project
close_project
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name NodesAXI_v1_0_project -directory D:/FPGA/ADS_bus_CS/ADS_bus_CS.tmp/NodesAXI_v1_0_project d:/FPGA/ip_repo/NodesAXI_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vitis/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1687.293 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/NodesAXI_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Master_Slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/FPGA/ip_repo/NodesAXI_1.0/hdl/NodesAXI_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/FPGA/ip_repo/NodesAXI_1.0/hdl/NodesAXI_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1687.293 ; gain = 0.000
update_compile_order -fileset sources_1
current_project ADS_bus_CS
save_project_as ADS_bus_zybo D:/FPGA/ADS_bus_zybo -force
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'mast1'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'mast2'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'mast3'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'slav1'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'slav2'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'slav3'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/NodesAXI_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Master_Slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
save_project_as: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1687.293 ; gain = 0.000
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_Arbiter_0_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_Arbiter_0_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_NodesAXI_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_NodesAXI_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_rst_ps7_0_100M_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_rst_ps7_0_100M_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
ERROR: [Common 17-49] Internal Data Exception: HDDASrcFileProxy::HDDASrcFileProxy: Given HDDASrcFile isn't associated with a fileset.  File: 'F:/7th Semester ENTC/Advanced Digital Systems/ADS_Bus_project/Ads_bus.srcs/sources_1/new/aribiter_params.vh'
.
CRITICAL WARNING: [filemgmt 56-222] HADGDesignGraphMgr::getCurrentGraph: Graph could not be found.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 19 17:58:17 2023...
