{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 14:59:20 2024 " "Info: Processing started: Sun Nov 10 14:59:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pc_reg -c pc_reg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pc_reg -c pc_reg --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register pc\[3\] register pc\[12\] 374.25 MHz 2.672 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 374.25 MHz between source register \"pc\[3\]\" and destination register \"pc\[12\]\" (period= 2.672 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.488 ns + Longest register register " "Info: + Longest register to register delay is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pc\[3\] 1 REG LCFF_X34_Y19_N29 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y19_N29; Fanout = 5; REG Node = 'pc\[3\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[3] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(0.309 ns) 0.827 ns Add0~14 2 COMB LCCOMB_X30_Y19_N6 2 " "Info: 2: + IC(0.518 ns) + CELL(0.309 ns) = 0.827 ns; Loc. = LCCOMB_X30_Y19_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { pc[3] Add0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.862 ns Add0~18 3 COMB LCCOMB_X30_Y19_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.862 ns; Loc. = LCCOMB_X30_Y19_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.897 ns Add0~22 4 COMB LCCOMB_X30_Y19_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.897 ns; Loc. = LCCOMB_X30_Y19_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.932 ns Add0~26 5 COMB LCCOMB_X30_Y19_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.932 ns; Loc. = LCCOMB_X30_Y19_N12; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~22 Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.028 ns Add0~30 6 COMB LCCOMB_X30_Y19_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 1.028 ns; Loc. = LCCOMB_X30_Y19_N14; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~26 Add0~30 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.063 ns Add0~34 7 COMB LCCOMB_X30_Y19_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.063 ns; Loc. = LCCOMB_X30_Y19_N16; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~30 Add0~34 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.098 ns Add0~38 8 COMB LCCOMB_X30_Y19_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.098 ns; Loc. = LCCOMB_X30_Y19_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.133 ns Add0~42 9 COMB LCCOMB_X30_Y19_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 1.133 ns; Loc. = LCCOMB_X30_Y19_N20; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~38 Add0~42 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.168 ns Add0~46 10 COMB LCCOMB_X30_Y19_N22 1 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 1.168 ns; Loc. = LCCOMB_X30_Y19_N22; Fanout = 1; COMB Node = 'Add0~46'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.293 ns Add0~49 11 COMB LCCOMB_X30_Y19_N24 1 " "Info: 11: + IC(0.000 ns) + CELL(0.125 ns) = 1.293 ns; Loc. = LCCOMB_X30_Y19_N24; Fanout = 1; COMB Node = 'Add0~49'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~46 Add0~49 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.053 ns) 1.868 ns nextpc~40 12 COMB LCCOMB_X34_Y19_N26 2 " "Info: 12: + IC(0.522 ns) + CELL(0.053 ns) = 1.868 ns; Loc. = LCCOMB_X34_Y19_N26; Fanout = 2; COMB Node = 'nextpc~40'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { Add0~49 nextpc~40 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.309 ns) 2.488 ns pc\[12\] 13 REG LCFF_X34_Y19_N11 3 " "Info: 13: + IC(0.311 ns) + CELL(0.309 ns) = 2.488 ns; Loc. = LCFF_X34_Y19_N11; Fanout = 3; REG Node = 'pc\[12\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { nextpc~40 pc[12] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.137 ns ( 45.70 % ) " "Info: Total cell delay = 1.137 ns ( 45.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.351 ns ( 54.30 % ) " "Info: Total interconnect delay = 1.351 ns ( 54.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { pc[3] Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~49 nextpc~40 pc[12] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { pc[3] {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~49 {} nextpc~40 {} pc[12] {} } { 0.000ns 0.518ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.522ns 0.311ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.482 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 138 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 138; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns pc\[12\] 3 REG LCFF_X34_Y19_N11 3 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X34_Y19_N11; Fanout = 3; REG Node = 'pc\[12\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clk_in~clkctrl pc[12] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk_in clk_in~clkctrl pc[12] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[12] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.482 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 138 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 138; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns pc\[3\] 3 REG LCFF_X34_Y19_N29 5 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X34_Y19_N29; Fanout = 5; REG Node = 'pc\[3\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clk_in~clkctrl pc[3] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk_in clk_in~clkctrl pc[3] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[3] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk_in clk_in~clkctrl pc[12] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[12] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk_in clk_in~clkctrl pc[3] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[3] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { pc[3] Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~49 nextpc~40 pc[12] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { pc[3] {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~49 {} nextpc~40 {} pc[12] {} } { 0.000ns 0.518ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.522ns 0.311ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.309ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk_in clk_in~clkctrl pc[12] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[12] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk_in clk_in~clkctrl pc[3] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[3] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pc\[7\] abus_in\[4\] clk_in 5.834 ns register " "Info: tsu for register \"pc\[7\]\" (data pin = \"abus_in\[4\]\", clock pin = \"clk_in\") is 5.834 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.213 ns + Longest pin register " "Info: + Longest pin to register delay is 8.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns abus_in\[4\] 1 PIN PIN_K17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_K17; Fanout = 2; PIN Node = 'abus_in\[4\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[4] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.449 ns) + CELL(0.228 ns) 5.477 ns process_3~0 2 COMB LCCOMB_X33_Y19_N18 12 " "Info: 2: + IC(4.449 ns) + CELL(0.228 ns) = 5.477 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 12; COMB Node = 'process_3~0'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.677 ns" { abus_in[4] process_3~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.357 ns) 6.466 ns nextpc~27 3 COMB LCCOMB_X31_Y19_N10 1 " "Info: 3: + IC(0.632 ns) + CELL(0.357 ns) = 6.466 ns; Loc. = LCCOMB_X31_Y19_N10; Fanout = 1; COMB Node = 'nextpc~27'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { process_3~0 nextpc~27 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.272 ns) 7.671 ns nextpc~28 4 COMB LCCOMB_X29_Y19_N22 2 " "Info: 4: + IC(0.933 ns) + CELL(0.272 ns) = 7.671 ns; Loc. = LCCOMB_X29_Y19_N22; Fanout = 2; COMB Node = 'nextpc~28'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { nextpc~27 nextpc~28 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.309 ns) 8.213 ns pc\[7\] 5 REG LCFF_X29_Y19_N29 5 " "Info: 5: + IC(0.233 ns) + CELL(0.309 ns) = 8.213 ns; Loc. = LCFF_X29_Y19_N29; Fanout = 5; REG Node = 'pc\[7\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { nextpc~28 pc[7] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.966 ns ( 23.94 % ) " "Info: Total cell delay = 1.966 ns ( 23.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.247 ns ( 76.06 % ) " "Info: Total interconnect delay = 6.247 ns ( 76.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.213 ns" { abus_in[4] process_3~0 nextpc~27 nextpc~28 pc[7] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.213 ns" { abus_in[4] {} abus_in[4]~combout {} process_3~0 {} nextpc~27 {} nextpc~28 {} pc[7] {} } { 0.000ns 0.000ns 4.449ns 0.632ns 0.933ns 0.233ns } { 0.000ns 0.800ns 0.228ns 0.357ns 0.272ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.469 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 138 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 138; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.469 ns pc\[7\] 3 REG LCFF_X29_Y19_N29 5 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X29_Y19_N29; Fanout = 5; REG Node = 'pc\[7\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { clk_in~clkctrl pc[7] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.62 % ) " "Info: Total cell delay = 1.472 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk_in clk_in~clkctrl pc[7] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[7] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.213 ns" { abus_in[4] process_3~0 nextpc~27 nextpc~28 pc[7] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.213 ns" { abus_in[4] {} abus_in[4]~combout {} process_3~0 {} nextpc~27 {} nextpc~28 {} pc[7] {} } { 0.000ns 0.000ns 4.449ns 0.632ns 0.933ns 0.233ns } { 0.000ns 0.800ns 0.228ns 0.357ns 0.272ns 0.309ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk_in clk_in~clkctrl pc[7] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[7] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in nextpc_out\[7\] pc\[3\] 8.191 ns register " "Info: tco from clock \"clk_in\" to destination pin \"nextpc_out\[7\]\" through register \"pc\[3\]\" is 8.191 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.482 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 138 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 138; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns pc\[3\] 3 REG LCFF_X34_Y19_N29 5 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X34_Y19_N29; Fanout = 5; REG Node = 'pc\[3\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clk_in~clkctrl pc[3] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk_in clk_in~clkctrl pc[3] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[3] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.615 ns + Longest register pin " "Info: + Longest register to pin delay is 5.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pc\[3\] 1 REG LCFF_X34_Y19_N29 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y19_N29; Fanout = 5; REG Node = 'pc\[3\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[3] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(0.309 ns) 0.827 ns Add0~14 2 COMB LCCOMB_X30_Y19_N6 2 " "Info: 2: + IC(0.518 ns) + CELL(0.309 ns) = 0.827 ns; Loc. = LCCOMB_X30_Y19_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { pc[3] Add0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.862 ns Add0~18 3 COMB LCCOMB_X30_Y19_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.862 ns; Loc. = LCCOMB_X30_Y19_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.897 ns Add0~22 4 COMB LCCOMB_X30_Y19_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.897 ns; Loc. = LCCOMB_X30_Y19_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.932 ns Add0~26 5 COMB LCCOMB_X30_Y19_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.932 ns; Loc. = LCCOMB_X30_Y19_N12; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~22 Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.057 ns Add0~29 6 COMB LCCOMB_X30_Y19_N14 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 1.057 ns; Loc. = LCCOMB_X30_Y19_N14; Fanout = 1; COMB Node = 'Add0~29'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~26 Add0~29 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/program files (x86)/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.053 ns) 1.439 ns nextpc~28 7 COMB LCCOMB_X29_Y19_N22 2 " "Info: 7: + IC(0.329 ns) + CELL(0.053 ns) = 1.439 ns; Loc. = LCCOMB_X29_Y19_N22; Fanout = 2; COMB Node = 'nextpc~28'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.382 ns" { Add0~29 nextpc~28 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.194 ns) + CELL(1.982 ns) 5.615 ns nextpc_out\[7\] 8 PIN PIN_AA7 0 " "Info: 8: + IC(2.194 ns) + CELL(1.982 ns) = 5.615 ns; Loc. = PIN_AA7; Fanout = 0; PIN Node = 'nextpc_out\[7\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.176 ns" { nextpc~28 nextpc_out[7] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.574 ns ( 45.84 % ) " "Info: Total cell delay = 2.574 ns ( 45.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.041 ns ( 54.16 % ) " "Info: Total interconnect delay = 3.041 ns ( 54.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.615 ns" { pc[3] Add0~14 Add0~18 Add0~22 Add0~26 Add0~29 nextpc~28 nextpc_out[7] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.615 ns" { pc[3] {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~29 {} nextpc~28 {} nextpc_out[7] {} } { 0.000ns 0.518ns 0.000ns 0.000ns 0.000ns 0.000ns 0.329ns 2.194ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk_in clk_in~clkctrl pc[3] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} pc[3] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.615 ns" { pc[3] Add0~14 Add0~18 Add0~22 Add0~26 Add0~29 nextpc~28 nextpc_out[7] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.615 ns" { pc[3] {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~29 {} nextpc~28 {} nextpc_out[7] {} } { 0.000ns 0.518ns 0.000ns 0.000ns 0.000ns 0.000ns 0.329ns 2.194ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "abus_in\[4\] nextpc_out\[7\] 11.847 ns Longest " "Info: Longest tpd from source pin \"abus_in\[4\]\" to destination pin \"nextpc_out\[7\]\" is 11.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns abus_in\[4\] 1 PIN PIN_K17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_K17; Fanout = 2; PIN Node = 'abus_in\[4\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[4] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.449 ns) + CELL(0.228 ns) 5.477 ns process_3~0 2 COMB LCCOMB_X33_Y19_N18 12 " "Info: 2: + IC(4.449 ns) + CELL(0.228 ns) = 5.477 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 12; COMB Node = 'process_3~0'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.677 ns" { abus_in[4] process_3~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.357 ns) 6.466 ns nextpc~27 3 COMB LCCOMB_X31_Y19_N10 1 " "Info: 3: + IC(0.632 ns) + CELL(0.357 ns) = 6.466 ns; Loc. = LCCOMB_X31_Y19_N10; Fanout = 1; COMB Node = 'nextpc~27'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { process_3~0 nextpc~27 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.272 ns) 7.671 ns nextpc~28 4 COMB LCCOMB_X29_Y19_N22 2 " "Info: 4: + IC(0.933 ns) + CELL(0.272 ns) = 7.671 ns; Loc. = LCCOMB_X29_Y19_N22; Fanout = 2; COMB Node = 'nextpc~28'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { nextpc~27 nextpc~28 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.194 ns) + CELL(1.982 ns) 11.847 ns nextpc_out\[7\] 5 PIN PIN_AA7 0 " "Info: 5: + IC(2.194 ns) + CELL(1.982 ns) = 11.847 ns; Loc. = PIN_AA7; Fanout = 0; PIN Node = 'nextpc_out\[7\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.176 ns" { nextpc~28 nextpc_out[7] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.639 ns ( 30.72 % ) " "Info: Total cell delay = 3.639 ns ( 30.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.208 ns ( 69.28 % ) " "Info: Total interconnect delay = 8.208 ns ( 69.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.847 ns" { abus_in[4] process_3~0 nextpc~27 nextpc~28 nextpc_out[7] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.847 ns" { abus_in[4] {} abus_in[4]~combout {} process_3~0 {} nextpc~27 {} nextpc~28 {} nextpc_out[7] {} } { 0.000ns 0.000ns 4.449ns 0.632ns 0.933ns 2.194ns } { 0.000ns 0.800ns 0.228ns 0.357ns 0.272ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lath_pc\[2\] dbus_in\[2\] clk_in -2.375 ns register " "Info: th for register \"lath_pc\[2\]\" (data pin = \"dbus_in\[2\]\", clock pin = \"clk_in\") is -2.375 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.474 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 138 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 138; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns lath_pc\[2\] 3 REG LCFF_X31_Y19_N23 2 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X31_Y19_N23; Fanout = 2; REG Node = 'lath_pc\[2\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { clk_in~clkctrl lath_pc[2] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk_in clk_in~clkctrl lath_pc[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} lath_pc[2] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 105 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.998 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.998 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns dbus_in\[2\] 1 PIN PIN_K6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_K6; Fanout = 2; PIN Node = 'dbus_in\[2\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_in[2] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.889 ns) + CELL(0.309 ns) 4.998 ns lath_pc\[2\] 2 REG LCFF_X31_Y19_N23 2 " "Info: 2: + IC(3.889 ns) + CELL(0.309 ns) = 4.998 ns; Loc. = LCFF_X31_Y19_N23; Fanout = 2; REG Node = 'lath_pc\[2\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.198 ns" { dbus_in[2] lath_pc[2] } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/users/crossover/Documents/pc_reg/pc_reg.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.109 ns ( 22.19 % ) " "Info: Total cell delay = 1.109 ns ( 22.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.889 ns ( 77.81 % ) " "Info: Total interconnect delay = 3.889 ns ( 77.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.998 ns" { dbus_in[2] lath_pc[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.998 ns" { dbus_in[2] {} dbus_in[2]~combout {} lath_pc[2] {} } { 0.000ns 0.000ns 3.889ns } { 0.000ns 0.800ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk_in clk_in~clkctrl lath_pc[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} lath_pc[2] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.998 ns" { dbus_in[2] lath_pc[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.998 ns" { dbus_in[2] {} dbus_in[2]~combout {} lath_pc[2] {} } { 0.000ns 0.000ns 3.889ns } { 0.000ns 0.800ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "88 " "Info: Peak virtual memory: 88 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 14:59:20 2024 " "Info: Processing ended: Sun Nov 10 14:59:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
