Oh no...

Cycle: 0
RARS instruction number: 1	Instruction: lui x2,65553
Expected:	Register Write to Reg: 0x02 Val: 0x10011000
Got     :	Register Write to Reg: 0x02 Val: 0x00000000
Incorrect write

Cycle: 1
RARS instruction number: 2	Instruction: addi x2,x2,0
Expected:	Register Write to Reg: 0x02 Val: 0x10011000
Got     :	Register Write to Reg: 0x02 Val: 0x00000000
Incorrect write

Cycle: 3
RARS instruction number: 4	Instruction: auipc x1,0
Expected:	Register Write to Reg: 0x01 Val: 0x0040000C
Got     :	Register Write to Reg: 0x01 Val: 0x00000000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


