Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Jul  7 18:22:35 2019
| Host         : travis-job-4bbd8b9d-87ee-4a8b-8d40-fa5f1d85d829 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_videosoc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.075       -0.182                     10                26016        0.054        0.000                      0                26010       -0.822       -7.242                      21                  9153  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                               ------------         ----------      --------------
clk100                                              {0.000 5.000}        10.000          100.000         
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {0.000 0.667}        1.333           749.999         
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
  soc_videosoc_pll_clk200                           {0.000 2.500}        5.000           200.000         
  soc_videosoc_pll_fb                               {0.000 5.000}        10.000          100.000         
  soc_videosoc_pll_sys                              {0.000 5.000}        10.000          100.000         
  soc_videosoc_pll_sys4x                            {0.000 1.250}        2.500           400.000         
  soc_videosoc_pll_sys4x_dqs                        {0.625 1.875}        2.500           400.000         
eth_clocks_rx                                       {0.000 4.000}        8.000           125.000         
eth_rx_clk                                          {0.000 4.000}        8.000           125.000         
  soc_ethphy_pll_clk_tx                             {0.000 4.000}        8.000           125.000         
  soc_ethphy_pll_clk_tx90                           {2.000 6.000}        8.000           125.000         
  soc_ethphy_pll_fb                                 {0.000 4.000}        8.000           125.000         
eth_tx_clk                                          {0.000 4.000}        8.000           125.000         
hdmi_in0_pix5x_clk                                  {0.000 0.673}        1.346           742.942         
hdmi_in0_pix_clk                                    {0.000 3.367}        6.734           148.500         
hdmi_out0_pix5x_clk                                 {0.000 0.673}        1.346           742.942         
hdmi_out0_pix_clk                                   {0.000 3.367}        6.734           148.500         
pix1p25x_clk                                        {0.000 2.693}        5.387           185.632         
sys_clk                                             {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                                                3.000        0.000                       0                     3  
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0                                                                                                                                                    4.511        0.000                       0                     2  
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1                                                                                                                                                   -0.822       -0.822                       1                     2  
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
  soc_videosoc_pll_clk200                                 2.860        0.000                      0                   13        0.262        0.000                      0                   13        0.264        0.000                       0                    12  
  soc_videosoc_pll_fb                                                                                                                                                                                 8.751        0.000                       0                     2  
  soc_videosoc_pll_sys                                                                                                                                                                                7.845        0.000                       0                     2  
  soc_videosoc_pll_sys4x                                                                                                                                                                              0.345        0.000                       0                    77  
  soc_videosoc_pll_sys4x_dqs                                                                                                                                                                          0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                                                         5.845        0.000                       0                     1  
eth_rx_clk                                                1.422        0.000                      0                  428        0.069        0.000                      0                  428        2.000        0.000                       0                   152  
  soc_ethphy_pll_clk_tx                                                                                                                                                                               5.845        0.000                       0                     2  
  soc_ethphy_pll_clk_tx90                                                                                                                                                                             5.845        0.000                       0                     3  
  soc_ethphy_pll_fb                                                                                                                                                                                   6.751        0.000                       0                     2  
eth_tx_clk                                                0.373        0.000                      0                  226        0.121        0.000                      0                  226        3.500        0.000                       0                   102  
hdmi_in0_pix5x_clk                                                                                                                                                                                   -0.321       -3.852                      12                    12  
hdmi_in0_pix_clk                                         -0.014       -0.091                      8                 2746        0.061        0.000                      0                 2746        2.117        0.000                       0                  1107  
hdmi_out0_pix5x_clk                                                                                                                                                                                  -0.321       -2.568                       8                     8  
hdmi_out0_pix_clk                                        -0.075       -0.091                      2                 1588        0.083        0.000                      0                 1588        2.117        0.000                       0                   836  
pix1p25x_clk                                              0.442        0.000                      0                  907        0.121        0.000                      0                  907        2.193        0.000                       0                   471  
sys_clk                                                   0.015        0.000                      0                20102        0.054        0.000                      0                20102        2.500        0.000                       0                  6351  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                         soc_videosoc_pll_clk200        3.683        0.000                      0                    1                                                                        
                         eth_rx_clk                     2.491        0.000                      0                    1                                                                        
                         eth_tx_clk                     2.345        0.000                      0                    1                                                                        
                         hdmi_in0_pix_clk               2.365        0.000                      0                    1                                                                        
                         pix1p25x_clk                   2.368        0.000                      0                    1                                                                        
                         sys_clk                        2.384        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y12   BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
  To Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV_1/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y1    BUFG_11/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  To Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.822ns,  Total Violation       -0.822ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
Waveform(ns):       { 0.000 0.667 }
Period(ns):         1.333
Sources:            { MMCME2_ADV_1/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.333       -0.822     BUFGCTRL_X0Y6    BUFG_12/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.333       0.084      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.333       212.027    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
  To Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_clk200
  To Clock:  soc_videosoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.718ns (35.968%)  route 1.278ns (64.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.032ns = ( 11.032 - 5.000 ) 
    Source Clock Delay      (SCD):    6.389ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.674     6.389    clk200_clk
    SLICE_X138Y126       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y126       FDPE (Prop_fdpe_C_Q)         0.419     6.808 r  FDPE_3/Q
                         net (fo=5, routed)           0.880     7.688    clk200_rst
    SLICE_X138Y125       LUT6 (Prop_lut6_I5_O)        0.299     7.987 r  soc_videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.398     8.385    soc_videosoc_ic_reset_i_1_n_0
    SLICE_X139Y125       FDRE                                         r  soc_videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.554    11.032    clk200_clk
    SLICE_X139Y125       FDRE                                         r  soc_videosoc_ic_reset_reg/C
                         clock pessimism              0.333    11.365    
                         clock uncertainty           -0.053    11.312    
    SLICE_X139Y125       FDRE (Setup_fdre_C_D)       -0.067    11.245    soc_videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.245    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  2.860    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.580ns (32.348%)  route 1.213ns (67.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.032ns = ( 11.032 - 5.000 ) 
    Source Clock Delay      (SCD):    6.387ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.672     6.387    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y125       FDSE (Prop_fdse_C_Q)         0.456     6.843 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.834     7.677    soc_videosoc_reset_counter[0]
    SLICE_X138Y125       LUT4 (Prop_lut4_I1_O)        0.124     7.801 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.180    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.554    11.032    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.355    11.387    
                         clock uncertainty           -0.053    11.334    
    SLICE_X138Y125       FDSE (Setup_fdse_C_CE)      -0.205    11.129    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.129    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.580ns (32.348%)  route 1.213ns (67.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.032ns = ( 11.032 - 5.000 ) 
    Source Clock Delay      (SCD):    6.387ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.672     6.387    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y125       FDSE (Prop_fdse_C_Q)         0.456     6.843 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.834     7.677    soc_videosoc_reset_counter[0]
    SLICE_X138Y125       LUT4 (Prop_lut4_I1_O)        0.124     7.801 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.180    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.554    11.032    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.355    11.387    
                         clock uncertainty           -0.053    11.334    
    SLICE_X138Y125       FDSE (Setup_fdse_C_CE)      -0.205    11.129    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.129    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.580ns (32.348%)  route 1.213ns (67.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.032ns = ( 11.032 - 5.000 ) 
    Source Clock Delay      (SCD):    6.387ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.672     6.387    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y125       FDSE (Prop_fdse_C_Q)         0.456     6.843 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.834     7.677    soc_videosoc_reset_counter[0]
    SLICE_X138Y125       LUT4 (Prop_lut4_I1_O)        0.124     7.801 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.180    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.554    11.032    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.355    11.387    
                         clock uncertainty           -0.053    11.334    
    SLICE_X138Y125       FDSE (Setup_fdse_C_CE)      -0.205    11.129    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.129    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.580ns (32.348%)  route 1.213ns (67.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.032ns = ( 11.032 - 5.000 ) 
    Source Clock Delay      (SCD):    6.387ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.672     6.387    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y125       FDSE (Prop_fdse_C_Q)         0.456     6.843 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.834     7.677    soc_videosoc_reset_counter[0]
    SLICE_X138Y125       LUT4 (Prop_lut4_I1_O)        0.124     7.801 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.180    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.554    11.032    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.355    11.387    
                         clock uncertainty           -0.053    11.334    
    SLICE_X138Y125       FDSE (Setup_fdse_C_CE)      -0.205    11.129    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.129    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             3.163ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.419ns (36.248%)  route 0.737ns (63.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.032ns = ( 11.032 - 5.000 ) 
    Source Clock Delay      (SCD):    6.389ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.674     6.389    clk200_clk
    SLICE_X138Y126       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y126       FDPE (Prop_fdpe_C_Q)         0.419     6.808 r  FDPE_3/Q
                         net (fo=5, routed)           0.737     7.545    clk200_rst
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.554    11.032    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.333    11.365    
                         clock uncertainty           -0.053    11.312    
    SLICE_X138Y125       FDSE (Setup_fdse_C_S)       -0.604    10.708    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.708    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                  3.163    

Slack (MET) :             3.163ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.419ns (36.248%)  route 0.737ns (63.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.032ns = ( 11.032 - 5.000 ) 
    Source Clock Delay      (SCD):    6.389ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.674     6.389    clk200_clk
    SLICE_X138Y126       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y126       FDPE (Prop_fdpe_C_Q)         0.419     6.808 r  FDPE_3/Q
                         net (fo=5, routed)           0.737     7.545    clk200_rst
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.554    11.032    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.333    11.365    
                         clock uncertainty           -0.053    11.312    
    SLICE_X138Y125       FDSE (Setup_fdse_C_S)       -0.604    10.708    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.708    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                  3.163    

Slack (MET) :             3.163ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.419ns (36.248%)  route 0.737ns (63.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.032ns = ( 11.032 - 5.000 ) 
    Source Clock Delay      (SCD):    6.389ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.674     6.389    clk200_clk
    SLICE_X138Y126       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y126       FDPE (Prop_fdpe_C_Q)         0.419     6.808 r  FDPE_3/Q
                         net (fo=5, routed)           0.737     7.545    clk200_rst
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.554    11.032    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.333    11.365    
                         clock uncertainty           -0.053    11.312    
    SLICE_X138Y125       FDSE (Setup_fdse_C_S)       -0.604    10.708    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.708    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                  3.163    

Slack (MET) :             3.163ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.419ns (36.248%)  route 0.737ns (63.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.032ns = ( 11.032 - 5.000 ) 
    Source Clock Delay      (SCD):    6.389ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.674     6.389    clk200_clk
    SLICE_X138Y126       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y126       FDPE (Prop_fdpe_C_Q)         0.419     6.808 r  FDPE_3/Q
                         net (fo=5, routed)           0.737     7.545    clk200_rst
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.554    11.032    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.333    11.365    
                         clock uncertainty           -0.053    11.312    
    SLICE_X138Y125       FDSE (Setup_fdse_C_S)       -0.604    10.708    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.708    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                  3.163    

Slack (MET) :             3.575ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.743ns (51.342%)  route 0.704ns (48.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.032ns = ( 11.032 - 5.000 ) 
    Source Clock Delay      (SCD):    6.387ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.672     6.387    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y125       FDSE (Prop_fdse_C_Q)         0.419     6.806 r  soc_videosoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.704     7.510    soc_videosoc_reset_counter[3]
    SLICE_X138Y125       LUT4 (Prop_lut4_I3_O)        0.324     7.834 r  soc_videosoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     7.834    soc_videosoc_reset_counter[3]_i_2_n_0
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.554    11.032    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.355    11.387    
                         clock uncertainty           -0.053    11.334    
    SLICE_X138Y125       FDSE (Setup_fdse_C_D)        0.075    11.409    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.409    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                  3.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.124%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.582     1.887    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y125       FDSE (Prop_fdse_C_Q)         0.141     2.028 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.185     2.213    soc_videosoc_reset_counter[0]
    SLICE_X138Y125       LUT4 (Prop_lut4_I1_O)        0.043     2.256 r  soc_videosoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.256    soc_videosoc_reset_counter[3]_i_2_n_0
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.850     2.438    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.551     1.887    
    SLICE_X138Y125       FDSE (Hold_fdse_C_D)         0.107     1.994    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.582     1.887    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y125       FDSE (Prop_fdse_C_Q)         0.141     2.028 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.196     2.224    soc_videosoc_reset_counter[0]
    SLICE_X138Y125       LUT2 (Prop_lut2_I0_O)        0.042     2.266 r  soc_videosoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.266    soc_videosoc_reset_counter[1]_i_1_n_0
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.850     2.438    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.551     1.887    
    SLICE_X138Y125       FDSE (Hold_fdse_C_D)         0.107     1.994    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.582     1.887    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y125       FDSE (Prop_fdse_C_Q)         0.141     2.028 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.185     2.213    soc_videosoc_reset_counter[0]
    SLICE_X138Y125       LUT3 (Prop_lut3_I1_O)        0.045     2.258 r  soc_videosoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.258    soc_videosoc_reset_counter[2]_i_1_n_0
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.850     2.438    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.551     1.887    
    SLICE_X138Y125       FDSE (Hold_fdse_C_D)         0.092     1.979    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.582     1.887    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y125       FDSE (Prop_fdse_C_Q)         0.141     2.028 f  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.196     2.224    soc_videosoc_reset_counter[0]
    SLICE_X138Y125       LUT1 (Prop_lut1_I0_O)        0.045     2.269 r  soc_videosoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.269    soc_videosoc_reset_counter0[0]
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.850     2.438    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.551     1.887    
    SLICE_X138Y125       FDSE (Hold_fdse_C_D)         0.091     1.978    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.226ns (46.149%)  route 0.264ns (53.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.582     1.887    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y125       FDSE (Prop_fdse_C_Q)         0.128     2.015 r  soc_videosoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.136     2.150    soc_videosoc_reset_counter[3]
    SLICE_X138Y125       LUT6 (Prop_lut6_I3_O)        0.098     2.248 r  soc_videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.128     2.376    soc_videosoc_ic_reset_i_1_n_0
    SLICE_X139Y125       FDRE                                         r  soc_videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.850     2.438    clk200_clk
    SLICE_X139Y125       FDRE                                         r  soc_videosoc_ic_reset_reg/C
                         clock pessimism             -0.538     1.900    
    SLICE_X139Y125       FDRE (Hold_fdre_C_D)         0.070     1.970    soc_videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.603%)  route 0.253ns (66.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.583     1.888    clk200_clk
    SLICE_X138Y126       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y126       FDPE (Prop_fdpe_C_Q)         0.128     2.016 r  FDPE_3/Q
                         net (fo=5, routed)           0.253     2.269    clk200_rst
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.850     2.438    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.538     1.900    
    SLICE_X138Y125       FDSE (Hold_fdse_C_S)        -0.072     1.828    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.603%)  route 0.253ns (66.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.583     1.888    clk200_clk
    SLICE_X138Y126       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y126       FDPE (Prop_fdpe_C_Q)         0.128     2.016 r  FDPE_3/Q
                         net (fo=5, routed)           0.253     2.269    clk200_rst
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.850     2.438    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.538     1.900    
    SLICE_X138Y125       FDSE (Hold_fdse_C_S)        -0.072     1.828    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.603%)  route 0.253ns (66.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.583     1.888    clk200_clk
    SLICE_X138Y126       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y126       FDPE (Prop_fdpe_C_Q)         0.128     2.016 r  FDPE_3/Q
                         net (fo=5, routed)           0.253     2.269    clk200_rst
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.850     2.438    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.538     1.900    
    SLICE_X138Y125       FDSE (Hold_fdse_C_S)        -0.072     1.828    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.603%)  route 0.253ns (66.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.583     1.888    clk200_clk
    SLICE_X138Y126       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y126       FDPE (Prop_fdpe_C_Q)         0.128     2.016 r  FDPE_3/Q
                         net (fo=5, routed)           0.253     2.269    clk200_rst
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.850     2.438    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.538     1.900    
    SLICE_X138Y125       FDSE (Hold_fdse_C_S)        -0.072     1.828    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.226ns (47.670%)  route 0.248ns (52.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.582     1.887    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y125       FDSE (Prop_fdse_C_Q)         0.128     2.015 r  soc_videosoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.132     2.147    soc_videosoc_reset_counter[3]
    SLICE_X138Y125       LUT4 (Prop_lut4_I3_O)        0.098     2.245 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.361    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.850     2.438    clk200_clk
    SLICE_X138Y125       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.551     1.887    
    SLICE_X138Y125       FDSE (Hold_fdse_C_CE)       -0.039     1.848    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.513    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y7    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X138Y126   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X138Y126   FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X139Y125   soc_videosoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X138Y125   soc_videosoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X138Y125   soc_videosoc_reset_counter_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X138Y126   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X138Y126   FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X138Y126   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X138Y126   FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X139Y125   soc_videosoc_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X138Y125   soc_videosoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X138Y125   soc_videosoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X138Y125   soc_videosoc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X138Y125   soc_videosoc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X139Y125   soc_videosoc_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X138Y126   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X138Y126   FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X139Y125   soc_videosoc_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X139Y125   soc_videosoc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X138Y125   soc_videosoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X138Y125   soc_videosoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X138Y125   soc_videosoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X138Y125   soc_videosoc_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X138Y125   soc_videosoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X138Y125   soc_videosoc_reset_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_fb
  To Clock:  soc_videosoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_sys
  To Clock:  soc_videosoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_sys4x
  To Clock:  soc_videosoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y5   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_sys4x_dqs
  To Clock:  soc_videosoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y8   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_demux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 1.175ns (19.068%)  route 4.987ns (80.932%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 9.550 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           3.519     6.054    soc_ethphy_rx_ctl
    SLICE_X48Y101        LUT3 (Prop_lut3_I0_O)        0.206     6.260 f  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.634     6.894    soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I5_O)        0.328     7.222 r  soc_ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=3, routed)           0.834     8.056    soc_ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X56Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.180 r  soc_ethmac_rx_converter_converter_demux[1]_i_1/O
                         net (fo=1, routed)           0.000     8.180    soc_ethmac_rx_converter_converter_demux[1]_i_1_n_0
    SLICE_X56Y102        FDRE                                         r  soc_ethmac_rx_converter_converter_demux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.550     9.550    eth_rx_clk
    SLICE_X56Y102        FDRE                                         r  soc_ethmac_rx_converter_converter_demux_reg[1]/C
                         clock pessimism              0.008     9.558    
                         clock uncertainty           -0.035     9.523    
    SLICE_X56Y102        FDRE (Setup_fdre_C_D)        0.079     9.602    soc_ethmac_rx_converter_converter_demux_reg[1]
  -------------------------------------------------------------------
                         required time                          9.602    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_last_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 1.175ns (19.896%)  route 4.731ns (80.104%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 9.550 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           3.519     6.054    soc_ethphy_rx_ctl
    SLICE_X48Y101        LUT3 (Prop_lut3_I0_O)        0.206     6.260 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.634     6.894    soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I5_O)        0.328     7.222 f  soc_ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=3, routed)           0.578     7.800    soc_ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I1_O)        0.124     7.924 r  soc_ethmac_rx_converter_converter_source_last_i_1/O
                         net (fo=1, routed)           0.000     7.924    soc_ethmac_rx_converter_converter_source_last_i_1_n_0
    SLICE_X58Y102        FDRE                                         r  soc_ethmac_rx_converter_converter_source_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.550     9.550    eth_rx_clk
    SLICE_X58Y102        FDRE                                         r  soc_ethmac_rx_converter_converter_source_last_reg/C
                         clock pessimism              0.008     9.558    
                         clock uncertainty           -0.035     9.523    
    SLICE_X58Y102        FDRE (Setup_fdre_C_D)        0.029     9.552    soc_ethmac_rx_converter_converter_source_last_reg
  -------------------------------------------------------------------
                         required time                          9.552    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_demux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 1.175ns (20.335%)  route 4.603ns (79.665%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 9.550 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           3.519     6.054    soc_ethphy_rx_ctl
    SLICE_X48Y101        LUT3 (Prop_lut3_I0_O)        0.206     6.260 f  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.634     6.894    soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I5_O)        0.328     7.222 r  soc_ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=3, routed)           0.450     7.672    soc_ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X56Y102        LUT5 (Prop_lut5_I1_O)        0.124     7.796 r  soc_ethmac_rx_converter_converter_demux[0]_i_1/O
                         net (fo=1, routed)           0.000     7.796    soc_ethmac_rx_converter_converter_demux[0]_i_1_n_0
    SLICE_X56Y102        FDRE                                         r  soc_ethmac_rx_converter_converter_demux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.550     9.550    eth_rx_clk
    SLICE_X56Y102        FDRE                                         r  soc_ethmac_rx_converter_converter_demux_reg[0]/C
                         clock pessimism              0.008     9.558    
                         clock uncertainty           -0.035     9.523    
    SLICE_X56Y102        FDRE (Setup_fdre_C_D)        0.081     9.604    soc_ethmac_rx_converter_converter_demux_reg[0]
  -------------------------------------------------------------------
                         required time                          9.604    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.852ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.387ns  (logic 0.723ns (13.420%)  route 4.664ns (86.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 9.546 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           3.519     6.054    soc_ethphy_rx_ctl
    SLICE_X48Y101        LUT3 (Prop_lut3_I0_O)        0.206     6.260 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           1.145     7.405    soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X63Y101        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.546     9.546    eth_rx_clk
    SLICE_X63Y101        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[18]/C
                         clock pessimism              0.008     9.554    
                         clock uncertainty           -0.035     9.519    
    SLICE_X63Y101        FDRE (Setup_fdre_C_D)       -0.262     9.257    soc_ethmac_rx_converter_converter_source_payload_data_reg[18]
  -------------------------------------------------------------------
                         required time                          9.257    
                         arrival time                          -7.405    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 0.723ns (13.544%)  route 4.615ns (86.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 9.546 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           3.519     6.054    soc_ethphy_rx_ctl
    SLICE_X48Y101        LUT3 (Prop_lut3_I0_O)        0.206     6.260 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           1.096     7.356    soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X62Y101        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.546     9.546    eth_rx_clk
    SLICE_X62Y101        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[8]/C
                         clock pessimism              0.008     9.554    
                         clock uncertainty           -0.035     9.519    
    SLICE_X62Y101        FDRE (Setup_fdre_C_D)       -0.234     9.285    soc_ethmac_rx_converter_converter_source_payload_data_reg[8]
  -------------------------------------------------------------------
                         required time                          9.285    
                         arrival time                          -7.356    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.978ns  (required time - arrival time)
  Source:                 soc_ethphy_source_payload_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 1.583ns (26.782%)  route 4.328ns (73.218%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 9.546 - 8.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.672     1.672    eth_rx_clk
    SLICE_X42Y100        FDRE                                         r  soc_ethphy_source_payload_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     2.190 r  soc_ethphy_source_payload_data_reg[0]/Q
                         net (fo=17, routed)          1.005     3.195    soc_ethphy_source_payload_data_reg_n_0_[0]
    SLICE_X47Y101        LUT4 (Prop_lut4_I1_O)        0.150     3.345 r  soc_ethmac_crc32_checker_crc_reg[15]_i_2/O
                         net (fo=7, routed)           0.824     4.170    soc_ethmac_crc32_checker_crc_reg[15]_i_2_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.326     4.496 r  soc_ethmac_crc32_checker_crc_reg[5]_i_2/O
                         net (fo=2, routed)           0.436     4.932    soc_ethmac_crc32_checker_crc_reg[5]_i_2_n_0
    SLICE_X44Y103        LUT5 (Prop_lut5_I4_O)        0.117     5.049 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_22/O
                         net (fo=1, routed)           0.671     5.720    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_22_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I5_O)        0.348     6.068 f  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.440     6.508    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.632 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.951     7.583    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X62Y102        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.546     9.546    eth_rx_clk
    SLICE_X62Y102        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.080     9.626    
                         clock uncertainty           -0.035     9.591    
    SLICE_X62Y102        FDRE (Setup_fdre_C_D)       -0.030     9.561    soc_ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                          9.561    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                  1.978    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 soc_ethphy_source_payload_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 1.583ns (26.718%)  route 4.342ns (73.282%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 9.546 - 8.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.672     1.672    eth_rx_clk
    SLICE_X42Y100        FDRE                                         r  soc_ethphy_source_payload_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     2.190 r  soc_ethphy_source_payload_data_reg[0]/Q
                         net (fo=17, routed)          1.005     3.195    soc_ethphy_source_payload_data_reg_n_0_[0]
    SLICE_X47Y101        LUT4 (Prop_lut4_I1_O)        0.150     3.345 r  soc_ethmac_crc32_checker_crc_reg[15]_i_2/O
                         net (fo=7, routed)           0.824     4.170    soc_ethmac_crc32_checker_crc_reg[15]_i_2_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.326     4.496 r  soc_ethmac_crc32_checker_crc_reg[5]_i_2/O
                         net (fo=2, routed)           0.436     4.932    soc_ethmac_crc32_checker_crc_reg[5]_i_2_n_0
    SLICE_X44Y103        LUT5 (Prop_lut5_I4_O)        0.117     5.049 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_22/O
                         net (fo=1, routed)           0.671     5.720    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_22_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I5_O)        0.348     6.068 f  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.440     6.508    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.632 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.965     7.597    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X62Y101        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.546     9.546    eth_rx_clk
    SLICE_X62Y101        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.080     9.626    
                         clock uncertainty           -0.035     9.591    
    SLICE_X62Y101        FDRE (Setup_fdre_C_D)       -0.013     9.578    soc_ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                          9.578    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 soc_ethphy_source_payload_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 1.583ns (26.795%)  route 4.325ns (73.205%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 9.546 - 8.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.672     1.672    eth_rx_clk
    SLICE_X42Y100        FDRE                                         r  soc_ethphy_source_payload_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     2.190 r  soc_ethphy_source_payload_data_reg[0]/Q
                         net (fo=17, routed)          1.005     3.195    soc_ethphy_source_payload_data_reg_n_0_[0]
    SLICE_X47Y101        LUT4 (Prop_lut4_I1_O)        0.150     3.345 r  soc_ethmac_crc32_checker_crc_reg[15]_i_2/O
                         net (fo=7, routed)           0.824     4.170    soc_ethmac_crc32_checker_crc_reg[15]_i_2_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.326     4.496 r  soc_ethmac_crc32_checker_crc_reg[5]_i_2/O
                         net (fo=2, routed)           0.436     4.932    soc_ethmac_crc32_checker_crc_reg[5]_i_2_n_0
    SLICE_X44Y103        LUT5 (Prop_lut5_I4_O)        0.117     5.049 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_22/O
                         net (fo=1, routed)           0.671     5.720    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_22_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I5_O)        0.348     6.068 f  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.440     6.508    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.632 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.948     7.580    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X62Y100        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.546     9.546    eth_rx_clk
    SLICE_X62Y100        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.080     9.626    
                         clock uncertainty           -0.035     9.591    
    SLICE_X62Y100        FDRE (Setup_fdre_C_D)       -0.028     9.563    soc_ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.563    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 soc_ethphy_source_payload_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 1.583ns (26.891%)  route 4.304ns (73.109%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 9.545 - 8.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.672     1.672    eth_rx_clk
    SLICE_X42Y100        FDRE                                         r  soc_ethphy_source_payload_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     2.190 r  soc_ethphy_source_payload_data_reg[0]/Q
                         net (fo=17, routed)          1.005     3.195    soc_ethphy_source_payload_data_reg_n_0_[0]
    SLICE_X47Y101        LUT4 (Prop_lut4_I1_O)        0.150     3.345 r  soc_ethmac_crc32_checker_crc_reg[15]_i_2/O
                         net (fo=7, routed)           0.824     4.170    soc_ethmac_crc32_checker_crc_reg[15]_i_2_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.326     4.496 r  soc_ethmac_crc32_checker_crc_reg[5]_i_2/O
                         net (fo=2, routed)           0.436     4.932    soc_ethmac_crc32_checker_crc_reg[5]_i_2_n_0
    SLICE_X44Y103        LUT5 (Prop_lut5_I4_O)        0.117     5.049 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_22/O
                         net (fo=1, routed)           0.671     5.720    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_22_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I5_O)        0.348     6.068 f  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.440     6.508    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.632 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.927     7.559    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X62Y103        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.545     9.545    eth_rx_clk
    SLICE_X62Y103        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.080     9.625    
                         clock uncertainty           -0.035     9.590    
    SLICE_X62Y103        FDRE (Setup_fdre_C_D)       -0.013     9.577    soc_ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                          9.577    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 0.723ns (13.986%)  route 4.446ns (86.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 9.545 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           3.519     6.054    soc_ethphy_rx_ctl
    SLICE_X48Y101        LUT3 (Prop_lut3_I0_O)        0.206     6.260 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           0.927     7.187    soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X62Y103        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.545     9.545    eth_rx_clk
    SLICE_X62Y103        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[38]/C
                         clock pessimism              0.008     9.553    
                         clock uncertainty           -0.035     9.518    
    SLICE_X62Y103        FDRE (Setup_fdre_C_D)       -0.217     9.301    soc_ethmac_rx_converter_converter_source_payload_data_reg[38]
  -------------------------------------------------------------------
                         required time                          9.301    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                  2.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.148ns (39.861%)  route 0.223ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.581     0.581    eth_rx_clk
    SLICE_X62Y103        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.148     0.729 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[36]/Q
                         net (fo=1, routed)           0.223     0.952    soc_ethmac_rx_converter_converter_source_payload_data[36]
    RAMB36_X3Y20         RAMB36E1                                     r  storage_12_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.895     0.895    eth_rx_clk
    RAMB36_X3Y20         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.255     0.640    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[30])
                                                      0.243     0.883    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.587     0.587    eth_rx_clk
    SLICE_X53Y101        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.141     0.728 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.013    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X52Y101        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.857     0.857    storage_10_reg_0_7_0_5/WCLK
    SLICE_X52Y101        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.257     0.600    
    SLICE_X52Y101        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.910    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.587     0.587    eth_rx_clk
    SLICE_X53Y101        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.141     0.728 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.013    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X52Y101        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.857     0.857    storage_10_reg_0_7_0_5/WCLK
    SLICE_X52Y101        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.257     0.600    
    SLICE_X52Y101        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.910    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.587     0.587    eth_rx_clk
    SLICE_X53Y101        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.141     0.728 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.013    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X52Y101        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.857     0.857    storage_10_reg_0_7_0_5/WCLK
    SLICE_X52Y101        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.257     0.600    
    SLICE_X52Y101        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.910    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.587     0.587    eth_rx_clk
    SLICE_X53Y101        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.141     0.728 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.013    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X52Y101        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.857     0.857    storage_10_reg_0_7_0_5/WCLK
    SLICE_X52Y101        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.257     0.600    
    SLICE_X52Y101        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.910    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.587     0.587    eth_rx_clk
    SLICE_X53Y101        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.141     0.728 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.013    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X52Y101        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.857     0.857    storage_10_reg_0_7_0_5/WCLK
    SLICE_X52Y101        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.257     0.600    
    SLICE_X52Y101        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.910    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.587     0.587    eth_rx_clk
    SLICE_X53Y101        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.141     0.728 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.013    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X52Y101        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.857     0.857    storage_10_reg_0_7_0_5/WCLK
    SLICE_X52Y101        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.257     0.600    
    SLICE_X52Y101        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.910    storage_10_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.587     0.587    eth_rx_clk
    SLICE_X53Y101        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.141     0.728 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.013    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X52Y101        RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.857     0.857    storage_10_reg_0_7_0_5/WCLK
    SLICE_X52Y101        RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.257     0.600    
    SLICE_X52Y101        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.910    storage_10_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.587     0.587    eth_rx_clk
    SLICE_X53Y101        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.141     0.728 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.013    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X52Y101        RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.857     0.857    storage_10_reg_0_7_0_5/WCLK
    SLICE_X52Y101        RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.257     0.600    
    SLICE_X52Y101        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.910    storage_10_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl7_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl7_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.652     0.652    eth_rx_clk
    SLICE_X57Y98         FDRE                                         r  vns_xilinxmultiregimpl7_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.141     0.793 r  vns_xilinxmultiregimpl7_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.849    vns_xilinxmultiregimpl7_regs0[2]
    SLICE_X57Y98         FDRE                                         r  vns_xilinxmultiregimpl7_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.927     0.927    eth_rx_clk
    SLICE_X57Y98         FDRE                                         r  vns_xilinxmultiregimpl7_regs1_reg[2]/C
                         clock pessimism             -0.274     0.652    
    SLICE_X57Y98         FDRE (Hold_fdre_C_D)         0.076     0.728    vns_xilinxmultiregimpl7_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y20    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X51Y100   FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X51Y100   FDPE_9/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X45Y101   soc_ethmac_crc32_checker_crc_reg_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y101   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y101   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y101   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y101   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y101   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y101   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y101   storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y101   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y101   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y101   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y101   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y101   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y101   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y101   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y101   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y101   storage_10_reg_0_7_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_ethphy_pll_clk_tx
  To Clock:  soc_ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y4   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_ethphy_pll_clk_tx90
  To Clock:  soc_ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y9   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_ethphy_pll_fb
  To Clock:  soc_ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 2.060ns (29.429%)  route 4.940ns (70.571%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 9.845 - 8.000 ) 
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.926     1.926    eth_tx_clk
    SLICE_X20Y76         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDRE (Prop_fdre_C_Q)         0.518     2.444 r  vns_xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.736     3.181    vns_xilinxmultiregimpl4_regs1[2]
    SLICE_X20Y77         LUT4 (Prop_lut4_I1_O)        0.124     3.305 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.452     3.756    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X21Y76         LUT6 (Prop_lut6_I0_O)        0.124     3.880 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.466     4.346    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X18Y76         LUT3 (Prop_lut3_I1_O)        0.124     4.470 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.706     5.176    soc_ethmac_padding_inserter_source_valid
    SLICE_X18Y76         LUT3 (Prop_lut3_I0_O)        0.124     5.300 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.489     5.790    soc_ethmac_crc32_inserter_source_valid
    SLICE_X18Y76         LUT4 (Prop_lut4_I1_O)        0.150     5.940 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.337     6.277    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X16Y76         LUT6 (Prop_lut6_I5_O)        0.328     6.605 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.593     7.199    soc_ethmac_tx_converter_converter_mux0
    SLICE_X20Y76         LUT3 (Prop_lut3_I2_O)        0.116     7.315 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.375     7.690    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X20Y75         LUT6 (Prop_lut6_I2_O)        0.328     8.018 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.316     8.334    storage_11_reg_i_46_n_0
    SLICE_X23Y75         LUT2 (Prop_lut2_I0_O)        0.124     8.458 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.469     8.926    soc_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.845     9.845    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.934    
                         clock uncertainty           -0.069     9.865    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.299    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.840ns  (logic 1.936ns (28.302%)  route 4.904ns (71.698%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=2 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 9.845 - 8.000 ) 
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.926     1.926    eth_tx_clk
    SLICE_X20Y76         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDRE (Prop_fdre_C_Q)         0.518     2.444 r  vns_xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.736     3.181    vns_xilinxmultiregimpl4_regs1[2]
    SLICE_X20Y77         LUT4 (Prop_lut4_I1_O)        0.124     3.305 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.452     3.756    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X21Y76         LUT6 (Prop_lut6_I0_O)        0.124     3.880 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.466     4.346    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X18Y76         LUT3 (Prop_lut3_I1_O)        0.124     4.470 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.706     5.176    soc_ethmac_padding_inserter_source_valid
    SLICE_X18Y76         LUT3 (Prop_lut3_I0_O)        0.124     5.300 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.489     5.790    soc_ethmac_crc32_inserter_source_valid
    SLICE_X18Y76         LUT4 (Prop_lut4_I1_O)        0.150     5.940 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.337     6.277    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X16Y76         LUT6 (Prop_lut6_I5_O)        0.328     6.605 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.593     7.199    soc_ethmac_tx_converter_converter_mux0
    SLICE_X20Y76         LUT3 (Prop_lut3_I2_O)        0.116     7.315 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.372     7.687    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X20Y75         LUT2 (Prop_lut2_I1_O)        0.328     8.015 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.752     8.767    soc_ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.845     9.845    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.934    
                         clock uncertainty           -0.069     9.865    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     9.299    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 3.022ns (46.335%)  route 3.500ns (53.665%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.972     1.972    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.426 r  storage_11_reg/DOADO[12]
                         net (fo=1, routed)           1.267     5.693    soc_ethmac_tx_converter_converter_sink_payload_data_reg[14]
    SLICE_X24Y76         LUT6 (Prop_lut6_I0_O)        0.124     5.817 r  ODDR_2_i_9/O
                         net (fo=2, routed)           0.846     6.663    ODDR_2_i_9_n_0
    SLICE_X13Y76         LUT4 (Prop_lut4_I3_O)        0.118     6.781 r  ODDR_2_i_7/O
                         net (fo=1, routed)           0.429     7.210    ODDR_2_i_7_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I3_O)        0.326     7.536 r  ODDR_2_i_2/O
                         net (fo=1, routed)           0.958     8.494    soc_ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 1.936ns (28.488%)  route 4.860ns (71.512%))
  Logic Levels:           8  (LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 9.845 - 8.000 ) 
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.926     1.926    eth_tx_clk
    SLICE_X20Y76         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDRE (Prop_fdre_C_Q)         0.518     2.444 r  vns_xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.736     3.181    vns_xilinxmultiregimpl4_regs1[2]
    SLICE_X20Y77         LUT4 (Prop_lut4_I1_O)        0.124     3.305 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.452     3.756    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X21Y76         LUT6 (Prop_lut6_I0_O)        0.124     3.880 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.466     4.346    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X18Y76         LUT3 (Prop_lut3_I1_O)        0.124     4.470 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.706     5.176    soc_ethmac_padding_inserter_source_valid
    SLICE_X18Y76         LUT3 (Prop_lut3_I0_O)        0.124     5.300 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.489     5.790    soc_ethmac_crc32_inserter_source_valid
    SLICE_X18Y76         LUT4 (Prop_lut4_I1_O)        0.150     5.940 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.337     6.277    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X16Y76         LUT6 (Prop_lut6_I5_O)        0.328     6.605 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.593     7.199    soc_ethmac_tx_converter_converter_mux0
    SLICE_X20Y76         LUT3 (Prop_lut3_I2_O)        0.116     7.315 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.481     7.796    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X23Y76         LUT3 (Prop_lut3_I1_O)        0.328     8.124 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.598     8.722    soc_ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.845     9.845    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.934    
                         clock uncertainty           -0.069     9.865    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.299    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 3.025ns (46.744%)  route 3.446ns (53.256%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.972     1.972    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.426 r  storage_11_reg/DOADO[10]
                         net (fo=1, routed)           1.106     5.532    soc_ethmac_tx_converter_converter_sink_payload_data_reg[12]
    SLICE_X24Y76         LUT6 (Prop_lut6_I0_O)        0.124     5.656 r  ODDR_4_i_7/O
                         net (fo=2, routed)           0.843     6.499    ODDR_4_i_7_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I3_O)        0.120     6.619 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.522     7.142    ODDR_4_i_4_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I3_O)        0.327     7.469 r  ODDR_4_i_1/O
                         net (fo=1, routed)           0.975     8.443    soc_ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 2.060ns (28.622%)  route 5.137ns (71.378%))
  Logic Levels:           9  (LUT3=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.798ns = ( 9.798 - 8.000 ) 
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.926     1.926    eth_tx_clk
    SLICE_X20Y76         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDRE (Prop_fdre_C_Q)         0.518     2.444 r  vns_xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.736     3.181    vns_xilinxmultiregimpl4_regs1[2]
    SLICE_X20Y77         LUT4 (Prop_lut4_I1_O)        0.124     3.305 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.452     3.756    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X21Y76         LUT6 (Prop_lut6_I0_O)        0.124     3.880 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.466     4.346    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X18Y76         LUT3 (Prop_lut3_I1_O)        0.124     4.470 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.706     5.176    soc_ethmac_padding_inserter_source_valid
    SLICE_X18Y76         LUT3 (Prop_lut3_I0_O)        0.124     5.300 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.489     5.790    soc_ethmac_crc32_inserter_source_valid
    SLICE_X18Y76         LUT4 (Prop_lut4_I1_O)        0.150     5.940 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.337     6.277    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X16Y76         LUT6 (Prop_lut6_I5_O)        0.328     6.605 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.593     7.199    soc_ethmac_tx_converter_converter_mux0
    SLICE_X20Y76         LUT3 (Prop_lut3_I2_O)        0.116     7.315 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.375     7.690    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X20Y75         LUT6 (Prop_lut6_I2_O)        0.328     8.018 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.462     8.480    storage_11_reg_i_46_n_0
    SLICE_X23Y75         LUT3 (Prop_lut3_I2_O)        0.124     8.604 r  soc_ethmac_tx_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.519     9.124    soc_ethmac_tx_cdc_graycounter1_q_next[5]
    SLICE_X23Y75         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.798     9.798    eth_tx_clk
    SLICE_X23Y75         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                         clock pessimism              0.088     9.886    
                         clock uncertainty           -0.069     9.817    
    SLICE_X23Y75         FDRE (Setup_fdre_C_D)       -0.058     9.759    soc_ethmac_tx_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                          9.759    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 1.936ns (28.879%)  route 4.768ns (71.121%))
  Logic Levels:           8  (LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 9.845 - 8.000 ) 
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.926     1.926    eth_tx_clk
    SLICE_X20Y76         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDRE (Prop_fdre_C_Q)         0.518     2.444 r  vns_xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.736     3.181    vns_xilinxmultiregimpl4_regs1[2]
    SLICE_X20Y77         LUT4 (Prop_lut4_I1_O)        0.124     3.305 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.452     3.756    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X21Y76         LUT6 (Prop_lut6_I0_O)        0.124     3.880 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.466     4.346    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X18Y76         LUT3 (Prop_lut3_I1_O)        0.124     4.470 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.706     5.176    soc_ethmac_padding_inserter_source_valid
    SLICE_X18Y76         LUT3 (Prop_lut3_I0_O)        0.124     5.300 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.489     5.790    soc_ethmac_crc32_inserter_source_valid
    SLICE_X18Y76         LUT4 (Prop_lut4_I1_O)        0.150     5.940 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.337     6.277    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X16Y76         LUT6 (Prop_lut6_I5_O)        0.328     6.605 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.593     7.199    soc_ethmac_tx_converter_converter_mux0
    SLICE_X20Y76         LUT3 (Prop_lut3_I2_O)        0.116     7.315 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.518     7.832    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X22Y75         LUT4 (Prop_lut4_I0_O)        0.328     8.160 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.470     8.630    soc_ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.845     9.845    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.934    
                         clock uncertainty           -0.069     9.865    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.299    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.698ns  (logic 1.936ns (28.904%)  route 4.762ns (71.096%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 9.845 - 8.000 ) 
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.926     1.926    eth_tx_clk
    SLICE_X20Y76         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDRE (Prop_fdre_C_Q)         0.518     2.444 r  vns_xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.736     3.181    vns_xilinxmultiregimpl4_regs1[2]
    SLICE_X20Y77         LUT4 (Prop_lut4_I1_O)        0.124     3.305 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.452     3.756    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X21Y76         LUT6 (Prop_lut6_I0_O)        0.124     3.880 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.466     4.346    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X18Y76         LUT3 (Prop_lut3_I1_O)        0.124     4.470 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.706     5.176    soc_ethmac_padding_inserter_source_valid
    SLICE_X18Y76         LUT3 (Prop_lut3_I0_O)        0.124     5.300 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.489     5.790    soc_ethmac_crc32_inserter_source_valid
    SLICE_X18Y76         LUT4 (Prop_lut4_I1_O)        0.150     5.940 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.337     6.277    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X16Y76         LUT6 (Prop_lut6_I5_O)        0.328     6.605 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.593     7.199    soc_ethmac_tx_converter_converter_mux0
    SLICE_X20Y76         LUT3 (Prop_lut3_I2_O)        0.116     7.315 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.374     7.689    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X22Y75         LUT5 (Prop_lut5_I2_O)        0.328     8.017 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.607     8.624    soc_ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.845     9.845    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.934    
                         clock uncertainty           -0.069     9.865    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     9.299    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.681ns  (logic 1.936ns (28.978%)  route 4.745ns (71.022%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 9.845 - 8.000 ) 
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.926     1.926    eth_tx_clk
    SLICE_X20Y76         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDRE (Prop_fdre_C_Q)         0.518     2.444 r  vns_xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.736     3.181    vns_xilinxmultiregimpl4_regs1[2]
    SLICE_X20Y77         LUT4 (Prop_lut4_I1_O)        0.124     3.305 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.452     3.756    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X21Y76         LUT6 (Prop_lut6_I0_O)        0.124     3.880 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.466     4.346    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X18Y76         LUT3 (Prop_lut3_I1_O)        0.124     4.470 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.706     5.176    soc_ethmac_padding_inserter_source_valid
    SLICE_X18Y76         LUT3 (Prop_lut3_I0_O)        0.124     5.300 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.489     5.790    soc_ethmac_crc32_inserter_source_valid
    SLICE_X18Y76         LUT4 (Prop_lut4_I1_O)        0.150     5.940 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.337     6.277    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X16Y76         LUT6 (Prop_lut6_I5_O)        0.328     6.605 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.593     7.199    soc_ethmac_tx_converter_converter_mux0
    SLICE_X20Y76         LUT3 (Prop_lut3_I2_O)        0.116     7.315 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.370     7.685    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X23Y76         LUT6 (Prop_lut6_I1_O)        0.328     8.013 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.594     8.607    soc_ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.845     9.845    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.934    
                         clock uncertainty           -0.069     9.865    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     9.299    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.145ns  (logic 2.060ns (28.829%)  route 5.085ns (71.171%))
  Logic Levels:           9  (LUT3=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.800ns = ( 9.800 - 8.000 ) 
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.926     1.926    eth_tx_clk
    SLICE_X20Y76         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDRE (Prop_fdre_C_Q)         0.518     2.444 r  vns_xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.736     3.181    vns_xilinxmultiregimpl4_regs1[2]
    SLICE_X20Y77         LUT4 (Prop_lut4_I1_O)        0.124     3.305 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.452     3.756    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X21Y76         LUT6 (Prop_lut6_I0_O)        0.124     3.880 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.466     4.346    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X18Y76         LUT3 (Prop_lut3_I1_O)        0.124     4.470 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.706     5.176    soc_ethmac_padding_inserter_source_valid
    SLICE_X18Y76         LUT3 (Prop_lut3_I0_O)        0.124     5.300 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.489     5.790    soc_ethmac_crc32_inserter_source_valid
    SLICE_X18Y76         LUT4 (Prop_lut4_I1_O)        0.150     5.940 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.337     6.277    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X16Y76         LUT6 (Prop_lut6_I5_O)        0.328     6.605 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.593     7.199    soc_ethmac_tx_converter_converter_mux0
    SLICE_X20Y76         LUT3 (Prop_lut3_I2_O)        0.116     7.315 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.375     7.690    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X20Y75         LUT6 (Prop_lut6_I2_O)        0.328     8.018 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.459     8.477    storage_11_reg_i_46_n_0
    SLICE_X23Y75         LUT3 (Prop_lut3_I0_O)        0.124     8.601 r  soc_ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.471     9.072    soc_ethmac_tx_cdc_rdport_adr[6]
    SLICE_X22Y76         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.800     9.800    eth_tx_clk
    SLICE_X22Y76         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.088     9.888    
                         clock uncertainty           -0.069     9.819    
    SLICE_X22Y76         FDRE (Setup_fdre_C_D)       -0.028     9.791    soc_ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.791    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  0.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.679     0.679    eth_tx_clk
    SLICE_X21Y76         FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDRE (Prop_fdre_C_Q)         0.141     0.820 r  vns_xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.876    vns_xilinxmultiregimpl4_regs0[4]
    SLICE_X21Y76         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.953     0.953    eth_tx_clk
    SLICE_X21Y76         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.273     0.679    
    SLICE_X21Y76         FDRE (Hold_fdre_C_D)         0.076     0.755    vns_xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.679     0.679    eth_tx_clk
    SLICE_X21Y76         FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDRE (Prop_fdre_C_Q)         0.141     0.820 r  vns_xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.876    vns_xilinxmultiregimpl4_regs0[0]
    SLICE_X21Y76         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.953     0.953    eth_tx_clk
    SLICE_X21Y76         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.273     0.679    
    SLICE_X21Y76         FDRE (Hold_fdre_C_D)         0.075     0.754    vns_xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.678     0.678    eth_tx_clk
    SLICE_X23Y76         FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDRE (Prop_fdre_C_Q)         0.141     0.819 r  vns_xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.875    vns_xilinxmultiregimpl4_regs0[5]
    SLICE_X23Y76         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.951     0.951    eth_tx_clk
    SLICE_X23Y76         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.272     0.678    
    SLICE_X23Y76         FDRE (Hold_fdre_C_D)         0.075     0.753    vns_xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.678     0.678    eth_tx_clk
    SLICE_X23Y76         FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDRE (Prop_fdre_C_Q)         0.141     0.819 r  vns_xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.875    vns_xilinxmultiregimpl4_regs0[1]
    SLICE_X23Y76         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.951     0.951    eth_tx_clk
    SLICE_X23Y76         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.272     0.678    
    SLICE_X23Y76         FDRE (Hold_fdre_C_D)         0.071     0.749    vns_xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.679     0.679    eth_tx_clk
    SLICE_X21Y76         FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDRE (Prop_fdre_C_Q)         0.141     0.820 r  vns_xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.876    vns_xilinxmultiregimpl4_regs0[3]
    SLICE_X21Y76         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.953     0.953    eth_tx_clk
    SLICE_X21Y76         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.273     0.679    
    SLICE_X21Y76         FDRE (Hold_fdre_C_D)         0.071     0.750    vns_xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.677ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.677     0.677    eth_tx_clk
    SLICE_X23Y75         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y75         FDRE (Prop_fdre_C_Q)         0.141     0.818 r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/Q
                         net (fo=4, routed)           0.079     0.898    soc_ethmac_tx_cdc_graycounter1_q_binary_reg__0[5]
    SLICE_X22Y75         LUT3 (Prop_lut3_I0_O)        0.045     0.943 r  soc_ethmac_tx_cdc_graycounter1_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.943    soc_ethmac_tx_cdc_graycounter1_q_next[4]
    SLICE_X22Y75         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.950     0.950    eth_tx_clk
    SLICE_X22Y75         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[4]/C
                         clock pessimism             -0.259     0.690    
    SLICE_X22Y75         FDRE (Hold_fdre_C_D)         0.120     0.810    soc_ethmac_tx_cdc_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.681     0.681    eth_tx_clk
    SLICE_X21Y77         FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y77         FDRE (Prop_fdre_C_Q)         0.128     0.809 r  vns_xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.054     0.864    vns_xilinxmultiregimpl4_regs0[6]
    SLICE_X21Y77         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.955     0.955    eth_tx_clk
    SLICE_X21Y77         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.273     0.681    
    SLICE_X21Y77         FDRE (Hold_fdre_C_D)        -0.008     0.673    vns_xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.522%)  route 0.148ns (41.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.677ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.677     0.677    eth_tx_clk
    SLICE_X22Y75         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         FDRE (Prop_fdre_C_Q)         0.164     0.841 r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[3]/Q
                         net (fo=6, routed)           0.148     0.989    soc_ethmac_tx_cdc_graycounter1_q_binary_reg__0[3]
    SLICE_X22Y75         LUT6 (Prop_lut6_I1_O)        0.045     1.034 r  soc_ethmac_tx_cdc_graycounter1_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.034    soc_ethmac_tx_cdc_graycounter1_q_next[3]
    SLICE_X22Y75         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.950     0.950    eth_tx_clk
    SLICE_X22Y75         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/C
                         clock pessimism             -0.272     0.677    
    SLICE_X22Y75         FDRE (Hold_fdre_C_D)         0.121     0.798    soc_ethmac_tx_cdc_graycounter1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.826%)  route 0.165ns (44.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.683     0.683    eth_tx_clk
    SLICE_X16Y72         FDRE                                         r  soc_ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDRE (Prop_fdre_C_Q)         0.164     0.847 f  soc_ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.165     1.013    soc_ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X16Y73         LUT6 (Prop_lut6_I3_O)        0.045     1.058 r  vns_liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     1.058    vns_liteethmacgap_state_i_1_n_0
    SLICE_X16Y73         FDRE                                         r  vns_liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.954     0.954    eth_tx_clk
    SLICE_X16Y73         FDRE                                         r  vns_liteethmacgap_state_reg/C
                         clock pessimism             -0.259     0.694    
    SLICE_X16Y73         FDRE (Hold_fdre_C_D)         0.120     0.814    vns_liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_gap_inserter_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_tx_gap_inserter_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.456%)  route 0.164ns (43.544%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.683     0.683    eth_tx_clk
    SLICE_X16Y72         FDRE                                         r  soc_ethmac_tx_gap_inserter_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDRE (Prop_fdre_C_Q)         0.164     0.847 r  soc_ethmac_tx_gap_inserter_counter_reg[2]/Q
                         net (fo=3, routed)           0.164     1.011    soc_ethmac_tx_gap_inserter_counter_reg__0[2]
    SLICE_X16Y72         LUT4 (Prop_lut4_I2_O)        0.048     1.059 r  soc_ethmac_tx_gap_inserter_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.059    p_0_in__12[3]
    SLICE_X16Y72         FDRE                                         r  soc_ethmac_tx_gap_inserter_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.956     0.956    eth_tx_clk
    SLICE_X16Y72         FDRE                                         r  soc_ethmac_tx_gap_inserter_counter_reg[3]/C
                         clock pessimism             -0.272     0.683    
    SLICE_X16Y72         FDRE (Hold_fdre_C_D)         0.131     0.814    soc_ethmac_tx_gap_inserter_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y15   storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80   ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77   ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75   ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76   ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78   ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X50Y100  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X50Y100  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X15Y76   soc_ethmac_crc32_inserter_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X15Y76   soc_ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X15Y76   soc_ethmac_crc32_inserter_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X15Y76   soc_ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X13Y77   soc_ethmac_crc32_inserter_reg_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X14Y77   soc_ethmac_crc32_inserter_reg_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X15Y77   soc_ethmac_crc32_inserter_reg_reg[14]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X13Y77   soc_ethmac_crc32_inserter_reg_reg[16]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X13Y77   soc_ethmac_crc32_inserter_reg_reg[19]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X13Y77   soc_ethmac_crc32_inserter_reg_reg[21]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X15Y77   soc_ethmac_crc32_inserter_reg_reg[22]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X12Y77   soc_ethmac_crc32_inserter_reg_reg[27]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X15Y78   soc_ethmac_crc32_inserter_reg_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X12Y78   soc_ethmac_crc32_inserter_reg_reg[17]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X12Y78   soc_ethmac_crc32_inserter_reg_reg[25]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X15Y78   soc_ethmac_crc32_inserter_reg_reg[26]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X14Y78   soc_ethmac_crc32_inserter_reg_reg[28]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X12Y78   soc_ethmac_crc32_inserter_reg_reg[31]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X13Y78   soc_ethmac_crc32_inserter_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y78   soc_ethmac_padding_inserter_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y78   soc_ethmac_padding_inserter_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y78   soc_ethmac_padding_inserter_counter_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix5x_clk
  To Clock:  hdmi_in0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           12  Failing Endpoints,  Worst Slack       -0.321ns,  Total Violation       -3.852ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix5x_clk
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.346
Sources:            { BUFIO/O }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.346       -0.321     ILOGIC_X1Y132  ISERDESE2_16/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.346       -0.321     ILOGIC_X1Y132  ISERDESE2_16/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.346       -0.321     ILOGIC_X1Y131  ISERDESE2_17/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.346       -0.321     ILOGIC_X1Y131  ISERDESE2_17/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.346       -0.321     ILOGIC_X1Y142  ISERDESE2_18/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.346       -0.321     ILOGIC_X1Y142  ISERDESE2_18/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.346       -0.321     ILOGIC_X1Y141  ISERDESE2_19/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.346       -0.321     ILOGIC_X1Y141  ISERDESE2_19/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.346       -0.321     ILOGIC_X1Y146  ISERDESE2_20/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.346       -0.321     ILOGIC_X1Y146  ISERDESE2_20/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix_clk
  To Clock:  hdmi_in0_pix_clk

Setup :            8  Failing Endpoints,  Worst Slack       -0.014ns,  Total Violation       -0.091ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_rgb2ycbcr_record1_rgb_n_r_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.814ns  (logic 0.478ns (8.221%)  route 5.336ns (91.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 8.286 - 6.734 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.817     1.817    hdmi_in0_pix_clk
    SLICE_X158Y129       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y129       FDPE (Prop_fdpe_C_Q)         0.478     2.295 r  FDPE_11/Q
                         net (fo=839, routed)         5.336     7.632    hdmi_in0_pix_rst
    SLICE_X111Y160       FDRE                                         r  soc_frame_rgb2ycbcr_record1_rgb_n_r_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.552     8.286    hdmi_in0_pix_clk
    SLICE_X111Y160       FDRE                                         r  soc_frame_rgb2ycbcr_record1_rgb_n_r_reg[4]/C
                         clock pessimism              0.000     8.286    
                         clock uncertainty           -0.068     8.217    
    SLICE_X111Y160       FDRE (Setup_fdre_C_R)       -0.600     7.617    soc_frame_rgb2ycbcr_record1_rgb_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                          7.617    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_rgb2ycbcr_record1_rgb_n_r_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.814ns  (logic 0.478ns (8.221%)  route 5.336ns (91.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 8.286 - 6.734 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.817     1.817    hdmi_in0_pix_clk
    SLICE_X158Y129       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y129       FDPE (Prop_fdpe_C_Q)         0.478     2.295 r  FDPE_11/Q
                         net (fo=839, routed)         5.336     7.632    hdmi_in0_pix_rst
    SLICE_X111Y160       FDRE                                         r  soc_frame_rgb2ycbcr_record1_rgb_n_r_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.552     8.286    hdmi_in0_pix_clk
    SLICE_X111Y160       FDRE                                         r  soc_frame_rgb2ycbcr_record1_rgb_n_r_reg[5]/C
                         clock pessimism              0.000     8.286    
                         clock uncertainty           -0.068     8.217    
    SLICE_X111Y160       FDRE (Setup_fdre_C_R)       -0.600     7.617    soc_frame_rgb2ycbcr_record1_rgb_n_r_reg[5]
  -------------------------------------------------------------------
                         required time                          7.617    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_rgb2ycbcr_record1_rgb_n_r_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.814ns  (logic 0.478ns (8.221%)  route 5.336ns (91.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 8.286 - 6.734 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.817     1.817    hdmi_in0_pix_clk
    SLICE_X158Y129       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y129       FDPE (Prop_fdpe_C_Q)         0.478     2.295 r  FDPE_11/Q
                         net (fo=839, routed)         5.336     7.632    hdmi_in0_pix_rst
    SLICE_X111Y160       FDRE                                         r  soc_frame_rgb2ycbcr_record1_rgb_n_r_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.552     8.286    hdmi_in0_pix_clk
    SLICE_X111Y160       FDRE                                         r  soc_frame_rgb2ycbcr_record1_rgb_n_r_reg[6]/C
                         clock pessimism              0.000     8.286    
                         clock uncertainty           -0.068     8.217    
    SLICE_X111Y160       FDRE (Setup_fdre_C_R)       -0.600     7.617    soc_frame_rgb2ycbcr_record1_rgb_n_r_reg[6]
  -------------------------------------------------------------------
                         required time                          7.617    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_rgb2ycbcr_record1_rgb_n_r_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.814ns  (logic 0.478ns (8.221%)  route 5.336ns (91.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 8.286 - 6.734 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.817     1.817    hdmi_in0_pix_clk
    SLICE_X158Y129       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y129       FDPE (Prop_fdpe_C_Q)         0.478     2.295 r  FDPE_11/Q
                         net (fo=839, routed)         5.336     7.632    hdmi_in0_pix_rst
    SLICE_X111Y160       FDRE                                         r  soc_frame_rgb2ycbcr_record1_rgb_n_r_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.552     8.286    hdmi_in0_pix_clk
    SLICE_X111Y160       FDRE                                         r  soc_frame_rgb2ycbcr_record1_rgb_n_r_reg[7]/C
                         clock pessimism              0.000     8.286    
                         clock uncertainty           -0.068     8.217    
    SLICE_X111Y160       FDRE (Setup_fdre_C_R)       -0.600     7.617    soc_frame_rgb2ycbcr_record1_rgb_n_r_reg[7]
  -------------------------------------------------------------------
                         required time                          7.617    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (VIOLATED) :        -0.009ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_rgb2ycbcr_ca_mult_rg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 0.478ns (8.366%)  route 5.236ns (91.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 8.286 - 6.734 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.817     1.817    hdmi_in0_pix_clk
    SLICE_X158Y129       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y129       FDPE (Prop_fdpe_C_Q)         0.478     2.295 r  FDPE_11/Q
                         net (fo=839, routed)         5.236     7.531    hdmi_in0_pix_rst
    SLICE_X112Y162       FDRE                                         r  soc_frame_rgb2ycbcr_ca_mult_rg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.552     8.286    hdmi_in0_pix_clk
    SLICE_X112Y162       FDRE                                         r  soc_frame_rgb2ycbcr_ca_mult_rg_reg[15]/C
                         clock pessimism              0.000     8.286    
                         clock uncertainty           -0.068     8.217    
    SLICE_X112Y162       FDRE (Setup_fdre_C_R)       -0.695     7.522    soc_frame_rgb2ycbcr_ca_mult_rg_reg[15]
  -------------------------------------------------------------------
                         required time                          7.522    
                         arrival time                          -7.531    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (VIOLATED) :        -0.008ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_rgb2ycbcr_yraw_r0_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.713ns  (logic 0.478ns (8.366%)  route 5.235ns (91.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 8.286 - 6.734 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.817     1.817    hdmi_in0_pix_clk
    SLICE_X158Y129       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y129       FDPE (Prop_fdpe_C_Q)         0.478     2.295 r  FDPE_11/Q
                         net (fo=839, routed)         5.235     7.531    hdmi_in0_pix_rst
    SLICE_X116Y164       FDRE                                         r  soc_frame_rgb2ycbcr_yraw_r0_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.552     8.286    hdmi_in0_pix_clk
    SLICE_X116Y164       FDRE                                         r  soc_frame_rgb2ycbcr_yraw_r0_reg[7]/C
                         clock pessimism              0.000     8.286    
                         clock uncertainty           -0.068     8.217    
    SLICE_X116Y164       FDRE (Setup_fdre_C_R)       -0.695     7.522    soc_frame_rgb2ycbcr_yraw_r0_reg[7]
  -------------------------------------------------------------------
                         required time                          7.522    
                         arrival time                          -7.531    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (VIOLATED) :        -0.008ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_rgb2ycbcr_yraw_r0_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.713ns  (logic 0.478ns (8.366%)  route 5.235ns (91.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 8.286 - 6.734 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.817     1.817    hdmi_in0_pix_clk
    SLICE_X158Y129       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y129       FDPE (Prop_fdpe_C_Q)         0.478     2.295 r  FDPE_11/Q
                         net (fo=839, routed)         5.235     7.531    hdmi_in0_pix_rst
    SLICE_X116Y164       FDRE                                         r  soc_frame_rgb2ycbcr_yraw_r0_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.552     8.286    hdmi_in0_pix_clk
    SLICE_X116Y164       FDRE                                         r  soc_frame_rgb2ycbcr_yraw_r0_reg[8]/C
                         clock pessimism              0.000     8.286    
                         clock uncertainty           -0.068     8.217    
    SLICE_X116Y164       FDRE (Setup_fdre_C_R)       -0.695     7.522    soc_frame_rgb2ycbcr_yraw_r0_reg[8]
  -------------------------------------------------------------------
                         required time                          7.522    
                         arrival time                          -7.531    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (VIOLATED) :        -0.008ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_rgb2ycbcr_yraw_r1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.713ns  (logic 0.478ns (8.366%)  route 5.235ns (91.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 8.286 - 6.734 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.817     1.817    hdmi_in0_pix_clk
    SLICE_X158Y129       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y129       FDPE (Prop_fdpe_C_Q)         0.478     2.295 r  FDPE_11/Q
                         net (fo=839, routed)         5.235     7.531    hdmi_in0_pix_rst
    SLICE_X116Y164       FDRE                                         r  soc_frame_rgb2ycbcr_yraw_r1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.552     8.286    hdmi_in0_pix_clk
    SLICE_X116Y164       FDRE                                         r  soc_frame_rgb2ycbcr_yraw_r1_reg[9]/C
                         clock pessimism              0.000     8.286    
                         clock uncertainty           -0.068     8.217    
    SLICE_X116Y164       FDRE (Setup_fdre_C_R)       -0.695     7.522    soc_frame_rgb2ycbcr_yraw_r1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.522    
                         arrival time                          -7.531    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_chroma_downsampler_record0_ycbcr_n_cb_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 0.478ns (8.283%)  route 5.293ns (91.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 8.283 - 6.734 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.817     1.817    hdmi_in0_pix_clk
    SLICE_X158Y129       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y129       FDPE (Prop_fdpe_C_Q)         0.478     2.295 r  FDPE_11/Q
                         net (fo=839, routed)         5.293     7.588    hdmi_in0_pix_rst
    SLICE_X109Y164       FDRE                                         r  soc_frame_chroma_downsampler_record0_ycbcr_n_cb_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.549     8.283    hdmi_in0_pix_clk
    SLICE_X109Y164       FDRE                                         r  soc_frame_chroma_downsampler_record0_ycbcr_n_cb_reg[0]/C
                         clock pessimism              0.000     8.283    
                         clock uncertainty           -0.068     8.214    
    SLICE_X109Y164       FDRE (Setup_fdre_C_R)       -0.600     7.614    soc_frame_chroma_downsampler_record0_ycbcr_n_cb_reg[0]
  -------------------------------------------------------------------
                         required time                          7.614    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_chroma_downsampler_record0_ycbcr_n_cb_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 0.478ns (8.283%)  route 5.293ns (91.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 8.283 - 6.734 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.817     1.817    hdmi_in0_pix_clk
    SLICE_X158Y129       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y129       FDPE (Prop_fdpe_C_Q)         0.478     2.295 r  FDPE_11/Q
                         net (fo=839, routed)         5.293     7.588    hdmi_in0_pix_rst
    SLICE_X109Y164       FDRE                                         r  soc_frame_chroma_downsampler_record0_ycbcr_n_cb_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.549     8.283    hdmi_in0_pix_clk
    SLICE_X109Y164       FDRE                                         r  soc_frame_chroma_downsampler_record0_ycbcr_n_cb_reg[1]/C
                         clock pessimism              0.000     8.283    
                         clock uncertainty           -0.068     8.214    
    SLICE_X109Y164       FDRE (Setup_fdre_C_R)       -0.600     7.614    soc_frame_chroma_downsampler_record0_ycbcr_n_cb_reg[1]
  -------------------------------------------------------------------
                         required time                          7.614    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                  0.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 soc_frame_cur_word_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_18_reg_0/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.148ns (38.295%)  route 0.238ns (61.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.617     0.617    hdmi_in0_pix_clk
    SLICE_X150Y159       FDRE                                         r  soc_frame_cur_word_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y159       FDRE (Prop_fdre_C_Q)         0.148     0.765 r  soc_frame_cur_word_reg[30]/Q
                         net (fo=1, routed)           0.238     1.003    soc_frame_cur_word[30]
    RAMB36_X8Y31         RAMB36E1                                     r  storage_18_reg_0/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.933     0.933    hdmi_in0_pix_clk
    RAMB36_X8Y31         RAMB36E1                                     r  storage_18_reg_0/CLKBWRCLK
                         clock pessimism             -0.234     0.699    
    RAMB36_X8Y31         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[31])
                                                      0.243     0.942    storage_18_reg_0
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 soc_frame_cur_word_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_18_reg_0/DIBDI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.098%)  route 0.259ns (66.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.617     0.617    hdmi_in0_pix_clk
    SLICE_X149Y157       FDRE                                         r  soc_frame_cur_word_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y157       FDRE (Prop_fdre_C_Q)         0.128     0.745 r  soc_frame_cur_word_reg[55]/Q
                         net (fo=1, routed)           0.259     1.003    soc_frame_cur_word[55]
    RAMB36_X8Y31         RAMB36E1                                     r  storage_18_reg_0/DIBDI[24]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.933     0.933    hdmi_in0_pix_clk
    RAMB36_X8Y31         RAMB36E1                                     r  storage_18_reg_0/CLKBWRCLK
                         clock pessimism             -0.234     0.699    
    RAMB36_X8Y31         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[24])
                                                      0.242     0.941    storage_18_reg_0
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 soc_frame_cur_word_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_18_reg_0/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.054%)  route 0.259ns (66.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X147Y156       FDRE                                         r  soc_frame_cur_word_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y156       FDRE (Prop_fdre_C_Q)         0.128     0.746 r  soc_frame_cur_word_reg[5]/Q
                         net (fo=1, routed)           0.259     1.005    soc_frame_cur_word[5]
    RAMB36_X8Y31         RAMB36E1                                     r  storage_18_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.933     0.933    hdmi_in0_pix_clk
    RAMB36_X8Y31         RAMB36E1                                     r  storage_18_reg_0/CLKBWRCLK
                         clock pessimism             -0.234     0.699    
    RAMB36_X8Y31         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[6])
                                                      0.242     0.941    storage_18_reg_0
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 soc_frame_cur_word_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_18_reg_1/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.411%)  route 0.218ns (59.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.616     0.616    hdmi_in0_pix_clk
    SLICE_X140Y155       FDRE                                         r  soc_frame_cur_word_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y155       FDRE (Prop_fdre_C_Q)         0.148     0.764 r  soc_frame_cur_word_reg[99]/Q
                         net (fo=1, routed)           0.218     0.982    soc_frame_cur_word[99]
    RAMB36_X7Y31         RAMB36E1                                     r  storage_18_reg_1/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.930     0.930    hdmi_in0_pix_clk
    RAMB36_X7Y31         RAMB36E1                                     r  storage_18_reg_1/CLKBWRCLK
                         clock pessimism             -0.256     0.674    
    RAMB36_X7Y31         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[28])
                                                      0.243     0.917    storage_18_reg_1
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer1_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.409%)  route 0.257ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X145Y149       FDRE                                         r  soc_chansync_syncbuffer1_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y149       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  soc_chansync_syncbuffer1_produce_reg[1]/Q
                         net (fo=26, routed)          0.257     1.019    storage_16_reg_0_7_6_11/ADDRD1
    SLICE_X146Y149       RAMD32                                       r  storage_16_reg_0_7_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.893     0.893    storage_16_reg_0_7_6_11/WCLK
    SLICE_X146Y149       RAMD32                                       r  storage_16_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.256     0.637    
    SLICE_X146Y149       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.946    storage_16_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer1_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.409%)  route 0.257ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X145Y149       FDRE                                         r  soc_chansync_syncbuffer1_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y149       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  soc_chansync_syncbuffer1_produce_reg[1]/Q
                         net (fo=26, routed)          0.257     1.019    storage_16_reg_0_7_6_11/ADDRD1
    SLICE_X146Y149       RAMD32                                       r  storage_16_reg_0_7_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.893     0.893    storage_16_reg_0_7_6_11/WCLK
    SLICE_X146Y149       RAMD32                                       r  storage_16_reg_0_7_6_11/RAMA_D1/CLK
                         clock pessimism             -0.256     0.637    
    SLICE_X146Y149       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.946    storage_16_reg_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer1_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.409%)  route 0.257ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X145Y149       FDRE                                         r  soc_chansync_syncbuffer1_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y149       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  soc_chansync_syncbuffer1_produce_reg[1]/Q
                         net (fo=26, routed)          0.257     1.019    storage_16_reg_0_7_6_11/ADDRD1
    SLICE_X146Y149       RAMD32                                       r  storage_16_reg_0_7_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.893     0.893    storage_16_reg_0_7_6_11/WCLK
    SLICE_X146Y149       RAMD32                                       r  storage_16_reg_0_7_6_11/RAMB/CLK
                         clock pessimism             -0.256     0.637    
    SLICE_X146Y149       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.946    storage_16_reg_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer1_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.409%)  route 0.257ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X145Y149       FDRE                                         r  soc_chansync_syncbuffer1_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y149       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  soc_chansync_syncbuffer1_produce_reg[1]/Q
                         net (fo=26, routed)          0.257     1.019    storage_16_reg_0_7_6_11/ADDRD1
    SLICE_X146Y149       RAMD32                                       r  storage_16_reg_0_7_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.893     0.893    storage_16_reg_0_7_6_11/WCLK
    SLICE_X146Y149       RAMD32                                       r  storage_16_reg_0_7_6_11/RAMB_D1/CLK
                         clock pessimism             -0.256     0.637    
    SLICE_X146Y149       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.946    storage_16_reg_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer1_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.409%)  route 0.257ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X145Y149       FDRE                                         r  soc_chansync_syncbuffer1_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y149       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  soc_chansync_syncbuffer1_produce_reg[1]/Q
                         net (fo=26, routed)          0.257     1.019    storage_16_reg_0_7_6_11/ADDRD1
    SLICE_X146Y149       RAMD32                                       r  storage_16_reg_0_7_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.893     0.893    storage_16_reg_0_7_6_11/WCLK
    SLICE_X146Y149       RAMD32                                       r  storage_16_reg_0_7_6_11/RAMC/CLK
                         clock pessimism             -0.256     0.637    
    SLICE_X146Y149       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.946    storage_16_reg_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer1_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_6_11/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.409%)  route 0.257ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X145Y149       FDRE                                         r  soc_chansync_syncbuffer1_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y149       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  soc_chansync_syncbuffer1_produce_reg[1]/Q
                         net (fo=26, routed)          0.257     1.019    storage_16_reg_0_7_6_11/ADDRD1
    SLICE_X146Y149       RAMD32                                       r  storage_16_reg_0_7_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.893     0.893    storage_16_reg_0_7_6_11/WCLK
    SLICE_X146Y149       RAMD32                                       r  storage_16_reg_0_7_6_11/RAMC_D1/CLK
                         clock pessimism             -0.256     0.637    
    SLICE_X146Y149       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.946    storage_16_reg_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_8/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X6Y65     soc_frame_rgb2ycbcr_cd_mult_byraw_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X6Y64     soc_frame_rgb2ycbcr_cc_mult_ryraw_reg/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y31    storage_18_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y31    storage_18_reg_1/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X119Y161  C[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X119Y161  C[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X119Y161  C[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X102Y163  soc_frame_rgb2ycbcr_cr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X101Y164  soc_frame_rgb2ycbcr_cr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X101Y164  soc_frame_rgb2ycbcr_cr_reg[11]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y158  storage_15_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y158  storage_15_reg_0_7_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y158  storage_15_reg_0_7_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y158  storage_15_reg_0_7_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y158  storage_15_reg_0_7_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y158  storage_15_reg_0_7_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y158  storage_15_reg_0_7_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y158  storage_15_reg_0_7_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y148  storage_16_reg_0_7_18_20/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y148  storage_16_reg_0_7_18_20/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y158  storage_15_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y158  storage_15_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y158  storage_15_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y158  storage_15_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y158  storage_15_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y158  storage_15_reg_0_7_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y158  storage_15_reg_0_7_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y158  storage_15_reg_0_7_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y156  storage_15_reg_0_7_18_20/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y156  storage_15_reg_0_7_18_20/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix5x_clk
  To Clock:  hdmi_out0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            8  Failing Endpoints,  Worst Slack       -0.321ns,  Total Violation       -2.568ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix5x_clk
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.346
Sources:            { BUFG_12/O }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y148  OSERDESE2_45/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y147  OSERDESE2_46/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y140  OSERDESE2_47/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y139  OSERDESE2_48/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y136  OSERDESE2_49/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y135  OSERDESE2_50/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y134  OSERDESE2_51/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y133  OSERDESE2_52/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix_clk
  To Clock:  hdmi_out0_pix_clk

Setup :            2  Failing Endpoints,  Worst Slack       -0.075ns,  Total Violation       -0.091ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            memadr_22_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 1.710ns (26.007%)  route 4.865ns (73.993%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 8.295 - 6.734 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.693     1.693    hdmi_out0_pix_clk
    SLICE_X138Y149       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y149       FDRE (Prop_fdre_C_Q)         0.419     2.112 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.962     3.074    storage_22_reg_0_3_6_7/ADDRA1
    SLICE_X140Y149       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     3.373 r  storage_22_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.849     4.222    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[7]
    SLICE_X137Y150       LUT4 (Prop_lut4_I0_O)        0.124     4.346 r  storage_24_reg_0_i_40/O
                         net (fo=1, routed)           0.312     4.658    storage_24_reg_0_i_40_n_0
    SLICE_X135Y151       LUT5 (Prop_lut5_I4_O)        0.124     4.782 r  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.154     4.936    storage_24_reg_0_i_39_n_0
    SLICE_X135Y151       LUT6 (Prop_lut6_I5_O)        0.124     5.060 f  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.302     5.362    storage_24_reg_0_i_37_n_0
    SLICE_X137Y151       LUT6 (Prop_lut6_I5_O)        0.124     5.486 f  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.418     5.904    storage_24_reg_0_i_35_n_0
    SLICE_X137Y149       LUT2 (Prop_lut2_I0_O)        0.124     6.028 r  soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3/O
                         net (fo=3, routed)           0.312     6.340    soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3_n_0
    SLICE_X138Y149       LUT6 (Prop_lut6_I4_O)        0.124     6.464 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1_comp/O
                         net (fo=130, routed)         0.405     6.870    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1_n_0
    SLICE_X137Y150       LUT6 (Prop_lut6_I5_O)        0.124     6.994 r  memadr_22[3]_i_2/O
                         net (fo=9, routed)           0.677     7.671    memadr_22[3]_i_2_n_0
    SLICE_X135Y150       LUT3 (Prop_lut3_I0_O)        0.124     7.795 r  memadr_22[1]_i_1/O
                         net (fo=2, routed)           0.474     8.268    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[1]
    SLICE_X133Y151       FDRE                                         r  memadr_22_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.561     8.295    hdmi_out0_pix_clk
    SLICE_X133Y151       FDRE                                         r  memadr_22_reg[1]/C
                         clock pessimism              0.000     8.295    
                         clock uncertainty           -0.062     8.233    
    SLICE_X133Y151       FDRE (Setup_fdre_C_D)       -0.040     8.193    memadr_22_reg[1]
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.015ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 1.710ns (26.247%)  route 4.805ns (73.753%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 8.295 - 6.734 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.693     1.693    hdmi_out0_pix_clk
    SLICE_X138Y149       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y149       FDRE (Prop_fdre_C_Q)         0.419     2.112 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.962     3.074    storage_22_reg_0_3_6_7/ADDRA1
    SLICE_X140Y149       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     3.373 r  storage_22_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.849     4.222    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[7]
    SLICE_X137Y150       LUT4 (Prop_lut4_I0_O)        0.124     4.346 r  storage_24_reg_0_i_40/O
                         net (fo=1, routed)           0.312     4.658    storage_24_reg_0_i_40_n_0
    SLICE_X135Y151       LUT5 (Prop_lut5_I4_O)        0.124     4.782 r  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.154     4.936    storage_24_reg_0_i_39_n_0
    SLICE_X135Y151       LUT6 (Prop_lut6_I5_O)        0.124     5.060 f  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.302     5.362    storage_24_reg_0_i_37_n_0
    SLICE_X137Y151       LUT6 (Prop_lut6_I5_O)        0.124     5.486 f  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.418     5.904    storage_24_reg_0_i_35_n_0
    SLICE_X137Y149       LUT2 (Prop_lut2_I0_O)        0.124     6.028 r  soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3/O
                         net (fo=3, routed)           0.312     6.340    soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3_n_0
    SLICE_X138Y149       LUT6 (Prop_lut6_I4_O)        0.124     6.464 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1_comp/O
                         net (fo=130, routed)         0.405     6.870    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1_n_0
    SLICE_X137Y150       LUT6 (Prop_lut6_I5_O)        0.124     6.994 r  memadr_22[3]_i_2/O
                         net (fo=9, routed)           0.757     7.751    memadr_22[3]_i_2_n_0
    SLICE_X133Y151       LUT4 (Prop_lut4_I1_O)        0.124     7.875 r  memadr_22[2]_i_1/O
                         net (fo=2, routed)           0.333     8.208    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[2]
    SLICE_X135Y151       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.561     8.295    hdmi_out0_pix_clk
    SLICE_X135Y151       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[2]/C
                         clock pessimism              0.000     8.295    
                         clock uncertainty           -0.062     8.233    
    SLICE_X135Y151       FDRE (Setup_fdre_C_D)       -0.040     8.193    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 1.710ns (26.532%)  route 4.735ns (73.468%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 8.295 - 6.734 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.693     1.693    hdmi_out0_pix_clk
    SLICE_X138Y149       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y149       FDRE (Prop_fdre_C_Q)         0.419     2.112 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.962     3.074    storage_22_reg_0_3_6_7/ADDRA1
    SLICE_X140Y149       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     3.373 r  storage_22_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.849     4.222    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[7]
    SLICE_X137Y150       LUT4 (Prop_lut4_I0_O)        0.124     4.346 r  storage_24_reg_0_i_40/O
                         net (fo=1, routed)           0.312     4.658    storage_24_reg_0_i_40_n_0
    SLICE_X135Y151       LUT5 (Prop_lut5_I4_O)        0.124     4.782 r  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.154     4.936    storage_24_reg_0_i_39_n_0
    SLICE_X135Y151       LUT6 (Prop_lut6_I5_O)        0.124     5.060 f  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.302     5.362    storage_24_reg_0_i_37_n_0
    SLICE_X137Y151       LUT6 (Prop_lut6_I5_O)        0.124     5.486 f  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.418     5.904    storage_24_reg_0_i_35_n_0
    SLICE_X137Y149       LUT2 (Prop_lut2_I0_O)        0.124     6.028 r  soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3/O
                         net (fo=3, routed)           0.312     6.340    soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3_n_0
    SLICE_X138Y149       LUT6 (Prop_lut6_I4_O)        0.124     6.464 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1_comp/O
                         net (fo=130, routed)         0.405     6.870    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1_n_0
    SLICE_X137Y150       LUT6 (Prop_lut6_I5_O)        0.124     6.994 r  memadr_22[3]_i_2/O
                         net (fo=9, routed)           0.677     7.671    memadr_22[3]_i_2_n_0
    SLICE_X135Y150       LUT3 (Prop_lut3_I0_O)        0.124     7.795 r  memadr_22[1]_i_1/O
                         net (fo=2, routed)           0.344     8.139    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[1]
    SLICE_X134Y151       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.561     8.295    hdmi_out0_pix_clk
    SLICE_X134Y151       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[1]/C
                         clock pessimism              0.000     8.295    
                         clock uncertainty           -0.062     8.233    
    SLICE_X134Y151       FDRE (Setup_fdre_C_D)       -0.040     8.193    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_24_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 1.586ns (25.911%)  route 4.535ns (74.089%))
  Logic Levels:           8  (LUT2=2 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 8.411 - 6.734 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.693     1.693    hdmi_out0_pix_clk
    SLICE_X138Y149       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y149       FDRE (Prop_fdre_C_Q)         0.419     2.112 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.962     3.074    storage_22_reg_0_3_6_7/ADDRA1
    SLICE_X140Y149       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     3.373 r  storage_22_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.849     4.222    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[7]
    SLICE_X137Y150       LUT4 (Prop_lut4_I0_O)        0.124     4.346 r  storage_24_reg_0_i_40/O
                         net (fo=1, routed)           0.312     4.658    storage_24_reg_0_i_40_n_0
    SLICE_X135Y151       LUT5 (Prop_lut5_I4_O)        0.124     4.782 r  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.154     4.936    storage_24_reg_0_i_39_n_0
    SLICE_X135Y151       LUT6 (Prop_lut6_I5_O)        0.124     5.060 f  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.302     5.362    storage_24_reg_0_i_37_n_0
    SLICE_X137Y151       LUT6 (Prop_lut6_I5_O)        0.124     5.486 f  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.306     5.793    storage_24_reg_0_i_35_n_0
    SLICE_X138Y151       LUT4 (Prop_lut4_I0_O)        0.124     5.917 f  storage_24_reg_0_i_13/O
                         net (fo=34, routed)          0.504     6.420    storage_24_reg_0_i_13_n_0
    SLICE_X138Y150       LUT2 (Prop_lut2_I1_O)        0.124     6.544 r  storage_24_reg_0_i_1/O
                         net (fo=2, routed)           0.655     7.199    soc_hdmi_out0_dram_port_litedramnativeport1_rdata_valid
    SLICE_X141Y149       LUT2 (Prop_lut2_I0_O)        0.124     7.323 r  storage_24_reg_1_ENARDEN_cooolgate_en_gate_49/O
                         net (fo=1, routed)           0.491     7.814    storage_24_reg_1_ENARDEN_cooolgate_en_sig_25
    RAMB36_X7Y29         RAMB36E1                                     r  storage_24_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.677     8.411    hdmi_out0_pix_clk
    RAMB36_X7Y29         RAMB36E1                                     r  storage_24_reg_1/CLKARDCLK
                         clock pessimism              0.080     8.491    
                         clock uncertainty           -0.062     8.429    
    RAMB36_X7Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.986    storage_24_reg_1
  -------------------------------------------------------------------
                         required time                          7.986    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 1.710ns (27.343%)  route 4.544ns (72.657%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 8.295 - 6.734 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.693     1.693    hdmi_out0_pix_clk
    SLICE_X138Y149       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y149       FDRE (Prop_fdre_C_Q)         0.419     2.112 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.962     3.074    storage_22_reg_0_3_6_7/ADDRA1
    SLICE_X140Y149       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     3.373 r  storage_22_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.849     4.222    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[7]
    SLICE_X137Y150       LUT4 (Prop_lut4_I0_O)        0.124     4.346 r  storage_24_reg_0_i_40/O
                         net (fo=1, routed)           0.312     4.658    storage_24_reg_0_i_40_n_0
    SLICE_X135Y151       LUT5 (Prop_lut5_I4_O)        0.124     4.782 r  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.154     4.936    storage_24_reg_0_i_39_n_0
    SLICE_X135Y151       LUT6 (Prop_lut6_I5_O)        0.124     5.060 f  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.302     5.362    storage_24_reg_0_i_37_n_0
    SLICE_X137Y151       LUT6 (Prop_lut6_I5_O)        0.124     5.486 f  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.418     5.904    storage_24_reg_0_i_35_n_0
    SLICE_X137Y149       LUT2 (Prop_lut2_I0_O)        0.124     6.028 r  soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3/O
                         net (fo=3, routed)           0.312     6.340    soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3_n_0
    SLICE_X138Y149       LUT6 (Prop_lut6_I4_O)        0.124     6.464 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1_comp/O
                         net (fo=130, routed)         0.405     6.870    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1_n_0
    SLICE_X137Y150       LUT6 (Prop_lut6_I5_O)        0.124     6.994 r  memadr_22[3]_i_2/O
                         net (fo=9, routed)           0.478     7.472    memadr_22[3]_i_2_n_0
    SLICE_X133Y151       LUT6 (Prop_lut6_I1_O)        0.124     7.596 r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary[4]_i_1/O
                         net (fo=2, routed)           0.351     7.947    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[4]
    SLICE_X131Y151       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.561     8.295    hdmi_out0_pix_clk
    SLICE_X131Y151       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[4]/C
                         clock pessimism              0.000     8.295    
                         clock uncertainty           -0.062     8.233    
    SLICE_X131Y151       FDRE (Setup_fdre_C_D)       -0.040     8.193    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.237ns  (logic 1.710ns (27.415%)  route 4.527ns (72.585%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 8.295 - 6.734 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.693     1.693    hdmi_out0_pix_clk
    SLICE_X138Y149       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y149       FDRE (Prop_fdre_C_Q)         0.419     2.112 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.962     3.074    storage_22_reg_0_3_6_7/ADDRA1
    SLICE_X140Y149       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     3.373 r  storage_22_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.849     4.222    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[7]
    SLICE_X137Y150       LUT4 (Prop_lut4_I0_O)        0.124     4.346 r  storage_24_reg_0_i_40/O
                         net (fo=1, routed)           0.312     4.658    storage_24_reg_0_i_40_n_0
    SLICE_X135Y151       LUT5 (Prop_lut5_I4_O)        0.124     4.782 r  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.154     4.936    storage_24_reg_0_i_39_n_0
    SLICE_X135Y151       LUT6 (Prop_lut6_I5_O)        0.124     5.060 f  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.302     5.362    storage_24_reg_0_i_37_n_0
    SLICE_X137Y151       LUT6 (Prop_lut6_I5_O)        0.124     5.486 f  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.418     5.904    storage_24_reg_0_i_35_n_0
    SLICE_X137Y149       LUT2 (Prop_lut2_I0_O)        0.124     6.028 r  soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3/O
                         net (fo=3, routed)           0.312     6.340    soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3_n_0
    SLICE_X138Y149       LUT6 (Prop_lut6_I4_O)        0.124     6.464 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1_comp/O
                         net (fo=130, routed)         0.405     6.870    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_1_n_0
    SLICE_X137Y150       LUT6 (Prop_lut6_I5_O)        0.124     6.994 r  memadr_22[3]_i_2/O
                         net (fo=9, routed)           0.478     7.472    memadr_22[3]_i_2_n_0
    SLICE_X133Y151       LUT6 (Prop_lut6_I1_O)        0.124     7.596 r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary[4]_i_1/O
                         net (fo=2, routed)           0.335     7.931    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[4]
    SLICE_X135Y151       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.561     8.295    hdmi_out0_pix_clk
    SLICE_X135Y151       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_reg[4]/C
                         clock pessimism              0.000     8.295    
                         clock uncertainty           -0.062     8.233    
    SLICE_X135Y151       FDRE (Setup_fdre_C_D)       -0.043     8.190    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                          8.190    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_hdmi_out0_dram_port_rdata_chunk_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 1.586ns (26.442%)  route 4.412ns (73.558%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 8.296 - 6.734 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.693     1.693    hdmi_out0_pix_clk
    SLICE_X138Y149       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y149       FDRE (Prop_fdre_C_Q)         0.419     2.112 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.962     3.074    storage_22_reg_0_3_6_7/ADDRA1
    SLICE_X140Y149       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     3.373 f  storage_22_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.849     4.222    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[7]
    SLICE_X137Y150       LUT4 (Prop_lut4_I0_O)        0.124     4.346 f  storage_24_reg_0_i_40/O
                         net (fo=1, routed)           0.312     4.658    storage_24_reg_0_i_40_n_0
    SLICE_X135Y151       LUT5 (Prop_lut5_I4_O)        0.124     4.782 f  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.154     4.936    storage_24_reg_0_i_39_n_0
    SLICE_X135Y151       LUT6 (Prop_lut6_I5_O)        0.124     5.060 r  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.302     5.362    storage_24_reg_0_i_37_n_0
    SLICE_X137Y151       LUT6 (Prop_lut6_I5_O)        0.124     5.486 r  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.418     5.904    storage_24_reg_0_i_35_n_0
    SLICE_X137Y149       LUT2 (Prop_lut2_I0_O)        0.124     6.028 f  soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3/O
                         net (fo=3, routed)           0.312     6.340    soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3_n_0
    SLICE_X138Y149       LUT6 (Prop_lut6_I5_O)        0.124     6.464 r  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2/O
                         net (fo=4, routed)           0.600     7.064    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2_n_0
    SLICE_X137Y148       LUT2 (Prop_lut2_I0_O)        0.124     7.188 r  soc_hdmi_out0_dram_port_rdata_chunk[7]_i_1/O
                         net (fo=8, routed)           0.503     7.691    soc_hdmi_out0_dram_port_rdata_chunk[7]_i_1_n_0
    SLICE_X137Y150       FDSE                                         r  soc_hdmi_out0_dram_port_rdata_chunk_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.562     8.296    hdmi_out0_pix_clk
    SLICE_X137Y150       FDSE                                         r  soc_hdmi_out0_dram_port_rdata_chunk_reg[0]/C
                         clock pessimism              0.000     8.296    
                         clock uncertainty           -0.062     8.234    
    SLICE_X137Y150       FDSE (Setup_fdse_C_CE)      -0.205     8.029    soc_hdmi_out0_dram_port_rdata_chunk_reg[0]
  -------------------------------------------------------------------
                         required time                          8.029    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_hdmi_out0_dram_port_rdata_chunk_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 1.586ns (26.442%)  route 4.412ns (73.558%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 8.296 - 6.734 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.693     1.693    hdmi_out0_pix_clk
    SLICE_X138Y149       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y149       FDRE (Prop_fdre_C_Q)         0.419     2.112 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.962     3.074    storage_22_reg_0_3_6_7/ADDRA1
    SLICE_X140Y149       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     3.373 f  storage_22_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.849     4.222    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[7]
    SLICE_X137Y150       LUT4 (Prop_lut4_I0_O)        0.124     4.346 f  storage_24_reg_0_i_40/O
                         net (fo=1, routed)           0.312     4.658    storage_24_reg_0_i_40_n_0
    SLICE_X135Y151       LUT5 (Prop_lut5_I4_O)        0.124     4.782 f  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.154     4.936    storage_24_reg_0_i_39_n_0
    SLICE_X135Y151       LUT6 (Prop_lut6_I5_O)        0.124     5.060 r  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.302     5.362    storage_24_reg_0_i_37_n_0
    SLICE_X137Y151       LUT6 (Prop_lut6_I5_O)        0.124     5.486 r  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.418     5.904    storage_24_reg_0_i_35_n_0
    SLICE_X137Y149       LUT2 (Prop_lut2_I0_O)        0.124     6.028 f  soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3/O
                         net (fo=3, routed)           0.312     6.340    soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3_n_0
    SLICE_X138Y149       LUT6 (Prop_lut6_I5_O)        0.124     6.464 r  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2/O
                         net (fo=4, routed)           0.600     7.064    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2_n_0
    SLICE_X137Y148       LUT2 (Prop_lut2_I0_O)        0.124     7.188 r  soc_hdmi_out0_dram_port_rdata_chunk[7]_i_1/O
                         net (fo=8, routed)           0.503     7.691    soc_hdmi_out0_dram_port_rdata_chunk[7]_i_1_n_0
    SLICE_X137Y150       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_chunk_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.562     8.296    hdmi_out0_pix_clk
    SLICE_X137Y150       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_chunk_reg[1]/C
                         clock pessimism              0.000     8.296    
                         clock uncertainty           -0.062     8.234    
    SLICE_X137Y150       FDRE (Setup_fdre_C_CE)      -0.205     8.029    soc_hdmi_out0_dram_port_rdata_chunk_reg[1]
  -------------------------------------------------------------------
                         required time                          8.029    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_hdmi_out0_dram_port_rdata_chunk_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 1.586ns (26.442%)  route 4.412ns (73.558%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 8.296 - 6.734 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.693     1.693    hdmi_out0_pix_clk
    SLICE_X138Y149       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y149       FDRE (Prop_fdre_C_Q)         0.419     2.112 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.962     3.074    storage_22_reg_0_3_6_7/ADDRA1
    SLICE_X140Y149       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     3.373 f  storage_22_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.849     4.222    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[7]
    SLICE_X137Y150       LUT4 (Prop_lut4_I0_O)        0.124     4.346 f  storage_24_reg_0_i_40/O
                         net (fo=1, routed)           0.312     4.658    storage_24_reg_0_i_40_n_0
    SLICE_X135Y151       LUT5 (Prop_lut5_I4_O)        0.124     4.782 f  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.154     4.936    storage_24_reg_0_i_39_n_0
    SLICE_X135Y151       LUT6 (Prop_lut6_I5_O)        0.124     5.060 r  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.302     5.362    storage_24_reg_0_i_37_n_0
    SLICE_X137Y151       LUT6 (Prop_lut6_I5_O)        0.124     5.486 r  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.418     5.904    storage_24_reg_0_i_35_n_0
    SLICE_X137Y149       LUT2 (Prop_lut2_I0_O)        0.124     6.028 f  soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3/O
                         net (fo=3, routed)           0.312     6.340    soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3_n_0
    SLICE_X138Y149       LUT6 (Prop_lut6_I5_O)        0.124     6.464 r  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2/O
                         net (fo=4, routed)           0.600     7.064    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2_n_0
    SLICE_X137Y148       LUT2 (Prop_lut2_I0_O)        0.124     7.188 r  soc_hdmi_out0_dram_port_rdata_chunk[7]_i_1/O
                         net (fo=8, routed)           0.503     7.691    soc_hdmi_out0_dram_port_rdata_chunk[7]_i_1_n_0
    SLICE_X137Y150       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_chunk_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.562     8.296    hdmi_out0_pix_clk
    SLICE_X137Y150       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_chunk_reg[6]/C
                         clock pessimism              0.000     8.296    
                         clock uncertainty           -0.062     8.234    
    SLICE_X137Y150       FDRE (Setup_fdre_C_CE)      -0.205     8.029    soc_hdmi_out0_dram_port_rdata_chunk_reg[6]
  -------------------------------------------------------------------
                         required time                          8.029    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_hdmi_out0_dram_port_rdata_chunk_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 1.586ns (26.442%)  route 4.412ns (73.558%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 8.296 - 6.734 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.693     1.693    hdmi_out0_pix_clk
    SLICE_X138Y149       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y149       FDRE (Prop_fdre_C_Q)         0.419     2.112 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.962     3.074    storage_22_reg_0_3_6_7/ADDRA1
    SLICE_X140Y149       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     3.373 f  storage_22_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.849     4.222    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[7]
    SLICE_X137Y150       LUT4 (Prop_lut4_I0_O)        0.124     4.346 f  storage_24_reg_0_i_40/O
                         net (fo=1, routed)           0.312     4.658    storage_24_reg_0_i_40_n_0
    SLICE_X135Y151       LUT5 (Prop_lut5_I4_O)        0.124     4.782 f  storage_24_reg_0_i_39/O
                         net (fo=1, routed)           0.154     4.936    storage_24_reg_0_i_39_n_0
    SLICE_X135Y151       LUT6 (Prop_lut6_I5_O)        0.124     5.060 r  storage_24_reg_0_i_37/O
                         net (fo=1, routed)           0.302     5.362    storage_24_reg_0_i_37_n_0
    SLICE_X137Y151       LUT6 (Prop_lut6_I5_O)        0.124     5.486 r  storage_24_reg_0_i_35/O
                         net (fo=2, routed)           0.418     5.904    storage_24_reg_0_i_35_n_0
    SLICE_X137Y149       LUT2 (Prop_lut2_I0_O)        0.124     6.028 f  soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3/O
                         net (fo=3, routed)           0.312     6.340    soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_i_3_n_0
    SLICE_X138Y149       LUT6 (Prop_lut6_I5_O)        0.124     6.464 r  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2/O
                         net (fo=4, routed)           0.600     7.064    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_2_n_0
    SLICE_X137Y148       LUT2 (Prop_lut2_I0_O)        0.124     7.188 r  soc_hdmi_out0_dram_port_rdata_chunk[7]_i_1/O
                         net (fo=8, routed)           0.503     7.691    soc_hdmi_out0_dram_port_rdata_chunk[7]_i_1_n_0
    SLICE_X137Y150       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_chunk_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.562     8.296    hdmi_out0_pix_clk
    SLICE_X137Y150       FDRE                                         r  soc_hdmi_out0_dram_port_rdata_chunk_reg[7]/C
                         clock pessimism              0.000     8.296    
                         clock uncertainty           -0.062     8.234    
    SLICE_X137Y150       FDRE (Setup_fdre_C_CE)      -0.205     8.029    soc_hdmi_out0_dram_port_rdata_chunk_reg[7]
  -------------------------------------------------------------------
                         required time                          8.029    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  0.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.428%)  route 0.223ns (63.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.608     0.608    hdmi_out0_pix_clk
    SLICE_X151Y126       FDRE                                         r  soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y126       FDRE (Prop_fdre_C_Q)         0.128     0.736 r  soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.223     0.959    storage_27_reg_0_3_6_7/ADDRD1
    SLICE_X150Y126       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.877     0.877    storage_27_reg_0_3_6_7/WCLK
    SLICE_X150Y126       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.256     0.621    
    SLICE_X150Y126       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.876    storage_27_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.428%)  route 0.223ns (63.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.608     0.608    hdmi_out0_pix_clk
    SLICE_X151Y126       FDRE                                         r  soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y126       FDRE (Prop_fdre_C_Q)         0.128     0.736 r  soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.223     0.959    storage_27_reg_0_3_6_7/ADDRD1
    SLICE_X150Y126       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.877     0.877    storage_27_reg_0_3_6_7/WCLK
    SLICE_X150Y126       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism             -0.256     0.621    
    SLICE_X150Y126       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.876    storage_27_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.428%)  route 0.223ns (63.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.608     0.608    hdmi_out0_pix_clk
    SLICE_X151Y126       FDRE                                         r  soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y126       FDRE (Prop_fdre_C_Q)         0.128     0.736 r  soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.223     0.959    storage_27_reg_0_3_6_7/ADDRD1
    SLICE_X150Y126       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.877     0.877    storage_27_reg_0_3_6_7/WCLK
    SLICE_X150Y126       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMB/CLK
                         clock pessimism             -0.256     0.621    
    SLICE_X150Y126       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.876    storage_27_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.428%)  route 0.223ns (63.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.608     0.608    hdmi_out0_pix_clk
    SLICE_X151Y126       FDRE                                         r  soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y126       FDRE (Prop_fdre_C_Q)         0.128     0.736 r  soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.223     0.959    storage_27_reg_0_3_6_7/ADDRD1
    SLICE_X150Y126       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.877     0.877    storage_27_reg_0_3_6_7/WCLK
    SLICE_X150Y126       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism             -0.256     0.621    
    SLICE_X150Y126       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.876    storage_27_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.428%)  route 0.223ns (63.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.608     0.608    hdmi_out0_pix_clk
    SLICE_X151Y126       FDRE                                         r  soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y126       FDRE (Prop_fdre_C_Q)         0.128     0.736 r  soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.223     0.959    storage_27_reg_0_3_6_7/ADDRD1
    SLICE_X150Y126       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.877     0.877    storage_27_reg_0_3_6_7/WCLK
    SLICE_X150Y126       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMC/CLK
                         clock pessimism             -0.256     0.621    
    SLICE_X150Y126       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.876    storage_27_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.428%)  route 0.223ns (63.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.608     0.608    hdmi_out0_pix_clk
    SLICE_X151Y126       FDRE                                         r  soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y126       FDRE (Prop_fdre_C_Q)         0.128     0.736 r  soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.223     0.959    storage_27_reg_0_3_6_7/ADDRD1
    SLICE_X150Y126       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.877     0.877    storage_27_reg_0_3_6_7/WCLK
    SLICE_X150Y126       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMC_D1/CLK
                         clock pessimism             -0.256     0.621    
    SLICE_X150Y126       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.876    storage_27_reg_0_3_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.428%)  route 0.223ns (63.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.608     0.608    hdmi_out0_pix_clk
    SLICE_X151Y126       FDRE                                         r  soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y126       FDRE (Prop_fdre_C_Q)         0.128     0.736 r  soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.223     0.959    storage_27_reg_0_3_6_7/ADDRD1
    SLICE_X150Y126       RAMS32                                       r  storage_27_reg_0_3_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.877     0.877    storage_27_reg_0_3_6_7/WCLK
    SLICE_X150Y126       RAMS32                                       r  storage_27_reg_0_3_6_7/RAMD/CLK
                         clock pessimism             -0.256     0.621    
    SLICE_X150Y126       RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     0.876    storage_27_reg_0_3_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.428%)  route 0.223ns (63.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.608     0.608    hdmi_out0_pix_clk
    SLICE_X151Y126       FDRE                                         r  soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y126       FDRE (Prop_fdre_C_Q)         0.128     0.736 r  soc_hdmi_out0_resetinserter_cr_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.223     0.959    storage_27_reg_0_3_6_7/ADDRD1
    SLICE_X150Y126       RAMS32                                       r  storage_27_reg_0_3_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.877     0.877    storage_27_reg_0_3_6_7/WCLK
    SLICE_X150Y126       RAMS32                                       r  storage_27_reg_0_3_6_7/RAMD_D1/CLK
                         clock pessimism             -0.256     0.621    
    SLICE_X150Y126       RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     0.876    storage_27_reg_0_3_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_core_dmareader_fifo_consume_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_24_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.301%)  route 0.464ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.596     0.596    hdmi_out0_pix_clk
    SLICE_X135Y147       FDRE                                         r  soc_hdmi_out0_core_dmareader_fifo_consume_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y147       FDRE (Prop_fdre_C_Q)         0.141     0.737 r  soc_hdmi_out0_core_dmareader_fifo_consume_reg_rep[3]/Q
                         net (fo=2, routed)           0.464     1.201    soc_hdmi_out0_core_dmareader_fifo_consume[3]
    RAMB36_X7Y30         RAMB36E1                                     r  storage_24_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.931     0.931    hdmi_out0_pix_clk
    RAMB36_X7Y30         RAMB36E1                                     r  storage_24_reg_0/CLKBWRCLK
                         clock pessimism              0.000     0.931    
    RAMB36_X7Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.114    storage_24_reg_0
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_core_dmareader_fifo_produce_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_24_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.141ns (24.096%)  route 0.444ns (75.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.618     0.618    hdmi_out0_pix_clk
    SLICE_X143Y150       FDRE                                         r  soc_hdmi_out0_core_dmareader_fifo_produce_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y150       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_hdmi_out0_core_dmareader_fifo_produce_reg[6]/Q
                         net (fo=3, routed)           0.444     1.203    soc_hdmi_out0_core_dmareader_fifo_produce_reg[6]
    RAMB36_X7Y29         RAMB36E1                                     r  storage_24_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.933     0.933    hdmi_out0_pix_clk
    RAMB36_X7Y29         RAMB36E1                                     r  storage_24_reg_1/CLKARDCLK
                         clock pessimism              0.000     0.933    
    RAMB36_X7Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.116    storage_24_reg_1
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_11/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X7Y30    storage_24_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X7Y29    storage_24_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y30    storage_24_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y29    storage_24_reg_1/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y148   OSERDESE2_45/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y147   OSERDESE2_46/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y140   OSERDESE2_47/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y139   OSERDESE2_48/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y136   OSERDESE2_49/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y135   OSERDESE2_50/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y131  storage_26_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y131  storage_26_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y131  storage_26_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y131  storage_26_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y131  storage_26_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y131  storage_26_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y131  storage_26_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y131  storage_26_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y129  storage_25_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y129  storage_25_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y129  storage_25_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y129  storage_25_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y129  storage_25_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y129  storage_25_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y129  storage_25_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y129  storage_25_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y129  storage_25_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y129  storage_25_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y128  storage_25_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y128  storage_25_reg_0_3_6_7/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pix1p25x_clk
  To Clock:  pix1p25x_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.985ns (40.116%)  route 2.963ns (59.884%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 7.100 - 5.387 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.833     1.833    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     2.486 r  ISERDESE2_20/Q5
                         net (fo=13, routed)          1.356     3.843    soc_s7datacapture2_serdes_m_q[3]
    SLICE_X163Y146       LUT6 (Prop_lut6_I1_O)        0.124     3.967 r  soc_s7datacapture2_lateness[7]_i_8/O
                         net (fo=1, routed)           0.591     4.558    soc_s7datacapture2_lateness[7]_i_8_n_0
    SLICE_X162Y148       LUT6 (Prop_lut6_I4_O)        0.124     4.682 r  soc_s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.458     5.140    soc_s7datacapture2_transition
    SLICE_X162Y146       LUT6 (Prop_lut6_I5_O)        0.124     5.264 r  soc_s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.557     5.822    soc_s7datacapture2_inc
    SLICE_X162Y144       LUT2 (Prop_lut2_I1_O)        0.124     5.946 r  soc_s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.946    soc_s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y144       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.459 r  soc_s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.459    soc_s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X162Y145       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.782 r  soc_s7datacapture2_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     6.782    soc_s7datacapture2_lateness_reg[7]_i_3_n_6
    SLICE_X162Y145       FDRE                                         r  soc_s7datacapture2_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.713     7.100    pix1p25x_clk
    SLICE_X162Y145       FDRE                                         r  soc_s7datacapture2_lateness_reg[6]/C
                         clock pessimism              0.080     7.180    
                         clock uncertainty           -0.066     7.114    
    SLICE_X162Y145       FDRE (Setup_fdre_C_D)        0.109     7.223    soc_s7datacapture2_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          7.223    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.901ns (39.082%)  route 2.963ns (60.918%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 7.100 - 5.387 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.833     1.833    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     2.486 r  ISERDESE2_20/Q5
                         net (fo=13, routed)          1.356     3.843    soc_s7datacapture2_serdes_m_q[3]
    SLICE_X163Y146       LUT6 (Prop_lut6_I1_O)        0.124     3.967 r  soc_s7datacapture2_lateness[7]_i_8/O
                         net (fo=1, routed)           0.591     4.558    soc_s7datacapture2_lateness[7]_i_8_n_0
    SLICE_X162Y148       LUT6 (Prop_lut6_I4_O)        0.124     4.682 r  soc_s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.458     5.140    soc_s7datacapture2_transition
    SLICE_X162Y146       LUT6 (Prop_lut6_I5_O)        0.124     5.264 r  soc_s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.557     5.822    soc_s7datacapture2_inc
    SLICE_X162Y144       LUT2 (Prop_lut2_I1_O)        0.124     5.946 r  soc_s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.946    soc_s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y144       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.459 r  soc_s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.459    soc_s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X162Y145       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.698 r  soc_s7datacapture2_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     6.698    soc_s7datacapture2_lateness_reg[7]_i_3_n_5
    SLICE_X162Y145       FDSE                                         r  soc_s7datacapture2_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.713     7.100    pix1p25x_clk
    SLICE_X162Y145       FDSE                                         r  soc_s7datacapture2_lateness_reg[7]/C
                         clock pessimism              0.080     7.180    
                         clock uncertainty           -0.066     7.114    
    SLICE_X162Y145       FDSE (Setup_fdse_C_D)        0.109     7.223    soc_s7datacapture2_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          7.223    
                         arrival time                          -6.698    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.546ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 1.881ns (38.831%)  route 2.963ns (61.169%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 7.100 - 5.387 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.833     1.833    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     2.486 r  ISERDESE2_20/Q5
                         net (fo=13, routed)          1.356     3.843    soc_s7datacapture2_serdes_m_q[3]
    SLICE_X163Y146       LUT6 (Prop_lut6_I1_O)        0.124     3.967 r  soc_s7datacapture2_lateness[7]_i_8/O
                         net (fo=1, routed)           0.591     4.558    soc_s7datacapture2_lateness[7]_i_8_n_0
    SLICE_X162Y148       LUT6 (Prop_lut6_I4_O)        0.124     4.682 r  soc_s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.458     5.140    soc_s7datacapture2_transition
    SLICE_X162Y146       LUT6 (Prop_lut6_I5_O)        0.124     5.264 r  soc_s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.557     5.822    soc_s7datacapture2_inc
    SLICE_X162Y144       LUT2 (Prop_lut2_I1_O)        0.124     5.946 r  soc_s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.946    soc_s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y144       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.459 r  soc_s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.459    soc_s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X162Y145       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.678 r  soc_s7datacapture2_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     6.678    soc_s7datacapture2_lateness_reg[7]_i_3_n_7
    SLICE_X162Y145       FDRE                                         r  soc_s7datacapture2_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.713     7.100    pix1p25x_clk
    SLICE_X162Y145       FDRE                                         r  soc_s7datacapture2_lateness_reg[5]/C
                         clock pessimism              0.080     7.180    
                         clock uncertainty           -0.066     7.114    
    SLICE_X162Y145       FDRE (Setup_fdre_C_D)        0.109     7.223    soc_s7datacapture2_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          7.223    
                         arrival time                          -6.678    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture0_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 2.015ns (43.015%)  route 2.669ns (56.985%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 7.093 - 5.387 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.824     1.824    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     2.477 r  ISERDESE2_16/Q5
                         net (fo=13, routed)          1.237     3.715    p_9_in[3]
    SLICE_X163Y133       LUT6 (Prop_lut6_I1_O)        0.124     3.839 r  soc_s7datacapture0_lateness[7]_i_8/O
                         net (fo=1, routed)           0.405     4.244    soc_s7datacapture0_lateness[7]_i_8_n_0
    SLICE_X163Y132       LUT6 (Prop_lut6_I4_O)        0.124     4.368 r  soc_s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           0.476     4.844    soc_s7datacapture0_transition
    SLICE_X162Y132       LUT6 (Prop_lut6_I0_O)        0.124     4.968 r  soc_s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.551     5.519    soc_s7datacapture0_inc
    SLICE_X161Y132       LUT2 (Prop_lut2_I1_O)        0.124     5.643 r  soc_s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.643    soc_s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X161Y132       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.175 r  soc_s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.175    soc_s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X161Y133       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.509 r  soc_s7datacapture0_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     6.509    soc_s7datacapture0_lateness_reg[7]_i_3_n_6
    SLICE_X161Y133       FDRE                                         r  soc_s7datacapture0_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.706     7.093    pix1p25x_clk
    SLICE_X161Y133       FDRE                                         r  soc_s7datacapture0_lateness_reg[6]/C
                         clock pessimism              0.080     7.173    
                         clock uncertainty           -0.066     7.107    
    SLICE_X161Y133       FDRE (Setup_fdre_C_D)        0.062     7.169    soc_s7datacapture0_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          7.169    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_lateness_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 1.757ns (37.224%)  route 2.963ns (62.776%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 7.100 - 5.387 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.833     1.833    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     2.486 r  ISERDESE2_20/Q5
                         net (fo=13, routed)          1.356     3.843    soc_s7datacapture2_serdes_m_q[3]
    SLICE_X163Y146       LUT6 (Prop_lut6_I1_O)        0.124     3.967 r  soc_s7datacapture2_lateness[7]_i_8/O
                         net (fo=1, routed)           0.591     4.558    soc_s7datacapture2_lateness[7]_i_8_n_0
    SLICE_X162Y148       LUT6 (Prop_lut6_I4_O)        0.124     4.682 r  soc_s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.458     5.140    soc_s7datacapture2_transition
    SLICE_X162Y146       LUT6 (Prop_lut6_I5_O)        0.124     5.264 r  soc_s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.557     5.822    soc_s7datacapture2_inc
    SLICE_X162Y144       LUT2 (Prop_lut2_I1_O)        0.124     5.946 r  soc_s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.946    soc_s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y144       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.554 r  soc_s7datacapture2_lateness_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.554    soc_s7datacapture2_lateness_reg[4]_i_1_n_4
    SLICE_X162Y144       FDRE                                         r  soc_s7datacapture2_lateness_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.713     7.100    pix1p25x_clk
    SLICE_X162Y144       FDRE                                         r  soc_s7datacapture2_lateness_reg[4]/C
                         clock pessimism              0.080     7.180    
                         clock uncertainty           -0.066     7.114    
    SLICE_X162Y144       FDRE (Setup_fdre_C_D)        0.109     7.223    soc_s7datacapture2_lateness_reg[4]
  -------------------------------------------------------------------
                         required time                          7.223    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_lateness_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 1.693ns (36.361%)  route 2.963ns (63.639%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 7.100 - 5.387 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.833     1.833    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     2.486 r  ISERDESE2_20/Q5
                         net (fo=13, routed)          1.356     3.843    soc_s7datacapture2_serdes_m_q[3]
    SLICE_X163Y146       LUT6 (Prop_lut6_I1_O)        0.124     3.967 r  soc_s7datacapture2_lateness[7]_i_8/O
                         net (fo=1, routed)           0.591     4.558    soc_s7datacapture2_lateness[7]_i_8_n_0
    SLICE_X162Y148       LUT6 (Prop_lut6_I4_O)        0.124     4.682 r  soc_s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.458     5.140    soc_s7datacapture2_transition
    SLICE_X162Y146       LUT6 (Prop_lut6_I5_O)        0.124     5.264 r  soc_s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.557     5.822    soc_s7datacapture2_inc
    SLICE_X162Y144       LUT2 (Prop_lut2_I1_O)        0.124     5.946 r  soc_s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.946    soc_s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y144       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     6.490 r  soc_s7datacapture2_lateness_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.490    soc_s7datacapture2_lateness_reg[4]_i_1_n_5
    SLICE_X162Y144       FDRE                                         r  soc_s7datacapture2_lateness_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.713     7.100    pix1p25x_clk
    SLICE_X162Y144       FDRE                                         r  soc_s7datacapture2_lateness_reg[3]/C
                         clock pessimism              0.080     7.180    
                         clock uncertainty           -0.066     7.114    
    SLICE_X162Y144       FDRE (Setup_fdre_C_D)        0.109     7.223    soc_s7datacapture2_lateness_reg[3]
  -------------------------------------------------------------------
                         required time                          7.223    
                         arrival time                          -6.490    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture0_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.920ns (41.836%)  route 2.669ns (58.164%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 7.093 - 5.387 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.824     1.824    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     2.477 r  ISERDESE2_16/Q5
                         net (fo=13, routed)          1.237     3.715    p_9_in[3]
    SLICE_X163Y133       LUT6 (Prop_lut6_I1_O)        0.124     3.839 r  soc_s7datacapture0_lateness[7]_i_8/O
                         net (fo=1, routed)           0.405     4.244    soc_s7datacapture0_lateness[7]_i_8_n_0
    SLICE_X163Y132       LUT6 (Prop_lut6_I4_O)        0.124     4.368 r  soc_s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           0.476     4.844    soc_s7datacapture0_transition
    SLICE_X162Y132       LUT6 (Prop_lut6_I0_O)        0.124     4.968 r  soc_s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.551     5.519    soc_s7datacapture0_inc
    SLICE_X161Y132       LUT2 (Prop_lut2_I1_O)        0.124     5.643 r  soc_s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.643    soc_s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X161Y132       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.175 r  soc_s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.175    soc_s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X161Y133       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.414 r  soc_s7datacapture0_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     6.414    soc_s7datacapture0_lateness_reg[7]_i_3_n_5
    SLICE_X161Y133       FDSE                                         r  soc_s7datacapture0_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.706     7.093    pix1p25x_clk
    SLICE_X161Y133       FDSE                                         r  soc_s7datacapture0_lateness_reg[7]/C
                         clock pessimism              0.080     7.173    
                         clock uncertainty           -0.066     7.107    
    SLICE_X161Y133       FDSE (Setup_fdse_C_D)        0.062     7.169    soc_s7datacapture0_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          7.169    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture0_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.904ns (41.632%)  route 2.669ns (58.368%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 7.093 - 5.387 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.824     1.824    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     2.477 r  ISERDESE2_16/Q5
                         net (fo=13, routed)          1.237     3.715    p_9_in[3]
    SLICE_X163Y133       LUT6 (Prop_lut6_I1_O)        0.124     3.839 r  soc_s7datacapture0_lateness[7]_i_8/O
                         net (fo=1, routed)           0.405     4.244    soc_s7datacapture0_lateness[7]_i_8_n_0
    SLICE_X163Y132       LUT6 (Prop_lut6_I4_O)        0.124     4.368 r  soc_s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           0.476     4.844    soc_s7datacapture0_transition
    SLICE_X162Y132       LUT6 (Prop_lut6_I0_O)        0.124     4.968 r  soc_s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.551     5.519    soc_s7datacapture0_inc
    SLICE_X161Y132       LUT2 (Prop_lut2_I1_O)        0.124     5.643 r  soc_s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.643    soc_s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X161Y132       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.175 r  soc_s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.175    soc_s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X161Y133       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.398 r  soc_s7datacapture0_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     6.398    soc_s7datacapture0_lateness_reg[7]_i_3_n_7
    SLICE_X161Y133       FDRE                                         r  soc_s7datacapture0_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.706     7.093    pix1p25x_clk
    SLICE_X161Y133       FDRE                                         r  soc_s7datacapture0_lateness_reg[5]/C
                         clock pessimism              0.080     7.173    
                         clock uncertainty           -0.066     7.107    
    SLICE_X161Y133       FDRE (Setup_fdre_C_D)        0.062     7.169    soc_s7datacapture0_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          7.169    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture1_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 2.015ns (44.138%)  route 2.550ns (55.862%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 7.099 - 5.387 ) 
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.832     1.832    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     2.485 r  ISERDESE2_18/Q6
                         net (fo=13, routed)          1.256     3.742    soc_s7datacapture1_serdes_m_q[2]
    SLICE_X162Y141       LUT6 (Prop_lut6_I2_O)        0.124     3.866 r  soc_s7datacapture1_lateness[7]_i_9/O
                         net (fo=1, routed)           0.428     4.294    soc_s7datacapture1_lateness[7]_i_9_n_0
    SLICE_X162Y142       LUT6 (Prop_lut6_I5_O)        0.124     4.418 r  soc_s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.316     4.734    soc_s7datacapture1_transition
    SLICE_X163Y141       LUT6 (Prop_lut6_I5_O)        0.124     4.858 r  soc_s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.549     5.408    soc_s7datacapture1_inc
    SLICE_X161Y141       LUT2 (Prop_lut2_I1_O)        0.124     5.532 r  soc_s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.532    soc_s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X161Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.064 r  soc_s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.064    soc_s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X161Y142       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.398 r  soc_s7datacapture1_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     6.398    soc_s7datacapture1_lateness_reg[7]_i_3_n_6
    SLICE_X161Y142       FDRE                                         r  soc_s7datacapture1_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.712     7.099    pix1p25x_clk
    SLICE_X161Y142       FDRE                                         r  soc_s7datacapture1_lateness_reg[6]/C
                         clock pessimism              0.080     7.179    
                         clock uncertainty           -0.066     7.113    
    SLICE_X161Y142       FDRE (Setup_fdre_C_D)        0.062     7.175    soc_s7datacapture1_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          7.175    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_lateness_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 1.576ns (34.721%)  route 2.963ns (65.279%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 7.100 - 5.387 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.833     1.833    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     2.486 r  ISERDESE2_20/Q5
                         net (fo=13, routed)          1.356     3.843    soc_s7datacapture2_serdes_m_q[3]
    SLICE_X163Y146       LUT6 (Prop_lut6_I1_O)        0.124     3.967 r  soc_s7datacapture2_lateness[7]_i_8/O
                         net (fo=1, routed)           0.591     4.558    soc_s7datacapture2_lateness[7]_i_8_n_0
    SLICE_X162Y148       LUT6 (Prop_lut6_I4_O)        0.124     4.682 r  soc_s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.458     5.140    soc_s7datacapture2_transition
    SLICE_X162Y146       LUT6 (Prop_lut6_I5_O)        0.124     5.264 r  soc_s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.557     5.822    soc_s7datacapture2_inc
    SLICE_X162Y144       LUT2 (Prop_lut2_I1_O)        0.124     5.946 r  soc_s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.946    soc_s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y144       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.373 r  soc_s7datacapture2_lateness_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.373    soc_s7datacapture2_lateness_reg[4]_i_1_n_6
    SLICE_X162Y144       FDRE                                         r  soc_s7datacapture2_lateness_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.713     7.100    pix1p25x_clk
    SLICE_X162Y144       FDRE                                         r  soc_s7datacapture2_lateness_reg[2]/C
                         clock pessimism              0.080     7.180    
                         clock uncertainty           -0.066     7.114    
    SLICE_X162Y144       FDRE (Setup_fdre_C_D)        0.109     7.223    soc_s7datacapture2_lateness_reg[2]
  -------------------------------------------------------------------
                         required time                          7.223    
                         arrival time                          -6.373    
  -------------------------------------------------------------------
                         slack                                  0.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl21_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl21_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.639     0.639    pix1p25x_clk
    SLICE_X161Y120       FDRE                                         r  vns_xilinxmultiregimpl21_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y120       FDRE (Prop_fdre_C_Q)         0.141     0.780 r  vns_xilinxmultiregimpl21_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.835    vns_xilinxmultiregimpl21_regs0
    SLICE_X161Y120       FDRE                                         r  vns_xilinxmultiregimpl21_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.910     0.910    pix1p25x_clk
    SLICE_X161Y120       FDRE                                         r  vns_xilinxmultiregimpl21_regs1_reg/C
                         clock pessimism             -0.271     0.639    
    SLICE_X161Y120       FDRE (Hold_fdre_C_D)         0.076     0.715    vns_xilinxmultiregimpl21_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl17_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl17_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.639     0.639    pix1p25x_clk
    SLICE_X161Y120       FDRE                                         r  vns_xilinxmultiregimpl17_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y120       FDRE (Prop_fdre_C_Q)         0.141     0.780 r  vns_xilinxmultiregimpl17_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.835    vns_xilinxmultiregimpl17_regs0
    SLICE_X161Y120       FDRE                                         r  vns_xilinxmultiregimpl17_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.910     0.910    pix1p25x_clk
    SLICE_X161Y120       FDRE                                         r  vns_xilinxmultiregimpl17_regs1_reg/C
                         clock pessimism             -0.271     0.639    
    SLICE_X161Y120       FDRE (Hold_fdre_C_D)         0.075     0.714    vns_xilinxmultiregimpl17_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl20_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl20_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.641     0.641    pix1p25x_clk
    SLICE_X161Y131       FDRE                                         r  vns_xilinxmultiregimpl20_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  vns_xilinxmultiregimpl20_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.837    vns_xilinxmultiregimpl20_regs0
    SLICE_X161Y131       FDRE                                         r  vns_xilinxmultiregimpl20_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.912     0.912    pix1p25x_clk
    SLICE_X161Y131       FDRE                                         r  vns_xilinxmultiregimpl20_regs1_reg/C
                         clock pessimism             -0.271     0.641    
    SLICE_X161Y131       FDRE (Hold_fdre_C_D)         0.075     0.716    vns_xilinxmultiregimpl20_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl34_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl34_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.647     0.647    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  vns_xilinxmultiregimpl34_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDRE (Prop_fdre_C_Q)         0.141     0.788 r  vns_xilinxmultiregimpl34_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.843    vns_xilinxmultiregimpl34_regs0
    SLICE_X163Y142       FDRE                                         r  vns_xilinxmultiregimpl34_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.920     0.920    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  vns_xilinxmultiregimpl34_regs1_reg/C
                         clock pessimism             -0.273     0.647    
    SLICE_X163Y142       FDRE (Hold_fdre_C_D)         0.075     0.722    vns_xilinxmultiregimpl34_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl39_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl39_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.588     0.588    pix1p25x_clk
    SLICE_X137Y131       FDRE                                         r  vns_xilinxmultiregimpl39_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y131       FDRE (Prop_fdre_C_Q)         0.141     0.729 r  vns_xilinxmultiregimpl39_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.784    vns_xilinxmultiregimpl39_regs0
    SLICE_X137Y131       FDRE                                         r  vns_xilinxmultiregimpl39_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.857     0.857    pix1p25x_clk
    SLICE_X137Y131       FDRE                                         r  vns_xilinxmultiregimpl39_regs1_reg/C
                         clock pessimism             -0.269     0.588    
    SLICE_X137Y131       FDRE (Hold_fdre_C_D)         0.075     0.663    vns_xilinxmultiregimpl39_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl52_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl52_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.648     0.648    pix1p25x_clk
    SLICE_X163Y145       FDRE                                         r  vns_xilinxmultiregimpl52_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y145       FDRE (Prop_fdre_C_Q)         0.141     0.789 r  vns_xilinxmultiregimpl52_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.844    vns_xilinxmultiregimpl52_regs0
    SLICE_X163Y145       FDRE                                         r  vns_xilinxmultiregimpl52_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.921     0.921    pix1p25x_clk
    SLICE_X163Y145       FDRE                                         r  vns_xilinxmultiregimpl52_regs1_reg/C
                         clock pessimism             -0.273     0.648    
    SLICE_X163Y145       FDRE (Hold_fdre_C_D)         0.075     0.723    vns_xilinxmultiregimpl52_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl18_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl18_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.639     0.639    pix1p25x_clk
    SLICE_X161Y120       FDRE                                         r  vns_xilinxmultiregimpl18_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y120       FDRE (Prop_fdre_C_Q)         0.141     0.780 r  vns_xilinxmultiregimpl18_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.835    vns_xilinxmultiregimpl18_regs0
    SLICE_X161Y120       FDRE                                         r  vns_xilinxmultiregimpl18_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.910     0.910    pix1p25x_clk
    SLICE_X161Y120       FDRE                                         r  vns_xilinxmultiregimpl18_regs1_reg/C
                         clock pessimism             -0.271     0.639    
    SLICE_X161Y120       FDRE (Hold_fdre_C_D)         0.071     0.710    vns_xilinxmultiregimpl18_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl35_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl35_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.647     0.647    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  vns_xilinxmultiregimpl35_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDRE (Prop_fdre_C_Q)         0.141     0.788 r  vns_xilinxmultiregimpl35_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.843    vns_xilinxmultiregimpl35_regs0
    SLICE_X163Y142       FDRE                                         r  vns_xilinxmultiregimpl35_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.920     0.920    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  vns_xilinxmultiregimpl35_regs1_reg/C
                         clock pessimism             -0.273     0.647    
    SLICE_X163Y142       FDRE (Hold_fdre_C_D)         0.071     0.718    vns_xilinxmultiregimpl35_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl53_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl53_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.648     0.648    pix1p25x_clk
    SLICE_X163Y145       FDRE                                         r  vns_xilinxmultiregimpl53_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y145       FDRE (Prop_fdre_C_Q)         0.141     0.789 r  vns_xilinxmultiregimpl53_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.844    vns_xilinxmultiregimpl53_regs0
    SLICE_X163Y145       FDRE                                         r  vns_xilinxmultiregimpl53_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.921     0.921    pix1p25x_clk
    SLICE_X163Y145       FDRE                                         r  vns_xilinxmultiregimpl53_regs1_reg/C
                         clock pessimism             -0.273     0.648    
    SLICE_X163Y145       FDRE (Hold_fdre_C_D)         0.071     0.719    vns_xilinxmultiregimpl53_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl55_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl55_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.588     0.588    pix1p25x_clk
    SLICE_X137Y131       FDRE                                         r  vns_xilinxmultiregimpl55_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y131       FDRE (Prop_fdre_C_Q)         0.141     0.729 r  vns_xilinxmultiregimpl55_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.784    vns_xilinxmultiregimpl55_regs0
    SLICE_X137Y131       FDRE                                         r  vns_xilinxmultiregimpl55_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.857     0.857    pix1p25x_clk
    SLICE_X137Y131       FDRE                                         r  vns_xilinxmultiregimpl55_regs1_reg/C
                         clock pessimism             -0.269     0.588    
    SLICE_X137Y131       FDRE (Hold_fdre_C_D)         0.071     0.659    vns_xilinxmultiregimpl55_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix1p25x_clk
Waveform(ns):       { 0.000 2.694 }
Period(ns):         5.387
Sources:            { BUFG_9/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y132   IDELAYE2_21/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y131   IDELAYE2_22/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y142   IDELAYE2_23/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y141   IDELAYE2_24/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y146   IDELAYE2_25/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y145   IDELAYE2_26/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y132   ISERDESE2_16/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y131   ISERDESE2_17/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y142   ISERDESE2_18/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y141   ISERDESE2_19/CLKDIV
Low Pulse Width   Fast    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X158Y130  FDPE_12/C
Low Pulse Width   Fast    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X158Y130  FDPE_13/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X160Y131  soc_s7datacapture0_do_delay_rst_toggle_o_r_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X160Y131  soc_s7datacapture0_do_delay_slave_dec_toggle_o_r_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y131  soc_s7datacapture0_do_delay_slave_inc_toggle_o_r_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y131  soc_s7datacapture0_do_reset_lateness_toggle_o_r_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y152  soc_s7datacapture0_gearbox_storage_reg[11]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X160Y151  soc_s7datacapture0_gearbox_storage_reg[16]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X160Y151  soc_s7datacapture0_gearbox_storage_reg[17]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X160Y151  soc_s7datacapture0_gearbox_storage_reg[18]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X158Y152  soc_s7datacapture0_gearbox_storage_reg[35]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X158Y152  soc_s7datacapture0_gearbox_storage_reg[36]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X158Y152  soc_s7datacapture0_gearbox_storage_reg[37]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X158Y152  soc_s7datacapture0_gearbox_storage_reg[38]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X158Y152  soc_s7datacapture0_gearbox_storage_reg[39]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y153  soc_s7datacapture0_gearbox_storage_reg[40]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y153  soc_s7datacapture0_gearbox_storage_reg[41]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y153  soc_s7datacapture0_gearbox_storage_reg[42]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y153  soc_s7datacapture0_gearbox_storage_reg[43]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y153  soc_s7datacapture0_gearbox_storage_reg[44]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 soc_videosoc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_18_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.343ns  (logic 1.943ns (20.796%)  route 7.400ns (79.204%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 11.668 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.687     1.687    sys_clk
    SLICE_X117Y143       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y143       FDRE (Prop_fdre_C_Q)         0.419     2.106 f  soc_videosoc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]/Q
                         net (fo=10, routed)          1.067     3.174    soc_videosoc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg__0[3]
    SLICE_X118Y143       LUT5 (Prop_lut5_I2_O)        0.324     3.498 f  vns_roundrobin6_grant[1]_i_5/O
                         net (fo=6, routed)           0.874     4.372    vns_roundrobin6_grant[1]_i_5_n_0
    SLICE_X126Y141       LUT6 (Prop_lut6_I5_O)        0.332     4.704 f  storage_6_reg_0_7_0_5_i_12/O
                         net (fo=3, routed)           0.438     5.141    storage_6_reg_0_7_0_5_i_12_n_0
    SLICE_X130Y141       LUT6 (Prop_lut6_I0_O)        0.124     5.265 f  vns_roundrobin0_grant[1]_i_10/O
                         net (fo=4, routed)           0.314     5.580    vns_roundrobin0_grant[1]_i_10_n_0
    SLICE_X131Y142       LUT6 (Prop_lut6_I0_O)        0.124     5.704 f  vns_roundrobin2_grant[1]_i_6/O
                         net (fo=2, routed)           0.732     6.436    vns_roundrobin2_grant[1]_i_6_n_0
    SLICE_X131Y141       LUT6 (Prop_lut6_I2_O)        0.124     6.560 r  storage_19_reg_0_15_0_5_i_10/O
                         net (fo=1, routed)           0.735     7.295    storage_19_reg_0_15_0_5_i_10_n_0
    SLICE_X134Y142       LUT6 (Prop_lut6_I5_O)        0.124     7.419 f  storage_19_reg_0_15_0_5_i_2/O
                         net (fo=4, routed)           0.878     8.297    storage_19_reg_0_15_0_5_i_2_n_0
    SLICE_X142Y147       LUT6 (Prop_lut6_I3_O)        0.124     8.421 r  storage_18_reg_0_i_14/O
                         net (fo=10, routed)          0.680     9.101    storage_18_reg_0_i_14_n_0
    SLICE_X142Y154       LUT6 (Prop_lut6_I3_O)        0.124     9.225 r  storage_18_reg_0_i_12/O
                         net (fo=9, routed)           0.669     9.893    storage_18_reg_0_i_12_n_0
    SLICE_X143Y154       LUT2 (Prop_lut2_I1_O)        0.124    10.017 r  storage_18_reg_0_i_5/O
                         net (fo=3, routed)           1.013    11.031    soc_frame_fifo_graycounter1_q_next_binary[5]
    RAMB36_X8Y31         RAMB36E1                                     r  storage_18_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.668    11.668    sys_clk
    RAMB36_X8Y31         RAMB36E1                                     r  storage_18_reg_0/CLKARDCLK
                         clock pessimism              0.000    11.668    
                         clock uncertainty           -0.057    11.611    
    RAMB36_X8Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    11.045    storage_18_reg_0
  -------------------------------------------------------------------
                         required time                         11.045    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 soc_videosoc_videosoc_interface_dat_w_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_videosoc_sdram_phaseinjector2_wrdata_storage_full_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.791ns  (logic 0.518ns (5.290%)  route 9.273ns (94.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 11.621 - 10.000 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.681     1.681    sys_clk
    SLICE_X124Y132       FDRE                                         r  soc_videosoc_videosoc_interface_dat_w_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y132       FDRE (Prop_fdre_C_Q)         0.518     2.199 r  soc_videosoc_videosoc_interface_dat_w_reg[4]/Q
                         net (fo=97, routed)          9.273    11.473    p_0_in275_in
    SLICE_X143Y160       FDRE                                         r  soc_videosoc_videosoc_sdram_phaseinjector2_wrdata_storage_full_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.621    11.621    sys_clk
    SLICE_X143Y160       FDRE                                         r  soc_videosoc_videosoc_sdram_phaseinjector2_wrdata_storage_full_reg[4]/C
                         clock pessimism              0.000    11.621    
                         clock uncertainty           -0.057    11.564    
    SLICE_X143Y160       FDRE (Setup_fdre_C_D)       -0.067    11.497    soc_videosoc_videosoc_sdram_phaseinjector2_wrdata_storage_full_reg[4]
  -------------------------------------------------------------------
                         required time                         11.497    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 soc_videosoc_videosoc_interface_dat_w_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_videosoc_sdram_phaseinjector3_wrdata_storage_full_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.790ns  (logic 0.518ns (5.291%)  route 9.272ns (94.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 11.620 - 10.000 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.681     1.681    sys_clk
    SLICE_X124Y132       FDRE                                         r  soc_videosoc_videosoc_interface_dat_w_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y132       FDRE (Prop_fdre_C_Q)         0.518     2.199 r  soc_videosoc_videosoc_interface_dat_w_reg[4]/Q
                         net (fo=97, routed)          9.272    11.471    p_0_in275_in
    SLICE_X141Y161       FDRE                                         r  soc_videosoc_videosoc_sdram_phaseinjector3_wrdata_storage_full_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.620    11.620    sys_clk
    SLICE_X141Y161       FDRE                                         r  soc_videosoc_videosoc_sdram_phaseinjector3_wrdata_storage_full_reg[20]/C
                         clock pessimism              0.000    11.620    
                         clock uncertainty           -0.057    11.563    
    SLICE_X141Y161       FDRE (Setup_fdre_C_D)       -0.067    11.496    soc_videosoc_videosoc_sdram_phaseinjector3_wrdata_storage_full_reg[20]
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                         -11.471    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 soc_videosoc_videosoc_interface_dat_w_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_videosoc_sdram_phaseinjector3_wrdata_storage_full_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.768ns  (logic 0.518ns (5.303%)  route 9.250ns (94.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.623 - 10.000 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.681     1.681    sys_clk
    SLICE_X124Y132       FDRE                                         r  soc_videosoc_videosoc_interface_dat_w_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y132       FDRE (Prop_fdre_C_Q)         0.518     2.199 r  soc_videosoc_videosoc_interface_dat_w_reg[4]/Q
                         net (fo=97, routed)          9.250    11.449    p_0_in275_in
    SLICE_X147Y159       FDRE                                         r  soc_videosoc_videosoc_sdram_phaseinjector3_wrdata_storage_full_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.623    11.623    sys_clk
    SLICE_X147Y159       FDRE                                         r  soc_videosoc_videosoc_sdram_phaseinjector3_wrdata_storage_full_reg[28]/C
                         clock pessimism              0.000    11.623    
                         clock uncertainty           -0.057    11.566    
    SLICE_X147Y159       FDRE (Setup_fdre_C_D)       -0.081    11.485    soc_videosoc_videosoc_sdram_phaseinjector3_wrdata_storage_full_reg[28]
  -------------------------------------------------------------------
                         required time                         11.485    
                         arrival time                         -11.449    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 soc_videosoc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_18_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.314ns  (logic 1.943ns (20.862%)  route 7.371ns (79.138%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 11.668 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.687     1.687    sys_clk
    SLICE_X117Y143       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y143       FDRE (Prop_fdre_C_Q)         0.419     2.106 f  soc_videosoc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]/Q
                         net (fo=10, routed)          1.067     3.174    soc_videosoc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg__0[3]
    SLICE_X118Y143       LUT5 (Prop_lut5_I2_O)        0.324     3.498 f  vns_roundrobin6_grant[1]_i_5/O
                         net (fo=6, routed)           0.874     4.372    vns_roundrobin6_grant[1]_i_5_n_0
    SLICE_X126Y141       LUT6 (Prop_lut6_I5_O)        0.332     4.704 f  storage_6_reg_0_7_0_5_i_12/O
                         net (fo=3, routed)           0.438     5.141    storage_6_reg_0_7_0_5_i_12_n_0
    SLICE_X130Y141       LUT6 (Prop_lut6_I0_O)        0.124     5.265 f  vns_roundrobin0_grant[1]_i_10/O
                         net (fo=4, routed)           0.314     5.580    vns_roundrobin0_grant[1]_i_10_n_0
    SLICE_X131Y142       LUT6 (Prop_lut6_I0_O)        0.124     5.704 f  vns_roundrobin2_grant[1]_i_6/O
                         net (fo=2, routed)           0.732     6.436    vns_roundrobin2_grant[1]_i_6_n_0
    SLICE_X131Y141       LUT6 (Prop_lut6_I2_O)        0.124     6.560 r  storage_19_reg_0_15_0_5_i_10/O
                         net (fo=1, routed)           0.735     7.295    storage_19_reg_0_15_0_5_i_10_n_0
    SLICE_X134Y142       LUT6 (Prop_lut6_I5_O)        0.124     7.419 f  storage_19_reg_0_15_0_5_i_2/O
                         net (fo=4, routed)           0.878     8.297    storage_19_reg_0_15_0_5_i_2_n_0
    SLICE_X142Y147       LUT6 (Prop_lut6_I3_O)        0.124     8.421 r  storage_18_reg_0_i_14/O
                         net (fo=10, routed)          0.680     9.101    storage_18_reg_0_i_14_n_0
    SLICE_X142Y154       LUT6 (Prop_lut6_I3_O)        0.124     9.225 r  storage_18_reg_0_i_12/O
                         net (fo=9, routed)           0.666     9.890    storage_18_reg_0_i_12_n_0
    SLICE_X143Y154       LUT4 (Prop_lut4_I2_O)        0.124    10.014 r  storage_18_reg_0_i_3/O
                         net (fo=3, routed)           0.987    11.001    soc_frame_fifo_graycounter1_q_next_binary[7]
    RAMB36_X8Y31         RAMB36E1                                     r  storage_18_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.668    11.668    sys_clk
    RAMB36_X8Y31         RAMB36E1                                     r  storage_18_reg_0/CLKARDCLK
                         clock pessimism              0.000    11.668    
                         clock uncertainty           -0.057    11.611    
    RAMB36_X8Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    11.045    storage_18_reg_0
  -------------------------------------------------------------------
                         required time                         11.045    
                         arrival time                         -11.001    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 soc_videosoc_videosoc_interface_dat_w_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_videosoc_sdram_phaseinjector3_wrdata_storage_full_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.766ns  (logic 0.518ns (5.304%)  route 9.248ns (94.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 11.621 - 10.000 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.681     1.681    sys_clk
    SLICE_X124Y132       FDRE                                         r  soc_videosoc_videosoc_interface_dat_w_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y132       FDRE (Prop_fdre_C_Q)         0.518     2.199 r  soc_videosoc_videosoc_interface_dat_w_reg[4]/Q
                         net (fo=97, routed)          9.248    11.448    p_0_in275_in
    SLICE_X141Y159       FDRE                                         r  soc_videosoc_videosoc_sdram_phaseinjector3_wrdata_storage_full_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.621    11.621    sys_clk
    SLICE_X141Y159       FDRE                                         r  soc_videosoc_videosoc_sdram_phaseinjector3_wrdata_storage_full_reg[12]/C
                         clock pessimism              0.000    11.621    
                         clock uncertainty           -0.057    11.564    
    SLICE_X141Y159       FDRE (Setup_fdre_C_D)       -0.067    11.497    soc_videosoc_videosoc_sdram_phaseinjector3_wrdata_storage_full_reg[12]
  -------------------------------------------------------------------
                         required time                         11.497    
                         arrival time                         -11.448    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 soc_videosoc_videosoc_interface_dat_w_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_videosoc_sdram_phaseinjector3_wrdata_storage_full_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.789ns  (logic 0.518ns (5.292%)  route 9.271ns (94.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.681     1.681    sys_clk
    SLICE_X124Y132       FDRE                                         r  soc_videosoc_videosoc_interface_dat_w_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y132       FDRE (Prop_fdre_C_Q)         0.518     2.199 r  soc_videosoc_videosoc_interface_dat_w_reg[4]/Q
                         net (fo=97, routed)          9.271    11.470    p_0_in275_in
    SLICE_X140Y163       FDRE                                         r  soc_videosoc_videosoc_sdram_phaseinjector3_wrdata_storage_full_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.618    11.618    sys_clk
    SLICE_X140Y163       FDRE                                         r  soc_videosoc_videosoc_sdram_phaseinjector3_wrdata_storage_full_reg[4]/C
                         clock pessimism              0.000    11.618    
                         clock uncertainty           -0.057    11.561    
    SLICE_X140Y163       FDRE (Setup_fdre_C_D)       -0.016    11.545    soc_videosoc_videosoc_sdram_phaseinjector3_wrdata_storage_full_reg[4]
  -------------------------------------------------------------------
                         required time                         11.545    
                         arrival time                         -11.470    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 soc_videosoc_videosoc_interface_dat_w_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_videosoc_sdram_phaseinjector2_wrdata_storage_full_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.778ns  (logic 0.518ns (5.297%)  route 9.260ns (94.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 11.621 - 10.000 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.681     1.681    sys_clk
    SLICE_X124Y132       FDRE                                         r  soc_videosoc_videosoc_interface_dat_w_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y132       FDRE (Prop_fdre_C_Q)         0.518     2.199 r  soc_videosoc_videosoc_interface_dat_w_reg[4]/Q
                         net (fo=97, routed)          9.260    11.460    p_0_in275_in
    SLICE_X142Y160       FDRE                                         r  soc_videosoc_videosoc_sdram_phaseinjector2_wrdata_storage_full_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.621    11.621    sys_clk
    SLICE_X142Y160       FDRE                                         r  soc_videosoc_videosoc_sdram_phaseinjector2_wrdata_storage_full_reg[20]/C
                         clock pessimism              0.000    11.621    
                         clock uncertainty           -0.057    11.564    
    SLICE_X142Y160       FDRE (Setup_fdre_C_D)       -0.028    11.536    soc_videosoc_videosoc_sdram_phaseinjector2_wrdata_storage_full_reg[20]
  -------------------------------------------------------------------
                         required time                         11.536    
                         arrival time                         -11.460    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 soc_videosoc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_18_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.263ns  (logic 1.943ns (20.975%)  route 7.320ns (79.025%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 11.668 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.687     1.687    sys_clk
    SLICE_X117Y143       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y143       FDRE (Prop_fdre_C_Q)         0.419     2.106 f  soc_videosoc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]/Q
                         net (fo=10, routed)          1.067     3.174    soc_videosoc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg__0[3]
    SLICE_X118Y143       LUT5 (Prop_lut5_I2_O)        0.324     3.498 f  vns_roundrobin6_grant[1]_i_5/O
                         net (fo=6, routed)           0.874     4.372    vns_roundrobin6_grant[1]_i_5_n_0
    SLICE_X126Y141       LUT6 (Prop_lut6_I5_O)        0.332     4.704 f  storage_6_reg_0_7_0_5_i_12/O
                         net (fo=3, routed)           0.438     5.141    storage_6_reg_0_7_0_5_i_12_n_0
    SLICE_X130Y141       LUT6 (Prop_lut6_I0_O)        0.124     5.265 f  vns_roundrobin0_grant[1]_i_10/O
                         net (fo=4, routed)           0.314     5.580    vns_roundrobin0_grant[1]_i_10_n_0
    SLICE_X131Y142       LUT6 (Prop_lut6_I0_O)        0.124     5.704 f  vns_roundrobin2_grant[1]_i_6/O
                         net (fo=2, routed)           0.732     6.436    vns_roundrobin2_grant[1]_i_6_n_0
    SLICE_X131Y141       LUT6 (Prop_lut6_I2_O)        0.124     6.560 r  storage_19_reg_0_15_0_5_i_10/O
                         net (fo=1, routed)           0.735     7.295    storage_19_reg_0_15_0_5_i_10_n_0
    SLICE_X134Y142       LUT6 (Prop_lut6_I5_O)        0.124     7.419 f  storage_19_reg_0_15_0_5_i_2/O
                         net (fo=4, routed)           0.878     8.297    storage_19_reg_0_15_0_5_i_2_n_0
    SLICE_X142Y147       LUT6 (Prop_lut6_I3_O)        0.124     8.421 r  storage_18_reg_0_i_14/O
                         net (fo=10, routed)          0.817     9.238    storage_18_reg_0_i_14_n_0
    SLICE_X142Y155       LUT5 (Prop_lut5_I2_O)        0.124     9.362 r  storage_18_reg_0_i_13/O
                         net (fo=2, routed)           0.478     9.840    storage_18_reg_0_i_13_n_0
    SLICE_X142Y155       LUT2 (Prop_lut2_I1_O)        0.124     9.964 r  storage_18_reg_0_i_6/O
                         net (fo=3, routed)           0.987    10.951    soc_frame_fifo_graycounter1_q_next_binary[4]
    RAMB36_X8Y31         RAMB36E1                                     r  storage_18_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.668    11.668    sys_clk
    RAMB36_X8Y31         RAMB36E1                                     r  storage_18_reg_0/CLKARDCLK
                         clock pessimism              0.000    11.668    
                         clock uncertainty           -0.057    11.611    
    RAMB36_X8Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    11.045    storage_18_reg_0
  -------------------------------------------------------------------
                         required time                         11.045    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 soc_videosoc_videosoc_interface_dat_w_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_videosoc_sdram_phaseinjector2_wrdata_storage_full_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.661ns  (logic 0.456ns (4.720%)  route 9.205ns (95.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 11.620 - 10.000 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        1.687     1.687    sys_clk
    SLICE_X113Y148       FDRE                                         r  soc_videosoc_videosoc_interface_dat_w_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y148       FDRE (Prop_fdre_C_Q)         0.456     2.143 r  soc_videosoc_videosoc_interface_dat_w_reg[7]/Q
                         net (fo=89, routed)          9.205    11.349    soc_videosoc_videosoc_interface_dat_w_reg_n_0_[7]
    SLICE_X142Y161       FDRE                                         r  soc_videosoc_videosoc_sdram_phaseinjector2_wrdata_storage_full_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6352, routed)        1.620    11.620    sys_clk
    SLICE_X142Y161       FDRE                                         r  soc_videosoc_videosoc_sdram_phaseinjector2_wrdata_storage_full_reg[15]/C
                         clock pessimism              0.000    11.620    
                         clock uncertainty           -0.057    11.563    
    SLICE_X142Y161       FDRE (Setup_fdre_C_D)       -0.028    11.535    soc_videosoc_videosoc_sdram_phaseinjector2_wrdata_storage_full_reg[15]
  -------------------------------------------------------------------
                         required time                         11.535    
                         arrival time                         -11.349    
  -------------------------------------------------------------------
                         slack                                  0.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 lm32_cpu/mc_arithmetic/a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.872%)  route 0.165ns (44.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.660     0.660    lm32_cpu/mc_arithmetic/out
    SLICE_X120Y99        FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y99        FDRE (Prop_fdre_C_Q)         0.164     0.824 r  lm32_cpu/mc_arithmetic/a_reg[6]/Q
                         net (fo=2, routed)           0.165     0.989    lm32_cpu/instruction_unit/a_reg[30][6]
    SLICE_X120Y100       LUT5 (Prop_lut5_I3_O)        0.045     1.034 r  lm32_cpu/instruction_unit/a[7]_i_1/O
                         net (fo=1, routed)           0.000     1.034    lm32_cpu/mc_arithmetic/pc_f_reg[31][6]
    SLICE_X120Y100       FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.865     0.865    lm32_cpu/mc_arithmetic/out
    SLICE_X120Y100       FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[7]/C
                         clock pessimism             -0.005     0.860    
    SLICE_X120Y100       FDRE (Hold_fdre_C_D)         0.121     0.981    lm32_cpu/mc_arithmetic/a_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/pc_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/pc_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.194%)  route 0.185ns (56.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.661     0.661    lm32_cpu/instruction_unit/out
    SLICE_X129Y99        FDRE                                         r  lm32_cpu/instruction_unit/pc_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y99        FDRE (Prop_fdre_C_Q)         0.141     0.802 r  lm32_cpu/instruction_unit/pc_d_reg[4]/Q
                         net (fo=4, routed)           0.185     0.988    lm32_cpu/instruction_unit/pc_d[4]
    SLICE_X130Y101       FDRE                                         r  lm32_cpu/instruction_unit/pc_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.866     0.866    lm32_cpu/instruction_unit/out
    SLICE_X130Y101       FDRE                                         r  lm32_cpu/instruction_unit/pc_x_reg[4]/C
                         clock pessimism             -0.005     0.861    
    SLICE_X130Y101       FDRE (Hold_fdre_C_D)         0.070     0.931    lm32_cpu/instruction_unit/pc_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 soc_videosoc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_videosoc_sdram_bankmachine0_row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.643%)  route 0.266ns (65.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.594     0.594    sys_clk
    SLICE_X125Y146       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y146       FDRE (Prop_fdre_C_Q)         0.141     0.735 r  soc_videosoc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[14]/Q
                         net (fo=4, routed)           0.266     1.001    p_0_in12_in[7]
    SLICE_X124Y151       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine0_row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.863     0.863    sys_clk
    SLICE_X124Y151       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine0_row_reg[7]/C
                         clock pessimism              0.000     0.863    
    SLICE_X124Y151       FDRE (Hold_fdre_C_D)         0.060     0.924    soc_videosoc_videosoc_sdram_bankmachine0_row_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_tx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.579%)  route 0.206ns (59.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.585     0.585    sys_clk
    SLICE_X118Y119       FDRE                                         r  soc_videosoc_uart_tx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y119       FDRE (Prop_fdre_C_Q)         0.141     0.726 r  soc_videosoc_uart_tx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.206     0.932    storage_reg_0_15_6_9/ADDRD2
    SLICE_X116Y120       RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.853     0.853    storage_reg_0_15_6_9/WCLK
    SLICE_X116Y120       RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.255     0.598    
    SLICE_X116Y120       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.852    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_tx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.579%)  route 0.206ns (59.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.585     0.585    sys_clk
    SLICE_X118Y119       FDRE                                         r  soc_videosoc_uart_tx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y119       FDRE (Prop_fdre_C_Q)         0.141     0.726 r  soc_videosoc_uart_tx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.206     0.932    storage_reg_0_15_6_9/ADDRD2
    SLICE_X116Y120       RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.853     0.853    storage_reg_0_15_6_9/WCLK
    SLICE_X116Y120       RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.255     0.598    
    SLICE_X116Y120       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.852    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_tx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.579%)  route 0.206ns (59.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.585     0.585    sys_clk
    SLICE_X118Y119       FDRE                                         r  soc_videosoc_uart_tx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y119       FDRE (Prop_fdre_C_Q)         0.141     0.726 r  soc_videosoc_uart_tx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.206     0.932    storage_reg_0_15_6_9/ADDRD2
    SLICE_X116Y120       RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.853     0.853    storage_reg_0_15_6_9/WCLK
    SLICE_X116Y120       RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.255     0.598    
    SLICE_X116Y120       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.852    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_tx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.579%)  route 0.206ns (59.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.585     0.585    sys_clk
    SLICE_X118Y119       FDRE                                         r  soc_videosoc_uart_tx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y119       FDRE (Prop_fdre_C_Q)         0.141     0.726 r  soc_videosoc_uart_tx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.206     0.932    storage_reg_0_15_6_9/ADDRD2
    SLICE_X116Y120       RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.853     0.853    storage_reg_0_15_6_9/WCLK
    SLICE_X116Y120       RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.255     0.598    
    SLICE_X116Y120       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.852    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_tx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.579%)  route 0.206ns (59.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.585     0.585    sys_clk
    SLICE_X118Y119       FDRE                                         r  soc_videosoc_uart_tx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y119       FDRE (Prop_fdre_C_Q)         0.141     0.726 r  soc_videosoc_uart_tx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.206     0.932    storage_reg_0_15_6_9/ADDRD2
    SLICE_X116Y120       RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.853     0.853    storage_reg_0_15_6_9/WCLK
    SLICE_X116Y120       RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.255     0.598    
    SLICE_X116Y120       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.852    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_tx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.579%)  route 0.206ns (59.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.585     0.585    sys_clk
    SLICE_X118Y119       FDRE                                         r  soc_videosoc_uart_tx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y119       FDRE (Prop_fdre_C_Q)         0.141     0.726 r  soc_videosoc_uart_tx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.206     0.932    storage_reg_0_15_6_9/ADDRD2
    SLICE_X116Y120       RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.853     0.853    storage_reg_0_15_6_9/WCLK
    SLICE_X116Y120       RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.255     0.598    
    SLICE_X116Y120       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.852    storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_tx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.579%)  route 0.206ns (59.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.585     0.585    sys_clk
    SLICE_X118Y119       FDRE                                         r  soc_videosoc_uart_tx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y119       FDRE (Prop_fdre_C_Q)         0.141     0.726 r  soc_videosoc_uart_tx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.206     0.932    storage_reg_0_15_6_9/ADDRD2
    SLICE_X116Y120       RAMS32                                       r  storage_reg_0_15_6_9/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6352, routed)        0.853     0.853    storage_reg_0_15_6_9/WCLK
    SLICE_X116Y120       RAMS32                                       r  storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.255     0.598    
    SLICE_X116Y120       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     0.852    storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y41      lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X7Y40      lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y42     mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y42     mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y40     mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y40     mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y18     memadr_reg_3/CLKARDCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y136   storage_23_reg_0_1_84_89/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y136   storage_23_reg_0_1_84_89/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y136   storage_23_reg_0_1_84_89/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y136   storage_23_reg_0_1_84_89/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y136   storage_23_reg_0_1_84_89/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X136Y136   storage_23_reg_0_1_84_89/RAMC_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y103   lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y103   lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y103   lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y103   lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y103   lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y103   lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_videosoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.683ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y126       FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.075     0.075    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X138Y126       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     3.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     3.305 r  BUFG_3/O
                         net (fo=10, routed)          0.583     3.888    clk200_clk
    SLICE_X138Y126       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.888    
                         clock uncertainty           -0.125     3.763    
    SLICE_X138Y126       FDPE (Setup_fdpe_C_D)       -0.005     3.758    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.758    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  3.683    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.491ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X51Y100        FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y3        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         0.587     2.587    eth_rx_clk
    SLICE_X51Y100        FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.587    
                         clock uncertainty           -0.025     2.562    
    SLICE_X51Y100        FDPE (Setup_fdpe_C_D)       -0.005     2.557    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.557    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.491    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.345ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.075     0.075    vns_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X50Y100        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y4        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, routed)         0.587     2.587    eth_tx_clk
    SLICE_X50Y100        FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     2.587    
                         clock uncertainty           -0.161     2.425    
    SLICE_X50Y100        FDPE (Setup_fdpe_C_D)       -0.005     2.420    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.420    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.345    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  hdmi_in0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.365ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.109ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y129       FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X158Y129       FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y10       BUFG                         0.000     2.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.638     2.638    hdmi_in0_pix_clk
    SLICE_X158Y129       FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.638    
                         clock uncertainty           -0.172     2.465    
    SLICE_X158Y129       FDPE (Setup_fdpe_C_D)       -0.035     2.430    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.430    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.365    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pix1p25x_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.368ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 FDPE_12/Q
                            (internal pin)
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.109ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y130       FDPE                         0.000     0.000 r  FDPE_12/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X158Y130       FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_9/O
                         net (fo=471, routed)         0.639     2.639    pix1p25x_clk
    SLICE_X158Y130       FDPE                                         r  FDPE_13/C
                         clock pessimism              0.000     2.639    
                         clock uncertainty           -0.170     2.469    
    SLICE_X158Y130       FDPE (Setup_fdpe_C_D)       -0.035     2.434    FDPE_13
  -------------------------------------------------------------------
                         required time                          2.434    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.368    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.384ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y128       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X135Y128       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=6352, routed)        0.585     2.585    sys_clk
    SLICE_X135Y128       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.585    
                         clock uncertainty           -0.129     2.455    
    SLICE_X135Y128       FDPE (Setup_fdpe_C_D)       -0.005     2.450    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.450    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.384    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------------+
Reference          | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal                |
Clock              | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                   |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------------+
clk100             | cpu_reset        | FDPE           | -        |     0.586 (r) | FAST    |     1.919 (r) | SLOW    | soc_videosoc_pll_clk200 |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.263 (r) | FAST    |     5.177 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.191 (f) | FAST    |     5.177 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.268 (r) | FAST    |     5.177 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.196 (f) | FAST    |     5.177 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.274 (r) | FAST    |     5.185 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.202 (f) | FAST    |     5.185 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.247 (r) | FAST    |     5.162 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.175 (f) | FAST    |     5.162 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.245 (r) | FAST    |     5.160 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.173 (f) | FAST    |     5.160 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.267 (r) | FAST    |     5.177 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.195 (f) | FAST    |     5.177 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.262 (r) | FAST    |     5.176 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.190 (f) | FAST    |     5.176 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.277 (r) | FAST    |     5.187 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.205 (f) | FAST    |     5.187 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.259 (r) | FAST    |     5.176 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (f) | FAST    |     5.176 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.248 (r) | FAST    |     5.165 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.176 (f) | FAST    |     5.165 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.271 (r) | FAST    |     5.188 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.199 (f) | FAST    |     5.188 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.169 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.169 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.256 (r) | FAST    |     5.173 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.184 (f) | FAST    |     5.173 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.241 (r) | FAST    |     5.159 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.169 (f) | FAST    |     5.159 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.258 (r) | FAST    |     5.176 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.186 (f) | FAST    |     5.176 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.168 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.168 (f) | SLOW    | soc_videosoc_pll_sys4x  |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                         |
sys_clk            | cpu_reset        | FDPE           | -        |     4.108 (r) | SLOW    |    -1.196 (r) | FAST    |                         |
sys_clk            | eth_mdio         | FDRE           | -        |     5.246 (r) | SLOW    |    -2.152 (r) | FAST    |                         |
sys_clk            | hdmi_in_scl      | FDRE           | -        |     1.927 (r) | SLOW    |    -0.222 (r) | FAST    |                         |
sys_clk            | hdmi_in_sda      | FDRE           | -        |     2.021 (r) | SLOW    |    -0.267 (r) | FAST    |                         |
sys_clk            | serial_rx        | FDRE           | -        |     5.534 (r) | SLOW    |    -2.154 (r) | FAST    |                         |
sys_clk            | spiflash_1x_miso | FDRE           | -        |     5.749 (r) | SLOW    |    -2.010 (r) | FAST    |                         |
sys_clk            | user_sw0         | FDRE           | -        |    11.455 (r) | SLOW    |    -2.797 (r) | FAST    |                         |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------------+


Output Ports Clock-to-out

--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------+
Reference           | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                   |
Clock               | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                      |
--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------+
clk100              | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
eth_rx_clk          | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | soc_ethphy_pll_clk_tx90    |
eth_rx_clk          | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | soc_ethphy_pll_clk_tx90    |
eth_tx_clk          | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_clk_n   | OSERDESE2 (IO) | -     |      4.355 (r) | SLOW    |      1.459 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_clk_p   | OSERDESE2 (IO) | -     |      4.354 (r) | SLOW    |      1.458 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data0_n | OSERDESE2 (IO) | -     |      4.369 (r) | SLOW    |      1.473 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data0_p | OSERDESE2 (IO) | -     |      4.368 (r) | SLOW    |      1.472 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data1_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.482 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data1_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.481 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data2_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.484 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data2_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.483 (r) | FAST    |                            |
sys_clk             | ddram_dq[0]      | FDRE           | -     |      6.727 (r) | SLOW    |      1.643 (r) | FAST    |                            |
sys_clk             | ddram_dq[1]      | FDRE           | -     |      6.403 (r) | SLOW    |      1.478 (r) | FAST    |                            |
sys_clk             | ddram_dq[2]      | FDRE           | -     |      6.403 (r) | SLOW    |      1.470 (r) | FAST    |                            |
sys_clk             | ddram_dq[3]      | FDRE           | -     |      6.890 (r) | SLOW    |      1.738 (r) | FAST    |                            |
sys_clk             | ddram_dq[4]      | FDRE           | -     |      7.040 (r) | SLOW    |      1.805 (r) | FAST    |                            |
sys_clk             | ddram_dq[5]      | FDRE           | -     |      6.263 (r) | SLOW    |      1.422 (r) | FAST    |                            |
sys_clk             | ddram_dq[6]      | FDRE           | -     |      6.719 (r) | SLOW    |      1.638 (r) | FAST    |                            |
sys_clk             | ddram_dq[7]      | FDRE           | -     |      6.415 (r) | SLOW    |      1.482 (r) | FAST    |                            |
sys_clk             | ddram_dq[8]      | FDRE           | -     |      7.032 (r) | SLOW    |      1.787 (r) | FAST    |                            |
sys_clk             | ddram_dq[9]      | FDRE           | -     |      7.566 (r) | SLOW    |      2.048 (r) | FAST    |                            |
sys_clk             | ddram_dq[10]     | FDRE           | -     |      7.204 (r) | SLOW    |      1.862 (r) | FAST    |                            |
sys_clk             | ddram_dq[11]     | FDRE           | -     |      7.497 (r) | SLOW    |      2.007 (r) | FAST    |                            |
sys_clk             | ddram_dq[12]     | FDRE           | -     |      7.558 (r) | SLOW    |      2.034 (r) | FAST    |                            |
sys_clk             | ddram_dq[13]     | FDRE           | -     |      7.718 (r) | SLOW    |      2.124 (r) | FAST    |                            |
sys_clk             | ddram_dq[14]     | FDRE           | -     |      7.647 (r) | SLOW    |      2.065 (r) | FAST    |                            |
sys_clk             | ddram_dq[15]     | FDRE           | -     |      7.858 (r) | SLOW    |      2.170 (r) | FAST    |                            |
sys_clk             | ddram_dqs_n[0]   | FDRE           | -     |      6.576 (r) | SLOW    |      1.557 (r) | FAST    |                            |
sys_clk             | ddram_dqs_n[1]   | FDRE           | -     |      7.788 (r) | SLOW    |      2.100 (r) | FAST    |                            |
sys_clk             | ddram_dqs_p[0]   | FDRE           | -     |      6.577 (r) | SLOW    |      1.559 (r) | FAST    |                            |
sys_clk             | ddram_dqs_p[1]   | FDRE           | -     |      7.789 (r) | SLOW    |      2.097 (r) | FAST    |                            |
sys_clk             | eth_mdc          | FDRE           | -     |     12.336 (r) | SLOW    |      4.792 (r) | FAST    |                            |
sys_clk             | eth_mdio         | FDSE           | -     |     12.667 (r) | SLOW    |      4.676 (r) | FAST    |                            |
sys_clk             | eth_rst_n        | FDRE           | -     |     12.131 (r) | SLOW    |      3.373 (r) | FAST    |                            |
sys_clk             | hdmi_in_hpd_en   | FDRE           | -     |     10.884 (r) | SLOW    |      4.012 (r) | FAST    |                            |
sys_clk             | hdmi_in_sda      | FDSE           | -     |      8.543 (r) | SLOW    |      2.544 (r) | FAST    |                            |
sys_clk             | oled_dc          | FDRE           | -     |     11.787 (r) | SLOW    |      4.409 (r) | FAST    |                            |
sys_clk             | oled_res         | FDRE           | -     |     10.322 (r) | SLOW    |      3.541 (r) | FAST    |                            |
sys_clk             | oled_sclk        | FDRE           | -     |     10.167 (r) | SLOW    |      3.457 (r) | FAST    |                            |
sys_clk             | oled_sdin        | FDRE           | -     |      9.890 (r) | SLOW    |      3.353 (r) | FAST    |                            |
sys_clk             | oled_vbat        | FDRE           | -     |     11.557 (r) | SLOW    |      4.230 (r) | FAST    |                            |
sys_clk             | oled_vdd         | FDRE           | -     |     11.781 (r) | SLOW    |      4.400 (r) | FAST    |                            |
sys_clk             | serial_tx        | FDSE           | -     |      9.835 (r) | SLOW    |      3.324 (r) | FAST    |                            |
sys_clk             | spiflash_1x_cs_n | FDRE           | -     |     11.379 (r) | SLOW    |      3.746 (r) | FAST    |                            |
sys_clk             | spiflash_1x_mosi | FDRE           | -     |     13.513 (r) | SLOW    |      4.640 (r) | FAST    |                            |
--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------+


Setup between Clocks

------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source            | Destination         |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock             | Clock               | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100            | clk100              |         2.140 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | eth_rx_clk          |         6.578 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_rx_clk          |         5.497 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | eth_tx_clk          |         7.627 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_tx_clk          |         5.601 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | hdmi_in0_pix_clk    |         6.748 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | hdmi_in0_pix_clk    |         3.998 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_in0_pix_clk    |         2.217 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix5x_clk |         2.429 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix_clk   |         6.809 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_out0_pix_clk   |         6.209 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | pix1p25x_clk        |         4.675 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | pix1p25x_clk        |         4.945 | SLOW    |               |         |               |         |               |         |
sys_clk           | pix1p25x_clk        |         2.015 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | sys_clk             |         1.421 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | sys_clk             |         1.965 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | sys_clk             |         2.177 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | sys_clk             |         7.814 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | sys_clk             |         3.327 | SLOW    |               |         |               |         |               |         |
sys_clk           | sys_clk             |         9.985 | SLOW    |               |         |               |         |               |         |
------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.018 ns
Ideal Clock Offset to Actual Clock: 3.178 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.263 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.191 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.268 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.196 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.274 (r) | FAST    |   5.185 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.202 (f) | FAST    |   5.185 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.247 (r) | FAST    |   5.162 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.175 (f) | FAST    |   5.162 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.245 (r) | FAST    |   5.160 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.173 (f) | FAST    |   5.160 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.267 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.195 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.262 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.190 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.277 (r) | FAST    |   5.187 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.205 (f) | FAST    |   5.187 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.259 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.187 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.248 (r) | FAST    |   5.165 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.176 (f) | FAST    |   5.165 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.271 (r) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.199 (f) | FAST    |   5.188 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.251 (r) | FAST    |   5.169 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.179 (f) | FAST    |   5.169 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.256 (r) | FAST    |   5.173 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.184 (f) | FAST    |   5.173 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.241 (r) | FAST    |   5.159 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.169 (f) | FAST    |   5.159 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.258 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.186 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.251 (r) | FAST    |   5.168 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.179 (f) | FAST    |   5.168 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.169 (f) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.596 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.727 (r) | SLOW    |   1.643 (r) | FAST    |    0.465 |
ddram_dq[1]        |   6.403 (r) | SLOW    |   1.478 (r) | FAST    |    0.140 |
ddram_dq[2]        |   6.403 (r) | SLOW    |   1.470 (r) | FAST    |    0.140 |
ddram_dq[3]        |   6.890 (r) | SLOW    |   1.738 (r) | FAST    |    0.627 |
ddram_dq[4]        |   7.040 (r) | SLOW    |   1.805 (r) | FAST    |    0.777 |
ddram_dq[5]        |   6.263 (r) | SLOW    |   1.422 (r) | FAST    |    0.000 |
ddram_dq[6]        |   6.719 (r) | SLOW    |   1.638 (r) | FAST    |    0.457 |
ddram_dq[7]        |   6.415 (r) | SLOW    |   1.482 (r) | FAST    |    0.152 |
ddram_dq[8]        |   7.032 (r) | SLOW    |   1.787 (r) | FAST    |    0.769 |
ddram_dq[9]        |   7.566 (r) | SLOW    |   2.048 (r) | FAST    |    1.303 |
ddram_dq[10]       |   7.204 (r) | SLOW    |   1.862 (r) | FAST    |    0.941 |
ddram_dq[11]       |   7.497 (r) | SLOW    |   2.007 (r) | FAST    |    1.235 |
ddram_dq[12]       |   7.558 (r) | SLOW    |   2.034 (r) | FAST    |    1.296 |
ddram_dq[13]       |   7.718 (r) | SLOW    |   2.124 (r) | FAST    |    1.456 |
ddram_dq[14]       |   7.647 (r) | SLOW    |   2.065 (r) | FAST    |    1.384 |
ddram_dq[15]       |   7.858 (r) | SLOW    |   2.170 (r) | FAST    |    1.596 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.858 (r) | SLOW    |   1.422 (r) | FAST    |    1.596 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.213 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.576 (r) | SLOW    |   1.557 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.788 (r) | SLOW    |   2.100 (r) | FAST    |    1.212 |
ddram_dqs_p[0]     |   6.577 (r) | SLOW    |   1.559 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   7.789 (r) | SLOW    |   2.097 (r) | FAST    |    1.213 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.789 (r) | SLOW    |   1.557 (r) | FAST    |    1.213 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




