
F0_LEDblink.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000bb4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08000c74  08000c74  00010c74  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08000ca4  08000ca4  00010ca4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000ca8  08000ca8  00010ca8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08000cac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000020  2000000c  08000cb8  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  2000002c  08000cb8  0002002c  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00002f25  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000ec7  00000000  00000000  00022f59  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000d4f  00000000  00000000  00023e20  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000002e8  00000000  00000000  00024b70  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000003c8  00000000  00000000  00024e58  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00001926  00000000  00000000  00025220  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00000f2f  00000000  00000000  00026b46  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00027a75  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000668  00000000  00000000  00027af4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08000c5c 	.word	0x08000c5c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08000c5c 	.word	0x08000c5c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000220:	b570      	push	{r4, r5, r6, lr}
 8000222:	0005      	movs	r5, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000224:	20fa      	movs	r0, #250	; 0xfa
 8000226:	4b0d      	ldr	r3, [pc, #52]	; (800025c <HAL_InitTick+0x3c>)
 8000228:	0080      	lsls	r0, r0, #2
 800022a:	7819      	ldrb	r1, [r3, #0]
 800022c:	f7ff ff6c 	bl	8000108 <__udivsi3>
 8000230:	4b0b      	ldr	r3, [pc, #44]	; (8000260 <HAL_InitTick+0x40>)
 8000232:	0001      	movs	r1, r0
 8000234:	6818      	ldr	r0, [r3, #0]
 8000236:	f7ff ff67 	bl	8000108 <__udivsi3>
 800023a:	f000 f885 	bl	8000348 <HAL_SYSTICK_Config>
 800023e:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8000240:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000242:	2c00      	cmp	r4, #0
 8000244:	d109      	bne.n	800025a <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000246:	2d03      	cmp	r5, #3
 8000248:	d807      	bhi.n	800025a <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800024a:	3802      	subs	r0, #2
 800024c:	0022      	movs	r2, r4
 800024e:	0029      	movs	r1, r5
 8000250:	f000 f83e 	bl	80002d0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000254:	0020      	movs	r0, r4
 8000256:	4b03      	ldr	r3, [pc, #12]	; (8000264 <HAL_InitTick+0x44>)
 8000258:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 800025a:	bd70      	pop	{r4, r5, r6, pc}
 800025c:	20000000 	.word	0x20000000
 8000260:	20000008 	.word	0x20000008
 8000264:	20000004 	.word	0x20000004

08000268 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000268:	2310      	movs	r3, #16
 800026a:	4a06      	ldr	r2, [pc, #24]	; (8000284 <HAL_Init+0x1c>)
{
 800026c:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800026e:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000270:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000272:	430b      	orrs	r3, r1
 8000274:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000276:	f7ff ffd3 	bl	8000220 <HAL_InitTick>
  HAL_MspInit();
 800027a:	f000 fc67 	bl	8000b4c <HAL_MspInit>
}
 800027e:	2000      	movs	r0, #0
 8000280:	bd10      	pop	{r4, pc}
 8000282:	46c0      	nop			; (mov r8, r8)
 8000284:	40022000 	.word	0x40022000

08000288 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000288:	4a03      	ldr	r2, [pc, #12]	; (8000298 <HAL_IncTick+0x10>)
 800028a:	4b04      	ldr	r3, [pc, #16]	; (800029c <HAL_IncTick+0x14>)
 800028c:	6811      	ldr	r1, [r2, #0]
 800028e:	781b      	ldrb	r3, [r3, #0]
 8000290:	185b      	adds	r3, r3, r1
 8000292:	6013      	str	r3, [r2, #0]
}
 8000294:	4770      	bx	lr
 8000296:	46c0      	nop			; (mov r8, r8)
 8000298:	20000028 	.word	0x20000028
 800029c:	20000000 	.word	0x20000000

080002a0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80002a0:	4b01      	ldr	r3, [pc, #4]	; (80002a8 <HAL_GetTick+0x8>)
 80002a2:	6818      	ldr	r0, [r3, #0]
}
 80002a4:	4770      	bx	lr
 80002a6:	46c0      	nop			; (mov r8, r8)
 80002a8:	20000028 	.word	0x20000028

080002ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80002ac:	b570      	push	{r4, r5, r6, lr}
 80002ae:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80002b0:	f7ff fff6 	bl	80002a0 <HAL_GetTick>
 80002b4:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002b6:	1c63      	adds	r3, r4, #1
 80002b8:	d002      	beq.n	80002c0 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80002ba:	4b04      	ldr	r3, [pc, #16]	; (80002cc <HAL_Delay+0x20>)
 80002bc:	781b      	ldrb	r3, [r3, #0]
 80002be:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002c0:	f7ff ffee 	bl	80002a0 <HAL_GetTick>
 80002c4:	1b40      	subs	r0, r0, r5
 80002c6:	4284      	cmp	r4, r0
 80002c8:	d8fa      	bhi.n	80002c0 <HAL_Delay+0x14>
  {
  }
}
 80002ca:	bd70      	pop	{r4, r5, r6, pc}
 80002cc:	20000000 	.word	0x20000000

080002d0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002d0:	b570      	push	{r4, r5, r6, lr}
 80002d2:	0189      	lsls	r1, r1, #6
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80002d4:	2800      	cmp	r0, #0
 80002d6:	db12      	blt.n	80002fe <HAL_NVIC_SetPriority+0x2e>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002d8:	0883      	lsrs	r3, r0, #2
 80002da:	4a13      	ldr	r2, [pc, #76]	; (8000328 <HAL_NVIC_SetPriority+0x58>)
 80002dc:	2403      	movs	r4, #3
 80002de:	009b      	lsls	r3, r3, #2
 80002e0:	189b      	adds	r3, r3, r2
 80002e2:	22ff      	movs	r2, #255	; 0xff
 80002e4:	4020      	ands	r0, r4
 80002e6:	40a0      	lsls	r0, r4
 80002e8:	0014      	movs	r4, r2
 80002ea:	25c0      	movs	r5, #192	; 0xc0
 80002ec:	4084      	lsls	r4, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002ee:	4011      	ands	r1, r2
 80002f0:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002f2:	00ad      	lsls	r5, r5, #2
 80002f4:	595e      	ldr	r6, [r3, r5]
 80002f6:	43a6      	bics	r6, r4
 80002f8:	4331      	orrs	r1, r6
 80002fa:	5159      	str	r1, [r3, r5]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80002fc:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002fe:	2403      	movs	r4, #3
 8000300:	230f      	movs	r3, #15
 8000302:	b2c0      	uxtb	r0, r0
 8000304:	4003      	ands	r3, r0
 8000306:	4020      	ands	r0, r4
 8000308:	40a0      	lsls	r0, r4
 800030a:	34fc      	adds	r4, #252	; 0xfc
 800030c:	0025      	movs	r5, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800030e:	4021      	ands	r1, r4
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000310:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000312:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000314:	3b08      	subs	r3, #8
 8000316:	4a05      	ldr	r2, [pc, #20]	; (800032c <HAL_NVIC_SetPriority+0x5c>)
 8000318:	089b      	lsrs	r3, r3, #2
 800031a:	009b      	lsls	r3, r3, #2
 800031c:	189b      	adds	r3, r3, r2
 800031e:	69da      	ldr	r2, [r3, #28]
 8000320:	43aa      	bics	r2, r5
 8000322:	4311      	orrs	r1, r2
 8000324:	61d9      	str	r1, [r3, #28]
 8000326:	e7e9      	b.n	80002fc <HAL_NVIC_SetPriority+0x2c>
 8000328:	e000e100 	.word	0xe000e100
 800032c:	e000ed00 	.word	0xe000ed00

08000330 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000330:	2800      	cmp	r0, #0
 8000332:	db05      	blt.n	8000340 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000334:	231f      	movs	r3, #31
 8000336:	4018      	ands	r0, r3
 8000338:	3b1e      	subs	r3, #30
 800033a:	4083      	lsls	r3, r0
 800033c:	4a01      	ldr	r2, [pc, #4]	; (8000344 <HAL_NVIC_EnableIRQ+0x14>)
 800033e:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000340:	4770      	bx	lr
 8000342:	46c0      	nop			; (mov r8, r8)
 8000344:	e000e100 	.word	0xe000e100

08000348 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000348:	4a09      	ldr	r2, [pc, #36]	; (8000370 <HAL_SYSTICK_Config+0x28>)
 800034a:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 800034c:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800034e:	4293      	cmp	r3, r2
 8000350:	d80d      	bhi.n	800036e <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000352:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000354:	4a07      	ldr	r2, [pc, #28]	; (8000374 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000356:	4808      	ldr	r0, [pc, #32]	; (8000378 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000358:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800035a:	6a03      	ldr	r3, [r0, #32]
 800035c:	0609      	lsls	r1, r1, #24
 800035e:	021b      	lsls	r3, r3, #8
 8000360:	0a1b      	lsrs	r3, r3, #8
 8000362:	430b      	orrs	r3, r1
 8000364:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000366:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000368:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800036a:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800036c:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800036e:	4770      	bx	lr
 8000370:	00ffffff 	.word	0x00ffffff
 8000374:	e000e010 	.word	0xe000e010
 8000378:	e000ed00 	.word	0xe000ed00

0800037c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 800037c:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800037e:	680b      	ldr	r3, [r1, #0]
{ 
 8000380:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000382:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00u;
 8000384:	2300      	movs	r3, #0
{ 
 8000386:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000388:	9a02      	ldr	r2, [sp, #8]
 800038a:	40da      	lsrs	r2, r3
 800038c:	d101      	bne.n	8000392 <HAL_GPIO_Init+0x16>
      }
    }

    position++;
  } 
}
 800038e:	b007      	add	sp, #28
 8000390:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000392:	2201      	movs	r2, #1
 8000394:	409a      	lsls	r2, r3
 8000396:	9203      	str	r2, [sp, #12]
 8000398:	9903      	ldr	r1, [sp, #12]
 800039a:	9a02      	ldr	r2, [sp, #8]
 800039c:	400a      	ands	r2, r1
 800039e:	9200      	str	r2, [sp, #0]
    if (iocurrent != 0x00u)
 80003a0:	d100      	bne.n	80003a4 <HAL_GPIO_Init+0x28>
 80003a2:	e08c      	b.n	80004be <HAL_GPIO_Init+0x142>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80003a4:	9a01      	ldr	r2, [sp, #4]
 80003a6:	2110      	movs	r1, #16
 80003a8:	6852      	ldr	r2, [r2, #4]
 80003aa:	0016      	movs	r6, r2
 80003ac:	438e      	bics	r6, r1
 80003ae:	2e02      	cmp	r6, #2
 80003b0:	d10e      	bne.n	80003d0 <HAL_GPIO_Init+0x54>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80003b2:	2507      	movs	r5, #7
 80003b4:	401d      	ands	r5, r3
 80003b6:	00ad      	lsls	r5, r5, #2
 80003b8:	3901      	subs	r1, #1
 80003ba:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3u];
 80003bc:	08dc      	lsrs	r4, r3, #3
 80003be:	00a4      	lsls	r4, r4, #2
 80003c0:	1904      	adds	r4, r0, r4
 80003c2:	6a27      	ldr	r7, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80003c4:	438f      	bics	r7, r1
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80003c6:	9901      	ldr	r1, [sp, #4]
 80003c8:	6909      	ldr	r1, [r1, #16]
 80003ca:	40a9      	lsls	r1, r5
 80003cc:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3u] = temp;
 80003ce:	6227      	str	r7, [r4, #32]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80003d0:	2403      	movs	r4, #3
 80003d2:	005f      	lsls	r7, r3, #1
 80003d4:	40bc      	lsls	r4, r7
 80003d6:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 80003d8:	6805      	ldr	r5, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003da:	3e01      	subs	r6, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80003dc:	4025      	ands	r5, r4
 80003de:	46ac      	mov	ip, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80003e0:	2503      	movs	r5, #3
 80003e2:	4015      	ands	r5, r2
 80003e4:	40bd      	lsls	r5, r7
 80003e6:	4661      	mov	r1, ip
 80003e8:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 80003ea:	6005      	str	r5, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003ec:	2e01      	cmp	r6, #1
 80003ee:	d80f      	bhi.n	8000410 <HAL_GPIO_Init+0x94>
        temp |= (GPIO_Init->Speed << (position * 2u));
 80003f0:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR;
 80003f2:	6886      	ldr	r6, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80003f4:	68cd      	ldr	r5, [r1, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80003f6:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 80003f8:	40bd      	lsls	r5, r7
 80003fa:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 80003fc:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 80003fe:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000400:	9903      	ldr	r1, [sp, #12]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000402:	0915      	lsrs	r5, r2, #4
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000404:	438e      	bics	r6, r1
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000406:	2101      	movs	r1, #1
 8000408:	400d      	ands	r5, r1
 800040a:	409d      	lsls	r5, r3
 800040c:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 800040e:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 8000410:	68c5      	ldr	r5, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000412:	9901      	ldr	r1, [sp, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000414:	402c      	ands	r4, r5
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000416:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000418:	2180      	movs	r1, #128	; 0x80
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800041a:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800041c:	0549      	lsls	r1, r1, #21
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800041e:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8000420:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000422:	420a      	tst	r2, r1
 8000424:	d04b      	beq.n	80004be <HAL_GPIO_Init+0x142>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000426:	2101      	movs	r1, #1
 8000428:	4c26      	ldr	r4, [pc, #152]	; (80004c4 <HAL_GPIO_Init+0x148>)
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800042a:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800042c:	69a5      	ldr	r5, [r4, #24]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800042e:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000430:	430d      	orrs	r5, r1
 8000432:	61a5      	str	r5, [r4, #24]
 8000434:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2u];
 8000436:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000438:	400c      	ands	r4, r1
 800043a:	9405      	str	r4, [sp, #20]
 800043c:	9c05      	ldr	r4, [sp, #20]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800043e:	240f      	movs	r4, #15
 8000440:	4921      	ldr	r1, [pc, #132]	; (80004c8 <HAL_GPIO_Init+0x14c>)
 8000442:	00ad      	lsls	r5, r5, #2
 8000444:	00b6      	lsls	r6, r6, #2
 8000446:	186d      	adds	r5, r5, r1
 8000448:	40b4      	lsls	r4, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800044a:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2u];
 800044c:	68af      	ldr	r7, [r5, #8]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800044e:	05c9      	lsls	r1, r1, #23
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000450:	43a7      	bics	r7, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000452:	2400      	movs	r4, #0
 8000454:	4288      	cmp	r0, r1
 8000456:	d00c      	beq.n	8000472 <HAL_GPIO_Init+0xf6>
 8000458:	491c      	ldr	r1, [pc, #112]	; (80004cc <HAL_GPIO_Init+0x150>)
 800045a:	3401      	adds	r4, #1
 800045c:	4288      	cmp	r0, r1
 800045e:	d008      	beq.n	8000472 <HAL_GPIO_Init+0xf6>
 8000460:	491b      	ldr	r1, [pc, #108]	; (80004d0 <HAL_GPIO_Init+0x154>)
 8000462:	3401      	adds	r4, #1
 8000464:	4288      	cmp	r0, r1
 8000466:	d004      	beq.n	8000472 <HAL_GPIO_Init+0xf6>
 8000468:	491a      	ldr	r1, [pc, #104]	; (80004d4 <HAL_GPIO_Init+0x158>)
 800046a:	3403      	adds	r4, #3
 800046c:	4288      	cmp	r0, r1
 800046e:	d100      	bne.n	8000472 <HAL_GPIO_Init+0xf6>
 8000470:	3c02      	subs	r4, #2
 8000472:	40b4      	lsls	r4, r6
        temp &= ~(iocurrent);
 8000474:	9900      	ldr	r1, [sp, #0]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000476:	433c      	orrs	r4, r7
          temp |= iocurrent;
 8000478:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2u] = temp;
 800047a:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 800047c:	4c16      	ldr	r4, [pc, #88]	; (80004d8 <HAL_GPIO_Init+0x15c>)
        temp &= ~(iocurrent);
 800047e:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 8000480:	6827      	ldr	r7, [r4, #0]
          temp |= iocurrent;
 8000482:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000484:	03d1      	lsls	r1, r2, #15
 8000486:	d401      	bmi.n	800048c <HAL_GPIO_Init+0x110>
        temp &= ~(iocurrent);
 8000488:	003e      	movs	r6, r7
 800048a:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 800048c:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 800048e:	6867      	ldr	r7, [r4, #4]
          temp |= iocurrent;
 8000490:	9e00      	ldr	r6, [sp, #0]
 8000492:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000494:	0391      	lsls	r1, r2, #14
 8000496:	d401      	bmi.n	800049c <HAL_GPIO_Init+0x120>
        temp &= ~(iocurrent);
 8000498:	003e      	movs	r6, r7
 800049a:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 800049c:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 800049e:	68a7      	ldr	r7, [r4, #8]
          temp |= iocurrent;
 80004a0:	9e00      	ldr	r6, [sp, #0]
 80004a2:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80004a4:	02d1      	lsls	r1, r2, #11
 80004a6:	d401      	bmi.n	80004ac <HAL_GPIO_Init+0x130>
        temp &= ~(iocurrent);
 80004a8:	003e      	movs	r6, r7
 80004aa:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 80004ac:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 80004ae:	68e6      	ldr	r6, [r4, #12]
          temp |= iocurrent;
 80004b0:	9f00      	ldr	r7, [sp, #0]
 80004b2:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80004b4:	0292      	lsls	r2, r2, #10
 80004b6:	d401      	bmi.n	80004bc <HAL_GPIO_Init+0x140>
        temp &= ~(iocurrent);
 80004b8:	402e      	ands	r6, r5
 80004ba:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 80004bc:	60e7      	str	r7, [r4, #12]
    position++;
 80004be:	3301      	adds	r3, #1
 80004c0:	e762      	b.n	8000388 <HAL_GPIO_Init+0xc>
 80004c2:	46c0      	nop			; (mov r8, r8)
 80004c4:	40021000 	.word	0x40021000
 80004c8:	40010000 	.word	0x40010000
 80004cc:	48000400 	.word	0x48000400
 80004d0:	48000800 	.word	0x48000800
 80004d4:	48000c00 	.word	0x48000c00
 80004d8:	40010400 	.word	0x40010400

080004dc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80004dc:	2a00      	cmp	r2, #0
 80004de:	d001      	beq.n	80004e4 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80004e0:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80004e2:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80004e4:	6281      	str	r1, [r0, #40]	; 0x28
}
 80004e6:	e7fc      	b.n	80004e2 <HAL_GPIO_WritePin+0x6>

080004e8 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 80004e8:	6943      	ldr	r3, [r0, #20]
 80004ea:	4219      	tst	r1, r3
 80004ec:	d000      	beq.n	80004f0 <HAL_GPIO_TogglePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80004ee:	0409      	lsls	r1, r1, #16
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80004f0:	6181      	str	r1, [r0, #24]
  }
}
 80004f2:	4770      	bx	lr

080004f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80004f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004f6:	0004      	movs	r4, r0
 80004f8:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80004fa:	2800      	cmp	r0, #0
 80004fc:	d102      	bne.n	8000504 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 80004fe:	2001      	movs	r0, #1
      }
    }
  }

  return HAL_OK;
}
 8000500:	b005      	add	sp, #20
 8000502:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000504:	6803      	ldr	r3, [r0, #0]
 8000506:	07db      	lsls	r3, r3, #31
 8000508:	d42e      	bmi.n	8000568 <HAL_RCC_OscConfig+0x74>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800050a:	6823      	ldr	r3, [r4, #0]
 800050c:	079b      	lsls	r3, r3, #30
 800050e:	d47e      	bmi.n	800060e <HAL_RCC_OscConfig+0x11a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000510:	6823      	ldr	r3, [r4, #0]
 8000512:	071b      	lsls	r3, r3, #28
 8000514:	d500      	bpl.n	8000518 <HAL_RCC_OscConfig+0x24>
 8000516:	e0ba      	b.n	800068e <HAL_RCC_OscConfig+0x19a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000518:	6823      	ldr	r3, [r4, #0]
 800051a:	075b      	lsls	r3, r3, #29
 800051c:	d500      	bpl.n	8000520 <HAL_RCC_OscConfig+0x2c>
 800051e:	e0dd      	b.n	80006dc <HAL_RCC_OscConfig+0x1e8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000520:	6823      	ldr	r3, [r4, #0]
 8000522:	06db      	lsls	r3, r3, #27
 8000524:	d51a      	bpl.n	800055c <HAL_RCC_OscConfig+0x68>
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000526:	6962      	ldr	r2, [r4, #20]
 8000528:	4db4      	ldr	r5, [pc, #720]	; (80007fc <HAL_RCC_OscConfig+0x308>)
 800052a:	2304      	movs	r3, #4
 800052c:	2a01      	cmp	r2, #1
 800052e:	d000      	beq.n	8000532 <HAL_RCC_OscConfig+0x3e>
 8000530:	e149      	b.n	80007c6 <HAL_RCC_OscConfig+0x2d2>
      __HAL_RCC_HSI14ADC_DISABLE();
 8000532:	6b69      	ldr	r1, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000534:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000536:	430b      	orrs	r3, r1
 8000538:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 800053a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 800053c:	431a      	orrs	r2, r3
 800053e:	636a      	str	r2, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000540:	f7ff feae 	bl	80002a0 <HAL_GetTick>
 8000544:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000546:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000548:	4233      	tst	r3, r6
 800054a:	d100      	bne.n	800054e <HAL_RCC_OscConfig+0x5a>
 800054c:	e134      	b.n	80007b8 <HAL_RCC_OscConfig+0x2c4>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800054e:	21f8      	movs	r1, #248	; 0xf8
 8000550:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8000552:	69a3      	ldr	r3, [r4, #24]
 8000554:	438a      	bics	r2, r1
 8000556:	00db      	lsls	r3, r3, #3
 8000558:	4313      	orrs	r3, r2
 800055a:	636b      	str	r3, [r5, #52]	; 0x34
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800055c:	6a23      	ldr	r3, [r4, #32]
 800055e:	2b00      	cmp	r3, #0
 8000560:	d000      	beq.n	8000564 <HAL_RCC_OscConfig+0x70>
 8000562:	e157      	b.n	8000814 <HAL_RCC_OscConfig+0x320>
  return HAL_OK;
 8000564:	2000      	movs	r0, #0
 8000566:	e7cb      	b.n	8000500 <HAL_RCC_OscConfig+0xc>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000568:	210c      	movs	r1, #12
 800056a:	4da4      	ldr	r5, [pc, #656]	; (80007fc <HAL_RCC_OscConfig+0x308>)
 800056c:	686a      	ldr	r2, [r5, #4]
 800056e:	400a      	ands	r2, r1
 8000570:	2a04      	cmp	r2, #4
 8000572:	d006      	beq.n	8000582 <HAL_RCC_OscConfig+0x8e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000574:	686b      	ldr	r3, [r5, #4]
 8000576:	400b      	ands	r3, r1
 8000578:	2b08      	cmp	r3, #8
 800057a:	d109      	bne.n	8000590 <HAL_RCC_OscConfig+0x9c>
 800057c:	686b      	ldr	r3, [r5, #4]
 800057e:	03db      	lsls	r3, r3, #15
 8000580:	d506      	bpl.n	8000590 <HAL_RCC_OscConfig+0x9c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000582:	682b      	ldr	r3, [r5, #0]
 8000584:	039b      	lsls	r3, r3, #14
 8000586:	d5c0      	bpl.n	800050a <HAL_RCC_OscConfig+0x16>
 8000588:	6863      	ldr	r3, [r4, #4]
 800058a:	2b00      	cmp	r3, #0
 800058c:	d1bd      	bne.n	800050a <HAL_RCC_OscConfig+0x16>
 800058e:	e7b6      	b.n	80004fe <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000590:	6863      	ldr	r3, [r4, #4]
 8000592:	2b01      	cmp	r3, #1
 8000594:	d113      	bne.n	80005be <HAL_RCC_OscConfig+0xca>
 8000596:	2380      	movs	r3, #128	; 0x80
 8000598:	682a      	ldr	r2, [r5, #0]
 800059a:	025b      	lsls	r3, r3, #9
 800059c:	4313      	orrs	r3, r2
 800059e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80005a0:	f7ff fe7e 	bl	80002a0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80005a4:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80005a6:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80005a8:	02b6      	lsls	r6, r6, #10
 80005aa:	682b      	ldr	r3, [r5, #0]
 80005ac:	4233      	tst	r3, r6
 80005ae:	d1ac      	bne.n	800050a <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80005b0:	f7ff fe76 	bl	80002a0 <HAL_GetTick>
 80005b4:	1bc0      	subs	r0, r0, r7
 80005b6:	2864      	cmp	r0, #100	; 0x64
 80005b8:	d9f7      	bls.n	80005aa <HAL_RCC_OscConfig+0xb6>
            return HAL_TIMEOUT;
 80005ba:	2003      	movs	r0, #3
 80005bc:	e7a0      	b.n	8000500 <HAL_RCC_OscConfig+0xc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d115      	bne.n	80005ee <HAL_RCC_OscConfig+0xfa>
 80005c2:	682b      	ldr	r3, [r5, #0]
 80005c4:	4a8e      	ldr	r2, [pc, #568]	; (8000800 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80005c6:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005c8:	4013      	ands	r3, r2
 80005ca:	602b      	str	r3, [r5, #0]
 80005cc:	682b      	ldr	r3, [r5, #0]
 80005ce:	4a8d      	ldr	r2, [pc, #564]	; (8000804 <HAL_RCC_OscConfig+0x310>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80005d0:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005d2:	4013      	ands	r3, r2
 80005d4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80005d6:	f7ff fe63 	bl	80002a0 <HAL_GetTick>
 80005da:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80005dc:	682b      	ldr	r3, [r5, #0]
 80005de:	4233      	tst	r3, r6
 80005e0:	d093      	beq.n	800050a <HAL_RCC_OscConfig+0x16>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80005e2:	f7ff fe5d 	bl	80002a0 <HAL_GetTick>
 80005e6:	1bc0      	subs	r0, r0, r7
 80005e8:	2864      	cmp	r0, #100	; 0x64
 80005ea:	d9f7      	bls.n	80005dc <HAL_RCC_OscConfig+0xe8>
 80005ec:	e7e5      	b.n	80005ba <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005ee:	2b05      	cmp	r3, #5
 80005f0:	d105      	bne.n	80005fe <HAL_RCC_OscConfig+0x10a>
 80005f2:	2380      	movs	r3, #128	; 0x80
 80005f4:	682a      	ldr	r2, [r5, #0]
 80005f6:	02db      	lsls	r3, r3, #11
 80005f8:	4313      	orrs	r3, r2
 80005fa:	602b      	str	r3, [r5, #0]
 80005fc:	e7cb      	b.n	8000596 <HAL_RCC_OscConfig+0xa2>
 80005fe:	682b      	ldr	r3, [r5, #0]
 8000600:	4a7f      	ldr	r2, [pc, #508]	; (8000800 <HAL_RCC_OscConfig+0x30c>)
 8000602:	4013      	ands	r3, r2
 8000604:	602b      	str	r3, [r5, #0]
 8000606:	682b      	ldr	r3, [r5, #0]
 8000608:	4a7e      	ldr	r2, [pc, #504]	; (8000804 <HAL_RCC_OscConfig+0x310>)
 800060a:	4013      	ands	r3, r2
 800060c:	e7c7      	b.n	800059e <HAL_RCC_OscConfig+0xaa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800060e:	220c      	movs	r2, #12
 8000610:	4d7a      	ldr	r5, [pc, #488]	; (80007fc <HAL_RCC_OscConfig+0x308>)
 8000612:	686b      	ldr	r3, [r5, #4]
 8000614:	4213      	tst	r3, r2
 8000616:	d006      	beq.n	8000626 <HAL_RCC_OscConfig+0x132>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000618:	686b      	ldr	r3, [r5, #4]
 800061a:	4013      	ands	r3, r2
 800061c:	2b08      	cmp	r3, #8
 800061e:	d111      	bne.n	8000644 <HAL_RCC_OscConfig+0x150>
 8000620:	686b      	ldr	r3, [r5, #4]
 8000622:	03db      	lsls	r3, r3, #15
 8000624:	d40e      	bmi.n	8000644 <HAL_RCC_OscConfig+0x150>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000626:	682b      	ldr	r3, [r5, #0]
 8000628:	079b      	lsls	r3, r3, #30
 800062a:	d503      	bpl.n	8000634 <HAL_RCC_OscConfig+0x140>
 800062c:	68e3      	ldr	r3, [r4, #12]
 800062e:	2b01      	cmp	r3, #1
 8000630:	d000      	beq.n	8000634 <HAL_RCC_OscConfig+0x140>
 8000632:	e764      	b.n	80004fe <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000634:	21f8      	movs	r1, #248	; 0xf8
 8000636:	682a      	ldr	r2, [r5, #0]
 8000638:	6923      	ldr	r3, [r4, #16]
 800063a:	438a      	bics	r2, r1
 800063c:	00db      	lsls	r3, r3, #3
 800063e:	4313      	orrs	r3, r2
 8000640:	602b      	str	r3, [r5, #0]
 8000642:	e765      	b.n	8000510 <HAL_RCC_OscConfig+0x1c>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000644:	68e2      	ldr	r2, [r4, #12]
 8000646:	2301      	movs	r3, #1
 8000648:	2a00      	cmp	r2, #0
 800064a:	d00f      	beq.n	800066c <HAL_RCC_OscConfig+0x178>
        __HAL_RCC_HSI_ENABLE();
 800064c:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800064e:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 8000650:	4313      	orrs	r3, r2
 8000652:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000654:	f7ff fe24 	bl	80002a0 <HAL_GetTick>
 8000658:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800065a:	682b      	ldr	r3, [r5, #0]
 800065c:	4233      	tst	r3, r6
 800065e:	d1e9      	bne.n	8000634 <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000660:	f7ff fe1e 	bl	80002a0 <HAL_GetTick>
 8000664:	1bc0      	subs	r0, r0, r7
 8000666:	2802      	cmp	r0, #2
 8000668:	d9f7      	bls.n	800065a <HAL_RCC_OscConfig+0x166>
 800066a:	e7a6      	b.n	80005ba <HAL_RCC_OscConfig+0xc6>
        __HAL_RCC_HSI_DISABLE();
 800066c:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800066e:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 8000670:	439a      	bics	r2, r3
 8000672:	602a      	str	r2, [r5, #0]
        tickstart = HAL_GetTick();
 8000674:	f7ff fe14 	bl	80002a0 <HAL_GetTick>
 8000678:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800067a:	682b      	ldr	r3, [r5, #0]
 800067c:	4233      	tst	r3, r6
 800067e:	d100      	bne.n	8000682 <HAL_RCC_OscConfig+0x18e>
 8000680:	e746      	b.n	8000510 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000682:	f7ff fe0d 	bl	80002a0 <HAL_GetTick>
 8000686:	1bc0      	subs	r0, r0, r7
 8000688:	2802      	cmp	r0, #2
 800068a:	d9f6      	bls.n	800067a <HAL_RCC_OscConfig+0x186>
 800068c:	e795      	b.n	80005ba <HAL_RCC_OscConfig+0xc6>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800068e:	69e2      	ldr	r2, [r4, #28]
 8000690:	2301      	movs	r3, #1
 8000692:	4d5a      	ldr	r5, [pc, #360]	; (80007fc <HAL_RCC_OscConfig+0x308>)
 8000694:	2a00      	cmp	r2, #0
 8000696:	d010      	beq.n	80006ba <HAL_RCC_OscConfig+0x1c6>
      __HAL_RCC_LSI_ENABLE();
 8000698:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800069a:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 800069c:	4313      	orrs	r3, r2
 800069e:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 80006a0:	f7ff fdfe 	bl	80002a0 <HAL_GetTick>
 80006a4:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80006a6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80006a8:	4233      	tst	r3, r6
 80006aa:	d000      	beq.n	80006ae <HAL_RCC_OscConfig+0x1ba>
 80006ac:	e734      	b.n	8000518 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80006ae:	f7ff fdf7 	bl	80002a0 <HAL_GetTick>
 80006b2:	1bc0      	subs	r0, r0, r7
 80006b4:	2802      	cmp	r0, #2
 80006b6:	d9f6      	bls.n	80006a6 <HAL_RCC_OscConfig+0x1b2>
 80006b8:	e77f      	b.n	80005ba <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_LSI_DISABLE();
 80006ba:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80006bc:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 80006be:	439a      	bics	r2, r3
 80006c0:	626a      	str	r2, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 80006c2:	f7ff fded 	bl	80002a0 <HAL_GetTick>
 80006c6:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80006c8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80006ca:	4233      	tst	r3, r6
 80006cc:	d100      	bne.n	80006d0 <HAL_RCC_OscConfig+0x1dc>
 80006ce:	e723      	b.n	8000518 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80006d0:	f7ff fde6 	bl	80002a0 <HAL_GetTick>
 80006d4:	1bc0      	subs	r0, r0, r7
 80006d6:	2802      	cmp	r0, #2
 80006d8:	d9f6      	bls.n	80006c8 <HAL_RCC_OscConfig+0x1d4>
 80006da:	e76e      	b.n	80005ba <HAL_RCC_OscConfig+0xc6>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80006dc:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80006de:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80006e0:	4d46      	ldr	r5, [pc, #280]	; (80007fc <HAL_RCC_OscConfig+0x308>)
 80006e2:	0552      	lsls	r2, r2, #21
 80006e4:	69eb      	ldr	r3, [r5, #28]
    FlagStatus       pwrclkchanged = RESET;
 80006e6:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80006e8:	4213      	tst	r3, r2
 80006ea:	d108      	bne.n	80006fe <HAL_RCC_OscConfig+0x20a>
      __HAL_RCC_PWR_CLK_ENABLE();
 80006ec:	69eb      	ldr	r3, [r5, #28]
 80006ee:	4313      	orrs	r3, r2
 80006f0:	61eb      	str	r3, [r5, #28]
 80006f2:	69eb      	ldr	r3, [r5, #28]
 80006f4:	4013      	ands	r3, r2
 80006f6:	9303      	str	r3, [sp, #12]
 80006f8:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 80006fa:	2301      	movs	r3, #1
 80006fc:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80006fe:	2780      	movs	r7, #128	; 0x80
 8000700:	4e41      	ldr	r6, [pc, #260]	; (8000808 <HAL_RCC_OscConfig+0x314>)
 8000702:	007f      	lsls	r7, r7, #1
 8000704:	6833      	ldr	r3, [r6, #0]
 8000706:	423b      	tst	r3, r7
 8000708:	d006      	beq.n	8000718 <HAL_RCC_OscConfig+0x224>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800070a:	68a3      	ldr	r3, [r4, #8]
 800070c:	2b01      	cmp	r3, #1
 800070e:	d113      	bne.n	8000738 <HAL_RCC_OscConfig+0x244>
 8000710:	6a2a      	ldr	r2, [r5, #32]
 8000712:	4313      	orrs	r3, r2
 8000714:	622b      	str	r3, [r5, #32]
 8000716:	e030      	b.n	800077a <HAL_RCC_OscConfig+0x286>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000718:	6833      	ldr	r3, [r6, #0]
 800071a:	433b      	orrs	r3, r7
 800071c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800071e:	f7ff fdbf 	bl	80002a0 <HAL_GetTick>
 8000722:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000724:	6833      	ldr	r3, [r6, #0]
 8000726:	423b      	tst	r3, r7
 8000728:	d1ef      	bne.n	800070a <HAL_RCC_OscConfig+0x216>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800072a:	f7ff fdb9 	bl	80002a0 <HAL_GetTick>
 800072e:	9b01      	ldr	r3, [sp, #4]
 8000730:	1ac0      	subs	r0, r0, r3
 8000732:	2864      	cmp	r0, #100	; 0x64
 8000734:	d9f6      	bls.n	8000724 <HAL_RCC_OscConfig+0x230>
 8000736:	e740      	b.n	80005ba <HAL_RCC_OscConfig+0xc6>
 8000738:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800073a:	2b00      	cmp	r3, #0
 800073c:	d114      	bne.n	8000768 <HAL_RCC_OscConfig+0x274>
 800073e:	6a2b      	ldr	r3, [r5, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000740:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000742:	4393      	bics	r3, r2
 8000744:	622b      	str	r3, [r5, #32]
 8000746:	6a2b      	ldr	r3, [r5, #32]
 8000748:	3203      	adds	r2, #3
 800074a:	4393      	bics	r3, r2
 800074c:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 800074e:	f7ff fda7 	bl	80002a0 <HAL_GetTick>
 8000752:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000754:	6a2b      	ldr	r3, [r5, #32]
 8000756:	423b      	tst	r3, r7
 8000758:	d025      	beq.n	80007a6 <HAL_RCC_OscConfig+0x2b2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800075a:	f7ff fda1 	bl	80002a0 <HAL_GetTick>
 800075e:	4b2b      	ldr	r3, [pc, #172]	; (800080c <HAL_RCC_OscConfig+0x318>)
 8000760:	1b80      	subs	r0, r0, r6
 8000762:	4298      	cmp	r0, r3
 8000764:	d9f6      	bls.n	8000754 <HAL_RCC_OscConfig+0x260>
 8000766:	e728      	b.n	80005ba <HAL_RCC_OscConfig+0xc6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000768:	2b05      	cmp	r3, #5
 800076a:	d10b      	bne.n	8000784 <HAL_RCC_OscConfig+0x290>
 800076c:	6a29      	ldr	r1, [r5, #32]
 800076e:	3b01      	subs	r3, #1
 8000770:	430b      	orrs	r3, r1
 8000772:	622b      	str	r3, [r5, #32]
 8000774:	6a2b      	ldr	r3, [r5, #32]
 8000776:	431a      	orrs	r2, r3
 8000778:	622a      	str	r2, [r5, #32]
      tickstart = HAL_GetTick();
 800077a:	f7ff fd91 	bl	80002a0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800077e:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8000780:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000782:	e00d      	b.n	80007a0 <HAL_RCC_OscConfig+0x2ac>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000784:	6a2b      	ldr	r3, [r5, #32]
 8000786:	4393      	bics	r3, r2
 8000788:	2204      	movs	r2, #4
 800078a:	622b      	str	r3, [r5, #32]
 800078c:	6a2b      	ldr	r3, [r5, #32]
 800078e:	4393      	bics	r3, r2
 8000790:	e7c0      	b.n	8000714 <HAL_RCC_OscConfig+0x220>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000792:	f7ff fd85 	bl	80002a0 <HAL_GetTick>
 8000796:	4b1d      	ldr	r3, [pc, #116]	; (800080c <HAL_RCC_OscConfig+0x318>)
 8000798:	1b80      	subs	r0, r0, r6
 800079a:	4298      	cmp	r0, r3
 800079c:	d900      	bls.n	80007a0 <HAL_RCC_OscConfig+0x2ac>
 800079e:	e70c      	b.n	80005ba <HAL_RCC_OscConfig+0xc6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80007a0:	6a2b      	ldr	r3, [r5, #32]
 80007a2:	423b      	tst	r3, r7
 80007a4:	d0f5      	beq.n	8000792 <HAL_RCC_OscConfig+0x29e>
    if(pwrclkchanged == SET)
 80007a6:	9b00      	ldr	r3, [sp, #0]
 80007a8:	2b01      	cmp	r3, #1
 80007aa:	d000      	beq.n	80007ae <HAL_RCC_OscConfig+0x2ba>
 80007ac:	e6b8      	b.n	8000520 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 80007ae:	69eb      	ldr	r3, [r5, #28]
 80007b0:	4a17      	ldr	r2, [pc, #92]	; (8000810 <HAL_RCC_OscConfig+0x31c>)
 80007b2:	4013      	ands	r3, r2
 80007b4:	61eb      	str	r3, [r5, #28]
 80007b6:	e6b3      	b.n	8000520 <HAL_RCC_OscConfig+0x2c>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80007b8:	f7ff fd72 	bl	80002a0 <HAL_GetTick>
 80007bc:	1bc0      	subs	r0, r0, r7
 80007be:	2802      	cmp	r0, #2
 80007c0:	d800      	bhi.n	80007c4 <HAL_RCC_OscConfig+0x2d0>
 80007c2:	e6c0      	b.n	8000546 <HAL_RCC_OscConfig+0x52>
 80007c4:	e6f9      	b.n	80005ba <HAL_RCC_OscConfig+0xc6>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80007c6:	3205      	adds	r2, #5
 80007c8:	d103      	bne.n	80007d2 <HAL_RCC_OscConfig+0x2de>
      __HAL_RCC_HSI14ADC_ENABLE();
 80007ca:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80007cc:	439a      	bics	r2, r3
 80007ce:	636a      	str	r2, [r5, #52]	; 0x34
 80007d0:	e6bd      	b.n	800054e <HAL_RCC_OscConfig+0x5a>
      __HAL_RCC_HSI14ADC_DISABLE();
 80007d2:	6b6a      	ldr	r2, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80007d4:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80007d6:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 80007d8:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 80007da:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 80007dc:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80007de:	4393      	bics	r3, r2
 80007e0:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 80007e2:	f7ff fd5d 	bl	80002a0 <HAL_GetTick>
 80007e6:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80007e8:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80007ea:	4233      	tst	r3, r6
 80007ec:	d100      	bne.n	80007f0 <HAL_RCC_OscConfig+0x2fc>
 80007ee:	e6b5      	b.n	800055c <HAL_RCC_OscConfig+0x68>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80007f0:	f7ff fd56 	bl	80002a0 <HAL_GetTick>
 80007f4:	1bc0      	subs	r0, r0, r7
 80007f6:	2802      	cmp	r0, #2
 80007f8:	d9f6      	bls.n	80007e8 <HAL_RCC_OscConfig+0x2f4>
 80007fa:	e6de      	b.n	80005ba <HAL_RCC_OscConfig+0xc6>
 80007fc:	40021000 	.word	0x40021000
 8000800:	fffeffff 	.word	0xfffeffff
 8000804:	fffbffff 	.word	0xfffbffff
 8000808:	40007000 	.word	0x40007000
 800080c:	00001388 	.word	0x00001388
 8000810:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000814:	200c      	movs	r0, #12
 8000816:	4a35      	ldr	r2, [pc, #212]	; (80008ec <HAL_RCC_OscConfig+0x3f8>)
 8000818:	6851      	ldr	r1, [r2, #4]
 800081a:	0015      	movs	r5, r2
 800081c:	4001      	ands	r1, r0
 800081e:	2908      	cmp	r1, #8
 8000820:	d047      	beq.n	80008b2 <HAL_RCC_OscConfig+0x3be>
 8000822:	4a33      	ldr	r2, [pc, #204]	; (80008f0 <HAL_RCC_OscConfig+0x3fc>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000824:	2b02      	cmp	r3, #2
 8000826:	d132      	bne.n	800088e <HAL_RCC_OscConfig+0x39a>
        __HAL_RCC_PLL_DISABLE();
 8000828:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800082a:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 800082c:	4013      	ands	r3, r2
 800082e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000830:	f7ff fd36 	bl	80002a0 <HAL_GetTick>
 8000834:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000836:	04b6      	lsls	r6, r6, #18
 8000838:	682b      	ldr	r3, [r5, #0]
 800083a:	4233      	tst	r3, r6
 800083c:	d121      	bne.n	8000882 <HAL_RCC_OscConfig+0x38e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800083e:	220f      	movs	r2, #15
 8000840:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8000842:	4393      	bics	r3, r2
 8000844:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000846:	4313      	orrs	r3, r2
 8000848:	62eb      	str	r3, [r5, #44]	; 0x2c
 800084a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800084c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800084e:	686a      	ldr	r2, [r5, #4]
 8000850:	430b      	orrs	r3, r1
 8000852:	4928      	ldr	r1, [pc, #160]	; (80008f4 <HAL_RCC_OscConfig+0x400>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000854:	2480      	movs	r4, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000856:	400a      	ands	r2, r1
 8000858:	4313      	orrs	r3, r2
 800085a:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800085c:	2380      	movs	r3, #128	; 0x80
 800085e:	682a      	ldr	r2, [r5, #0]
 8000860:	045b      	lsls	r3, r3, #17
 8000862:	4313      	orrs	r3, r2
 8000864:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000866:	f7ff fd1b 	bl	80002a0 <HAL_GetTick>
 800086a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800086c:	04a4      	lsls	r4, r4, #18
 800086e:	682b      	ldr	r3, [r5, #0]
 8000870:	4223      	tst	r3, r4
 8000872:	d000      	beq.n	8000876 <HAL_RCC_OscConfig+0x382>
 8000874:	e676      	b.n	8000564 <HAL_RCC_OscConfig+0x70>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000876:	f7ff fd13 	bl	80002a0 <HAL_GetTick>
 800087a:	1b80      	subs	r0, r0, r6
 800087c:	2802      	cmp	r0, #2
 800087e:	d9f6      	bls.n	800086e <HAL_RCC_OscConfig+0x37a>
 8000880:	e69b      	b.n	80005ba <HAL_RCC_OscConfig+0xc6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000882:	f7ff fd0d 	bl	80002a0 <HAL_GetTick>
 8000886:	1bc0      	subs	r0, r0, r7
 8000888:	2802      	cmp	r0, #2
 800088a:	d9d5      	bls.n	8000838 <HAL_RCC_OscConfig+0x344>
 800088c:	e695      	b.n	80005ba <HAL_RCC_OscConfig+0xc6>
        __HAL_RCC_PLL_DISABLE();
 800088e:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000890:	2480      	movs	r4, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8000892:	4013      	ands	r3, r2
 8000894:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000896:	f7ff fd03 	bl	80002a0 <HAL_GetTick>
 800089a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800089c:	04a4      	lsls	r4, r4, #18
 800089e:	682b      	ldr	r3, [r5, #0]
 80008a0:	4223      	tst	r3, r4
 80008a2:	d100      	bne.n	80008a6 <HAL_RCC_OscConfig+0x3b2>
 80008a4:	e65e      	b.n	8000564 <HAL_RCC_OscConfig+0x70>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80008a6:	f7ff fcfb 	bl	80002a0 <HAL_GetTick>
 80008aa:	1b80      	subs	r0, r0, r6
 80008ac:	2802      	cmp	r0, #2
 80008ae:	d9f6      	bls.n	800089e <HAL_RCC_OscConfig+0x3aa>
 80008b0:	e683      	b.n	80005ba <HAL_RCC_OscConfig+0xc6>
        return HAL_ERROR;
 80008b2:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80008b4:	2b01      	cmp	r3, #1
 80008b6:	d100      	bne.n	80008ba <HAL_RCC_OscConfig+0x3c6>
 80008b8:	e622      	b.n	8000500 <HAL_RCC_OscConfig+0xc>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80008ba:	2180      	movs	r1, #128	; 0x80
        pll_config  = RCC->CFGR;
 80008bc:	6853      	ldr	r3, [r2, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80008be:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80008c0:	0249      	lsls	r1, r1, #9
        pll_config2 = RCC->CFGR2;
 80008c2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80008c4:	4019      	ands	r1, r3
        return HAL_ERROR;
 80008c6:	2001      	movs	r0, #1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80008c8:	42a9      	cmp	r1, r5
 80008ca:	d000      	beq.n	80008ce <HAL_RCC_OscConfig+0x3da>
 80008cc:	e618      	b.n	8000500 <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80008ce:	210f      	movs	r1, #15
 80008d0:	400a      	ands	r2, r1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80008d2:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80008d4:	428a      	cmp	r2, r1
 80008d6:	d000      	beq.n	80008da <HAL_RCC_OscConfig+0x3e6>
 80008d8:	e612      	b.n	8000500 <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80008da:	20f0      	movs	r0, #240	; 0xf0
 80008dc:	0380      	lsls	r0, r0, #14
 80008de:	4003      	ands	r3, r0
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80008e0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80008e2:	1a1b      	subs	r3, r3, r0
 80008e4:	1e58      	subs	r0, r3, #1
 80008e6:	4183      	sbcs	r3, r0
    return HAL_ERROR;
 80008e8:	b2d8      	uxtb	r0, r3
 80008ea:	e609      	b.n	8000500 <HAL_RCC_OscConfig+0xc>
 80008ec:	40021000 	.word	0x40021000
 80008f0:	feffffff 	.word	0xfeffffff
 80008f4:	ffc2ffff 	.word	0xffc2ffff

080008f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80008f8:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80008fa:	4c14      	ldr	r4, [pc, #80]	; (800094c <HAL_RCC_GetSysClockFreq+0x54>)
{
 80008fc:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80008fe:	2210      	movs	r2, #16
 8000900:	0021      	movs	r1, r4
 8000902:	4668      	mov	r0, sp
 8000904:	f000 f998 	bl	8000c38 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8000908:	0021      	movs	r1, r4
 800090a:	ad04      	add	r5, sp, #16
 800090c:	2210      	movs	r2, #16
 800090e:	3110      	adds	r1, #16
 8000910:	0028      	movs	r0, r5
 8000912:	f000 f991 	bl	8000c38 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000916:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8000918:	4e0d      	ldr	r6, [pc, #52]	; (8000950 <HAL_RCC_GetSysClockFreq+0x58>)
 800091a:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800091c:	401a      	ands	r2, r3
 800091e:	2a08      	cmp	r2, #8
 8000920:	d111      	bne.n	8000946 <HAL_RCC_GetSysClockFreq+0x4e>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000922:	200f      	movs	r0, #15
 8000924:	466a      	mov	r2, sp
 8000926:	0c99      	lsrs	r1, r3, #18
 8000928:	4001      	ands	r1, r0
 800092a:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800092c:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 800092e:	4002      	ands	r2, r0
 8000930:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8000932:	03db      	lsls	r3, r3, #15
 8000934:	d505      	bpl.n	8000942 <HAL_RCC_GetSysClockFreq+0x4a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8000936:	4807      	ldr	r0, [pc, #28]	; (8000954 <HAL_RCC_GetSysClockFreq+0x5c>)
 8000938:	f7ff fbe6 	bl	8000108 <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800093c:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800093e:	b008      	add	sp, #32
 8000940:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8000942:	4805      	ldr	r0, [pc, #20]	; (8000958 <HAL_RCC_GetSysClockFreq+0x60>)
 8000944:	e7fa      	b.n	800093c <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSE_VALUE;
 8000946:	4803      	ldr	r0, [pc, #12]	; (8000954 <HAL_RCC_GetSysClockFreq+0x5c>)
  return sysclockfreq;
 8000948:	e7f9      	b.n	800093e <HAL_RCC_GetSysClockFreq+0x46>
 800094a:	46c0      	nop			; (mov r8, r8)
 800094c:	08000c74 	.word	0x08000c74
 8000950:	40021000 	.word	0x40021000
 8000954:	007a1200 	.word	0x007a1200
 8000958:	003d0900 	.word	0x003d0900

0800095c <HAL_RCC_ClockConfig>:
{
 800095c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800095e:	0005      	movs	r5, r0
 8000960:	000f      	movs	r7, r1
  if(RCC_ClkInitStruct == NULL)
 8000962:	2800      	cmp	r0, #0
 8000964:	d101      	bne.n	800096a <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 8000966:	2001      	movs	r0, #1
}
 8000968:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800096a:	2201      	movs	r2, #1
 800096c:	4c37      	ldr	r4, [pc, #220]	; (8000a4c <HAL_RCC_ClockConfig+0xf0>)
 800096e:	6823      	ldr	r3, [r4, #0]
 8000970:	4013      	ands	r3, r2
 8000972:	428b      	cmp	r3, r1
 8000974:	d31c      	bcc.n	80009b0 <HAL_RCC_ClockConfig+0x54>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000976:	6829      	ldr	r1, [r5, #0]
 8000978:	078b      	lsls	r3, r1, #30
 800097a:	d422      	bmi.n	80009c2 <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800097c:	07cb      	lsls	r3, r1, #31
 800097e:	d42f      	bmi.n	80009e0 <HAL_RCC_ClockConfig+0x84>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000980:	2301      	movs	r3, #1
 8000982:	6822      	ldr	r2, [r4, #0]
 8000984:	401a      	ands	r2, r3
 8000986:	4297      	cmp	r7, r2
 8000988:	d351      	bcc.n	8000a2e <HAL_RCC_ClockConfig+0xd2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800098a:	682b      	ldr	r3, [r5, #0]
 800098c:	4c30      	ldr	r4, [pc, #192]	; (8000a50 <HAL_RCC_ClockConfig+0xf4>)
 800098e:	075b      	lsls	r3, r3, #29
 8000990:	d454      	bmi.n	8000a3c <HAL_RCC_ClockConfig+0xe0>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000992:	f7ff ffb1 	bl	80008f8 <HAL_RCC_GetSysClockFreq>
 8000996:	6863      	ldr	r3, [r4, #4]
 8000998:	4a2e      	ldr	r2, [pc, #184]	; (8000a54 <HAL_RCC_ClockConfig+0xf8>)
 800099a:	061b      	lsls	r3, r3, #24
 800099c:	0f1b      	lsrs	r3, r3, #28
 800099e:	5cd3      	ldrb	r3, [r2, r3]
 80009a0:	40d8      	lsrs	r0, r3
 80009a2:	4b2d      	ldr	r3, [pc, #180]	; (8000a58 <HAL_RCC_ClockConfig+0xfc>)
 80009a4:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80009a6:	2000      	movs	r0, #0
 80009a8:	f7ff fc3a 	bl	8000220 <HAL_InitTick>
  return HAL_OK;
 80009ac:	2000      	movs	r0, #0
 80009ae:	e7db      	b.n	8000968 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80009b0:	6823      	ldr	r3, [r4, #0]
 80009b2:	4393      	bics	r3, r2
 80009b4:	430b      	orrs	r3, r1
 80009b6:	6023      	str	r3, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80009b8:	6823      	ldr	r3, [r4, #0]
 80009ba:	4013      	ands	r3, r2
 80009bc:	4299      	cmp	r1, r3
 80009be:	d1d2      	bne.n	8000966 <HAL_RCC_ClockConfig+0xa>
 80009c0:	e7d9      	b.n	8000976 <HAL_RCC_ClockConfig+0x1a>
 80009c2:	4a23      	ldr	r2, [pc, #140]	; (8000a50 <HAL_RCC_ClockConfig+0xf4>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80009c4:	074b      	lsls	r3, r1, #29
 80009c6:	d504      	bpl.n	80009d2 <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80009c8:	23e0      	movs	r3, #224	; 0xe0
 80009ca:	6850      	ldr	r0, [r2, #4]
 80009cc:	00db      	lsls	r3, r3, #3
 80009ce:	4303      	orrs	r3, r0
 80009d0:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80009d2:	20f0      	movs	r0, #240	; 0xf0
 80009d4:	6853      	ldr	r3, [r2, #4]
 80009d6:	4383      	bics	r3, r0
 80009d8:	68a8      	ldr	r0, [r5, #8]
 80009da:	4303      	orrs	r3, r0
 80009dc:	6053      	str	r3, [r2, #4]
 80009de:	e7cd      	b.n	800097c <HAL_RCC_ClockConfig+0x20>
 80009e0:	4e1b      	ldr	r6, [pc, #108]	; (8000a50 <HAL_RCC_ClockConfig+0xf4>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009e2:	686a      	ldr	r2, [r5, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009e4:	6833      	ldr	r3, [r6, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009e6:	2a01      	cmp	r2, #1
 80009e8:	d119      	bne.n	8000a1e <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009ea:	039b      	lsls	r3, r3, #14
 80009ec:	d5bb      	bpl.n	8000966 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80009ee:	2103      	movs	r1, #3
 80009f0:	6873      	ldr	r3, [r6, #4]
 80009f2:	438b      	bics	r3, r1
 80009f4:	4313      	orrs	r3, r2
 80009f6:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80009f8:	f7ff fc52 	bl	80002a0 <HAL_GetTick>
 80009fc:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80009fe:	230c      	movs	r3, #12
 8000a00:	6872      	ldr	r2, [r6, #4]
 8000a02:	401a      	ands	r2, r3
 8000a04:	686b      	ldr	r3, [r5, #4]
 8000a06:	009b      	lsls	r3, r3, #2
 8000a08:	429a      	cmp	r2, r3
 8000a0a:	d0b9      	beq.n	8000980 <HAL_RCC_ClockConfig+0x24>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a0c:	f7ff fc48 	bl	80002a0 <HAL_GetTick>
 8000a10:	9b01      	ldr	r3, [sp, #4]
 8000a12:	1ac0      	subs	r0, r0, r3
 8000a14:	4b11      	ldr	r3, [pc, #68]	; (8000a5c <HAL_RCC_ClockConfig+0x100>)
 8000a16:	4298      	cmp	r0, r3
 8000a18:	d9f1      	bls.n	80009fe <HAL_RCC_ClockConfig+0xa2>
        return HAL_TIMEOUT;
 8000a1a:	2003      	movs	r0, #3
 8000a1c:	e7a4      	b.n	8000968 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000a1e:	2a02      	cmp	r2, #2
 8000a20:	d102      	bne.n	8000a28 <HAL_RCC_ClockConfig+0xcc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000a22:	019b      	lsls	r3, r3, #6
 8000a24:	d4e3      	bmi.n	80009ee <HAL_RCC_ClockConfig+0x92>
 8000a26:	e79e      	b.n	8000966 <HAL_RCC_ClockConfig+0xa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a28:	079b      	lsls	r3, r3, #30
 8000a2a:	d4e0      	bmi.n	80009ee <HAL_RCC_ClockConfig+0x92>
 8000a2c:	e79b      	b.n	8000966 <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000a2e:	6822      	ldr	r2, [r4, #0]
 8000a30:	439a      	bics	r2, r3
 8000a32:	6022      	str	r2, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000a34:	6822      	ldr	r2, [r4, #0]
 8000a36:	421a      	tst	r2, r3
 8000a38:	d195      	bne.n	8000966 <HAL_RCC_ClockConfig+0xa>
 8000a3a:	e7a6      	b.n	800098a <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000a3c:	6863      	ldr	r3, [r4, #4]
 8000a3e:	4a08      	ldr	r2, [pc, #32]	; (8000a60 <HAL_RCC_ClockConfig+0x104>)
 8000a40:	4013      	ands	r3, r2
 8000a42:	68ea      	ldr	r2, [r5, #12]
 8000a44:	4313      	orrs	r3, r2
 8000a46:	6063      	str	r3, [r4, #4]
 8000a48:	e7a3      	b.n	8000992 <HAL_RCC_ClockConfig+0x36>
 8000a4a:	46c0      	nop			; (mov r8, r8)
 8000a4c:	40022000 	.word	0x40022000
 8000a50:	40021000 	.word	0x40021000
 8000a54:	08000c94 	.word	0x08000c94
 8000a58:	20000008 	.word	0x20000008
 8000a5c:	00001388 	.word	0x00001388
 8000a60:	fffff8ff 	.word	0xfffff8ff

08000a64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a64:	b570      	push	{r4, r5, r6, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a66:	2610      	movs	r6, #16
{
 8000a68:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a6a:	2230      	movs	r2, #48	; 0x30
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	a804      	add	r0, sp, #16
 8000a70:	f000 f8eb 	bl	8000c4a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a74:	0032      	movs	r2, r6
 8000a76:	2100      	movs	r1, #0
 8000a78:	4668      	mov	r0, sp
 8000a7a:	f000 f8e6 	bl	8000c4a <memset>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000a7e:	23a0      	movs	r3, #160	; 0xa0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a80:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a82:	2501      	movs	r5, #1
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000a84:	039b      	lsls	r3, r3, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a86:	a804      	add	r0, sp, #16
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000a88:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a8a:	9404      	str	r4, [sp, #16]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a8c:	9507      	str	r5, [sp, #28]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a8e:	9608      	str	r6, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a90:	940c      	str	r4, [sp, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a92:	f7ff fd2f 	bl	80004f4 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a96:	2307      	movs	r3, #7
 8000a98:	9300      	str	r3, [sp, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a9a:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a9c:	0029      	movs	r1, r5
 8000a9e:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000aa0:	9401      	str	r4, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000aa2:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000aa4:	9303      	str	r3, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000aa6:	f7ff ff59 	bl	800095c <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8000aaa:	b010      	add	sp, #64	; 0x40
 8000aac:	bd70      	pop	{r4, r5, r6, pc}
	...

08000ab0 <main>:
{
 8000ab0:	b570      	push	{r4, r5, r6, lr}
 8000ab2:	b088      	sub	sp, #32
  HAL_Init();
 8000ab4:	f7ff fbd8 	bl	8000268 <HAL_Init>
  SystemClock_Config();
 8000ab8:	f7ff ffd4 	bl	8000a64 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000abc:	2214      	movs	r2, #20
 8000abe:	2100      	movs	r1, #0
 8000ac0:	a803      	add	r0, sp, #12
 8000ac2:	f000 f8c2 	bl	8000c4a <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac6:	2080      	movs	r0, #128	; 0x80
 8000ac8:	4b1d      	ldr	r3, [pc, #116]	; (8000b40 <main+0x90>)
 8000aca:	0280      	lsls	r0, r0, #10
 8000acc:	6959      	ldr	r1, [r3, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000ace:	26c0      	movs	r6, #192	; 0xc0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad0:	4301      	orrs	r1, r0
 8000ad2:	6159      	str	r1, [r3, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ad4:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad6:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ad8:	0309      	lsls	r1, r1, #12
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ada:	4002      	ands	r2, r0
 8000adc:	9201      	str	r2, [sp, #4]
 8000ade:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ae0:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000ae2:	00b6      	lsls	r6, r6, #2
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ae4:	430a      	orrs	r2, r1
 8000ae6:	615a      	str	r2, [r3, #20]
 8000ae8:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000aea:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aec:	400b      	ands	r3, r1
 8000aee:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000af0:	0031      	movs	r1, r6
 8000af2:	4814      	ldr	r0, [pc, #80]	; (8000b44 <main+0x94>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000af4:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000af6:	f7ff fcf1 	bl	80004dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000afa:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afc:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = B1_Pin;
 8000afe:	2501      	movs	r5, #1
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000b00:	4b11      	ldr	r3, [pc, #68]	; (8000b48 <main+0x98>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b02:	a903      	add	r1, sp, #12
 8000b04:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000b06:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b08:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pin = B1_Pin;
 8000b0a:	9503      	str	r5, [sp, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b0c:	f7ff fc36 	bl	800037c <HAL_GPIO_Init>
  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b10:	a903      	add	r1, sp, #12
 8000b12:	480c      	ldr	r0, [pc, #48]	; (8000b44 <main+0x94>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b14:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b16:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 8000b18:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b1a:	9504      	str	r5, [sp, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b1c:	f7ff fc2e 	bl	800037c <HAL_GPIO_Init>
	  HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_8);
 8000b20:	3401      	adds	r4, #1
 8000b22:	34ff      	adds	r4, #255	; 0xff
 8000b24:	0021      	movs	r1, r4
 8000b26:	4807      	ldr	r0, [pc, #28]	; (8000b44 <main+0x94>)
 8000b28:	f7ff fcde 	bl	80004e8 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8000b2c:	20fa      	movs	r0, #250	; 0xfa
 8000b2e:	0040      	lsls	r0, r0, #1
 8000b30:	f7ff fbbc 	bl	80002ac <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_9);
 8000b34:	2180      	movs	r1, #128	; 0x80
 8000b36:	4803      	ldr	r0, [pc, #12]	; (8000b44 <main+0x94>)
 8000b38:	0089      	lsls	r1, r1, #2
 8000b3a:	f7ff fcd5 	bl	80004e8 <HAL_GPIO_TogglePin>
 8000b3e:	e7f1      	b.n	8000b24 <main+0x74>
 8000b40:	40021000 	.word	0x40021000
 8000b44:	48000800 	.word	0x48000800
 8000b48:	10120000 	.word	0x10120000

08000b4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b4c:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b4e:	2001      	movs	r0, #1
 8000b50:	4b0c      	ldr	r3, [pc, #48]	; (8000b84 <HAL_MspInit+0x38>)
 8000b52:	6999      	ldr	r1, [r3, #24]
 8000b54:	4301      	orrs	r1, r0
 8000b56:	6199      	str	r1, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b58:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b5a:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b5c:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b5e:	4002      	ands	r2, r0
 8000b60:	9200      	str	r2, [sp, #0]
 8000b62:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b64:	69da      	ldr	r2, [r3, #28]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8000b66:	3003      	adds	r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b68:	430a      	orrs	r2, r1
 8000b6a:	61da      	str	r2, [r3, #28]
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8000b6c:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b6e:	69db      	ldr	r3, [r3, #28]
 8000b70:	400b      	ands	r3, r1
 8000b72:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8000b74:	0011      	movs	r1, r2
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b76:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8000b78:	f7ff fbaa 	bl	80002d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8000b7c:	2004      	movs	r0, #4
 8000b7e:	f7ff fbd7 	bl	8000330 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b82:	bd07      	pop	{r0, r1, r2, pc}
 8000b84:	40021000 	.word	0x40021000

08000b88 <NMI_Handler>:
 8000b88:	4770      	bx	lr

08000b8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b8a:	e7fe      	b.n	8000b8a <HardFault_Handler>

08000b8c <SVC_Handler>:
 8000b8c:	4770      	bx	lr

08000b8e <PendSV_Handler>:
 8000b8e:	4770      	bx	lr

08000b90 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b90:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b92:	f7ff fb79 	bl	8000288 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b96:	bd10      	pop	{r4, pc}

08000b98 <RCC_IRQHandler>:

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8000b98:	4770      	bx	lr

08000b9a <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000b9a:	4770      	bx	lr

08000b9c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b9c:	480d      	ldr	r0, [pc, #52]	; (8000bd4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b9e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ba0:	480d      	ldr	r0, [pc, #52]	; (8000bd8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ba2:	490e      	ldr	r1, [pc, #56]	; (8000bdc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ba4:	4a0e      	ldr	r2, [pc, #56]	; (8000be0 <LoopForever+0xe>)
  movs r3, #0
 8000ba6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ba8:	e002      	b.n	8000bb0 <LoopCopyDataInit>

08000baa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000baa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bae:	3304      	adds	r3, #4

08000bb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bb0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bb2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bb4:	d3f9      	bcc.n	8000baa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bb6:	4a0b      	ldr	r2, [pc, #44]	; (8000be4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bb8:	4c0b      	ldr	r4, [pc, #44]	; (8000be8 <LoopForever+0x16>)
  movs r3, #0
 8000bba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bbc:	e001      	b.n	8000bc2 <LoopFillZerobss>

08000bbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bc0:	3204      	adds	r2, #4

08000bc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bc4:	d3fb      	bcc.n	8000bbe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000bc6:	f7ff ffe8 	bl	8000b9a <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000bca:	f000 f811 	bl	8000bf0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000bce:	f7ff ff6f 	bl	8000ab0 <main>

08000bd2 <LoopForever>:

LoopForever:
    b LoopForever
 8000bd2:	e7fe      	b.n	8000bd2 <LoopForever>
  ldr   r0, =_estack
 8000bd4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000bd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bdc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000be0:	08000cac 	.word	0x08000cac
  ldr r2, =_sbss
 8000be4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000be8:	2000002c 	.word	0x2000002c

08000bec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000bec:	e7fe      	b.n	8000bec <ADC1_IRQHandler>
	...

08000bf0 <__libc_init_array>:
 8000bf0:	b570      	push	{r4, r5, r6, lr}
 8000bf2:	2600      	movs	r6, #0
 8000bf4:	4d0c      	ldr	r5, [pc, #48]	; (8000c28 <__libc_init_array+0x38>)
 8000bf6:	4c0d      	ldr	r4, [pc, #52]	; (8000c2c <__libc_init_array+0x3c>)
 8000bf8:	1b64      	subs	r4, r4, r5
 8000bfa:	10a4      	asrs	r4, r4, #2
 8000bfc:	42a6      	cmp	r6, r4
 8000bfe:	d109      	bne.n	8000c14 <__libc_init_array+0x24>
 8000c00:	2600      	movs	r6, #0
 8000c02:	f000 f82b 	bl	8000c5c <_init>
 8000c06:	4d0a      	ldr	r5, [pc, #40]	; (8000c30 <__libc_init_array+0x40>)
 8000c08:	4c0a      	ldr	r4, [pc, #40]	; (8000c34 <__libc_init_array+0x44>)
 8000c0a:	1b64      	subs	r4, r4, r5
 8000c0c:	10a4      	asrs	r4, r4, #2
 8000c0e:	42a6      	cmp	r6, r4
 8000c10:	d105      	bne.n	8000c1e <__libc_init_array+0x2e>
 8000c12:	bd70      	pop	{r4, r5, r6, pc}
 8000c14:	00b3      	lsls	r3, r6, #2
 8000c16:	58eb      	ldr	r3, [r5, r3]
 8000c18:	4798      	blx	r3
 8000c1a:	3601      	adds	r6, #1
 8000c1c:	e7ee      	b.n	8000bfc <__libc_init_array+0xc>
 8000c1e:	00b3      	lsls	r3, r6, #2
 8000c20:	58eb      	ldr	r3, [r5, r3]
 8000c22:	4798      	blx	r3
 8000c24:	3601      	adds	r6, #1
 8000c26:	e7f2      	b.n	8000c0e <__libc_init_array+0x1e>
 8000c28:	08000ca4 	.word	0x08000ca4
 8000c2c:	08000ca4 	.word	0x08000ca4
 8000c30:	08000ca4 	.word	0x08000ca4
 8000c34:	08000ca8 	.word	0x08000ca8

08000c38 <memcpy>:
 8000c38:	2300      	movs	r3, #0
 8000c3a:	b510      	push	{r4, lr}
 8000c3c:	429a      	cmp	r2, r3
 8000c3e:	d100      	bne.n	8000c42 <memcpy+0xa>
 8000c40:	bd10      	pop	{r4, pc}
 8000c42:	5ccc      	ldrb	r4, [r1, r3]
 8000c44:	54c4      	strb	r4, [r0, r3]
 8000c46:	3301      	adds	r3, #1
 8000c48:	e7f8      	b.n	8000c3c <memcpy+0x4>

08000c4a <memset>:
 8000c4a:	0003      	movs	r3, r0
 8000c4c:	1882      	adds	r2, r0, r2
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d100      	bne.n	8000c54 <memset+0xa>
 8000c52:	4770      	bx	lr
 8000c54:	7019      	strb	r1, [r3, #0]
 8000c56:	3301      	adds	r3, #1
 8000c58:	e7f9      	b.n	8000c4e <memset+0x4>
	...

08000c5c <_init>:
 8000c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c5e:	46c0      	nop			; (mov r8, r8)
 8000c60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c62:	bc08      	pop	{r3}
 8000c64:	469e      	mov	lr, r3
 8000c66:	4770      	bx	lr

08000c68 <_fini>:
 8000c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c6a:	46c0      	nop			; (mov r8, r8)
 8000c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c6e:	bc08      	pop	{r3}
 8000c70:	469e      	mov	lr, r3
 8000c72:	4770      	bx	lr
