{
    "name": "STM32 Nucleo L4R5",
    "target": "st_nucleol4r5p",
    "cc": "armgcc",
    "classes": [
        "st_nucleol4r5p.STNucleoL4R5P"
    ],
    "ram": 160,
    "flash": 2048,
    "family_type": "armcmx",
    "family_name": "stm32l4r",
    "chip_model": "stm32l4r",
    "manual_reset": 0,
    "preferred_baud": 115200,
    "board_producer": "ST Microelectronics",
    "chip_manifacturer": "STM",
    "architecture": "cortex-m4",
    "gccopts": {
        "arch": [
            "-mcpu=cortex-m4",
            "-mthumb"
        ],
        "cflags": [
            "-mcpu=cortex-m4",
            "-mthumb",
            "-O2",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-Wall",
            "-Wextra",
            "-Wstrict-prototypes",
            "-nostdlib",
            "-std=c99"
        ],
        "defs": [
            "VM_DEFAULT_THREAD_SIZE=4096",
            "STM32L4R5xxx"
        ]
    },
    "relocator": "cortex-m",
    "vm_chunk": 256,
    "type": "board",
    "uplink_reset": "reset",
    "reset_time": 2000,
    "virtualizable": "STNucleoL4R5P",
    "jtag_target": "stm32l4x.cfg",
    "jtag_capable": 2,
    "jtag_class": "STNucleoL4R5P",
    "jtag_chipid_command": "reset halt; mdw 0x1fff7590; mdw 0x1fff7594; mdw 0x1fff7598",
    "jtag_tool": "openocd",
    "jtag_chipid_len": 3,
    "jtag_chipid_prefix": "0x1fff7",
    "bytecode_offset": "0x8020000",
    "vmstore_offset": "0x801FC00",
    "has_alter_ego": false,
    "preferred_uplink_with_jtag": {
        "probe": "stlink"
    },
    "preferred_register_with_jtag": {
        "probe": "stlink"
    },
    "preferred_burn_with_jtag": {
        "probe": "stlink"
    },
    "connection": {
        "baudrate": 115200,
        "parity": "n",
        "bytesize": 8,
        "stopbits": 1,
        "dsrdtr": false,
        "rtscts": false
    }
}
