memory fence

used to order device I/O and memory accesses as viewed by other RISC-V harts and external devices or co-processors

put another way a fence i a placed code to ensure that all operations before it in code have completed before any hardware thread (hart) is allowed to proceed to the code after the fence

![[Pasted image 20251221193549.png]]
