// Seed: 1414930931
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire  id_6;
  logic id_7;
  ;
  assign id_4 = id_4;
endmodule
module module_1 #(
    parameter id_10 = 32'd15
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  input wire _id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_11,
      id_7,
      id_7
  );
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [-1 : id_10] id_13;
  wire id_14;
  wire id_15;
endmodule
