/* SPDX-License-Identifier: Apache-2.0 */
/*
 * Bare-metal guest fixture, not NuttX or production firmware.
 * Adapted from contest tests/host/bk7258/qemu/diagnostic.c at
 * ffe8356bf8b0e4eeaa504b6bcfaaf529bc842b43; see the adjacent LICENSE.
 * AI-assisted downstream experiment, not an upstream contribution.
 */
#include <stdint.h>
#include "uart_console.h"

/* Real guest MMIO/shared memory, not host device-model state. */
#define REG(a) (*(volatile uint32_t *)(uintptr_t)(a))
#define UART 0x44820000u
#define SHARED 0x28000000u
#define DTCM 0x20000000u
#define MBOX 0x41000000u

/* SysTick handler publishes progress to the interrupted thread. */
static volatile uint32_t ticks;
/* UART IRQ handler publishes the received byte. */
static volatile uint32_t received;
/* NMI handler publishes completion while maskable IRQs are disabled. */
static volatile uint32_t nmi_seen;
/* Mailbox IRQ handler publishes the peer reply mask. */
static volatile uint32_t mail_seen;
static void cp_start(void);
static void ap1_start(void);
static void ap2_start(void);
static void fault(void);
static void tick(void);
static void nmi(void);
static void uart_irq(void);
static void cp_mail_irq(void);
static void ap1_mail_irq(void);
static void ap2_mail_irq(void);

__attribute__((section(".vectors.cp"), used)) const uintptr_t cp_vectors[80] = {
    [0] = 0x20004000,           [1] = (uintptr_t)cp_start,
    [2] = (uintptr_t)nmi,       [3] = (uintptr_t)fault,
    [4] = (uintptr_t)fault,     [5] = (uintptr_t)fault,
    [6] = (uintptr_t)fault,     [15] = (uintptr_t)tick,
    [20] = (uintptr_t)uart_irq, [79] = (uintptr_t)cp_mail_irq,
};

static const uintptr_t ap1_vectors[80]
    __attribute__((section(".vectors.ap1"), used)) = {
    [0] = 0x20004000,
    [1] = (uintptr_t)ap1_start,
    [3] = (uintptr_t)fault,
    [79] = (uintptr_t)ap1_mail_irq,
};

static const uintptr_t ap2_vectors[80]
    __attribute__((section(".vectors.ap2"), used)) = {
    [0] = 0x20004000,
    [1] = (uintptr_t)ap2_start,
    [3] = (uintptr_t)fault,
    [79] = (uintptr_t)ap2_mail_irq,
};

static void text(const char *p)
{
    bk7258_test_console_puts(p);
}

static __attribute__((noreturn)) void finish(uint32_t status)
{
    uint32_t args[2] = {0x20026, status};
    register uint32_t r0 __asm__("r0") = 0x20;
    register uint32_t *r1 __asm__("r1") = args;
    __asm__ volatile("bkpt 0xab" : "+r"(r0) : "r"(r1) : "memory");
    for (;;) {
    }
}

static void fault(void)
{
    text("BK7258 FAULT\n");
    finish(1);
}

static void nmi(void)
{
    uint32_t exception;
    __asm__ volatile("mrs %0, ipsr" : "=r"(exception));
    if (exception != 2) {
        fault();
    }
    nmi_seen++;
}

static void tick(void)
{
    ticks++;
}

static void uart_irq(void)
{
    uint32_t status = REG(UART + 0x24);

    if (REG(UART + 0x18) & (1u << 21)) {
        received = (REG(UART + 0x1c) >> 8) & 0xff;
    }
    /* Preserve TX_FINISH for the interrupted console drain. */
    REG(UART + 0x24) = status & ((1u << 1) | (1u << 6));
}

static void mail_send(unsigned channel, unsigned destination, uint32_t data0,
                      uint32_t data1)
{
    uintptr_t base = MBOX + 0x40 + channel * 0x40;
    REG(base + 8) = data0;
    REG(base + 12) = data1;
    REG(base + 16) = destination;
}

static void cp_mail_irq(void)
{
    while (!(REG(MBOX + 0x60) & 2)) {
        uint32_t source = REG(MBOX + 0x54);
        uint32_t data0 = REG(MBOX + 0x58);
        uint32_t data1 = REG(MBOX + 0x5c);
        if ((source != 1 && source != 2) || data0 != (0x72000000u | source) ||
            data1 != (source == 1 ? 16u : 0u)) {
            fault();
        }
        mail_seen |= 1u << source;
    }
}

static void ap_mail_irq(unsigned channel)
{
    uintptr_t base = MBOX + 0x40 + channel * 0x40;
    if ((REG(base + 0x20) & 2) || REG(base + 0x14) != 0 ||
        REG(base + 0x18) != (0x71000000u | channel) ||
        REG(base + 0x1c) != (channel == 1 ? 16u : 0u)) {
        fault();
    }
    /* These protected wrong-core operations must neither send nor pop. */
    if (channel == 1) {
        REG(MBOX + 0x50) = 2;
    } else if (REG(MBOX + 0x54) != 0xf) {
        fault();
    }
    mail_send(channel, 0, 0x72000000u | channel, channel == 1 ? 16 : 0);
}

static void ap1_mail_irq(void)
{
    ap_mail_irq(1);
}

static void ap2_mail_irq(void)
{
    ap_mail_irq(2);
}

static void mail_wait(unsigned source)
{
    uint32_t start = ticks;
    while (!(mail_seen & (1u << source))) {
        if (ticks - start > 100) {
            fault();
        }
        __asm__ volatile("wfi");
    }
}

static void ap1_start(void)
{
    REG(0x4401008c) = 1u << 31;
    REG(0xe000e104) = 1u << 31;
    REG(DTCM) = 1;
    REG(SHARED + 4) = 0xa1000001;
    for (;;) {
        __asm__ volatile("wfi");
    }
}

static void ap2_start(void)
{
    REG(0x44010094) = 1u << 31;
    REG(0xe000e104) = 1u << 31;
    REG(DTCM) = 2;
    REG(SHARED + 12)++;
    REG(SHARED + 8) = 0xa2000002;
    for (;;) {
        __asm__ volatile("wfi");
    }
}

static void cp_start(void)
{
    uint32_t bad_gate;

    ticks = received = nmi_seen = mail_seen = 0;
    REG(0x44010030) = 1u << 2; /* UART0 functional clock. */
    REG(UART + 0x08) = 1;
    REG(UART + 0x10) = 0xe11b; /* 26 MHz, 115200 baud, 8N1, TX/RX */
    REG(UART + 0x14) = 0x100;
    text("BK7258 CP UART OK\n");
    if (REG(0x44010014) != 2 || REG(0x44010018) != 10 || REG(0x44010080) != 0) {
        fault();
    }

    REG(SHARED) = 0x72580000;
    if (REG(0x08000000) != REG(SHARED) || REG(0x18000000) != REG(SHARED) ||
        REG(0x38000000) != REG(SHARED)) {
        fault();
    }
    text("BK7258 SRAM ALIASES OK\n");

    REG(UART + 0x24) = 0xff;
    REG(0x44010030) &= ~(1u << 2);
    bad_gate = REG(UART + 0x18) & (1u << 20);
    REG(UART + 0x1c) = '!';
    bad_gate |= REG(UART + 0x24) & (1u << 5);
    REG(0x44010030) |= 1u << 2;
    if (bad_gate) {
        fault();
    }
    text("BK7258 UART CLOCK GATE OK\n");

    /* APB watchdog must execute CP NMI even with maskable interrupts off. */
    REG(0x44010028) = 0xc;
    REG(0x44010030) |= 1u << 31;
    REG(0x44800008) = 1;
    __asm__ volatile("cpsid i" : : : "memory");
    REG(0x44000104) = 1; /* Unconnected external LPO source. */
    REG(0x44800010) = 0x5a0002;
    REG(0x44800010) = 0xa50002;
    /* CPU-clock SysTick keeps time while the watchdog source is stopped. */
    REG(0xe000e014) = 25999;
    REG(0xe000e018) = 0;
    REG(0xe000e010) = 5;
    for (unsigned i = 0; i < 3; i++) {
        while (!(REG(0xe000e010) & (1u << 16))) {
        }
    }
    if (nmi_seen) {
        fault();
    }
    REG(0xe000e010) = 0;
    REG(0x44000104) = 0; /* Restore DIVD; the armed count must resume. */
    text("BK7258 WATCHDOG CLOCK LOSS OK\n");
    for (uint32_t n = 0; !nmi_seen && n < 10000000; n++) {
        __asm__ volatile("nop");
    }
    __asm__ volatile("cpsie i" : : : "memory");
    if (nmi_seen != 1) {
        fault();
    }
    REG(0x44800010) = 0x5a0000;
    REG(0x44800010) = 0xa50000;
    text("BK7258 WATCHDOG NMI OK\n");

    /* Use the real CPU's secure SysTick and exception entry. */
    REG(0xe000e014) = 25999;
    REG(0xe000e018) = 0;
    REG(0xe000e010) = 7;
    while (ticks < 2) {
        __asm__ volatile("wfi");
    }
    text("BK7258 SYSTICK IRQ OK\n");
    REG(0xe000e010) = 0;
    REG(0xe000e014) = 31;
    REG(0xe000e018) = 0;
    ticks = 0;
    REG(0xe000e010) = 3;
    while (ticks < 2) {
        __asm__ volatile("wfi");
    }
    text("BK7258 EXTERNAL 32K SYSTICK OK\n");

    /* Allocate the actual eight slots before starting the other cores. */
    REG(MBOX + 8) = 5;
    REG(MBOX + 0x40) = 0x100;
    REG(MBOX + 0x44) = 5;
    REG(MBOX + 0x80) = 0x102;
    REG(MBOX + 0x84) = 7;
    REG(MBOX + 0xc0) = 0x105;
    REG(MBOX + 0xc4) = 7;
    REG(MBOX + 8) = 1;
    REG(0x44010084) = 1u << 31;
    REG(0xe000e104) = 1u << 31;

    REG(DTCM) = 0;
    REG(SHARED + 4) = REG(SHARED + 8) = REG(SHARED + 12) = 0;
    REG(0x44010014) = (uintptr_t)ap1_vectors | 1;
    REG(0x44010018) = (uintptr_t)ap2_vectors | 1;
    while (REG(SHARED + 4) != 0xa1000001 || REG(SHARED + 8) != 0xa2000002) {
        __asm__ volatile("wfi");
    }
    if (REG(DTCM) != 0 || REG(0x30000000) != 0) {
        fault();
    }
    text("BK7258 CPU1 CPU2 RELEASE AND PRIVATE TCM OK\n");

    /*
     * Upper vector bits are software tokens after release, not reset strobes.
     */
    REG(0x44010018) ^= 0x100;
    REG(0x44010018) ^= 0x100;
    REG(0x44010018) |= 8;
    REG(0x44010018) &= ~8u;
    ticks = 0;
    while (ticks < 2) {
        __asm__ volatile("wfi");
    }
    if (REG(SHARED + 12) != 1) {
        fault();
    }
    REG(0x44010018) &= ~1u;
    REG(0x44010018) |= 1;
    while (REG(SHARED + 12) != 2) {
        __asm__ volatile("wfi");
    }
    text("BK7258 HALT RESUME AND RESET OK\n");
    mail_send(0, 1, 0x71000001, 16);
    mail_wait(1);
    if (!(REG(MBOX + 0x40) & (1u << 16))) {
        fault();
    }
    REG(MBOX + 0x40) = 0x10100;
    mail_send(0, 2, 0x71000002, 0);
    mail_wait(2);
    if (!(REG(MBOX + 0x40) & (1u << 17))) {
        fault();
    }
    REG(MBOX + 0x40) = 0x20100;
    if (REG(MBOX + 0x0c) || mail_seen != 6) {
        fault();
    }
    text("BK7258 MAILBOX THREE CORE IRQ AND PROTECTION OK\n");

    if (REG(SHARED + 16) == 0x7258abcd) {
        REG(SHARED + 16) = 0;
        text("BK7258 SYSTEM RESET OK\nBK7258 DIAGNOSTIC PASS\n");
        finish(0);
    }
    REG(UART + 0x24) = 0xff;
    REG(UART + 0x20) = 2;
    REG(0x44010080) = 1u << 4;
    REG(0xe000e100) = 1u << 4;
    text("BK7258 WAIT RX\n");
    while (!received) {
        __asm__ volatile("wfi");
    }
    if (received != 'Z') {
        fault();
    }
    text("BK7258 UART RX IRQ OK\n");
    REG(SHARED + 16) = 0x7258abcd;
    text("BK7258 SYSTEM RESET REQUEST\n");
    REG(0xe000ed0c) = 0x05fa0004;
    for (;;) {
    }
}
