// Seed: 1409523596
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  integer id_7, id_8 = id_3, id_9 = id_8 / id_5;
  assign id_3 = id_8;
endmodule
macromodule module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  module_0(
      id_3, id_3, id_3, id_1, id_3, id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
  wire id_6, id_7;
  module_0(
      id_4, id_6, id_7, id_3, id_6, id_1
  );
  assign id_7 = 1;
endmodule
