# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Projet_TP.srcs/sim_1/new/tb_lena_processing.vhd" \

# Do not sort compile order
nosort
