#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "E:\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\va_math.vpi";
S_00000257c26868b0 .scope module, "tb_load_and_run" "tb_load_and_run" 2 242;
 .timescale -9 -12;
v00000257c279c9a0_0 .net "alu_result", 7 0, L_00000257c27e8910;  1 drivers
v00000257c279c860_0 .var "clk", 0 0;
v00000257c279db20_0 .net "data", 127 0, L_00000257c27e91d0;  1 drivers
v00000257c279e3e0_0 .net "flags_out", 3 0, L_00000257c27e88a0;  1 drivers
v00000257c279c7c0_0 .net "im_write_o", 0 0, L_00000257c27e89f0;  1 drivers
v00000257c279e200_0 .net "instr_o", 15 0, L_00000257c27e9400;  1 drivers
v00000257c279e2a0_0 .net "op_o", 26 0, L_00000257c27e90f0;  1 drivers
v00000257c279e520_0 .net "opi_o", 4 0, L_00000257c27e9470;  1 drivers
v00000257c279d4e0_0 .net "pc_mux_o", 0 0, L_00000257c27e8ec0;  1 drivers
v00000257c279e0c0_0 .net "pc_o", 5 0, L_00000257c27e9240;  1 drivers
v00000257c279d8a0_0 .net "reges", 31 0, L_00000257c279d260;  1 drivers
v00000257c279d580_0 .var "rst", 0 0;
v00000257c279c900_0 .var "switches", 15 0;
S_00000257c2686a40 .scope module, "uut" "cpu" 2 268, 2 5 0, S_00000257c26868b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "switches";
    .port_info 3 /OUTPUT 27 "op_o";
    .port_info 4 /OUTPUT 16 "instr_o";
    .port_info 5 /OUTPUT 6 "pc_o";
    .port_info 6 /OUTPUT 1 "pc_mux_o";
    .port_info 7 /OUTPUT 1 "im_write_o";
    .port_info 8 /OUTPUT 128 "data";
    .port_info 9 /OUTPUT 32 "reges";
    .port_info 10 /OUTPUT 5 "opi_o";
    .port_info 11 /OUTPUT 4 "flags_out";
    .port_info 12 /OUTPUT 8 "alu_res_o";
L_00000257c279e808 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000257c2717120 .functor XNOR 1, v00000257c272eb60_0, L_00000257c279e808, C4<0>, C4<0>;
L_00000257c279e8e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000257c27e9160 .functor XNOR 1, v00000257c272e660_0, L_00000257c279e8e0, C4<0>, C4<0>;
L_00000257c279e928 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000257c27e8ad0 .functor XNOR 1, v00000257c272d300_0, L_00000257c279e928, C4<0>, C4<0>;
L_00000257c279e970 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000257c27e8830 .functor XNOR 1, v00000257c278c020_0, L_00000257c279e970, C4<0>, C4<0>;
L_00000257c27e9400 .functor BUFZ 16, v00000257c2792270_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000257c27e9240 .functor BUFZ 6, v00000257c2791b90_0, C4<000000>, C4<000000>, C4<000000>;
L_00000257c27e8ec0 .functor BUFZ 1, v00000257c272e020_0, C4<0>, C4<0>, C4<0>;
L_00000257c27e89f0 .functor BUFZ 1, v00000257c272dda0_0, C4<0>, C4<0>, C4<0>;
L_00000257c27e90f0 .functor BUFZ 27, L_00000257c279e160, C4<000000000000000000000000000>, C4<000000000000000000000000000>, C4<000000000000000000000000000>;
L_00000257c27e91d0 .functor BUFZ 128, L_00000257c27e8360, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_00000257c27e88a0 .functor BUFZ 4, L_00000257c279cb80, C4<0000>, C4<0000>, C4<0000>;
L_00000257c27e8910 .functor BUFZ 8, L_00000257c27e7140, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000257c27e9470 .functor BUFZ 5, L_00000257c27167f0, C4<00000>, C4<00000>, C4<00000>;
v00000257c279b430_0 .net/2u *"_ivl_23", 0 0, L_00000257c279e808;  1 drivers
v00000257c279c1f0_0 .net *"_ivl_25", 0 0, L_00000257c2717120;  1 drivers
v00000257c279ac10_0 .net *"_ivl_28", 7 0, L_00000257c279d300;  1 drivers
v00000257c279b390_0 .net/2u *"_ivl_42", 0 0, L_00000257c279e8e0;  1 drivers
v00000257c279a850_0 .net *"_ivl_44", 0 0, L_00000257c27e9160;  1 drivers
v00000257c279c290_0 .net *"_ivl_47", 7 0, L_00000257c27e7e60;  1 drivers
v00000257c279bc50_0 .net/2u *"_ivl_50", 0 0, L_00000257c279e928;  1 drivers
v00000257c279afd0_0 .net *"_ivl_52", 0 0, L_00000257c27e8ad0;  1 drivers
v00000257c279b610_0 .net *"_ivl_55", 7 0, L_00000257c27e6740;  1 drivers
v00000257c279bcf0_0 .net/2u *"_ivl_58", 0 0, L_00000257c279e970;  1 drivers
v00000257c279acb0_0 .net *"_ivl_60", 0 0, L_00000257c27e8830;  1 drivers
v00000257c279adf0_0 .net "alu_b", 7 0, L_00000257c27e7a00;  1 drivers
v00000257c279ad50_0 .net "alu_op", 1 0, v00000257c272d6c0_0;  1 drivers
v00000257c279bf70_0 .net "alu_res_o", 7 0, L_00000257c27e8910;  alias, 1 drivers
v00000257c279b890_0 .net "alu_result", 7 0, L_00000257c27e7140;  1 drivers
v00000257c279c3d0_0 .net "alu_result8", 7 0, v00000257c272e8e0_0;  1 drivers
v00000257c279b4d0_0 .net "alu_result_mux", 0 0, v00000257c272d300_0;  1 drivers
v00000257c279c330_0 .net "alu_src_mux", 0 0, v00000257c272eb60_0;  1 drivers
v00000257c279bed0_0 .net "clk", 0 0, v00000257c279c860_0;  1 drivers
v00000257c279aad0_0 .net "data", 127 0, L_00000257c27e91d0;  alias, 1 drivers
v00000257c279b570_0 .net "data_led", 127 0, L_00000257c27e8360;  1 drivers
v00000257c279b6b0_0 .net "dmem_input_mux", 0 0, v00000257c272e660_0;  1 drivers
v00000257c279c0b0_0 .net "dmem_rdata8", 7 0, L_00000257c27e8980;  1 drivers
v00000257c279c010_0 .net "dmem_wdata8", 7 0, L_00000257c27e76e0;  1 drivers
v00000257c279b070_0 .net "dmem_write_en", 0 0, v00000257c272d800_0;  1 drivers
v00000257c279af30_0 .net "flag_write_en", 0 0, v00000257c272d120_0;  1 drivers
v00000257c279ba70_0 .net "flags", 3 0, L_00000257c27e84a0;  1 drivers
v00000257c279b110_0 .net "flags_out", 3 0, L_00000257c27e88a0;  alias, 1 drivers
v00000257c279b1b0_0 .net "flags_r", 3 0, L_00000257c279cb80;  1 drivers
v00000257c279c470_0 .net "im_write", 0 0, v00000257c272dda0_0;  1 drivers
v00000257c279b750_0 .net "im_write_o", 0 0, L_00000257c27e89f0;  alias, 1 drivers
v00000257c279b250_0 .net "instr", 15 0, v00000257c2792270_0;  1 drivers
v00000257c279b7f0_0 .net "instr_o", 15 0, L_00000257c27e9400;  alias, 1 drivers
v00000257c279bb10_0 .net "op_o", 26 0, L_00000257c27e90f0;  alias, 1 drivers
v00000257c279ab70_0 .net "opcode", 26 0, L_00000257c279e160;  1 drivers
v00000257c279b930_0 .net "opi_O", 4 0, L_00000257c27167f0;  1 drivers
v00000257c279b9d0_0 .net "opi_o", 4 0, L_00000257c27e9470;  alias, 1 drivers
v00000257c279c510_0 .net "pc", 5 0, v00000257c2791b90_0;  1 drivers
v00000257c279bbb0_0 .net "pc_mux", 0 0, v00000257c272e020_0;  1 drivers
v00000257c279c150_0 .net "pc_mux_o", 0 0, L_00000257c27e8ec0;  alias, 1 drivers
v00000257c279c5b0_0 .net "pc_o", 5 0, L_00000257c27e9240;  alias, 1 drivers
v00000257c279bd90_0 .net "pc_we", 0 0, v00000257c272e5c0_0;  1 drivers
v00000257c279a710_0 .net "reg_out_p0", 7 0, L_00000257c2716fd0;  1 drivers
v00000257c279a7b0_0 .net "reg_out_p1", 7 0, L_00000257c27170b0;  1 drivers
v00000257c279a8f0_0 .net "reg_port0_sel", 1 0, v00000257c272e0c0_0;  1 drivers
v00000257c279a990_0 .net "reg_port1_sel", 1 0, v00000257c272e160_0;  1 drivers
v00000257c279aa30_0 .net "reg_wdata", 7 0, L_00000257c27e8040;  1 drivers
v00000257c279d1c0_0 .net "reg_write_en", 0 0, v00000257c26f5e60_0;  1 drivers
v00000257c279e480_0 .net "reg_write_sel", 1 0, v00000257c278c480_0;  1 drivers
v00000257c279d440_0 .net "reg_writeback_mux", 0 0, v00000257c278c020_0;  1 drivers
v00000257c279dd00_0 .net "reges", 31 0, L_00000257c279d260;  alias, 1 drivers
v00000257c279e020_0 .net "rst", 0 0, v00000257c279d580_0;  1 drivers
v00000257c279d620_0 .net "switches", 15 0, v00000257c279c900_0;  1 drivers
L_00000257c279d6c0 .part v00000257c2792270_0, 0, 6;
L_00000257c279ca40 .part L_00000257c27e7140, 0, 6;
L_00000257c279d3a0 .part v00000257c2792270_0, 8, 8;
L_00000257c279cd60 .part L_00000257c27e84a0, 1, 1;
L_00000257c279dc60 .part L_00000257c27e84a0, 2, 1;
L_00000257c279dee0 .part L_00000257c27e84a0, 3, 1;
L_00000257c279d9e0 .part L_00000257c27e84a0, 0, 1;
v00000257c2791690_0 .array/port v00000257c2791690, 0;
v00000257c2791690_1 .array/port v00000257c2791690, 1;
v00000257c2791690_2 .array/port v00000257c2791690, 2;
v00000257c2791690_3 .array/port v00000257c2791690, 3;
L_00000257c279d260 .concat8 [ 8 8 8 8], v00000257c2791690_0, v00000257c2791690_1, v00000257c2791690_2, v00000257c2791690_3;
L_00000257c279d300 .part v00000257c2792270_0, 0, 8;
L_00000257c27e7a00 .functor MUXZ 8, L_00000257c279d300, L_00000257c27170b0, L_00000257c2717120, C4<>;
L_00000257c27e84a0 .concat8 [ 1 1 1 1], L_00000257c27e7b40, L_00000257c27e6ce0, v00000257c272eca0_0, v00000257c272e700_0;
L_00000257c27e7640 .part L_00000257c27e7140, 0, 4;
L_00000257c27e7e60 .part v00000257c279c900_0, 0, 8;
L_00000257c27e76e0 .functor MUXZ 8, L_00000257c27170b0, L_00000257c27e7e60, L_00000257c27e9160, C4<>;
L_00000257c27e6740 .part v00000257c2792270_0, 0, 8;
L_00000257c27e7140 .functor MUXZ 8, L_00000257c27e6740, v00000257c272e8e0_0, L_00000257c27e8ad0, C4<>;
L_00000257c27e8040 .functor MUXZ 8, L_00000257c27e8980, L_00000257c27e7140, L_00000257c27e8830, C4<>;
S_00000257c2686bd0 .scope module, "alu_inst" "alu" 2 186, 3 1 0, S_00000257c2686a40;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "carry";
    .port_info 5 /OUTPUT 1 "overflow";
    .port_info 6 /OUTPUT 1 "negative";
    .port_info 7 /OUTPUT 1 "zero";
L_00000257c279e850 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000257c272d1c0_0 .net/2u *"_ivl_2", 7 0, L_00000257c279e850;  1 drivers
v00000257c272d9e0_0 .net "a", 7 0, L_00000257c2716fd0;  alias, 1 drivers
v00000257c272da80_0 .var "a_u", 7 0;
v00000257c272e340_0 .net "b", 7 0, L_00000257c27e7a00;  alias, 1 drivers
v00000257c272db20_0 .var "b_u", 7 0;
v00000257c272e700_0 .var "carry", 0 0;
v00000257c272d4e0_0 .var "carry_s", 0 0;
v00000257c272e840_0 .net "negative", 0 0, L_00000257c27e6ce0;  1 drivers
v00000257c272dbc0_0 .net "op", 1 0, v00000257c272d6c0_0;  alias, 1 drivers
v00000257c272e3e0_0 .var "ov_s", 0 0;
v00000257c272eca0_0 .var "overflow", 0 0;
v00000257c272d760_0 .var "res_u", 7 0;
v00000257c272e8e0_0 .var "result", 7 0;
v00000257c272ea20_0 .var "tmp", 8 0;
v00000257c272ec00_0 .net "zero", 0 0, L_00000257c27e7b40;  1 drivers
E_00000257c27039d0 .event anyedge, v00000257c272d760_0, v00000257c272d4e0_0, v00000257c272e3e0_0;
E_00000257c2703bd0/0 .event anyedge, v00000257c272d9e0_0, v00000257c272e340_0, v00000257c272dbc0_0, v00000257c272da80_0;
E_00000257c2703bd0/1 .event anyedge, v00000257c272db20_0, v00000257c272ea20_0;
E_00000257c2703bd0 .event/or E_00000257c2703bd0/0, E_00000257c2703bd0/1;
L_00000257c27e6ce0 .part v00000257c272d760_0, 7, 1;
L_00000257c27e7b40 .cmp/eq 8, v00000257c272d760_0, L_00000257c279e850;
S_00000257c26e2c20 .scope module, "control_unit" "control" 2 134, 4 1 0, S_00000257c2686a40;
 .timescale -9 -12;
    .port_info 0 /INPUT 27 "opcode";
    .port_info 1 /INPUT 4 "flags";
    .port_info 2 /OUTPUT 1 "imem_we";
    .port_info 3 /OUTPUT 1 "pc_mux";
    .port_info 4 /OUTPUT 1 "pc_we";
    .port_info 5 /OUTPUT 2 "reg_port0_sel";
    .port_info 6 /OUTPUT 2 "reg_port1_sel";
    .port_info 7 /OUTPUT 2 "reg_write_sel";
    .port_info 8 /OUTPUT 1 "reg_write_en";
    .port_info 9 /OUTPUT 1 "alu_src_mux";
    .port_info 10 /OUTPUT 2 "alu_op";
    .port_info 11 /OUTPUT 1 "flag_write_en";
    .port_info 12 /OUTPUT 1 "alu_result_mux";
    .port_info 13 /OUTPUT 1 "dmem_input_mux";
    .port_info 14 /OUTPUT 1 "dmem_write_en";
    .port_info 15 /OUTPUT 1 "reg_writeback_mux";
    .port_info 16 /OUTPUT 5 "opi_o";
L_00000257c27167f0 .functor BUFZ 5, v00000257c272dc60_0, C4<00000>, C4<00000>, C4<00000>;
L_00000257c279e730 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000257c272d080_0 .net/2u *"_ivl_6", 7 0, L_00000257c279e730;  1 drivers
v00000257c272d6c0_0 .var "alu_op", 1 0;
v00000257c272d300_0 .var "alu_result_mux", 0 0;
v00000257c272eb60_0 .var "alu_src_mux", 0 0;
v00000257c272e660_0 .var "dmem_input_mux", 0 0;
v00000257c272d800_0 .var "dmem_write_en", 0 0;
v00000257c272d120_0 .var "flag_write_en", 0 0;
v00000257c272dd00_0 .net "flags", 3 0, L_00000257c279cb80;  alias, 1 drivers
v00000257c272dda0_0 .var "imem_we", 0 0;
v00000257c272e480_0 .net "inp", 30 0, L_00000257c279d080;  1 drivers
v00000257c272de40_0 .net "op", 22 0, L_00000257c279da80;  1 drivers
v00000257c272dee0_0 .net "opcode", 26 0, L_00000257c279e160;  alias, 1 drivers
v00000257c272e520_0 .net "opi", 4 0, v00000257c272dc60_0;  1 drivers
v00000257c272df80_0 .net "opi_o", 4 0, L_00000257c27167f0;  alias, 1 drivers
v00000257c272e020_0 .var "pc_mux", 0 0;
v00000257c272e5c0_0 .var "pc_we", 0 0;
v00000257c272e0c0_0 .var "reg_port0_sel", 1 0;
v00000257c272e160_0 .var "reg_port1_sel", 1 0;
v00000257c26f5e60_0 .var "reg_write_en", 0 0;
v00000257c278c480_0 .var "reg_write_sel", 1 0;
v00000257c278c020_0 .var "reg_writeback_mux", 0 0;
v00000257c278bf80_0 .net "x", 1 0, L_00000257c279ce00;  1 drivers
v00000257c278c8e0_0 .net "y", 1 0, L_00000257c279df80;  1 drivers
E_00000257c2703ed0 .event anyedge, v00000257c272dc60_0, v00000257c278bf80_0, v00000257c278c8e0_0, v00000257c272dd00_0;
L_00000257c279da80 .part L_00000257c279e160, 0, 23;
L_00000257c279ce00 .part L_00000257c279e160, 25, 2;
L_00000257c279df80 .part L_00000257c279e160, 23, 2;
L_00000257c279d080 .concat [ 23 8 0 0], L_00000257c279da80, L_00000257c279e730;
S_00000257c26e2db0 .scope module, "encoder_inst" "encoder_31_to_5" 4 32, 5 1 0, S_00000257c26e2c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 31 "in_vec";
    .port_info 1 /OUTPUT 5 "code";
v00000257c272dc60_0 .var "code", 4 0;
v00000257c272cf40_0 .var "found", 0 0;
v00000257c272eac0_0 .var/i "i", 31 0;
v00000257c272d620_0 .net "in_vec", 30 0, L_00000257c279d080;  alias, 1 drivers
E_00000257c2702f50 .event anyedge, v00000257c272cf40_0, v00000257c272d620_0;
S_00000257c26e2f40 .scope module, "decoder" "opcode_decoder" 2 104, 6 3 0, S_00000257c2686a40;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "instr";
    .port_info 1 /OUTPUT 27 "opcode";
v00000257c278d420_0 .net *"_ivl_13", 9 0, L_00000257c279de40;  1 drivers
v00000257c278d4c0_0 .net *"_ivl_19", 1 0, L_00000257c279cae0;  1 drivers
v00000257c278c660_0 .net *"_ivl_37", 1 0, L_00000257c279cc20;  1 drivers
v00000257c278cd40_0 .net *"_ivl_42", 1 0, L_00000257c279c720;  1 drivers
v00000257c278bd00_0 .net *"_ivl_7", 0 0, L_00000257c279d760;  1 drivers
v00000257c278b940_0 .net "dec1_out", 15 0, v00000257c278d100_0;  1 drivers
v00000257c278cde0_0 .net "en1", 0 0, L_00000257c279ccc0;  1 drivers
v00000257c278cca0_0 .net "en2", 0 0, L_00000257c279e5c0;  1 drivers
v00000257c278ca20_0 .net "en3", 0 0, L_00000257c279dda0;  1 drivers
v00000257c278d560_0 .net "instr", 7 0, L_00000257c279d3a0;  1 drivers
v00000257c278c520_0 .net "opcode", 26 0, L_00000257c279e160;  alias, 1 drivers
L_00000257c279dbc0 .part L_00000257c279d3a0, 4, 4;
L_00000257c279d760 .part v00000257c278d100_0, 0, 1;
L_00000257c279ccc0 .part v00000257c278d100_0, 1, 1;
L_00000257c279de40 .part v00000257c278d100_0, 2, 10;
L_00000257c279e5c0 .part v00000257c278d100_0, 12, 1;
L_00000257c279cae0 .part v00000257c278d100_0, 13, 2;
L_00000257c279dda0 .part v00000257c278d100_0, 15, 1;
L_00000257c279e340 .part L_00000257c279d3a0, 0, 2;
L_00000257c279d800 .part L_00000257c279d3a0, 0, 1;
L_00000257c279d940 .part L_00000257c279d3a0, 0, 2;
L_00000257c279cc20 .part L_00000257c279d3a0, 2, 2;
LS_00000257c279e160_0_0 .concat8 [ 1 4 10 2], L_00000257c279d760, v00000257c278d1a0_0, L_00000257c279de40, v00000257c278c980_0;
LS_00000257c279e160_0_4 .concat8 [ 2 4 2 2], L_00000257c279cae0, v00000257c278ce80_0, L_00000257c279c720, L_00000257c279cc20;
L_00000257c279e160 .concat8 [ 17 10 0 0], LS_00000257c279e160_0_0, LS_00000257c279e160_0_4;
L_00000257c279c720 .part L_00000257c279d3a0, 0, 2;
S_00000257c26db720 .scope module, "decoder_1" "decoder_4_to_16" 6 16, 7 1 0, S_00000257c26e2f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "w";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /OUTPUT 16 "y";
L_00000257c279e6e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000257c278d060_0 .net "en", 0 0, L_00000257c279e6e8;  1 drivers
v00000257c278d2e0_0 .net "w", 3 0, L_00000257c279dbc0;  1 drivers
v00000257c278d100_0 .var "y", 15 0;
E_00000257c27030d0 .event anyedge, v00000257c278d060_0, v00000257c278d2e0_0;
S_00000257c26db8b0 .scope module, "decoder_2" "decoder_2_to_4" 6 34, 8 1 0, S_00000257c26e2f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "w";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /OUTPUT 4 "y";
v00000257c278b6c0_0 .net "en", 0 0, L_00000257c279ccc0;  alias, 1 drivers
v00000257c278cf20_0 .net "w", 1 0, L_00000257c279e340;  1 drivers
v00000257c278d1a0_0 .var "y", 3 0;
E_00000257c2703290 .event anyedge, v00000257c278b6c0_0, v00000257c278cf20_0;
S_00000257c26dba40 .scope module, "decoder_3" "decoder_1_to_2" 6 44, 9 1 0, S_00000257c26e2f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "w";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /OUTPUT 2 "y";
v00000257c278c200_0 .net "en", 0 0, L_00000257c279e5c0;  alias, 1 drivers
v00000257c278d380_0 .net "w", 0 0, L_00000257c279d800;  1 drivers
v00000257c278c980_0 .var "y", 1 0;
E_00000257c2703610 .event anyedge, v00000257c278c200_0, v00000257c278d380_0;
S_00000257c26d5da0 .scope module, "decoder_4" "decoder_2_to_4" 6 54, 8 1 0, S_00000257c26e2f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "w";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /OUTPUT 4 "y";
v00000257c278c700_0 .net "en", 0 0, L_00000257c279dda0;  alias, 1 drivers
v00000257c278ba80_0 .net "w", 1 0, L_00000257c279d940;  1 drivers
v00000257c278ce80_0 .var "y", 3 0;
E_00000257c27037d0 .event anyedge, v00000257c278c700_0, v00000257c278ba80_0;
S_00000257c26d5f30 .scope module, "dmem" "data_memory" 2 202, 10 3 0, S_00000257c2686a40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "addr";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /OUTPUT 8 "data_out";
    .port_info 5 /OUTPUT 128 "data_led";
L_00000257c27e8980 .functor BUFZ 8, L_00000257c27e7780, C4<00000000>, C4<00000000>, C4<00000000>;
v00000257c278c3e0_0 .net *"_ivl_33", 7 0, L_00000257c27e7780;  1 drivers
v00000257c278bbc0_0 .net *"_ivl_35", 5 0, L_00000257c27e7000;  1 drivers
L_00000257c279e898 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000257c278bc60_0 .net *"_ivl_38", 1 0, L_00000257c279e898;  1 drivers
v00000257c278c5c0_0 .net "addr", 3 0, L_00000257c27e7640;  1 drivers
v00000257c278c7a0_0 .net "clk", 0 0, v00000257c279c860_0;  alias, 1 drivers
v00000257c278c840_0 .net "data_in", 7 0, L_00000257c27e76e0;  alias, 1 drivers
v00000257c278cc00_0 .net "data_led", 127 0, L_00000257c27e8360;  alias, 1 drivers
v00000257c2790bf0_0 .net "data_out", 7 0, L_00000257c27e8980;  alias, 1 drivers
v00000257c27910f0 .array "mem", 15 0, 7 0;
v00000257c27919b0_0 .net "write_enable", 0 0, v00000257c272d800_0;  alias, 1 drivers
E_00000257c2705150 .event posedge, v00000257c278c7a0_0;
v00000257c27910f0_0 .array/port v00000257c27910f0, 0;
v00000257c27910f0_1 .array/port v00000257c27910f0, 1;
v00000257c27910f0_2 .array/port v00000257c27910f0, 2;
v00000257c27910f0_3 .array/port v00000257c27910f0, 3;
LS_00000257c27e8360_0_0 .concat8 [ 8 8 8 8], v00000257c27910f0_0, v00000257c27910f0_1, v00000257c27910f0_2, v00000257c27910f0_3;
v00000257c27910f0_4 .array/port v00000257c27910f0, 4;
v00000257c27910f0_5 .array/port v00000257c27910f0, 5;
v00000257c27910f0_6 .array/port v00000257c27910f0, 6;
v00000257c27910f0_7 .array/port v00000257c27910f0, 7;
LS_00000257c27e8360_0_4 .concat8 [ 8 8 8 8], v00000257c27910f0_4, v00000257c27910f0_5, v00000257c27910f0_6, v00000257c27910f0_7;
v00000257c27910f0_8 .array/port v00000257c27910f0, 8;
v00000257c27910f0_9 .array/port v00000257c27910f0, 9;
v00000257c27910f0_10 .array/port v00000257c27910f0, 10;
v00000257c27910f0_11 .array/port v00000257c27910f0, 11;
LS_00000257c27e8360_0_8 .concat8 [ 8 8 8 8], v00000257c27910f0_8, v00000257c27910f0_9, v00000257c27910f0_10, v00000257c27910f0_11;
v00000257c27910f0_12 .array/port v00000257c27910f0, 12;
v00000257c27910f0_13 .array/port v00000257c27910f0, 13;
v00000257c27910f0_14 .array/port v00000257c27910f0, 14;
v00000257c27910f0_15 .array/port v00000257c27910f0, 15;
LS_00000257c27e8360_0_12 .concat8 [ 8 8 8 8], v00000257c27910f0_12, v00000257c27910f0_13, v00000257c27910f0_14, v00000257c27910f0_15;
L_00000257c27e8360 .concat8 [ 32 32 32 32], LS_00000257c27e8360_0_0, LS_00000257c27e8360_0_4, LS_00000257c27e8360_0_8, LS_00000257c27e8360_0_12;
L_00000257c27e7780 .array/port v00000257c27910f0, L_00000257c27e7000;
L_00000257c27e7000 .concat [ 4 2 0 0], L_00000257c27e7640, L_00000257c279e898;
S_00000257c26d60c0 .scope generate, "LED_PACK[0]" "LED_PACK[0]" 10 56, 10 56 0, S_00000257c26d5f30;
 .timescale -9 -12;
P_00000257c27054d0 .param/l "i" 0 10 56, +C4<00>;
v00000257c278c0c0_0 .net *"_ivl_2", 7 0, v00000257c27910f0_0;  1 drivers
S_00000257c26d3430 .scope generate, "LED_PACK[1]" "LED_PACK[1]" 10 56, 10 56 0, S_00000257c26d5f30;
 .timescale -9 -12;
P_00000257c2705550 .param/l "i" 0 10 56, +C4<01>;
v00000257c278bb20_0 .net *"_ivl_2", 7 0, v00000257c27910f0_1;  1 drivers
S_00000257c26d35c0 .scope generate, "LED_PACK[2]" "LED_PACK[2]" 10 56, 10 56 0, S_00000257c26d5f30;
 .timescale -9 -12;
P_00000257c2705250 .param/l "i" 0 10 56, +C4<010>;
v00000257c278cac0_0 .net *"_ivl_2", 7 0, v00000257c27910f0_2;  1 drivers
S_00000257c26d3750 .scope generate, "LED_PACK[3]" "LED_PACK[3]" 10 56, 10 56 0, S_00000257c26d5f30;
 .timescale -9 -12;
P_00000257c2705710 .param/l "i" 0 10 56, +C4<011>;
v00000257c278bda0_0 .net *"_ivl_2", 7 0, v00000257c27910f0_3;  1 drivers
S_00000257c26cee50 .scope generate, "LED_PACK[4]" "LED_PACK[4]" 10 56, 10 56 0, S_00000257c26d5f30;
 .timescale -9 -12;
P_00000257c27057d0 .param/l "i" 0 10 56, +C4<0100>;
v00000257c278d240_0 .net *"_ivl_2", 7 0, v00000257c27910f0_4;  1 drivers
S_00000257c278dd10 .scope generate, "LED_PACK[5]" "LED_PACK[5]" 10 56, 10 56 0, S_00000257c26d5f30;
 .timescale -9 -12;
P_00000257c2705a50 .param/l "i" 0 10 56, +C4<0101>;
v00000257c278c160_0 .net *"_ivl_2", 7 0, v00000257c27910f0_5;  1 drivers
S_00000257c278d9f0 .scope generate, "LED_PACK[6]" "LED_PACK[6]" 10 56, 10 56 0, S_00000257c26d5f30;
 .timescale -9 -12;
P_00000257c2705850 .param/l "i" 0 10 56, +C4<0110>;
v00000257c278c2a0_0 .net *"_ivl_2", 7 0, v00000257c27910f0_6;  1 drivers
S_00000257c278d6d0 .scope generate, "LED_PACK[7]" "LED_PACK[7]" 10 56, 10 56 0, S_00000257c26d5f30;
 .timescale -9 -12;
P_00000257c2706150 .param/l "i" 0 10 56, +C4<0111>;
v00000257c278b760_0 .net *"_ivl_2", 7 0, v00000257c27910f0_7;  1 drivers
S_00000257c278d860 .scope generate, "LED_PACK[8]" "LED_PACK[8]" 10 56, 10 56 0, S_00000257c26d5f30;
 .timescale -9 -12;
P_00000257c2706bd0 .param/l "i" 0 10 56, +C4<01000>;
v00000257c278b800_0 .net *"_ivl_2", 7 0, v00000257c27910f0_8;  1 drivers
S_00000257c278dea0 .scope generate, "LED_PACK[9]" "LED_PACK[9]" 10 56, 10 56 0, S_00000257c26d5f30;
 .timescale -9 -12;
P_00000257c2706dd0 .param/l "i" 0 10 56, +C4<01001>;
v00000257c278be40_0 .net *"_ivl_2", 7 0, v00000257c27910f0_9;  1 drivers
S_00000257c278db80 .scope generate, "LED_PACK[10]" "LED_PACK[10]" 10 56, 10 56 0, S_00000257c26d5f30;
 .timescale -9 -12;
P_00000257c2706f10 .param/l "i" 0 10 56, +C4<01010>;
v00000257c278c340_0 .net *"_ivl_2", 7 0, v00000257c27910f0_10;  1 drivers
S_00000257c278e030 .scope generate, "LED_PACK[11]" "LED_PACK[11]" 10 56, 10 56 0, S_00000257c26d5f30;
 .timescale -9 -12;
P_00000257c2705f90 .param/l "i" 0 10 56, +C4<01011>;
v00000257c278cb60_0 .net *"_ivl_2", 7 0, v00000257c27910f0_11;  1 drivers
S_00000257c278e1c0 .scope generate, "LED_PACK[12]" "LED_PACK[12]" 10 56, 10 56 0, S_00000257c26d5f30;
 .timescale -9 -12;
P_00000257c2706210 .param/l "i" 0 10 56, +C4<01100>;
v00000257c278b8a0_0 .net *"_ivl_2", 7 0, v00000257c27910f0_12;  1 drivers
S_00000257c278e350 .scope generate, "LED_PACK[13]" "LED_PACK[13]" 10 56, 10 56 0, S_00000257c26d5f30;
 .timescale -9 -12;
P_00000257c2706250 .param/l "i" 0 10 56, +C4<01101>;
v00000257c278cfc0_0 .net *"_ivl_2", 7 0, v00000257c27910f0_13;  1 drivers
S_00000257c278e4e0 .scope generate, "LED_PACK[14]" "LED_PACK[14]" 10 56, 10 56 0, S_00000257c26d5f30;
 .timescale -9 -12;
P_00000257c2706350 .param/l "i" 0 10 56, +C4<01110>;
v00000257c278b9e0_0 .net *"_ivl_2", 7 0, v00000257c27910f0_14;  1 drivers
S_00000257c278f680 .scope generate, "LED_PACK[15]" "LED_PACK[15]" 10 56, 10 56 0, S_00000257c26d5f30;
 .timescale -9 -12;
P_00000257c2706550 .param/l "i" 0 10 56, +C4<01111>;
v00000257c278bee0_0 .net *"_ivl_2", 7 0, v00000257c27910f0_15;  1 drivers
S_00000257c2790490 .scope module, "flag" "flag_reg" 2 120, 11 1 0, S_00000257c2686a40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "negative";
    .port_info 1 /INPUT 1 "overflow";
    .port_info 2 /INPUT 1 "carry";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /OUTPUT 4 "y";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "c14";
v00000257c2790dd0_0 .net *"_ivl_11", 0 0, v00000257c2790ab0_0;  1 drivers
v00000257c2791cd0_0 .net *"_ivl_16", 0 0, v00000257c2792090_0;  1 drivers
v00000257c2790a10_0 .net *"_ivl_3", 0 0, v00000257c2791c30_0;  1 drivers
v00000257c2791eb0_0 .net *"_ivl_7", 0 0, v00000257c27917d0_0;  1 drivers
v00000257c27921d0_0 .net "c14", 0 0, v00000257c272d120_0;  alias, 1 drivers
v00000257c2790c90_0 .net "carry", 0 0, L_00000257c279dee0;  1 drivers
v00000257c2791e10_0 .net "clk", 0 0, v00000257c279c860_0;  alias, 1 drivers
v00000257c2791370_0 .net "negative", 0 0, L_00000257c279cd60;  1 drivers
v00000257c2791550_0 .net "overflow", 0 0, L_00000257c279dc60;  1 drivers
v00000257c27917d0_0 .var "tcarryflag", 0 0;
v00000257c2792090_0 .var "tnegativeflag", 0 0;
v00000257c2791c30_0 .var "toverflowflag", 0 0;
v00000257c2790ab0_0 .var "tzeroflag", 0 0;
v00000257c2790f10_0 .net "y", 3 0, L_00000257c279cb80;  alias, 1 drivers
v00000257c27906f0_0 .net "zero", 0 0, L_00000257c279d9e0;  1 drivers
E_00000257c2707e50 .event negedge, v00000257c278c7a0_0;
L_00000257c279cb80 .concat8 [ 1 1 1 1], v00000257c2790ab0_0, v00000257c2792090_0, v00000257c2791c30_0, v00000257c27917d0_0;
S_00000257c278ed20 .scope module, "imem" "code_memory" 2 92, 12 3 0, S_00000257c2686a40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /OUTPUT 16 "data_out";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 6 "write_addr";
    .port_info 5 /INPUT 16 "write_data";
v00000257c2791910_0 .net "addr", 5 0, v00000257c2791b90_0;  alias, 1 drivers
v00000257c2792130_0 .net "clk", 0 0, v00000257c279c860_0;  alias, 1 drivers
v00000257c2792270_0 .var "data_out", 15 0;
v00000257c2790b50_0 .var/i "i", 31 0;
v00000257c27915f0 .array "mem", 63 0, 15 0;
v00000257c2791a50_0 .net "write_addr", 5 0, L_00000257c279ca40;  1 drivers
v00000257c2790790_0 .net "write_data", 15 0, v00000257c279c900_0;  alias, 1 drivers
v00000257c2791190_0 .net "write_enable", 0 0, v00000257c272dda0_0;  alias, 1 drivers
v00000257c27915f0_0 .array/port v00000257c27915f0, 0;
v00000257c27915f0_1 .array/port v00000257c27915f0, 1;
v00000257c27915f0_2 .array/port v00000257c27915f0, 2;
E_00000257c2707b90/0 .event anyedge, v00000257c2791910_0, v00000257c27915f0_0, v00000257c27915f0_1, v00000257c27915f0_2;
v00000257c27915f0_3 .array/port v00000257c27915f0, 3;
v00000257c27915f0_4 .array/port v00000257c27915f0, 4;
v00000257c27915f0_5 .array/port v00000257c27915f0, 5;
v00000257c27915f0_6 .array/port v00000257c27915f0, 6;
E_00000257c2707b90/1 .event anyedge, v00000257c27915f0_3, v00000257c27915f0_4, v00000257c27915f0_5, v00000257c27915f0_6;
v00000257c27915f0_7 .array/port v00000257c27915f0, 7;
v00000257c27915f0_8 .array/port v00000257c27915f0, 8;
v00000257c27915f0_9 .array/port v00000257c27915f0, 9;
v00000257c27915f0_10 .array/port v00000257c27915f0, 10;
E_00000257c2707b90/2 .event anyedge, v00000257c27915f0_7, v00000257c27915f0_8, v00000257c27915f0_9, v00000257c27915f0_10;
v00000257c27915f0_11 .array/port v00000257c27915f0, 11;
v00000257c27915f0_12 .array/port v00000257c27915f0, 12;
v00000257c27915f0_13 .array/port v00000257c27915f0, 13;
v00000257c27915f0_14 .array/port v00000257c27915f0, 14;
E_00000257c2707b90/3 .event anyedge, v00000257c27915f0_11, v00000257c27915f0_12, v00000257c27915f0_13, v00000257c27915f0_14;
v00000257c27915f0_15 .array/port v00000257c27915f0, 15;
v00000257c27915f0_16 .array/port v00000257c27915f0, 16;
v00000257c27915f0_17 .array/port v00000257c27915f0, 17;
v00000257c27915f0_18 .array/port v00000257c27915f0, 18;
E_00000257c2707b90/4 .event anyedge, v00000257c27915f0_15, v00000257c27915f0_16, v00000257c27915f0_17, v00000257c27915f0_18;
v00000257c27915f0_19 .array/port v00000257c27915f0, 19;
v00000257c27915f0_20 .array/port v00000257c27915f0, 20;
v00000257c27915f0_21 .array/port v00000257c27915f0, 21;
v00000257c27915f0_22 .array/port v00000257c27915f0, 22;
E_00000257c2707b90/5 .event anyedge, v00000257c27915f0_19, v00000257c27915f0_20, v00000257c27915f0_21, v00000257c27915f0_22;
v00000257c27915f0_23 .array/port v00000257c27915f0, 23;
v00000257c27915f0_24 .array/port v00000257c27915f0, 24;
v00000257c27915f0_25 .array/port v00000257c27915f0, 25;
v00000257c27915f0_26 .array/port v00000257c27915f0, 26;
E_00000257c2707b90/6 .event anyedge, v00000257c27915f0_23, v00000257c27915f0_24, v00000257c27915f0_25, v00000257c27915f0_26;
v00000257c27915f0_27 .array/port v00000257c27915f0, 27;
v00000257c27915f0_28 .array/port v00000257c27915f0, 28;
v00000257c27915f0_29 .array/port v00000257c27915f0, 29;
v00000257c27915f0_30 .array/port v00000257c27915f0, 30;
E_00000257c2707b90/7 .event anyedge, v00000257c27915f0_27, v00000257c27915f0_28, v00000257c27915f0_29, v00000257c27915f0_30;
v00000257c27915f0_31 .array/port v00000257c27915f0, 31;
v00000257c27915f0_32 .array/port v00000257c27915f0, 32;
v00000257c27915f0_33 .array/port v00000257c27915f0, 33;
v00000257c27915f0_34 .array/port v00000257c27915f0, 34;
E_00000257c2707b90/8 .event anyedge, v00000257c27915f0_31, v00000257c27915f0_32, v00000257c27915f0_33, v00000257c27915f0_34;
v00000257c27915f0_35 .array/port v00000257c27915f0, 35;
v00000257c27915f0_36 .array/port v00000257c27915f0, 36;
v00000257c27915f0_37 .array/port v00000257c27915f0, 37;
v00000257c27915f0_38 .array/port v00000257c27915f0, 38;
E_00000257c2707b90/9 .event anyedge, v00000257c27915f0_35, v00000257c27915f0_36, v00000257c27915f0_37, v00000257c27915f0_38;
v00000257c27915f0_39 .array/port v00000257c27915f0, 39;
v00000257c27915f0_40 .array/port v00000257c27915f0, 40;
v00000257c27915f0_41 .array/port v00000257c27915f0, 41;
v00000257c27915f0_42 .array/port v00000257c27915f0, 42;
E_00000257c2707b90/10 .event anyedge, v00000257c27915f0_39, v00000257c27915f0_40, v00000257c27915f0_41, v00000257c27915f0_42;
v00000257c27915f0_43 .array/port v00000257c27915f0, 43;
v00000257c27915f0_44 .array/port v00000257c27915f0, 44;
v00000257c27915f0_45 .array/port v00000257c27915f0, 45;
v00000257c27915f0_46 .array/port v00000257c27915f0, 46;
E_00000257c2707b90/11 .event anyedge, v00000257c27915f0_43, v00000257c27915f0_44, v00000257c27915f0_45, v00000257c27915f0_46;
v00000257c27915f0_47 .array/port v00000257c27915f0, 47;
v00000257c27915f0_48 .array/port v00000257c27915f0, 48;
v00000257c27915f0_49 .array/port v00000257c27915f0, 49;
v00000257c27915f0_50 .array/port v00000257c27915f0, 50;
E_00000257c2707b90/12 .event anyedge, v00000257c27915f0_47, v00000257c27915f0_48, v00000257c27915f0_49, v00000257c27915f0_50;
v00000257c27915f0_51 .array/port v00000257c27915f0, 51;
v00000257c27915f0_52 .array/port v00000257c27915f0, 52;
v00000257c27915f0_53 .array/port v00000257c27915f0, 53;
v00000257c27915f0_54 .array/port v00000257c27915f0, 54;
E_00000257c2707b90/13 .event anyedge, v00000257c27915f0_51, v00000257c27915f0_52, v00000257c27915f0_53, v00000257c27915f0_54;
v00000257c27915f0_55 .array/port v00000257c27915f0, 55;
v00000257c27915f0_56 .array/port v00000257c27915f0, 56;
v00000257c27915f0_57 .array/port v00000257c27915f0, 57;
v00000257c27915f0_58 .array/port v00000257c27915f0, 58;
E_00000257c2707b90/14 .event anyedge, v00000257c27915f0_55, v00000257c27915f0_56, v00000257c27915f0_57, v00000257c27915f0_58;
v00000257c27915f0_59 .array/port v00000257c27915f0, 59;
v00000257c27915f0_60 .array/port v00000257c27915f0, 60;
v00000257c27915f0_61 .array/port v00000257c27915f0, 61;
v00000257c27915f0_62 .array/port v00000257c27915f0, 62;
E_00000257c2707b90/15 .event anyedge, v00000257c27915f0_59, v00000257c27915f0_60, v00000257c27915f0_61, v00000257c27915f0_62;
v00000257c27915f0_63 .array/port v00000257c27915f0, 63;
E_00000257c2707b90/16 .event anyedge, v00000257c27915f0_63;
E_00000257c2707b90 .event/or E_00000257c2707b90/0, E_00000257c2707b90/1, E_00000257c2707b90/2, E_00000257c2707b90/3, E_00000257c2707b90/4, E_00000257c2707b90/5, E_00000257c2707b90/6, E_00000257c2707b90/7, E_00000257c2707b90/8, E_00000257c2707b90/9, E_00000257c2707b90/10, E_00000257c2707b90/11, E_00000257c2707b90/12, E_00000257c2707b90/13, E_00000257c2707b90/14, E_00000257c2707b90/15, E_00000257c2707b90/16;
S_00000257c278eeb0 .scope module, "pc_inst" "pc_update" 2 77, 13 1 0, S_00000257c2686a40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pc_we";
    .port_info 3 /INPUT 1 "pc_mux";
    .port_info 4 /INPUT 6 "load_val";
    .port_info 5 /OUTPUT 6 "pc_out";
v00000257c2790d30_0 .net "clk", 0 0, v00000257c279c860_0;  alias, 1 drivers
v00000257c2791af0_0 .net "load_val", 5 0, L_00000257c279d6c0;  1 drivers
v00000257c2792310_0 .net "pc_mux", 0 0, v00000257c272e020_0;  alias, 1 drivers
v00000257c27923b0_0 .net "pc_out", 5 0, v00000257c2791b90_0;  alias, 1 drivers
v00000257c2791b90_0 .var "pc_reg", 5 0;
v00000257c2792450_0 .net "pc_we", 0 0, v00000257c272e5c0_0;  alias, 1 drivers
v00000257c2791730_0 .net "rst", 0 0, v00000257c279d580_0;  alias, 1 drivers
E_00000257c2707190 .event posedge, v00000257c2791730_0, v00000257c278c7a0_0;
S_00000257c278f810 .scope module, "regs_inst" "register_file" 2 160, 14 1 0, S_00000257c2686a40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "port0_sel";
    .port_info 3 /INPUT 2 "port1_sel";
    .port_info 4 /INPUT 2 "write_sel";
    .port_info 5 /INPUT 1 "write_en";
    .port_info 6 /INPUT 8 "write_data";
    .port_info 7 /OUTPUT 8 "out0";
    .port_info 8 /OUTPUT 8 "out1";
    .port_info 9 /OUTPUT 8 "reges_0";
    .port_info 10 /OUTPUT 8 "reges_1";
    .port_info 11 /OUTPUT 8 "reges_2";
    .port_info 12 /OUTPUT 8 "reges_3";
L_00000257c2716fd0 .functor BUFZ 8, L_00000257c279cea0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000257c27170b0 .functor BUFZ 8, L_00000257c279cfe0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000257c2790e70_0 .net *"_ivl_12", 7 0, L_00000257c279cea0;  1 drivers
v00000257c2791230_0 .net *"_ivl_14", 3 0, L_00000257c279cf40;  1 drivers
L_00000257c279e778 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000257c2791d70_0 .net *"_ivl_17", 1 0, L_00000257c279e778;  1 drivers
v00000257c2791f50_0 .net *"_ivl_20", 7 0, L_00000257c279cfe0;  1 drivers
v00000257c2791ff0_0 .net *"_ivl_22", 3 0, L_00000257c279d120;  1 drivers
L_00000257c279e7c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000257c27924f0_0 .net *"_ivl_25", 1 0, L_00000257c279e7c0;  1 drivers
v00000257c2792590_0 .net "clk", 0 0, v00000257c279c860_0;  alias, 1 drivers
v00000257c2790fb0_0 .net "out0", 7 0, L_00000257c2716fd0;  alias, 1 drivers
v00000257c2791050_0 .net "out1", 7 0, L_00000257c27170b0;  alias, 1 drivers
v00000257c2790830_0 .net "port0_sel", 1 0, v00000257c272e0c0_0;  alias, 1 drivers
v00000257c2790970_0 .net "port1_sel", 1 0, v00000257c272e160_0;  alias, 1 drivers
v00000257c27908d0_0 .net "reges_0", 7 0, v00000257c2791690_0;  1 drivers
v00000257c27912d0_0 .net "reges_1", 7 0, v00000257c2791690_1;  1 drivers
v00000257c2791410_0 .net "reges_2", 7 0, v00000257c2791690_2;  1 drivers
v00000257c27914b0_0 .net "reges_3", 7 0, v00000257c2791690_3;  1 drivers
v00000257c2791690 .array "regs", 3 0, 7 0;
v00000257c2791870_0 .net "rst", 0 0, v00000257c279d580_0;  alias, 1 drivers
v00000257c279b2f0_0 .net "write_data", 7 0, L_00000257c27e8040;  alias, 1 drivers
v00000257c279ae90_0 .net "write_en", 0 0, v00000257c26f5e60_0;  alias, 1 drivers
v00000257c279be30_0 .net "write_sel", 1 0, v00000257c278c480_0;  alias, 1 drivers
E_00000257c2704950/0 .event negedge, v00000257c278c7a0_0;
E_00000257c2704950/1 .event posedge, v00000257c2791730_0;
E_00000257c2704950 .event/or E_00000257c2704950/0, E_00000257c2704950/1;
L_00000257c279cea0 .array/port v00000257c2791690, L_00000257c279cf40;
L_00000257c279cf40 .concat [ 2 2 0 0], v00000257c272e0c0_0, L_00000257c279e778;
L_00000257c279cfe0 .array/port v00000257c2791690, L_00000257c279d120;
L_00000257c279d120 .concat [ 2 2 0 0], v00000257c272e160_0, L_00000257c279e7c0;
    .scope S_00000257c278eeb0;
T_0 ;
    %wait E_00000257c2707190;
    %load/vec4 v00000257c2791730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000257c2791b90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000257c2792310_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000257c2792450_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000257c2791b90_0;
    %load/vec4 v00000257c2791af0_0;
    %add;
    %addi 1, 0, 6;
    %assign/vec4 v00000257c2791b90_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000257c2792450_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v00000257c2791b90_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000257c2791b90_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000257c278ed20;
T_1 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 57374, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 12288, 0, 16;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 35848, 0, 16;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 13312, 0, 16;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 54016, 0, 16;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 62222, 0, 16;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 35848, 0, 16;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 27648, 0, 16;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 55040, 0, 16;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 62216, 0, 16;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 39168, 0, 16;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 40193, 0, 16;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 56832, 0, 16;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 62210, 0, 16;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 48384, 0, 16;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 47361, 0, 16;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 21505, 0, 16;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 57588, 0, 16;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 20481, 0, 16;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 57582, 0, 16;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %pushi/vec4 51, 0, 32;
    %store/vec4 v00000257c2790b50_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000257c2790b50_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v00000257c2790b50_0;
    %store/vec4a v00000257c27915f0, 4, 0;
    %load/vec4 v00000257c2790b50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000257c2790b50_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_00000257c278ed20;
T_2 ;
    %wait E_00000257c2705150;
    %load/vec4 v00000257c2791190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000257c2790790_0;
    %load/vec4 v00000257c2791a50_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000257c27915f0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000257c278ed20;
T_3 ;
    %wait E_00000257c2707b90;
    %load/vec4 v00000257c2791910_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000257c27915f0, 4;
    %store/vec4 v00000257c2792270_0, 0, 16;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000257c26db720;
T_4 ;
    %wait E_00000257c27030d0;
    %load/vec4 v00000257c278d060_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/getv 4, v00000257c278d2e0_0;
    %shiftl 4;
    %store/vec4 v00000257c278d100_0, 0, 16;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000257c278d100_0, 0, 16;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000257c26db8b0;
T_5 ;
    %wait E_00000257c2703290;
    %load/vec4 v00000257c278b6c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 4;
    %ix/getv 4, v00000257c278cf20_0;
    %shiftl 4;
    %store/vec4 v00000257c278d1a0_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000257c278d1a0_0, 0, 4;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000257c26dba40;
T_6 ;
    %wait E_00000257c2703610;
    %load/vec4 v00000257c278c200_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000257c278c980_0, 0, 2;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000257c278d380_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000257c278c980_0, 0, 2;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000257c278c980_0, 0, 2;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000257c26d5da0;
T_7 ;
    %wait E_00000257c27037d0;
    %load/vec4 v00000257c278c700_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 4;
    %ix/getv 4, v00000257c278ba80_0;
    %shiftl 4;
    %store/vec4 v00000257c278ce80_0, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000257c278ce80_0, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000257c2790490;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257c27917d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257c2792090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257c2791c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257c2790ab0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_00000257c2790490;
T_9 ;
    %wait E_00000257c2707e50;
    %load/vec4 v00000257c27921d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v00000257c2790c90_0;
    %assign/vec4 v00000257c27917d0_0, 0;
    %load/vec4 v00000257c2791370_0;
    %assign/vec4 v00000257c2792090_0, 0;
    %load/vec4 v00000257c2791550_0;
    %assign/vec4 v00000257c2791c30_0, 0;
    %load/vec4 v00000257c27906f0_0;
    %assign/vec4 v00000257c2790ab0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000257c26e2db0;
T_10 ;
    %wait E_00000257c2702f50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257c272cf40_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000257c272dc60_0, 0, 5;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v00000257c272eac0_0, 0, 32;
T_10.0 ;
    %load/vec4 v00000257c272eac0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_10.1, 5;
    %load/vec4 v00000257c272cf40_0;
    %nor/r;
    %load/vec4 v00000257c272d620_0;
    %load/vec4 v00000257c272eac0_0;
    %part/s 1;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v00000257c272eac0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v00000257c272dc60_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272cf40_0, 0, 1;
T_10.2 ;
    %load/vec4 v00000257c272eac0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000257c272eac0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000257c26e2c20;
T_11 ;
    %wait E_00000257c2703ed0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257c272dda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257c272e020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000257c272e0c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000257c272e160_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000257c278c480_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257c26f5e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257c272eb60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000257c272d6c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257c272d120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257c272d300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257c272e660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257c272d800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257c278c020_0, 0, 1;
    %load/vec4 v00000257c272e520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %jmp T_11.24;
T_11.0 ;
    %jmp T_11.24;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272dda0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272e5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272d300_0, 0, 1;
    %jmp T_11.24;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272dda0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272e5c0_0, 0, 1;
    %load/vec4 v00000257c278bf80_0;
    %store/vec4 v00000257c272e0c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272eb60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000257c272d6c0_0, 0, 2;
    %jmp T_11.24;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272e5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272d300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272e660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272d800_0, 0, 1;
    %jmp T_11.24;
T_11.4 ;
    %load/vec4 v00000257c278bf80_0;
    %store/vec4 v00000257c272e0c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272eb60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000257c272d6c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272e660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272d800_0, 0, 1;
    %jmp T_11.24;
T_11.5 ;
    %load/vec4 v00000257c278c8e0_0;
    %store/vec4 v00000257c272e0c0_0, 0, 2;
    %load/vec4 v00000257c278bf80_0;
    %store/vec4 v00000257c278c480_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c26f5e60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000257c272d6c0_0, 0, 2;
    %jmp T_11.24;
T_11.6 ;
    %load/vec4 v00000257c278bf80_0;
    %store/vec4 v00000257c278c480_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c26f5e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272d300_0, 0, 1;
    %jmp T_11.24;
T_11.7 ;
    %load/vec4 v00000257c278bf80_0;
    %store/vec4 v00000257c272e0c0_0, 0, 2;
    %load/vec4 v00000257c278c8e0_0;
    %store/vec4 v00000257c272e160_0, 0, 2;
    %load/vec4 v00000257c278bf80_0;
    %store/vec4 v00000257c278c480_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c26f5e60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000257c272d6c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272d120_0, 0, 1;
    %jmp T_11.24;
T_11.8 ;
    %load/vec4 v00000257c278bf80_0;
    %store/vec4 v00000257c272e0c0_0, 0, 2;
    %load/vec4 v00000257c278bf80_0;
    %store/vec4 v00000257c278c480_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c26f5e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272eb60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000257c272d6c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272d120_0, 0, 1;
    %jmp T_11.24;
T_11.9 ;
    %load/vec4 v00000257c278bf80_0;
    %store/vec4 v00000257c272e0c0_0, 0, 2;
    %load/vec4 v00000257c278c8e0_0;
    %store/vec4 v00000257c272e160_0, 0, 2;
    %load/vec4 v00000257c278bf80_0;
    %store/vec4 v00000257c278c480_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c26f5e60_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000257c272d6c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272d120_0, 0, 1;
    %jmp T_11.24;
T_11.10 ;
    %load/vec4 v00000257c278bf80_0;
    %store/vec4 v00000257c272e0c0_0, 0, 2;
    %load/vec4 v00000257c278bf80_0;
    %store/vec4 v00000257c278c480_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c26f5e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272eb60_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000257c272d6c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272d120_0, 0, 1;
    %jmp T_11.24;
T_11.11 ;
    %load/vec4 v00000257c278bf80_0;
    %store/vec4 v00000257c278c480_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c26f5e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272d300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c278c020_0, 0, 1;
    %jmp T_11.24;
T_11.12 ;
    %load/vec4 v00000257c278c8e0_0;
    %store/vec4 v00000257c272e0c0_0, 0, 2;
    %load/vec4 v00000257c278bf80_0;
    %store/vec4 v00000257c278c480_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c26f5e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272eb60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000257c272d6c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c278c020_0, 0, 1;
    %jmp T_11.24;
T_11.13 ;
    %load/vec4 v00000257c278bf80_0;
    %store/vec4 v00000257c272e160_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272d300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272d800_0, 0, 1;
    %jmp T_11.24;
T_11.14 ;
    %load/vec4 v00000257c278c8e0_0;
    %store/vec4 v00000257c272e0c0_0, 0, 2;
    %load/vec4 v00000257c278bf80_0;
    %store/vec4 v00000257c272e160_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272eb60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000257c272d6c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272d800_0, 0, 1;
    %jmp T_11.24;
T_11.15 ;
    %load/vec4 v00000257c278bf80_0;
    %store/vec4 v00000257c272e0c0_0, 0, 2;
    %load/vec4 v00000257c278bf80_0;
    %store/vec4 v00000257c278c480_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c26f5e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272d120_0, 0, 1;
    %jmp T_11.24;
T_11.16 ;
    %load/vec4 v00000257c278bf80_0;
    %store/vec4 v00000257c272e0c0_0, 0, 2;
    %load/vec4 v00000257c278bf80_0;
    %store/vec4 v00000257c278c480_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c26f5e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272d120_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000257c272d6c0_0, 0, 2;
    %jmp T_11.24;
T_11.17 ;
    %load/vec4 v00000257c278bf80_0;
    %store/vec4 v00000257c272e0c0_0, 0, 2;
    %load/vec4 v00000257c278c8e0_0;
    %store/vec4 v00000257c272e160_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000257c272d6c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272d120_0, 0, 1;
    %jmp T_11.24;
T_11.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c272e020_0, 0, 1;
    %jmp T_11.24;
T_11.19 ;
    %load/vec4 v00000257c272dd00_0;
    %parti/s 1, 0, 2;
    %store/vec4 v00000257c272e020_0, 0, 1;
    %jmp T_11.24;
T_11.20 ;
    %load/vec4 v00000257c272dd00_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v00000257c272e020_0, 0, 1;
    %jmp T_11.24;
T_11.21 ;
    %load/vec4 v00000257c272dd00_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v00000257c272dd00_0;
    %parti/s 1, 1, 2;
    %load/vec4 v00000257c272dd00_0;
    %parti/s 1, 2, 3;
    %xnor;
    %and;
    %store/vec4 v00000257c272e020_0, 0, 1;
    %jmp T_11.24;
T_11.22 ;
    %load/vec4 v00000257c272dd00_0;
    %parti/s 1, 1, 2;
    %load/vec4 v00000257c272dd00_0;
    %parti/s 1, 2, 3;
    %xnor;
    %store/vec4 v00000257c272e020_0, 0, 1;
    %jmp T_11.24;
T_11.24 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000257c278f810;
T_12 ;
    %wait E_00000257c2704950;
    %load/vec4 v00000257c2791870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000257c2791690, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000257c2791690, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000257c2791690, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000257c2791690, 0, 4;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000257c279ae90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000257c279b2f0_0;
    %load/vec4 v00000257c279be30_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000257c2791690, 0, 4;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000257c2686bd0;
T_13 ;
    %wait E_00000257c2703bd0;
    %load/vec4 v00000257c272d9e0_0;
    %store/vec4 v00000257c272da80_0, 0, 8;
    %load/vec4 v00000257c272e340_0;
    %store/vec4 v00000257c272db20_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257c272d4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257c272e3e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000257c272d760_0, 0, 8;
    %load/vec4 v00000257c272dbc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000257c272d760_0, 0, 8;
    %jmp T_13.5;
T_13.0 ;
    %load/vec4 v00000257c272d9e0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v00000257c272d4e0_0, 0, 1;
    %load/vec4 v00000257c272da80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000257c272d760_0, 0, 8;
    %jmp T_13.5;
T_13.1 ;
    %load/vec4 v00000257c272d9e0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v00000257c272d4e0_0, 0, 1;
    %load/vec4 v00000257c272da80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000257c272d760_0, 0, 8;
    %jmp T_13.5;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000257c272da80_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000257c272db20_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v00000257c272ea20_0, 0, 9;
    %load/vec4 v00000257c272ea20_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000257c272d760_0, 0, 8;
    %load/vec4 v00000257c272ea20_0;
    %parti/s 1, 8, 5;
    %store/vec4 v00000257c272d4e0_0, 0, 1;
    %load/vec4 v00000257c272d9e0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v00000257c272ea20_0;
    %parti/s 1, 7, 4;
    %xor;
    %load/vec4 v00000257c272d9e0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v00000257c272e340_0;
    %parti/s 1, 7, 4;
    %xor;
    %inv;
    %and;
    %store/vec4 v00000257c272e3e0_0, 0, 1;
    %jmp T_13.5;
T_13.3 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000257c272da80_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000257c272db20_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v00000257c272ea20_0, 0, 9;
    %load/vec4 v00000257c272ea20_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000257c272d760_0, 0, 8;
    %load/vec4 v00000257c272ea20_0;
    %parti/s 1, 8, 5;
    %store/vec4 v00000257c272d4e0_0, 0, 1;
    %load/vec4 v00000257c272d9e0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v00000257c272e340_0;
    %parti/s 1, 7, 4;
    %xor;
    %load/vec4 v00000257c272d9e0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v00000257c272ea20_0;
    %parti/s 1, 7, 4;
    %xor;
    %and;
    %store/vec4 v00000257c272e3e0_0, 0, 1;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000257c2686bd0;
T_14 ;
    %wait E_00000257c27039d0;
    %load/vec4 v00000257c272d760_0;
    %store/vec4 v00000257c272e8e0_0, 0, 8;
    %load/vec4 v00000257c272d4e0_0;
    %store/vec4 v00000257c272e700_0, 0, 1;
    %load/vec4 v00000257c272e3e0_0;
    %store/vec4 v00000257c272eca0_0, 0, 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000257c26d5f30;
T_15 ;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27910f0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27910f0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27910f0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27910f0, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27910f0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27910f0, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27910f0, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27910f0, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27910f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27910f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27910f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27910f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27910f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27910f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27910f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000257c27910f0, 4, 0;
    %end;
    .thread T_15;
    .scope S_00000257c26d5f30;
T_16 ;
    %wait E_00000257c2705150;
    %load/vec4 v00000257c27919b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v00000257c278c840_0;
    %load/vec4 v00000257c278c5c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000257c27910f0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000257c26868b0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257c279c860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c279d580_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000257c279c900_0, 0, 16;
    %end;
    .thread T_17;
    .scope S_00000257c26868b0;
T_18 ;
    %delay 10000, 0;
    %load/vec4 v00000257c279c860_0;
    %inv;
    %store/vec4 v00000257c279c860_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_00000257c26868b0;
T_19 ;
    %vpi_call 2 293 "$dumpfile", "cpu_waveform.vcd" {0 0 0};
    %vpi_call 2 294 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000257c26868b0 {0 0 0};
    %end;
    .thread T_19;
    .scope S_00000257c26868b0;
T_20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000257c279d580_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000257c279d580_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_00000257c26868b0;
T_21 ;
    %wait E_00000257c2705150;
    %vpi_call 2 311 "$display", "TIME=%0t | PC=%0d | INSTR=%h | ALU=%h | FLAGS=%b | op=%h | R0=%02h R1=%02h R2=%02h R3=%02h DMEM0=%02h DMEM1=%02h", $time, v00000257c279e0c0_0, v00000257c279e200_0, v00000257c279c9a0_0, v00000257c279e3e0_0, v00000257c279e2a0_0, &PV<v00000257c279d8a0_0, 0, 8>, &PV<v00000257c279d8a0_0, 8, 8>, &PV<v00000257c279d8a0_0, 16, 8>, &PV<v00000257c279d8a0_0, 24, 8>, &PV<v00000257c279db20_0, 0, 8>, &PV<v00000257c279db20_0, 8, 8> {0 0 0};
    %jmp T_21;
    .thread T_21;
    .scope S_00000257c26868b0;
T_22 ;
    %delay 100000000, 0;
    %vpi_call 2 323 "$display", "Simulation complete." {0 0 0};
    %vpi_call 2 324 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "cpu.v";
    "alu.v";
    "control.v";
    "encoder_31_to_5.v";
    "opcode_decoder.v";
    "decoder_4_to_16.v";
    "decoder_2_to_4.v";
    "decoder_1_to_2.v";
    "data_memory.v";
    "flag_reg.v";
    "code_memory.v";
    "pc_update.v";
    "register_file.v";
