****************************************
Report : power
        -significant_digits 2
Design : ORCA_TOP
Version: P-2019.03-SP1-VAL
Date   : Sat May 30 15:48:48 2020
****************************************
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Scenario func_slow, iteration 1: expecting at least 5
Scenario func_slow, iteration 2: expecting at least 6
Scenario func_slow, iteration 3: expecting at least 6
Scenario func_slow, iteration 4: expecting at least 6
Scenario func_slow, iteration 5: expecting at least 6
Scenario func_slow, iteration 6: expecting at least 6
Mode: func
Corner: slow
Scenario: func_slow
Voltage: 0.75
Temperature: -40.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VSS (ground) probability 1.00 (default)
VDD (power) probability 1.00 (default)
VDDH (power) probability 1.00 (default)

  Cell Internal Power    = 3.64e+09 pW ( 68.9%)
  Net Switching Power    = 1.65e+09 pW ( 31.1%)
Total Dynamic Power      = 5.29e+09 pW (100.0%)

Cell Leakage Power       = 3.97e+08 pW


  Attributes
  ----------
      u  -  User defined power group

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)      
memory                    1.01e+09               2.14e+08               0.00e+00               1.22e+09    ( 21.5%)      
black_box                 0.00e+00               0.00e+00               7.97e+07               7.97e+07    (  1.4%)      
clock_network             2.26e+09               7.66e+08               1.41e+06               3.02e+09    ( 53.2%)      
register                  6.81e+07               4.42e+07               1.37e+08               2.49e+08    (  4.4%)      
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)      
combinational             3.06e+08               6.22e+08               1.79e+08               1.11e+09    ( 19.5%)      
-----------------------------------------------------------------------------------------------------------------------------
Total                     3.64e+09 pW            1.65e+09 pW            3.97e+08 pW            5.68e+09 pW
1
