
*** Running vivado
    with args -log BD_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source BD_wrapper.tcl -notrace


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BD_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_xlconstant_0_0/BD_xlconstant_0_0.dcp' for cell 'BD_i/Ground_1'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_Ground_8_0/BD_Ground_8_0.dcp' for cell 'BD_i/Ground_15'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_Ground_15_0/BD_Ground_15_0.dcp' for cell 'BD_i/Ground_64'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_Ground_1_0/BD_Ground_1_0.dcp' for cell 'BD_i/Ground_8'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_axi_crossbar_0_0/BD_axi_crossbar_0_0.dcp' for cell 'BD_i/axi_crossbar_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_clk_wiz_0/BD_clk_wiz_0.dcp' for cell 'BD_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_0_0_0/BD_cpu_0_0_0.dcp' for cell 'BD_i/cpu_0_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_microblaze_0_0/BD_microblaze_0_0.dcp' for cell 'BD_i/cpu_0_1'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_0_1_0/BD_cpu_0_1_0.dcp' for cell 'BD_i/cpu_1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_1_0_x_0/BD_cpu_1_0_x_0.dcp' for cell 'BD_i/cpu_1_0_x'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_1_0_0/BD_cpu_1_0_0.dcp' for cell 'BD_i/cpu_1_1'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_1_1_x_0/BD_cpu_1_1_x_0.dcp' for cell 'BD_i/cpu_1_1_x'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_kth_2DNoC_2x2x1_0_0/BD_kth_2DNoC_2x2x1_0_0.dcp' for cell 'BD_i/kth_2DNoC_2x2x1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_kth_axi_rni_static_0_0/BD_kth_axi_rni_static_0_0.dcp' for cell 'BD_i/kth_axi_rni_static_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_kth_axi_rni_static_0_1/BD_kth_axi_rni_static_0_1.dcp' for cell 'BD_i/kth_axi_rni_static_1'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_kth_axi_rni_static_1_0/BD_kth_axi_rni_static_1_0.dcp' for cell 'BD_i/kth_axi_rni_static_2'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_kth_axi_rni_static_2_0/BD_kth_axi_rni_static_2_0.dcp' for cell 'BD_i/kth_axi_rni_static_3'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_mdm_1_0/BD_mdm_1_0.dcp' for cell 'BD_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_axi_gpio_0_0/BD_axi_gpio_0_0.dcp' for cell 'BD_i/pio_0_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_pio_0_0_0/BD_pio_0_0_0.dcp' for cell 'BD_i/pio_0_1'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_pio_0_1_0/BD_pio_0_1_0.dcp' for cell 'BD_i/pio_1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_pio_1_0_0/BD_pio_1_0_0.dcp' for cell 'BD_i/pio_1_1'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_pio_dpr_0/BD_pio_dpr_0.dcp' for cell 'BD_i/pio_dpr'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_processing_system7_0_0/BD_processing_system7_0_0.dcp' for cell 'BD_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_rst_clk_wiz_50M_0/BD_rst_clk_wiz_50M_0.dcp' for cell 'BD_i/sys_rst'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_xbar_0/BD_xbar_0.dcp' for cell 'BD_i/cpu_0_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_auto_pc_0/BD_auto_pc_0.dcp' for cell 'BD_i/cpu_0_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_bram_if_cntlr_0/BD_dlmb_bram_if_cntlr_0.dcp' for cell 'BD_i/cpu_0_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_0/BD_dlmb_v10_0.dcp' for cell 'BD_i/cpu_0_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_bram_if_cntlr_0/BD_ilmb_bram_if_cntlr_0.dcp' for cell 'BD_i/cpu_0_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_0/BD_ilmb_v10_0.dcp' for cell 'BD_i/cpu_0_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_lmb_bram_0/BD_lmb_bram_0.dcp' for cell 'BD_i/cpu_0_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_xbar_1/BD_xbar_1.dcp' for cell 'BD_i/cpu_0_1_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_bram_if_cntlr_1/BD_dlmb_bram_if_cntlr_1.dcp' for cell 'BD_i/cpu_0_1_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_1/BD_dlmb_v10_1.dcp' for cell 'BD_i/cpu_0_1_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_bram_if_cntlr_1/BD_ilmb_bram_if_cntlr_1.dcp' for cell 'BD_i/cpu_0_1_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_1/BD_ilmb_v10_1.dcp' for cell 'BD_i/cpu_0_1_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_lmb_bram_1/BD_lmb_bram_1.dcp' for cell 'BD_i/cpu_0_1_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_xbar_2/BD_xbar_2.dcp' for cell 'BD_i/cpu_1_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_bram_if_cntlr_2/BD_dlmb_bram_if_cntlr_2.dcp' for cell 'BD_i/cpu_1_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_2/BD_dlmb_v10_2.dcp' for cell 'BD_i/cpu_1_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_bram_if_cntlr_2/BD_ilmb_bram_if_cntlr_2.dcp' for cell 'BD_i/cpu_1_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_2/BD_ilmb_v10_2.dcp' for cell 'BD_i/cpu_1_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_lmb_bram_2/BD_lmb_bram_2.dcp' for cell 'BD_i/cpu_1_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_bram_if_cntlr_4/BD_dlmb_bram_if_cntlr_4.dcp' for cell 'BD_i/cpu_1_0_x_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_4/BD_dlmb_v10_4.dcp' for cell 'BD_i/cpu_1_0_x_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_bram_if_cntlr_4/BD_ilmb_bram_if_cntlr_4.dcp' for cell 'BD_i/cpu_1_0_x_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_4/BD_ilmb_v10_4.dcp' for cell 'BD_i/cpu_1_0_x_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_lmb_bram_4/BD_lmb_bram_4.dcp' for cell 'BD_i/cpu_1_0_x_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_xbar_3/BD_xbar_3.dcp' for cell 'BD_i/cpu_1_1_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_bram_if_cntlr_3/BD_dlmb_bram_if_cntlr_3.dcp' for cell 'BD_i/cpu_1_1_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_3/BD_dlmb_v10_3.dcp' for cell 'BD_i/cpu_1_1_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_bram_if_cntlr_3/BD_ilmb_bram_if_cntlr_3.dcp' for cell 'BD_i/cpu_1_1_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_3/BD_ilmb_v10_3.dcp' for cell 'BD_i/cpu_1_1_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_lmb_bram_3/BD_lmb_bram_3.dcp' for cell 'BD_i/cpu_1_1_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_bram_if_cntlr_5/BD_dlmb_bram_if_cntlr_5.dcp' for cell 'BD_i/cpu_1_1_x_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_5/BD_dlmb_v10_5.dcp' for cell 'BD_i/cpu_1_1_x_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_bram_if_cntlr_5/BD_ilmb_bram_if_cntlr_5.dcp' for cell 'BD_i/cpu_1_1_x_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_5/BD_ilmb_v10_5.dcp' for cell 'BD_i/cpu_1_1_x_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_lmb_bram_5/BD_lmb_bram_5.dcp' for cell 'BD_i/cpu_1_1_x_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 883 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_clk_wiz_0/BD_clk_wiz_0_board.xdc] for cell 'BD_i/clk_wiz/inst'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_clk_wiz_0/BD_clk_wiz_0_board.xdc] for cell 'BD_i/clk_wiz/inst'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_clk_wiz_0/BD_clk_wiz_0.xdc] for cell 'BD_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_clk_wiz_0/BD_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_clk_wiz_0/BD_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2036.176 ; gain = 528.523 ; free physical = 3332 ; free virtual = 126116
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_clk_wiz_0/BD_clk_wiz_0.xdc] for cell 'BD_i/clk_wiz/inst'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_0_0_0/BD_cpu_0_0_0.xdc] for cell 'BD_i/cpu_0_0/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_0_0_0/BD_cpu_0_0_0.xdc] for cell 'BD_i/cpu_0_0/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_axi_gpio_0_0/BD_axi_gpio_0_0_board.xdc] for cell 'BD_i/pio_0_0/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_axi_gpio_0_0/BD_axi_gpio_0_0_board.xdc] for cell 'BD_i/pio_0_0/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_axi_gpio_0_0/BD_axi_gpio_0_0.xdc] for cell 'BD_i/pio_0_0/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_axi_gpio_0_0/BD_axi_gpio_0_0.xdc] for cell 'BD_i/pio_0_0/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_0/BD_dlmb_v10_0.xdc] for cell 'BD_i/cpu_0_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_0/BD_dlmb_v10_0.xdc] for cell 'BD_i/cpu_0_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_0/BD_ilmb_v10_0.xdc] for cell 'BD_i/cpu_0_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_0/BD_ilmb_v10_0.xdc] for cell 'BD_i/cpu_0_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_mdm_1_0/BD_mdm_1_0.xdc] for cell 'BD_i/mdm_1/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_mdm_1_0/BD_mdm_1_0.xdc] for cell 'BD_i/mdm_1/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_rst_clk_wiz_50M_0/BD_rst_clk_wiz_50M_0_board.xdc] for cell 'BD_i/sys_rst/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_rst_clk_wiz_50M_0/BD_rst_clk_wiz_50M_0_board.xdc] for cell 'BD_i/sys_rst/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_rst_clk_wiz_50M_0/BD_rst_clk_wiz_50M_0.xdc] for cell 'BD_i/sys_rst/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_rst_clk_wiz_50M_0/BD_rst_clk_wiz_50M_0.xdc] for cell 'BD_i/sys_rst/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_microblaze_0_0/BD_microblaze_0_0.xdc] for cell 'BD_i/cpu_0_1/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_microblaze_0_0/BD_microblaze_0_0.xdc] for cell 'BD_i/cpu_0_1/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_pio_0_0_0/BD_pio_0_0_0_board.xdc] for cell 'BD_i/pio_0_1/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_pio_0_0_0/BD_pio_0_0_0_board.xdc] for cell 'BD_i/pio_0_1/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_pio_0_0_0/BD_pio_0_0_0.xdc] for cell 'BD_i/pio_0_1/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_pio_0_0_0/BD_pio_0_0_0.xdc] for cell 'BD_i/pio_0_1/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_1/BD_dlmb_v10_1.xdc] for cell 'BD_i/cpu_0_1_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_1/BD_dlmb_v10_1.xdc] for cell 'BD_i/cpu_0_1_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_1/BD_ilmb_v10_1.xdc] for cell 'BD_i/cpu_0_1_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_1/BD_ilmb_v10_1.xdc] for cell 'BD_i/cpu_0_1_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_0_1_0/BD_cpu_0_1_0.xdc] for cell 'BD_i/cpu_1_0/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_0_1_0/BD_cpu_0_1_0.xdc] for cell 'BD_i/cpu_1_0/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_pio_0_1_0/BD_pio_0_1_0_board.xdc] for cell 'BD_i/pio_1_0/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_pio_0_1_0/BD_pio_0_1_0_board.xdc] for cell 'BD_i/pio_1_0/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_pio_0_1_0/BD_pio_0_1_0.xdc] for cell 'BD_i/pio_1_0/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_pio_0_1_0/BD_pio_0_1_0.xdc] for cell 'BD_i/pio_1_0/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_2/BD_dlmb_v10_2.xdc] for cell 'BD_i/cpu_1_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_2/BD_dlmb_v10_2.xdc] for cell 'BD_i/cpu_1_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_2/BD_ilmb_v10_2.xdc] for cell 'BD_i/cpu_1_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_2/BD_ilmb_v10_2.xdc] for cell 'BD_i/cpu_1_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_1_0_0/BD_cpu_1_0_0.xdc] for cell 'BD_i/cpu_1_1/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_1_0_0/BD_cpu_1_0_0.xdc] for cell 'BD_i/cpu_1_1/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_pio_1_0_0/BD_pio_1_0_0_board.xdc] for cell 'BD_i/pio_1_1/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_pio_1_0_0/BD_pio_1_0_0_board.xdc] for cell 'BD_i/pio_1_1/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_pio_1_0_0/BD_pio_1_0_0.xdc] for cell 'BD_i/pio_1_1/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_pio_1_0_0/BD_pio_1_0_0.xdc] for cell 'BD_i/pio_1_1/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_3/BD_dlmb_v10_3.xdc] for cell 'BD_i/cpu_1_1_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_3/BD_dlmb_v10_3.xdc] for cell 'BD_i/cpu_1_1_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_3/BD_ilmb_v10_3.xdc] for cell 'BD_i/cpu_1_1_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_3/BD_ilmb_v10_3.xdc] for cell 'BD_i/cpu_1_1_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_processing_system7_0_0/BD_processing_system7_0_0.xdc] for cell 'BD_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_processing_system7_0_0/BD_processing_system7_0_0.xdc] for cell 'BD_i/processing_system7_0/inst'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_pio_dpr_0/BD_pio_dpr_0_board.xdc] for cell 'BD_i/pio_dpr/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_pio_dpr_0/BD_pio_dpr_0_board.xdc] for cell 'BD_i/pio_dpr/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_pio_dpr_0/BD_pio_dpr_0.xdc] for cell 'BD_i/pio_dpr/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_pio_dpr_0/BD_pio_dpr_0.xdc] for cell 'BD_i/pio_dpr/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_1_0_x_0/BD_cpu_1_0_x_0.xdc] for cell 'BD_i/cpu_1_0_x/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_1_0_x_0/BD_cpu_1_0_x_0.xdc] for cell 'BD_i/cpu_1_0_x/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_4/BD_dlmb_v10_4.xdc] for cell 'BD_i/cpu_1_0_x_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_4/BD_dlmb_v10_4.xdc] for cell 'BD_i/cpu_1_0_x_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_4/BD_ilmb_v10_4.xdc] for cell 'BD_i/cpu_1_0_x_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_4/BD_ilmb_v10_4.xdc] for cell 'BD_i/cpu_1_0_x_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_1_1_x_0/BD_cpu_1_1_x_0.xdc] for cell 'BD_i/cpu_1_1_x/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_1_1_x_0/BD_cpu_1_1_x_0.xdc] for cell 'BD_i/cpu_1_1_x/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_5/BD_dlmb_v10_5.xdc] for cell 'BD_i/cpu_1_1_x_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_5/BD_dlmb_v10_5.xdc] for cell 'BD_i/cpu_1_1_x_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_5/BD_ilmb_v10_5.xdc] for cell 'BD_i/cpu_1_1_x_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_5/BD_ilmb_v10_5.xdc] for cell 'BD_i/cpu_1_1_x_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:3]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:4]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:5]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:6]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:7]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:8]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:9]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:10]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:11]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:12]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:13]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:14]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:15]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:16]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:17]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:18]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:19]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:20]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'PL_PJTAG_TDO_R'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_PJTAG_TDO_R'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_PJTAG_TCK'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_PJTAG_TCK'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_PJTAG_TMS'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_PJTAG_TMS'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_PJTAG_TDI'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_PJTAG_TDI'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_SDA_MAIN_LS'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_SDA_MAIN_LS'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_SCL_MAIN_LS'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_SCL_MAIN_LS'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD2_1_LS'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD2_1_LS'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA23_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA23_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA23_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA23_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA26_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA26_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA26_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA26_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA22_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA22_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA22_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA22_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA25_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA25_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA25_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA25_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA29_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA29_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA29_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA29_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA31_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA31_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA31_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA31_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA33_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA33_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA33_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA33_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA18_CC_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA18_CC_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA18_CC_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA18_CC_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USRCLK_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USRCLK_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USRCLK_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USRCLK_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_CLK1_M2C_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_CLK1_M2C_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_CLK1_M2C_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_CLK1_M2C_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA17_CC_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA17_CC_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA17_CC_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA17_CC_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA27_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA27_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA27_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA27_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA28_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA28_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA28_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA28_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA30_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA30_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA30_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA30_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA32_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA32_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA32_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA32_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA19_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA19_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA19_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA19_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA20_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA20_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA20_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA20_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA21_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA21_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA21_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA21_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA24_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA24_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA24_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA24_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD2_0_LS'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD2_0_LS'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_RTC_IRQ_1_B'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_RTC_IRQ_1_B'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_R_D12'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_R_D12'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA07_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA07_P'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA07_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA07_N'. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:127]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:127]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:422]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:423]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:424]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:425]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:426]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:427]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:428]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:429]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:430]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:431]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:432]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:433]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:434]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:435]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:436]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:437]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:438]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:439]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:440]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:441]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:442]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:443]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:444]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:445]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:446]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:447]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:448]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:449]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:450]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:451]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:452]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:453]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:454]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:455]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:456]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:457]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:458]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:459]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:460]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:461]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:462]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:463]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:464]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:465]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:466]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:467]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:468]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:469]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:470]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:471]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:472]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:473]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:474]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:475]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:476]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:477]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:478]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:479]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:480]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:481]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:482]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:483]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:484]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:485]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:486]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:487]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:488]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:489]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:490]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:491]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:492]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:493]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:494]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:495]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:496]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:497]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:498]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:499]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:500]
INFO: [Common 17-14] Message 'Designutils 20-1307' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc:500]
Finished Parsing XDC File [/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/constrs_1/imports/NoC2xD/zc702_rev_3_0.ucf.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_clk_wiz_0/BD_clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_0_0_0/BD_cpu_0_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_axi_gpio_0_0/BD_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_0/BD_dlmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_0/BD_ilmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_bram_if_cntlr_0/BD_dlmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_bram_if_cntlr_0/BD_ilmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_lmb_bram_0/BD_lmb_bram_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_mdm_1_0/BD_mdm_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_rst_clk_wiz_50M_0/BD_rst_clk_wiz_50M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_xbar_0/BD_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_microblaze_0_0/BD_microblaze_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_pio_0_0_0/BD_pio_0_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_1/BD_dlmb_v10_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_1/BD_ilmb_v10_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_bram_if_cntlr_1/BD_dlmb_bram_if_cntlr_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_bram_if_cntlr_1/BD_ilmb_bram_if_cntlr_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_lmb_bram_1/BD_lmb_bram_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_xbar_1/BD_xbar_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_0_1_0/BD_cpu_0_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_pio_0_1_0/BD_pio_0_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_2/BD_dlmb_v10_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_2/BD_ilmb_v10_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_bram_if_cntlr_2/BD_dlmb_bram_if_cntlr_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_bram_if_cntlr_2/BD_ilmb_bram_if_cntlr_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_lmb_bram_2/BD_lmb_bram_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_xbar_2/BD_xbar_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_1_0_0/BD_cpu_1_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_pio_1_0_0/BD_pio_1_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_3/BD_dlmb_v10_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_3/BD_ilmb_v10_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_bram_if_cntlr_3/BD_dlmb_bram_if_cntlr_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_bram_if_cntlr_3/BD_ilmb_bram_if_cntlr_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_lmb_bram_3/BD_lmb_bram_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_xbar_3/BD_xbar_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_processing_system7_0_0/BD_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_pio_dpr_0/BD_pio_dpr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_1_0_x_0/BD_cpu_1_0_x_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_4/BD_dlmb_v10_4.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_4/BD_ilmb_v10_4.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_bram_if_cntlr_4/BD_dlmb_bram_if_cntlr_4.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_bram_if_cntlr_4/BD_ilmb_bram_if_cntlr_4.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_lmb_bram_4/BD_lmb_bram_4.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_1_1_x_0/BD_cpu_1_1_x_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_5/BD_dlmb_v10_5.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_5/BD_ilmb_v10_5.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_dlmb_bram_if_cntlr_5/BD_dlmb_bram_if_cntlr_5.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_ilmb_bram_if_cntlr_5/BD_ilmb_bram_if_cntlr_5.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_lmb_bram_5/BD_lmb_bram_5.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_axi_crossbar_0_0/BD_axi_crossbar_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_auto_pc_0/BD_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'BD_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_0_0_0/data/mb_bootloop_le.elf /home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_microblaze_0_0/data/mb_bootloop_le.elf /home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_0_1_0/data/mb_bootloop_le.elf /home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_1_0_0/data/mb_bootloop_le.elf /home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_1_0_x_0/data/mb_bootloop_le.elf /home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_1_1_x_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 576 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 480 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 96 instances

link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2037.176 ; gain = 1022.234 ; free physical = 3400 ; free virtual = 126103
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2101.207 ; gain = 64.031 ; free physical = 3398 ; free virtual = 126102
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1c485c5c4

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 24 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1324eea6c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2101.207 ; gain = 0.000 ; free physical = 3385 ; free virtual = 126091

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 10 inverter(s) to 29 load pin(s).
INFO: [Opt 31-10] Eliminated 1947 cells.
Phase 2 Constant propagation | Checksum: 24faeef62

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2101.207 ; gain = 0.000 ; free physical = 3335 ; free virtual = 126050

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 6710 unconnected nets.
INFO: [Opt 31-11] Eliminated 4817 unconnected cells.
Phase 3 Sweep | Checksum: 1bc1f1696

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2101.207 ; gain = 0.000 ; free physical = 3351 ; free virtual = 126055

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1938a440a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2101.207 ; gain = 0.000 ; free physical = 3356 ; free virtual = 126061

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2101.207 ; gain = 0.000 ; free physical = 3356 ; free virtual = 126061
Ending Logic Optimization Task | Checksum: 1938a440a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2101.207 ; gain = 0.000 ; free physical = 3356 ; free virtual = 126061

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 96 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 16 Total Ports: 192
Ending PowerOpt Patch Enables Task | Checksum: 1bc569463

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3057 ; free virtual = 125766
Ending Power Optimization Task | Checksum: 1bc569463

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2507.848 ; gain = 406.641 ; free physical = 3057 ; free virtual = 125766
INFO: [Common 17-83] Releasing license: Implementation
144 Infos, 100 Warnings, 200 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2507.848 ; gain = 470.672 ; free physical = 3057 ; free virtual = 125766
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3053 ; free virtual = 125764
INFO: [Common 17-1381] The checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.runs/impl_1/BD_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.runs/impl_1/BD_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRARDADDR[9] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/ADDRARDADDR[5]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[7] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/ADDRBWRADDR[3]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[8] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/ADDRBWRADDR[4]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[9] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/ADDRBWRADDR[5]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRARDADDR[9] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/ADDRARDADDR[5]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[4] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/ADDRBWRADDR[0]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[5] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/ADDRBWRADDR[1]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[6] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/ADDRBWRADDR[2]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[7] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/ADDRBWRADDR[3]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[8] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/ADDRBWRADDR[4]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[9] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/ADDRBWRADDR[5]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRARDADDR[9] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/ADDRARDADDR[5]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[4] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/ADDRBWRADDR[0]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[5] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/ADDRBWRADDR[1]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[6] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/ADDRBWRADDR[2]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[7] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/ADDRBWRADDR[3]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[8] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/ADDRBWRADDR[4]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[9] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/ADDRBWRADDR[5]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRARDADDR[8] (net: BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/ADDRARDADDR[4]) which is driven by a register (BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[8] (net: BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/ADDRBWRADDR[4]) which is driven by a register (BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3071 ; free virtual = 125790
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3069 ; free virtual = 125789

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cf3959f8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3063 ; free virtual = 125785

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 14e34245c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3058 ; free virtual = 125782

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 14e34245c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3058 ; free virtual = 125782
Phase 1 Placer Initialization | Checksum: 14e34245c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3058 ; free virtual = 125782

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1a4c4e763

Time (s): cpu = 00:00:54 ; elapsed = 00:00:23 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3054 ; free virtual = 125781

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a4c4e763

Time (s): cpu = 00:00:55 ; elapsed = 00:00:23 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3055 ; free virtual = 125782

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c71ee14e

Time (s): cpu = 00:01:02 ; elapsed = 00:00:26 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3013 ; free virtual = 125750

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 164ecad2c

Time (s): cpu = 00:01:03 ; elapsed = 00:00:26 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3014 ; free virtual = 125750

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16db25bcb

Time (s): cpu = 00:01:03 ; elapsed = 00:00:26 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3014 ; free virtual = 125750

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1130f91d7

Time (s): cpu = 00:01:04 ; elapsed = 00:00:27 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3023 ; free virtual = 125749

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 16c69f88b

Time (s): cpu = 00:01:10 ; elapsed = 00:00:31 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3028 ; free virtual = 125763

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1aeab00cc

Time (s): cpu = 00:01:11 ; elapsed = 00:00:32 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3033 ; free virtual = 125762

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1aeab00cc

Time (s): cpu = 00:01:11 ; elapsed = 00:00:32 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3033 ; free virtual = 125761
Phase 3 Detail Placement | Checksum: 1aeab00cc

Time (s): cpu = 00:01:11 ; elapsed = 00:00:32 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3034 ; free virtual = 125762

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.808. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1748ac6fb

Time (s): cpu = 00:01:20 ; elapsed = 00:00:35 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3011 ; free virtual = 125744
Phase 4.1 Post Commit Optimization | Checksum: 1748ac6fb

Time (s): cpu = 00:01:20 ; elapsed = 00:00:35 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3011 ; free virtual = 125744

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1748ac6fb

Time (s): cpu = 00:01:21 ; elapsed = 00:00:35 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3011 ; free virtual = 125744

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1748ac6fb

Time (s): cpu = 00:01:21 ; elapsed = 00:00:36 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3015 ; free virtual = 125742

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: cef9b680

Time (s): cpu = 00:01:21 ; elapsed = 00:00:36 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3012 ; free virtual = 125739
Phase 4 Post Placement Optimization and Clean-Up | Checksum: cef9b680

Time (s): cpu = 00:01:21 ; elapsed = 00:00:36 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3013 ; free virtual = 125739
Ending Placer Task | Checksum: abcfa196

Time (s): cpu = 00:01:22 ; elapsed = 00:00:36 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3013 ; free virtual = 125739
INFO: [Common 17-83] Releasing license: Implementation
162 Infos, 122 Warnings, 200 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:27 ; elapsed = 00:00:38 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3007 ; free virtual = 125733
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 2978 ; free virtual = 125730
INFO: [Common 17-1381] The checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.runs/impl_1/BD_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 2991 ; free virtual = 125727
report_utilization: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 2991 ; free virtual = 125727
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 2991 ; free virtual = 125728
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5d7cc423 ConstDB: 0 ShapeSum: 4e52dd73 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1ba57a1b6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 2981 ; free virtual = 125724

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1ba57a1b6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 2988 ; free virtual = 125731

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1ba57a1b6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 2976 ; free virtual = 125721

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1ba57a1b6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 2976 ; free virtual = 125721
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19f656f7f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 2987 ; free virtual = 125729
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.133  | TNS=0.000  | WHS=-0.240 | THS=-236.704|

Phase 2 Router Initialization | Checksum: 27bb034b0

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 2981 ; free virtual = 125728

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 166ecd307

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 2985 ; free virtual = 125726

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2121
 Number of Nodes with overlaps = 241
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1ca138672

Time (s): cpu = 00:01:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 2990 ; free virtual = 125733
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.219  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 123d35471

Time (s): cpu = 00:01:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 2990 ; free virtual = 125733
Phase 4 Rip-up And Reroute | Checksum: 123d35471

Time (s): cpu = 00:01:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 2990 ; free virtual = 125733

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 123d35471

Time (s): cpu = 00:01:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 2990 ; free virtual = 125733

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 123d35471

Time (s): cpu = 00:01:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 2990 ; free virtual = 125733
Phase 5 Delay and Skew Optimization | Checksum: 123d35471

Time (s): cpu = 00:01:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 2991 ; free virtual = 125733

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 9869f5b1

Time (s): cpu = 00:01:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 2984 ; free virtual = 125734
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.369  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: deaab732

Time (s): cpu = 00:01:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 2984 ; free virtual = 125734
Phase 6 Post Hold Fix | Checksum: deaab732

Time (s): cpu = 00:01:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 2984 ; free virtual = 125734

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.99254 %
  Global Horizontal Routing Utilization  = 5.98031 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: baaf04f6

Time (s): cpu = 00:01:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 2984 ; free virtual = 125734

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: baaf04f6

Time (s): cpu = 00:01:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 2984 ; free virtual = 125734

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f2cce8fc

Time (s): cpu = 00:01:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3010 ; free virtual = 125753

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.369  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f2cce8fc

Time (s): cpu = 00:01:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3010 ; free virtual = 125753
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:31 ; elapsed = 00:00:30 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3012 ; free virtual = 125754

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
175 Infos, 122 Warnings, 200 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 3012 ; free virtual = 125754
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2507.848 ; gain = 0.000 ; free physical = 2981 ; free virtual = 125756
INFO: [Common 17-1381] The checkpoint '/home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.runs/impl_1/BD_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.runs/impl_1/BD_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.runs/impl_1/BD_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file BD_wrapper_power_routed.rpt -pb BD_wrapper_power_summary_routed.pb -rpx BD_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
185 Infos, 123 Warnings, 200 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile BD_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRARDADDR[9] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/ADDRARDADDR[5]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[4] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/ADDRBWRADDR[0]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[5] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/ADDRBWRADDR[1]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[6] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/ADDRBWRADDR[2]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[7] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/ADDRBWRADDR[3]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[8] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/ADDRBWRADDR[4]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[9] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/ADDRBWRADDR[5]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRARDADDR[9] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/ADDRARDADDR[5]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[4] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/ADDRBWRADDR[0]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[5] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/ADDRBWRADDR[1]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[6] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/ADDRBWRADDR[2]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[7] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/ADDRBWRADDR[3]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[8] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/ADDRBWRADDR[4]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[9] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/ADDRBWRADDR[5]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRARDADDR[8] (net: BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/ADDRARDADDR[4]) which is driven by a register (BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[4] (net: BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/ADDRBWRADDR[0]) which is driven by a register (BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[5] (net: BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/ADDRBWRADDR[1]) which is driven by a register (BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[6] (net: BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/ADDRBWRADDR[2]) which is driven by a register (BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[7] (net: BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/ADDRBWRADDR[3]) which is driven by a register (BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[8] (net: BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/ADDRBWRADDR[4]) which is driven by a register (BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'BD_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_0_0_0/data/mb_bootloop_le.elf /home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_microblaze_0_0/data/mb_bootloop_le.elf /home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_0_1_0/data/mb_bootloop_le.elf /home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_1_0_0/data/mb_bootloop_le.elf /home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_1_0_x_0/data/mb_bootloop_le.elf /home/tage/DegreeProject/zc702/NoC2xD/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage/NoC2x2_1MHz_ZeroReleaseSiegenDemo_Tage.srcs/sources_1/bd/BD/ip/BD_cpu_1_1_x_0/data/mb_bootloop_le.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./BD_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
192 Infos, 144 Warnings, 200 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2806.293 ; gain = 264.570 ; free physical = 2565 ; free virtual = 125334
INFO: [Common 17-206] Exiting Vivado at Mon Oct 31 17:18:48 2016...
