/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [7:0] _02_;
  wire [9:0] _03_;
  wire [2:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire [22:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [15:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [17:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [22:0] celloutsig_1_5z;
  wire [38:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[88] ? in_data[3] : in_data[32];
  assign celloutsig_0_89z = celloutsig_0_64z ? celloutsig_0_17z[2] : celloutsig_0_19z;
  assign celloutsig_1_0z = in_data[125] ? in_data[98] : in_data[188];
  assign celloutsig_0_48z = ~((celloutsig_0_27z | celloutsig_0_30z[4]) & celloutsig_0_24z);
  assign celloutsig_1_8z = ~((celloutsig_1_2z | celloutsig_1_0z) & celloutsig_1_5z[14]);
  assign celloutsig_0_12z = ~((celloutsig_0_1z[2] | celloutsig_0_10z) & celloutsig_0_0z);
  assign celloutsig_0_24z = ~((celloutsig_0_11z[9] | celloutsig_0_11z[2]) & celloutsig_0_22z);
  assign celloutsig_1_2z = celloutsig_1_1z[10] | ~(celloutsig_1_0z);
  assign celloutsig_0_64z = ~(celloutsig_0_51z ^ celloutsig_0_48z);
  assign celloutsig_0_90z = ~(celloutsig_0_9z[11] ^ celloutsig_0_80z);
  assign celloutsig_1_18z = ~(celloutsig_1_8z ^ celloutsig_1_1z[8]);
  assign celloutsig_0_21z = ~(celloutsig_0_17z[1] ^ _01_);
  reg [9:0] _17_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _17_ <= 10'h000;
    else _17_ <= { celloutsig_0_11z[5:2], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z };
  assign { _03_[9], _02_[7], _00_, _02_[5:3], _03_[3:0] } = _17_;
  reg [2:0] _18_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _18_ <= 3'h0;
    else _18_ <= { celloutsig_0_17z[0], celloutsig_0_8z, celloutsig_0_5z };
  assign { _04_[2], _01_, _04_[0] } = _18_;
  assign celloutsig_1_10z = { celloutsig_1_6z[5], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_0z } & { celloutsig_1_5z[3:2], celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z } / { 1'h1, in_data[33:15], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_28z = { _03_[3:0], celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_13z } > { celloutsig_0_11z[7:4], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_0_5z = { celloutsig_0_1z[1:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z } > { celloutsig_0_1z[1:0], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_9z[16:8], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_10z } > celloutsig_0_9z[20:8];
  assign celloutsig_0_27z = { celloutsig_0_11z[8:6], celloutsig_0_21z } > celloutsig_0_11z[8:5];
  assign celloutsig_0_3z = celloutsig_0_1z && in_data[80:78];
  assign celloutsig_0_8z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z } && { celloutsig_0_1z[1:0], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_1_4z = in_data[191:177] && celloutsig_1_3z;
  assign celloutsig_0_19z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_17z } && { _02_[4], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_0_51z = ! celloutsig_0_1z;
  assign celloutsig_0_7z = ! { in_data[88:87], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_4z = celloutsig_0_3z & ~(celloutsig_0_1z[1]);
  assign celloutsig_0_6z = in_data[10] & ~(celloutsig_0_1z[1]);
  assign celloutsig_0_80z = celloutsig_0_28z & ~(celloutsig_0_24z);
  assign celloutsig_0_15z = celloutsig_0_0z & ~(celloutsig_0_9z[10]);
  assign celloutsig_1_3z = { in_data[141:128], celloutsig_1_2z } * { in_data[119:106], celloutsig_1_0z };
  assign celloutsig_0_11z = { in_data[15:13], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z } * { celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_1_7z = | celloutsig_1_5z[10:5];
  assign celloutsig_0_30z = { _01_, _04_[0], _04_[2], _01_, _04_[0], celloutsig_0_22z, celloutsig_0_5z } >>> { celloutsig_0_9z[8:4], celloutsig_0_12z, celloutsig_0_25z };
  assign celloutsig_1_6z = { celloutsig_1_1z[12:2], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z } >>> { celloutsig_1_5z[14:2], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_13z = { in_data[110:100], celloutsig_1_10z, celloutsig_1_7z } >>> in_data[153:138];
  assign celloutsig_0_17z = { _03_[9], celloutsig_0_8z, celloutsig_0_7z } >>> { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_1_5z = { in_data[138:119], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } ^ { celloutsig_1_3z[14:8], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_19z = in_data[185:168] ^ { celloutsig_1_13z[14:5], celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_18z, celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[6:4] ^ in_data[93:91];
  assign celloutsig_0_10z = ~((in_data[27] & celloutsig_0_1z[0]) | (celloutsig_0_4z & celloutsig_0_5z));
  assign celloutsig_0_22z = ~((_01_ & celloutsig_0_3z) | (celloutsig_0_1z[0] & celloutsig_0_0z));
  assign celloutsig_0_2z = ~((in_data[48] & celloutsig_0_1z[0]) | (in_data[23] & in_data[71]));
  assign celloutsig_0_25z = ~((celloutsig_0_19z & celloutsig_0_0z) | (celloutsig_0_12z & celloutsig_0_9z[0]));
  assign celloutsig_1_1z[13:1] = in_data[189:177] ^ in_data[173:161];
  assign { _02_[6], _02_[2:0] } = { _00_, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_12z };
  assign _03_[8:4] = { _02_[7], _00_, _02_[5:3] };
  assign _04_[1] = _01_;
  assign celloutsig_1_1z[0] = 1'h0;
  assign { out_data[128], out_data[113:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z, celloutsig_0_90z };
endmodule
