$date
	Wed Aug 28 18:36:52 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module module_gray_to_binary_tb $end
$var wire 4 ! bit_4 [3:0] $end
$var reg 4 " Gray_Code [3:0] $end
$scope module gray_to_binary_inst $end
$var wire 4 # Gray [3:0] $end
$var wire 1 $ b0 $end
$var wire 1 % b1 $end
$var wire 1 & b2 $end
$var wire 4 ' bin [3:0] $end
$var wire 1 ( b3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
b0 '
0&
0%
0$
b0 #
b0 "
b0 !
$end
#10000
b1 !
b1 '
1$
b1 "
b1 #
#20000
1%
b11 !
b11 '
1$
b10 "
b10 #
#30000
b10 !
b10 '
0$
b11 "
b11 #
#40000
1&
1%
b111 !
b111 '
1$
b100 "
b100 #
#50000
b110 !
b110 '
0$
b101 "
b101 #
#60000
0%
b100 !
b100 '
0$
b110 "
b110 #
#70000
b101 !
b101 '
1$
b111 "
b111 #
#80000
1%
1$
b1111 !
b1111 '
1(
b1000 "
b1000 #
#90000
b1110 !
b1110 '
0$
b1001 "
b1001 #
#100000
0%
b1100 !
b1100 '
0$
b1010 "
b1010 #
#110000
b1101 !
b1101 '
1$
b1011 "
b1011 #
#120000
0&
0%
b1000 !
b1000 '
0$
b1100 "
b1100 #
#130000
b1001 !
b1001 '
1$
b1101 "
b1101 #
#140000
1%
b1011 !
b1011 '
1$
b1110 "
b1110 #
#150000
b1010 !
b1010 '
0$
b1111 "
b1111 #
#160000
