Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Thu Dec  3 18:10:41 2020
| Host              : www1.ino.tifr.res.in running 64-bit unknown
| Command           : report_timing_summary -max_paths 10 -file cpu_block_wrapper_timing_summary_routed.rpt -pb cpu_block_wrapper_timing_summary_routed.pb -rpx cpu_block_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : cpu_block_wrapper
| Device            : xczu4cg-sfvc784
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2327 register/latch pins with no clock driven by root clock pin: c2c_refclk_clk_p (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4770 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.333        0.000                      0                10363        0.011        0.000                      0                10279        2.062        0.000                       0                  4081  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ------------         ----------      --------------
clk_pl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                {0.000 5.156}        10.312          96.974          
cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}        8.000           125.000         
cpu_block_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                                                                                                                                                                                                                                                      {0.000 5.156}        10.312          96.974          
  clk_out1_cpu_block_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                                                        {0.000 9.999}        19.999          50.004          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                                                                                                                                                                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      6.333        0.000                      0                 8603        0.013        0.000                      0                 8603        3.656        0.000                       0                  3333  
cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        6.930        0.000                      0                   50        0.059        0.000                      0                   50        3.725        0.000                       0                    31  
cpu_block_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        2.062        0.000                       0                     1  
  clk_out1_cpu_block_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                                                             17.596        0.000                      0                 1383        0.011        0.000                      0                 1383        8.199        0.000                       0                   716  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              clk_pl_0          999.525        0.000                      0                   42                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                                                                                                                                                                                                                                                                                                              From Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                              To Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                                                                                                                                                                                                                                                                                                              ----------                                                                                                                                                                                                                                                                                                                                                                                                                                                              --------                                                                                                                                                                                                                                                                                                                                                                                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                                       clk_out1_cpu_block_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                                                          clk_out1_cpu_block_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                                                               18.551        0.000                      0                   31        0.197        0.000                      0                   31  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                                       clk_pl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                clk_pl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      8.780        0.000                      0                  194        0.164        0.000                      0                  194  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                                       cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.433        0.000                      0                   18        0.141        0.000                      0                   18  
**default**                                                                                                                                                                                                                                                                                                                                                                                                                                                             clk_pl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              8.834        0.000                      0                   42                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.052ns (28.822%)  route 2.598ns (71.178%))
  Logic Levels:           11  (LUT2=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 12.083 - 10.312 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.854ns (routing 0.778ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.702ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.854     2.053    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X11Y208        FDSE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y208        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.132 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=21, routed)          0.448     2.580    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word
    SLICE_X9Y206         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     2.728 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rdata[63]_INST_0_i_4/O
                         net (fo=5, routed)           0.114     2.842    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[0]_0
    SLICE_X10Y206        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     2.965 f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/current_word_1[2]_i_2/O
                         net (fo=1, routed)           0.161     3.126    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1_reg[2]
    SLICE_X10Y207        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     3.177 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_1/O
                         net (fo=2, routed)           0.177     3.354    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/D[2]
    SLICE_X10Y206        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     3.405 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=2, routed)           0.254     3.659    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X11Y206        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     3.748 f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_1/O
                         net (fo=4, routed)           0.053     3.801    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_1_n_0
    SLICE_X11Y206        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     3.937 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.443     4.380    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X12Y215        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     4.471 f  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_5/O
                         net (fo=2, routed)           0.046     4.517    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg
    SLICE_X12Y215        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     4.569 f  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_3/O
                         net (fo=6, routed)           0.158     4.727    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]_0
    SLICE_X11Y213        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.762 f  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3__0/O
                         net (fo=5, routed)           0.434     5.196    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.GEN_NARROW_EN.curr_narrow_burst_reg
    SLICE_X9Y219         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     5.294 f  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_6/O
                         net (fo=5, routed)           0.094     5.388    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg
    SLICE_X9Y219         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     5.487 r  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=4, routed)           0.216     5.703    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/p_0_in[9]
    SLICE_X9Y219         FDRE                                         r  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.611    12.083    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X9Y219         FDRE                                         r  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C
                         clock pessimism              0.173    12.256    
                         clock uncertainty           -0.159    12.096    
    SLICE_X9Y219         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    12.036    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]
  -------------------------------------------------------------------
                         required time                         12.036    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.052ns (28.838%)  route 2.596ns (71.162%))
  Logic Levels:           11  (LUT2=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 12.083 - 10.312 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.854ns (routing 0.778ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.702ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.854     2.053    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X11Y208        FDSE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y208        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.132 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=21, routed)          0.448     2.580    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word
    SLICE_X9Y206         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     2.728 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rdata[63]_INST_0_i_4/O
                         net (fo=5, routed)           0.114     2.842    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[0]_0
    SLICE_X10Y206        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     2.965 f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/current_word_1[2]_i_2/O
                         net (fo=1, routed)           0.161     3.126    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1_reg[2]
    SLICE_X10Y207        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     3.177 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_1/O
                         net (fo=2, routed)           0.177     3.354    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/D[2]
    SLICE_X10Y206        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     3.405 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=2, routed)           0.254     3.659    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X11Y206        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     3.748 f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_1/O
                         net (fo=4, routed)           0.053     3.801    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_1_n_0
    SLICE_X11Y206        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     3.937 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.443     4.380    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X12Y215        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     4.471 f  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_5/O
                         net (fo=2, routed)           0.046     4.517    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg
    SLICE_X12Y215        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     4.569 f  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_3/O
                         net (fo=6, routed)           0.158     4.727    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]_0
    SLICE_X11Y213        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.762 f  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3__0/O
                         net (fo=5, routed)           0.434     5.196    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.GEN_NARROW_EN.curr_narrow_burst_reg
    SLICE_X9Y219         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     5.294 f  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_6/O
                         net (fo=5, routed)           0.094     5.388    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg
    SLICE_X9Y219         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     5.487 r  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=4, routed)           0.214     5.701    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/p_0_in[9]
    SLICE_X9Y219         FDRE                                         r  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.611    12.083    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X9Y219         FDRE                                         r  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
                         clock pessimism              0.173    12.256    
                         clock uncertainty           -0.159    12.096    
    SLICE_X9Y219         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    12.036    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]
  -------------------------------------------------------------------
                         required time                         12.036    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.052ns (28.838%)  route 2.596ns (71.162%))
  Logic Levels:           11  (LUT2=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 12.083 - 10.312 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.854ns (routing 0.778ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.702ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.854     2.053    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X11Y208        FDSE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y208        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.132 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=21, routed)          0.448     2.580    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word
    SLICE_X9Y206         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     2.728 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rdata[63]_INST_0_i_4/O
                         net (fo=5, routed)           0.114     2.842    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[0]_0
    SLICE_X10Y206        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     2.965 f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/current_word_1[2]_i_2/O
                         net (fo=1, routed)           0.161     3.126    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1_reg[2]
    SLICE_X10Y207        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     3.177 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_1/O
                         net (fo=2, routed)           0.177     3.354    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/D[2]
    SLICE_X10Y206        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     3.405 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=2, routed)           0.254     3.659    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X11Y206        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     3.748 f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_1/O
                         net (fo=4, routed)           0.053     3.801    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_1_n_0
    SLICE_X11Y206        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     3.937 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.443     4.380    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X12Y215        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     4.471 f  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_5/O
                         net (fo=2, routed)           0.046     4.517    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg
    SLICE_X12Y215        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     4.569 f  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_3/O
                         net (fo=6, routed)           0.158     4.727    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]_0
    SLICE_X11Y213        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.762 f  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3__0/O
                         net (fo=5, routed)           0.434     5.196    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.GEN_NARROW_EN.curr_narrow_burst_reg
    SLICE_X9Y219         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     5.294 f  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_6/O
                         net (fo=5, routed)           0.094     5.388    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg
    SLICE_X9Y219         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     5.487 r  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=4, routed)           0.214     5.701    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/p_0_in[9]
    SLICE_X9Y219         FDRE                                         r  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.611    12.083    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X9Y219         FDRE                                         r  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/C
                         clock pessimism              0.173    12.256    
                         clock uncertainty           -0.159    12.096    
    SLICE_X9Y219         FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060    12.036    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]
  -------------------------------------------------------------------
                         required time                         12.036    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.052ns (28.838%)  route 2.596ns (71.162%))
  Logic Levels:           11  (LUT2=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 12.083 - 10.312 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.854ns (routing 0.778ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.702ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.854     2.053    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X11Y208        FDSE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y208        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.132 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=21, routed)          0.448     2.580    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word
    SLICE_X9Y206         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     2.728 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rdata[63]_INST_0_i_4/O
                         net (fo=5, routed)           0.114     2.842    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[0]_0
    SLICE_X10Y206        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     2.965 f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/current_word_1[2]_i_2/O
                         net (fo=1, routed)           0.161     3.126    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1_reg[2]
    SLICE_X10Y207        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     3.177 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_1/O
                         net (fo=2, routed)           0.177     3.354    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/D[2]
    SLICE_X10Y206        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     3.405 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=2, routed)           0.254     3.659    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X11Y206        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     3.748 f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_1/O
                         net (fo=4, routed)           0.053     3.801    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_1_n_0
    SLICE_X11Y206        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     3.937 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.443     4.380    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X12Y215        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     4.471 f  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_5/O
                         net (fo=2, routed)           0.046     4.517    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg
    SLICE_X12Y215        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     4.569 f  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_3/O
                         net (fo=6, routed)           0.158     4.727    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]_0
    SLICE_X11Y213        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.762 f  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3__0/O
                         net (fo=5, routed)           0.434     5.196    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.GEN_NARROW_EN.curr_narrow_burst_reg
    SLICE_X9Y219         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     5.294 f  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_6/O
                         net (fo=5, routed)           0.094     5.388    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg
    SLICE_X9Y219         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     5.487 r  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=4, routed)           0.214     5.701    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/p_0_in[9]
    SLICE_X9Y219         FDRE                                         r  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.611    12.083    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X9Y219         FDRE                                         r  cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
                         clock pessimism              0.173    12.256    
                         clock uncertainty           -0.159    12.096    
    SLICE_X9Y219         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    12.036    cpu_block_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]
  -------------------------------------------------------------------
                         required time                         12.036    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 1.165ns (32.023%)  route 2.473ns (67.977%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 12.115 - 10.312 ) 
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.778ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.702ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.869     2.068    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X2Y233         FDSE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y233         FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.145 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=18, routed)          0.148     2.293    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X1Y233         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.159     2.452 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0/O
                         net (fo=2, routed)           0.168     2.620    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0_n_0
    SLICE_X1Y233         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     2.657 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.147     2.804    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X2Y234         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     2.894 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=2, routed)           0.096     2.990    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X2Y233         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     3.042 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=10, routed)          0.208     3.250    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[25]_0
    SLICE_X4Y230         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     3.373 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=1, routed)           0.313     3.686    cpu_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[1]
    SLICE_X5Y210         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     3.723 r  cpu_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.054     3.777    cpu_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__2
    SLICE_X5Y210         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.877 r  cpu_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=14, routed)          0.228     4.105    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X5Y204         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     4.206 r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4/O
                         net (fo=2, routed)           0.117     4.323    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4_n_0
    SLICE_X5Y203         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.472 r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[3]_i_2/O
                         net (fo=8, routed)           0.262     4.734    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[3]_i_2_n_0
    SLICE_X9Y203         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     4.884 r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_3/O
                         net (fo=9, routed)           0.266     5.150    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_98_out__1
    SLICE_X10Y205        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     5.240 r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1/O
                         net (fo=8, routed)           0.466     5.706    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0
    SLICE_X11Y203        FDRE                                         r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.643    12.115    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]_0
    SLICE_X11Y203        FDRE                                         r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[3]/C
                         clock pessimism              0.172    12.287    
                         clock uncertainty           -0.159    12.128    
    SLICE_X11Y203        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    12.068    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[3]
  -------------------------------------------------------------------
                         required time                         12.068    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 1.165ns (32.023%)  route 2.473ns (67.977%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 12.115 - 10.312 ) 
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.778ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.702ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.869     2.068    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X2Y233         FDSE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y233         FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.145 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=18, routed)          0.148     2.293    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X1Y233         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.159     2.452 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0/O
                         net (fo=2, routed)           0.168     2.620    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0_n_0
    SLICE_X1Y233         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     2.657 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.147     2.804    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X2Y234         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     2.894 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=2, routed)           0.096     2.990    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X2Y233         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     3.042 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=10, routed)          0.208     3.250    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[25]_0
    SLICE_X4Y230         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     3.373 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=1, routed)           0.313     3.686    cpu_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[1]
    SLICE_X5Y210         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     3.723 r  cpu_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.054     3.777    cpu_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__2
    SLICE_X5Y210         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.877 r  cpu_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=14, routed)          0.228     4.105    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X5Y204         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     4.206 r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4/O
                         net (fo=2, routed)           0.117     4.323    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4_n_0
    SLICE_X5Y203         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.472 r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[3]_i_2/O
                         net (fo=8, routed)           0.262     4.734    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[3]_i_2_n_0
    SLICE_X9Y203         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     4.884 r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_3/O
                         net (fo=9, routed)           0.266     5.150    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_98_out__1
    SLICE_X10Y205        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     5.240 r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1/O
                         net (fo=8, routed)           0.466     5.706    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0
    SLICE_X11Y203        FDRE                                         r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.643    12.115    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]_0
    SLICE_X11Y203        FDRE                                         r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[6]/C
                         clock pessimism              0.172    12.287    
                         clock uncertainty           -0.159    12.128    
    SLICE_X11Y203        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    12.068    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[6]
  -------------------------------------------------------------------
                         required time                         12.068    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 1.165ns (32.023%)  route 2.473ns (67.977%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 12.115 - 10.312 ) 
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.778ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.702ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.869     2.068    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X2Y233         FDSE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y233         FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.145 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=18, routed)          0.148     2.293    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X1Y233         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.159     2.452 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0/O
                         net (fo=2, routed)           0.168     2.620    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0_n_0
    SLICE_X1Y233         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     2.657 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.147     2.804    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X2Y234         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     2.894 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=2, routed)           0.096     2.990    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X2Y233         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     3.042 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=10, routed)          0.208     3.250    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[25]_0
    SLICE_X4Y230         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     3.373 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=1, routed)           0.313     3.686    cpu_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[1]
    SLICE_X5Y210         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     3.723 r  cpu_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.054     3.777    cpu_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__2
    SLICE_X5Y210         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.877 r  cpu_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=14, routed)          0.228     4.105    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X5Y204         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     4.206 r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4/O
                         net (fo=2, routed)           0.117     4.323    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4_n_0
    SLICE_X5Y203         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.472 r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[3]_i_2/O
                         net (fo=8, routed)           0.262     4.734    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[3]_i_2_n_0
    SLICE_X9Y203         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     4.884 r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_3/O
                         net (fo=9, routed)           0.266     5.150    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_98_out__1
    SLICE_X10Y205        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     5.240 r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1/O
                         net (fo=8, routed)           0.466     5.706    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0
    SLICE_X11Y203        FDRE                                         r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.643    12.115    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]_0
    SLICE_X11Y203        FDRE                                         r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]/C
                         clock pessimism              0.172    12.287    
                         clock uncertainty           -0.159    12.128    
    SLICE_X11Y203        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060    12.068    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]
  -------------------------------------------------------------------
                         required time                         12.068    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 1.165ns (32.725%)  route 2.395ns (67.275%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 12.097 - 10.312 ) 
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.778ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.702ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.869     2.068    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X2Y233         FDSE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y233         FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.145 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=18, routed)          0.148     2.293    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X1Y233         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.159     2.452 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0/O
                         net (fo=2, routed)           0.168     2.620    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0_n_0
    SLICE_X1Y233         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     2.657 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.147     2.804    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X2Y234         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     2.894 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=2, routed)           0.096     2.990    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X2Y233         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     3.042 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=10, routed)          0.208     3.250    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[25]_0
    SLICE_X4Y230         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     3.373 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=1, routed)           0.313     3.686    cpu_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[1]
    SLICE_X5Y210         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     3.723 r  cpu_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.054     3.777    cpu_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__2
    SLICE_X5Y210         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.877 r  cpu_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=14, routed)          0.228     4.105    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X5Y204         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     4.206 r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4/O
                         net (fo=2, routed)           0.117     4.323    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4_n_0
    SLICE_X5Y203         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.472 r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[3]_i_2/O
                         net (fo=8, routed)           0.262     4.734    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[3]_i_2_n_0
    SLICE_X9Y203         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     4.884 r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_3/O
                         net (fo=9, routed)           0.266     5.150    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_98_out__1
    SLICE_X10Y205        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     5.240 r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1/O
                         net (fo=8, routed)           0.388     5.628    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0
    SLICE_X9Y202         FDRE                                         r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.625    12.097    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]_0
    SLICE_X9Y202         FDRE                                         r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[0]/C
                         clock pessimism              0.172    12.269    
                         clock uncertainty           -0.159    12.110    
    SLICE_X9Y202         FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059    12.051    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[0]
  -------------------------------------------------------------------
                         required time                         12.051    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                  6.423    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 1.165ns (32.734%)  route 2.394ns (67.266%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 12.097 - 10.312 ) 
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.778ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.702ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.869     2.068    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X2Y233         FDSE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y233         FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.145 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=18, routed)          0.148     2.293    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X1Y233         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.159     2.452 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0/O
                         net (fo=2, routed)           0.168     2.620    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0_n_0
    SLICE_X1Y233         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     2.657 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.147     2.804    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X2Y234         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     2.894 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=2, routed)           0.096     2.990    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X2Y233         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     3.042 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=10, routed)          0.208     3.250    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[25]_0
    SLICE_X4Y230         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     3.373 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=1, routed)           0.313     3.686    cpu_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[1]
    SLICE_X5Y210         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     3.723 r  cpu_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.054     3.777    cpu_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__2
    SLICE_X5Y210         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.877 r  cpu_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=14, routed)          0.228     4.105    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X5Y204         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     4.206 r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4/O
                         net (fo=2, routed)           0.117     4.323    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4_n_0
    SLICE_X5Y203         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.472 r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[3]_i_2/O
                         net (fo=8, routed)           0.262     4.734    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[3]_i_2_n_0
    SLICE_X9Y203         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     4.884 r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_3/O
                         net (fo=9, routed)           0.266     5.150    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_98_out__1
    SLICE_X10Y205        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     5.240 r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1/O
                         net (fo=8, routed)           0.387     5.627    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0
    SLICE_X9Y202         FDRE                                         r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.625    12.097    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]_0
    SLICE_X9Y202         FDRE                                         r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[2]/C
                         clock pessimism              0.172    12.269    
                         clock uncertainty           -0.159    12.110    
    SLICE_X9Y202         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    12.050    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[2]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                  6.423    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 1.165ns (32.734%)  route 2.394ns (67.266%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 12.097 - 10.312 ) 
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.778ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.702ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.869     2.068    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X2Y233         FDSE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y233         FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.145 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=18, routed)          0.148     2.293    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X1Y233         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.159     2.452 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0/O
                         net (fo=2, routed)           0.168     2.620    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0_n_0
    SLICE_X1Y233         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     2.657 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.147     2.804    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X2Y234         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     2.894 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=2, routed)           0.096     2.990    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X2Y233         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     3.042 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=10, routed)          0.208     3.250    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[25]_0
    SLICE_X4Y230         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     3.373 r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=1, routed)           0.313     3.686    cpu_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[1]
    SLICE_X5Y210         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     3.723 r  cpu_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.054     3.777    cpu_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__2
    SLICE_X5Y210         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.877 r  cpu_block_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=14, routed)          0.228     4.105    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X5Y204         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     4.206 r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4/O
                         net (fo=2, routed)           0.117     4.323    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_4_n_0
    SLICE_X5Y203         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.472 r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[3]_i_2/O
                         net (fo=8, routed)           0.262     4.734    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[3]_i_2_n_0
    SLICE_X9Y203         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     4.884 r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_3/O
                         net (fo=9, routed)           0.266     5.150    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_98_out__1
    SLICE_X10Y205        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     5.240 r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1/O
                         net (fo=8, routed)           0.387     5.627    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0
    SLICE_X9Y202         FDRE                                         r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.625    12.097    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]_0
    SLICE_X9Y202         FDRE                                         r  cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[4]/C
                         clock pessimism              0.172    12.269    
                         clock uncertainty           -0.159    12.110    
    SLICE_X9Y202         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    12.050    cpu_block_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[4]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                  6.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.058ns (40.559%)  route 0.085ns (59.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      1.623ns (routing 0.702ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.778ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.623     1.783    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y206         FDCE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y206         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.841 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=34, routed)          0.085     1.926    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/ADDRH0
    SLICE_X8Y208         RAMD32                                       r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.851     2.050    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/WCLK
    SLICE_X8Y208         RAMD32                                       r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMA/CLK
                         clock pessimism             -0.222     1.828    
    SLICE_X8Y208         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.913    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMA
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.058ns (40.559%)  route 0.085ns (59.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      1.623ns (routing 0.702ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.778ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.623     1.783    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y206         FDCE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y206         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.841 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=34, routed)          0.085     1.926    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/ADDRH0
    SLICE_X8Y208         RAMD32                                       r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.851     2.050    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/WCLK
    SLICE_X8Y208         RAMD32                                       r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMA_D1/CLK
                         clock pessimism             -0.222     1.828    
    SLICE_X8Y208         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.913    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.058ns (40.559%)  route 0.085ns (59.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      1.623ns (routing 0.702ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.778ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.623     1.783    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y206         FDCE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y206         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.841 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=34, routed)          0.085     1.926    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/ADDRH0
    SLICE_X8Y208         RAMD32                                       r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.851     2.050    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/WCLK
    SLICE_X8Y208         RAMD32                                       r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMB/CLK
                         clock pessimism             -0.222     1.828    
    SLICE_X8Y208         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.913    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMB
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.058ns (40.559%)  route 0.085ns (59.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      1.623ns (routing 0.702ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.778ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.623     1.783    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y206         FDCE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y206         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.841 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=34, routed)          0.085     1.926    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/ADDRH0
    SLICE_X8Y208         RAMD32                                       r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.851     2.050    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/WCLK
    SLICE_X8Y208         RAMD32                                       r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMB_D1/CLK
                         clock pessimism             -0.222     1.828    
    SLICE_X8Y208         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.913    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.058ns (40.559%)  route 0.085ns (59.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      1.623ns (routing 0.702ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.778ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.623     1.783    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y206         FDCE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y206         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.841 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=34, routed)          0.085     1.926    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/ADDRH0
    SLICE_X8Y208         RAMD32                                       r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.851     2.050    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/WCLK
    SLICE_X8Y208         RAMD32                                       r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMC/CLK
                         clock pessimism             -0.222     1.828    
    SLICE_X8Y208         RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.913    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMC
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.058ns (40.559%)  route 0.085ns (59.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      1.623ns (routing 0.702ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.778ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.623     1.783    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y206         FDCE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y206         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.841 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=34, routed)          0.085     1.926    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/ADDRH0
    SLICE_X8Y208         RAMD32                                       r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.851     2.050    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/WCLK
    SLICE_X8Y208         RAMD32                                       r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMC_D1/CLK
                         clock pessimism             -0.222     1.828    
    SLICE_X8Y208         RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.913    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMD/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.058ns (40.559%)  route 0.085ns (59.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      1.623ns (routing 0.702ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.778ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.623     1.783    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y206         FDCE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y206         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.841 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=34, routed)          0.085     1.926    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/ADDRH0
    SLICE_X8Y208         RAMD32                                       r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.851     2.050    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/WCLK
    SLICE_X8Y208         RAMD32                                       r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMD/CLK
                         clock pessimism             -0.222     1.828    
    SLICE_X8Y208         RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.913    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMD
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMD_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.058ns (40.559%)  route 0.085ns (59.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      1.623ns (routing 0.702ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.778ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.623     1.783    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y206         FDCE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y206         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.841 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=34, routed)          0.085     1.926    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/ADDRH0
    SLICE_X8Y208         RAMD32                                       r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMD_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.851     2.050    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/WCLK
    SLICE_X8Y208         RAMD32                                       r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMD_D1/CLK
                         clock pessimism             -0.222     1.828    
    SLICE_X8Y208         RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.913    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAME/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.058ns (40.559%)  route 0.085ns (59.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      1.623ns (routing 0.702ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.778ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.623     1.783    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y206         FDCE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y206         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.841 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=34, routed)          0.085     1.926    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/ADDRH0
    SLICE_X8Y208         RAMD32                                       r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAME/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.851     2.050    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/WCLK
    SLICE_X8Y208         RAMD32                                       r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAME/CLK
                         clock pessimism             -0.222     1.828    
    SLICE_X8Y208         RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.913    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAME
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAME_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.058ns (40.559%)  route 0.085ns (59.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      1.623ns (routing 0.702ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.778ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.623     1.783    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y206         FDCE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y206         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.841 r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=34, routed)          0.085     1.926    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/ADDRH0
    SLICE_X8Y208         RAMD32                                       r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAME_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.851     2.050    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/WCLK
    SLICE_X8Y208         RAMD32                                       r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAME_D1/CLK
                         clock pessimism             -0.222     1.828    
    SLICE_X8Y208         RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.913    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_25/RAME_D1
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.156 }
Period(ns):         10.312
Sources:            { cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.312      7.312      PS8_X0Y0       cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.312      8.957      RAMB36_X0Y40   cpu_block_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.312      8.957      RAMB36_X0Y40   cpu_block_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.312      8.957      RAMB36_X0Y42   cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.312      8.957      RAMB36_X0Y41   cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         10.312      8.957      RAMB18_X0Y88   cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.312      8.957      RAMB36_X0Y43   cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.312      8.957      RAMB36_X0Y39   cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.312      9.248      SLICE_X12Y232  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.312      9.248      SLICE_X12Y232  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/CLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.156       3.656      PS8_X0Y0       cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.156       3.656      PS8_X0Y0       cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.156       4.614      RAMB36_X0Y40   cpu_block_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB36_X0Y40   cpu_block_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB36_X0Y40   cpu_block_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB36_X0Y42   cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB36_X0Y41   cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB36_X0Y41   cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB36_X0Y43   cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB36_X0Y43   cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.156       3.656      PS8_X0Y0       cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.156       3.656      PS8_X0Y0       cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.156       4.614      RAMB36_X0Y40   cpu_block_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.156       4.614      RAMB36_X0Y40   cpu_block_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB36_X0Y40   cpu_block_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB36_X0Y40   cpu_block_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB36_X0Y42   cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB36_X0Y42   cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB36_X0Y41   cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.156       4.614      RAMB36_X0Y41   cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.930ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.231ns (26.310%)  route 0.647ns (73.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 9.350 - 8.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.545ns (routing 0.689ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.615ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.545     1.545    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X55Y55         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.626 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.831    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X55Y55         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.981 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.442     2.423    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     8.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.350     9.350    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.109     9.459    
                         clock uncertainty           -0.046     9.413    
    SLICE_X59Y54         FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     9.353    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.353    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                  6.930    

Slack (MET) :             6.930ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.231ns (26.310%)  route 0.647ns (73.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 9.350 - 8.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.545ns (routing 0.689ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.615ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.545     1.545    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X55Y55         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.626 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.831    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X55Y55         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.981 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.442     2.423    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     8.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.350     9.350    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.109     9.459    
                         clock uncertainty           -0.046     9.413    
    SLICE_X59Y54         FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     9.353    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.353    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                  6.930    

Slack (MET) :             6.930ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.231ns (26.310%)  route 0.647ns (73.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 9.350 - 8.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.545ns (routing 0.689ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.615ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.545     1.545    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X55Y55         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.626 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.831    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X55Y55         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.981 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.442     2.423    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     8.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.350     9.350    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.109     9.459    
                         clock uncertainty           -0.046     9.413    
    SLICE_X59Y54         FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     9.353    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.353    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                  6.930    

Slack (MET) :             6.930ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.231ns (26.310%)  route 0.647ns (73.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 9.350 - 8.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.545ns (routing 0.689ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.615ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.545     1.545    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X55Y55         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.626 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.831    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X55Y55         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.981 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.442     2.423    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     8.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.350     9.350    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.109     9.459    
                         clock uncertainty           -0.046     9.413    
    SLICE_X59Y54         FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     9.353    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.353    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                  6.930    

Slack (MET) :             7.014ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.231ns (29.093%)  route 0.563ns (70.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 9.350 - 8.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.545ns (routing 0.689ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.615ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.545     1.545    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X55Y55         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.626 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.831    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X55Y55         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.981 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.358     2.339    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     8.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.350     9.350    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.109     9.459    
                         clock uncertainty           -0.046     9.413    
    SLICE_X59Y55         FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     9.353    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.353    
                         arrival time                          -2.339    
  -------------------------------------------------------------------
                         slack                                  7.014    

Slack (MET) :             7.014ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.231ns (29.093%)  route 0.563ns (70.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 9.350 - 8.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.545ns (routing 0.689ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.615ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.545     1.545    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X55Y55         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.626 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.831    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X55Y55         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.981 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.358     2.339    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     8.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.350     9.350    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.109     9.459    
                         clock uncertainty           -0.046     9.413    
    SLICE_X59Y55         FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     9.353    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.353    
                         arrival time                          -2.339    
  -------------------------------------------------------------------
                         slack                                  7.014    

Slack (MET) :             7.014ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.231ns (29.093%)  route 0.563ns (70.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 9.350 - 8.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.545ns (routing 0.689ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.615ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.545     1.545    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X55Y55         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.626 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.831    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X55Y55         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.981 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.358     2.339    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     8.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.350     9.350    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.109     9.459    
                         clock uncertainty           -0.046     9.413    
    SLICE_X59Y55         FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     9.353    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.353    
                         arrival time                          -2.339    
  -------------------------------------------------------------------
                         slack                                  7.014    

Slack (MET) :             7.014ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.231ns (29.093%)  route 0.563ns (70.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 9.350 - 8.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.545ns (routing 0.689ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.615ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.545     1.545    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X55Y55         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.626 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.831    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X55Y55         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.981 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.358     2.339    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     8.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.350     9.350    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.109     9.459    
                         clock uncertainty           -0.046     9.413    
    SLICE_X59Y55         FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     9.353    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.353    
                         arrival time                          -2.339    
  -------------------------------------------------------------------
                         slack                                  7.014    

Slack (MET) :             7.046ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.231ns (30.395%)  route 0.529ns (69.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 9.348 - 8.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.545ns (routing 0.689ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.615ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.545     1.545    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X55Y55         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.626 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.831    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X55Y55         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.981 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.324     2.305    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     8.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.348     9.348    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.109     9.457    
                         clock uncertainty           -0.046     9.411    
    SLICE_X59Y54         FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     9.351    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                  7.046    

Slack (MET) :             7.046ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.231ns (30.395%)  route 0.529ns (69.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 9.348 - 8.000 ) 
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.545ns (routing 0.689ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.615ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.545     1.545    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X55Y55         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.626 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.831    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X55Y55         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.981 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.324     2.305    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     8.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.348     9.348    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.109     9.457    
                         clock uncertainty           -0.046     9.411    
    SLICE_X59Y54         FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     9.351    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                  7.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.450%)  route 0.055ns (49.550%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      0.859ns (routing 0.386ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.437ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.859     0.859    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.898 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.048     0.946    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X59Y55         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.963 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.970    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_12
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.981     0.981    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.116     0.865    
    SLICE_X59Y55         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.911    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      0.859ns (routing 0.386ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.437ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.859     0.859    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y56         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.898 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/Q
                         net (fo=2, routed)           0.049     0.947    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
    SLICE_X59Y56         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.964 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.971    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1_n_14
    SLICE_X59Y56         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.981     0.981    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y56         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism             -0.116     0.865    
    SLICE_X59Y56         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.911    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      0.859ns (routing 0.386ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.437ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.859     0.859    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.898 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.049     0.947    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X59Y54         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.964 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.971    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_14
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.981     0.981    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism             -0.116     0.865    
    SLICE_X59Y54         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.911    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      0.859ns (routing 0.386ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.437ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.859     0.859    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.898 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.049     0.947    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X59Y55         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.964 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.971    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_14
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.981     0.981    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.116     0.865    
    SLICE_X59Y55         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.911    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      0.859ns (routing 0.386ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.437ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.859     0.859    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.898 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.050     0.948    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X59Y55         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.965 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.972    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_13
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.981     0.981    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.116     0.865    
    SLICE_X59Y55         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.911    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.862ns (routing 0.386ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.437ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.862     0.862    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.901 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.050     0.951    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
    SLICE_X59Y55         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.968 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.975    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_8
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.985     0.985    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism             -0.117     0.868    
    SLICE_X59Y55         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.914    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      0.859ns (routing 0.386ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.437ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.859     0.859    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.898 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.050     0.948    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X59Y54         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.965 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.972    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_13
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.981     0.981    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.116     0.865    
    SLICE_X59Y54         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.911    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.862ns (routing 0.386ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.437ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.862     0.862    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.901 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.050     0.951    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
    SLICE_X59Y54         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.968 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.975    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_8
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.985     0.985    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism             -0.117     0.868    
    SLICE_X59Y54         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.914    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/D
                            (rising edge-triggered cell FDPE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.855ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.855ns (routing 0.386ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.437ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.855     0.855    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X59Y57         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.895 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/Q
                         net (fo=1, routed)           0.093     0.988    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3
    SLICE_X59Y56         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.985     0.985    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X59Y56         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                         clock pessimism             -0.105     0.880    
    SLICE_X59Y56         FDPE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.926    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.041ns (33.607%)  route 0.081ns (66.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.859ns (routing 0.386ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.980ns (routing 0.437ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.859     0.859    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X55Y55         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.900 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/Q
                         net (fo=1, routed)           0.081     0.981    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1
    SLICE_X55Y55         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.980     0.980    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X55Y55         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                         clock pessimism             -0.115     0.865    
    SLICE_X55Y55         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.912    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X59Y57  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X59Y56  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X59Y57  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X59Y57  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X59Y57  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X59Y54  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X59Y55  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X59Y55  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X59Y55  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X59Y55  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X59Y57  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X59Y57  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X59Y57  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X59Y57  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X55Y55  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X55Y55  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X55Y55  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X55Y55  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X59Y56  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X59Y54  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X59Y57  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X59Y57  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X59Y57  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X59Y57  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X59Y56  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X59Y56  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X59Y54  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X59Y54  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X59Y55  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X59Y55  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  cpu_block_i/clk_wiz_0/inst/clk_in1
  To Clock:  cpu_block_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_block_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.156 }
Period(ns):         10.312
Sources:            { cpu_block_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.312      9.241      MMCM_X0Y0  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.094         5.156       2.062      MMCM_X0Y0  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.094         5.156       2.062      MMCM_X0Y0  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.094         5.156       2.062      MMCM_X0Y0  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.094         5.156       2.062      MMCM_X0Y0  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpu_block_clk_wiz_0_0
  To Clock:  clk_out1_cpu_block_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       17.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.596ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             clk_out1_cpu_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@19.999ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.523ns (24.213%)  route 1.637ns (75.787%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns = ( 23.903 - 19.999 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.708ns (routing 0.533ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.483ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.708     3.576    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X55Y63         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.655 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[10]/Q
                         net (fo=34, routed)          0.797     4.452    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_0_in0_in
    SLICE_X57Y64         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     4.598 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cpll_cal_state[23]_i_6/O
                         net (fo=1, routed)           0.088     4.686    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cpll_cal_state[23]_i_6_n_0
    SLICE_X56Y64         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     4.785 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cpll_cal_state[23]_i_5/O
                         net (fo=2, routed)           0.151     4.936    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cpll_cal_state[23]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.050     4.986 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cpll_cal_state[31]_i_2/O
                         net (fo=4, routed)           0.169     5.155    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cpll_cal_state[31]_i_2_n_0
    SLICE_X56Y67         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     5.304 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cpll_cal_state[28]_i_1/O
                         net (fo=1, routed)           0.432     5.736    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cpll_cal_state[28]
    SLICE_X56Y67         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                     19.999    19.999 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    19.999 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538    21.537    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.167 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    22.381    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.405 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.498    23.903    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X56Y67         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[28]/C
                         clock pessimism             -0.432    23.470    
                         clock uncertainty           -0.163    23.307    
    SLICE_X56Y67         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    23.332    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[28]
  -------------------------------------------------------------------
                         required time                         23.332    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                 17.596    

Slack (MET) :             17.721ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             clk_out1_cpu_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@19.999ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.150ns (7.481%)  route 1.855ns (92.519%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 23.901 - 19.999 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.533ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.483ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.638     3.506    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X46Y67         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=72, routed)          1.171     4.756    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X56Y63         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     4.791 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[15]_i_1/O
                         net (fo=18, routed)          0.224     5.015    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[15]_i_1_n_0
    SLICE_X57Y65         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     5.051 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[12]_i_1/O
                         net (fo=8, routed)           0.460     5.511    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[12]_i_1_n_0
    SLICE_X57Y67         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                     19.999    19.999 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    19.999 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538    21.537    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.167 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    22.381    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.405 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.496    23.901    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X57Y67         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[4]/C
                         clock pessimism             -0.432    23.468    
                         clock uncertainty           -0.163    23.306    
    SLICE_X57Y67         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    23.232    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[4]
  -------------------------------------------------------------------
                         required time                         23.232    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                 17.721    

Slack (MET) :             17.740ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             clk_out1_cpu_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@19.999ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.204ns (10.236%)  route 1.789ns (89.764%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 23.908 - 19.999 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.533ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.483ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.638     3.506    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X46Y67         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=72, routed)          1.171     4.756    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X56Y63         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     4.791 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[15]_i_1/O
                         net (fo=18, routed)          0.192     4.983    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[15]_i_1_n_0
    SLICE_X57Y63         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.073 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[14]_i_1/O
                         net (fo=5, routed)           0.426     5.499    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[14]_i_1_n_0
    SLICE_X58Y66         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                     19.999    19.999 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    19.999 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538    21.537    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.167 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    22.381    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.405 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.503    23.908    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X58Y66         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[13]/C
                         clock pessimism             -0.432    23.475    
                         clock uncertainty           -0.163    23.313    
    SLICE_X58Y66         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074    23.239    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[13]
  -------------------------------------------------------------------
                         required time                         23.239    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                 17.740    

Slack (MET) :             17.740ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             clk_out1_cpu_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@19.999ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.204ns (10.236%)  route 1.789ns (89.764%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 23.908 - 19.999 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.533ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.483ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.638     3.506    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X46Y67         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=72, routed)          1.171     4.756    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X56Y63         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     4.791 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[15]_i_1/O
                         net (fo=18, routed)          0.192     4.983    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[15]_i_1_n_0
    SLICE_X57Y63         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.073 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[14]_i_1/O
                         net (fo=5, routed)           0.426     5.499    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[14]_i_1_n_0
    SLICE_X58Y66         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                     19.999    19.999 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    19.999 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538    21.537    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.167 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    22.381    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.405 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.503    23.908    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X58Y66         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[14]/C
                         clock pessimism             -0.432    23.475    
                         clock uncertainty           -0.163    23.313    
    SLICE_X58Y66         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    23.239    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[14]
  -------------------------------------------------------------------
                         required time                         23.239    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                 17.740    

Slack (MET) :             17.740ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             clk_out1_cpu_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@19.999ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.204ns (10.236%)  route 1.789ns (89.764%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 23.908 - 19.999 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.533ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.483ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.638     3.506    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X46Y67         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=72, routed)          1.171     4.756    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X56Y63         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     4.791 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[15]_i_1/O
                         net (fo=18, routed)          0.192     4.983    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[15]_i_1_n_0
    SLICE_X57Y63         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.073 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[14]_i_1/O
                         net (fo=5, routed)           0.426     5.499    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[14]_i_1_n_0
    SLICE_X58Y66         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                     19.999    19.999 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    19.999 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538    21.537    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.167 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    22.381    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.405 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.503    23.908    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X58Y66         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[1]/C
                         clock pessimism             -0.432    23.475    
                         clock uncertainty           -0.163    23.313    
    SLICE_X58Y66         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    23.239    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[1]
  -------------------------------------------------------------------
                         required time                         23.239    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                 17.740    

Slack (MET) :             17.747ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             clk_out1_cpu_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@19.999ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.150ns (7.549%)  route 1.837ns (92.451%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 23.909 - 19.999 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.533ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.483ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.638     3.506    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X46Y67         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=72, routed)          1.171     4.756    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X56Y63         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     4.791 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[15]_i_1/O
                         net (fo=18, routed)          0.224     5.015    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[15]_i_1_n_0
    SLICE_X57Y65         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     5.051 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[12]_i_1/O
                         net (fo=8, routed)           0.442     5.493    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[12]_i_1_n_0
    SLICE_X58Y64         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                     19.999    19.999 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    19.999 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538    21.537    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.167 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    22.381    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.405 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.504    23.909    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X58Y64         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[0]/C
                         clock pessimism             -0.432    23.476    
                         clock uncertainty           -0.163    23.314    
    SLICE_X58Y64         FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074    23.240    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[0]
  -------------------------------------------------------------------
                         required time                         23.240    
                         arrival time                          -5.493    
  -------------------------------------------------------------------
                         slack                                 17.747    

Slack (MET) :             17.747ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             clk_out1_cpu_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@19.999ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.150ns (7.549%)  route 1.837ns (92.451%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 23.909 - 19.999 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.533ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.483ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.638     3.506    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X46Y67         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=72, routed)          1.171     4.756    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X56Y63         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     4.791 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[15]_i_1/O
                         net (fo=18, routed)          0.224     5.015    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[15]_i_1_n_0
    SLICE_X57Y65         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     5.051 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[12]_i_1/O
                         net (fo=8, routed)           0.442     5.493    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[12]_i_1_n_0
    SLICE_X58Y64         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                     19.999    19.999 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    19.999 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538    21.537    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.167 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    22.381    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.405 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.504    23.909    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X58Y64         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[3]/C
                         clock pessimism             -0.432    23.476    
                         clock uncertainty           -0.163    23.314    
    SLICE_X58Y64         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    23.240    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[3]
  -------------------------------------------------------------------
                         required time                         23.240    
                         arrival time                          -5.493    
  -------------------------------------------------------------------
                         slack                                 17.747    

Slack (MET) :             17.747ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             clk_out1_cpu_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@19.999ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.150ns (7.549%)  route 1.837ns (92.451%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 23.909 - 19.999 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.533ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.483ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.638     3.506    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X46Y67         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=72, routed)          1.171     4.756    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X56Y63         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     4.791 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[15]_i_1/O
                         net (fo=18, routed)          0.224     5.015    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[15]_i_1_n_0
    SLICE_X57Y65         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     5.051 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[12]_i_1/O
                         net (fo=8, routed)           0.442     5.493    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[12]_i_1_n_0
    SLICE_X58Y64         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                     19.999    19.999 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    19.999 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538    21.537    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.167 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    22.381    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.405 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.504    23.909    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X58Y64         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[7]/C
                         clock pessimism             -0.432    23.476    
                         clock uncertainty           -0.163    23.314    
    SLICE_X58Y64         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    23.240    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[7]
  -------------------------------------------------------------------
                         required time                         23.240    
                         arrival time                          -5.493    
  -------------------------------------------------------------------
                         slack                                 17.747    

Slack (MET) :             17.770ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             clk_out1_cpu_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@19.999ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.150ns (7.669%)  route 1.806ns (92.331%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 23.901 - 19.999 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.533ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.483ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.638     3.506    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X46Y67         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=72, routed)          1.171     4.756    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X56Y63         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     4.791 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[15]_i_1/O
                         net (fo=18, routed)          0.224     5.015    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[15]_i_1_n_0
    SLICE_X57Y65         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     5.051 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[12]_i_1/O
                         net (fo=8, routed)           0.411     5.462    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[12]_i_1_n_0
    SLICE_X59Y66         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                     19.999    19.999 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    19.999 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538    21.537    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.167 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    22.381    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.405 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.496    23.901    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X59Y66         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[9]/C
                         clock pessimism             -0.432    23.468    
                         clock uncertainty           -0.163    23.306    
    SLICE_X59Y66         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    23.232    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[9]
  -------------------------------------------------------------------
                         required time                         23.232    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                 17.770    

Slack (MET) :             17.785ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/progclk_sel_store_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             clk_out1_cpu_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@19.999ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.313ns (16.526%)  route 1.581ns (83.474%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 23.907 - 19.999 ) 
    Source Clock Delay      (SCD):    3.571ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.533ns, distribution 1.170ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.483ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.703     3.571    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X55Y62         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.650 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[11]/Q
                         net (fo=26, routed)          0.530     4.180    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/p_0_in_0
    SLICE_X56Y64         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     4.231 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk[15]_i_4/O
                         net (fo=8, routed)           0.151     4.382    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[11]_0
    SLICE_X55Y63         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     4.480 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/progclk_sel_store[14]_i_5/O
                         net (fo=2, routed)           0.152     4.632    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/progclk_sel_store[14]_i_5_n_0
    SLICE_X55Y64         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     4.667 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/progclk_sel_store[14]_i_2/O
                         net (fo=2, routed)           0.136     4.803    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[19]_0
    SLICE_X56Y62         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     4.853 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/progclk_sel_store[14]_i_1/O
                         net (fo=15, routed)          0.612     5.465    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/progclk_sel_store[14]_i_1_n_0
    SLICE_X58Y66         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/progclk_sel_store_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                     19.999    19.999 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    19.999 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538    21.537    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.167 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    22.381    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.405 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.502    23.907    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X58Y66         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/progclk_sel_store_reg[14]/C
                         clock pessimism             -0.432    23.474    
                         clock uncertainty           -0.163    23.311    
    SLICE_X58Y66         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    23.250    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/progclk_sel_store_reg[14]
  -------------------------------------------------------------------
                         required time                         23.250    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                 17.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/DO_USR_O_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/progdiv_cfg_store_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             clk_out1_cpu_block_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.060ns (32.432%)  route 0.125ns (67.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.577ns
    Source Clock Delay      (SCD):    3.895ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Net Delay (Source):      1.489ns (routing 0.483ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.533ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538     1.538    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.168 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.382    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.406 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.489     3.895    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X60Y64         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/DO_USR_O_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     3.955 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/DO_USR_O_reg[41]/Q
                         net (fo=3, routed)           0.125     4.080    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/progdiv_cfg_store_reg[15]_0[9]
    SLICE_X59Y66         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/progdiv_cfg_store_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.709     3.577    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X59Y66         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/progdiv_cfg_store_reg[9]/C
                         clock pessimism              0.432     4.009    
    SLICE_X59Y66         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     4.069    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/progdiv_cfg_store_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.069    
                         arrival time                           4.080    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/idx_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/daddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             clk_out1_cpu_block_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.142ns (58.678%)  route 0.100ns (41.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    3.903ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Net Delay (Source):      1.497ns (routing 0.483ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.533ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538     1.538    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.168 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.382    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.406 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.497     3.903    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X59Y60         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/idx_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.964 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/idx_reg[1]__0/Q
                         net (fo=34, routed)          0.076     4.040    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/idx_reg[1]__0_n_0
    SLICE_X59Y59         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.081     4.121 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/daddr[4]_i_1/O
                         net (fo=1, routed)           0.024     4.145    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/daddr0[4]
    SLICE_X59Y59         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/daddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.720     3.588    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X59Y59         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/daddr_reg[4]/C
                         clock pessimism              0.484     4.072    
    SLICE_X59Y59         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     4.132    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/daddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.132    
                         arrival time                           4.145    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/DO_USR_O_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/x0e1_store_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             clk_out1_cpu_block_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.059ns (29.064%)  route 0.144ns (70.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    3.895ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Net Delay (Source):      1.489ns (routing 0.483ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.715ns (routing 0.533ns, distribution 1.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538     1.538    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.168 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.382    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.406 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.489     3.895    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X60Y64         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/DO_USR_O_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.954 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/DO_USR_O_reg[40]/Q
                         net (fo=3, routed)           0.144     4.098    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/progdiv_cfg_store_reg[15]_0[8]
    SLICE_X58Y65         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/x0e1_store_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.715     3.583    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X58Y65         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/x0e1_store_reg[8]/C
                         clock pessimism              0.432     4.015    
    SLICE_X58Y65         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     4.075    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/x0e1_store_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.075    
                         arrival time                           4.098    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/di_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/DI_O_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             clk_out1_cpu_block_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.058ns (44.615%)  route 0.072ns (55.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.578ns
    Source Clock Delay      (SCD):    3.903ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Net Delay (Source):      1.497ns (routing 0.483ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.533ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538     1.538    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.168 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.382    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.406 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.497     3.903    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X59Y61         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/di_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.961 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/di_reg[10]/Q
                         net (fo=1, routed)           0.072     4.033    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/di[10]
    SLICE_X59Y61         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/DI_O_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.710     3.578    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X59Y61         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/DI_O_reg[10]/C
                         clock pessimism              0.366     3.944    
    SLICE_X59Y61         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.006    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/DI_O_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.006    
                         arrival time                           4.033    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/daddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             clk_out1_cpu_block_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.060ns (46.512%)  route 0.069ns (53.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    3.903ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Net Delay (Source):      1.497ns (routing 0.483ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.533ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538     1.538    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.168 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.382    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.406 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.497     3.903    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X56Y61         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/daddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     3.963 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/daddr_reg[3]/Q
                         net (fo=1, routed)           0.069     4.032    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[27]_1[2]
    SLICE_X56Y60         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.698     3.566    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X56Y60         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[23]/C
                         clock pessimism              0.377     3.943    
    SLICE_X56Y60         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.005    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -4.005    
                         arrival time                           4.032    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/idx_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/daddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             clk_out1_cpu_block_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.139ns (53.668%)  route 0.120ns (46.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    3.903ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Net Delay (Source):      1.497ns (routing 0.483ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.533ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538     1.538    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.168 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.382    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.406 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.497     3.903    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X59Y60         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/idx_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.964 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/idx_reg[1]__0/Q
                         net (fo=34, routed)          0.111     4.075    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/idx_reg[1]__0_n_0
    SLICE_X59Y59         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.078     4.153 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/daddr[6]_i_1/O
                         net (fo=1, routed)           0.009     4.162    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/daddr0[6]
    SLICE_X59Y59         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/daddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.720     3.588    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X59Y59         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/daddr_reg[6]/C
                         clock pessimism              0.484     4.072    
    SLICE_X59Y59         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     4.134    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/daddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.134    
                         arrival time                           4.162    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/daddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             clk_out1_cpu_block_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.058ns (43.939%)  route 0.074ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    3.905ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Net Delay (Source):      1.499ns (routing 0.483ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.533ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538     1.538    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.168 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.382    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.406 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.499     3.905    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X56Y62         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/daddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.963 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/daddr_reg[7]/Q
                         net (fo=1, routed)           0.074     4.037    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[27]_1[6]
    SLICE_X56Y60         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.698     3.566    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X56Y60         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[27]/C
                         clock pessimism              0.377     3.943    
    SLICE_X56Y60         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     4.005    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/addr_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.005    
                         arrival time                           4.037    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             clk_out1_cpu_block_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.058ns (43.284%)  route 0.076ns (56.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.565ns
    Source Clock Delay      (SCD):    3.901ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Net Delay (Source):      1.495ns (routing 0.483ns, distribution 1.012ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.533ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538     1.538    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.168 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.382    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.406 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.495     3.901    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X57Y64         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     3.959 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg[10]/Q
                         net (fo=1, routed)           0.076     4.035    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_msk_reg_n_0_[10]
    SLICE_X57Y65         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.697     3.565    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X57Y65         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[10]/C
                         clock pessimism              0.377     3.942    
    SLICE_X57Y65         FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     4.002    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.002    
                         arrival time                           4.035    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             clk_out1_cpu_block_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.058ns (29.000%)  route 0.142ns (71.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.578ns
    Source Clock Delay      (SCD):    3.905ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Net Delay (Source):      1.499ns (routing 0.483ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.533ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538     1.538    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.168 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.382    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.406 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.499     3.905    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X57Y62         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     3.963 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[3]/Q
                         net (fo=1, routed)           0.142     4.105    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[47]_0[3]
    SLICE_X59Y60         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.710     3.578    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X59Y60         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[35]/C
                         clock pessimism              0.432     4.010    
    SLICE_X59Y60         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     4.070    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/data_i_reg[35]
  -------------------------------------------------------------------
                         required time                         -4.070    
                         arrival time                           4.105    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/DO_USR_O_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/progclk_sel_store_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             clk_out1_cpu_block_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.060ns (32.258%)  route 0.126ns (67.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    3.905ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Net Delay (Source):      1.499ns (routing 0.483ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.533ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538     1.538    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.168 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.382    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.406 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.499     3.905    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X59Y64         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/DO_USR_O_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     3.965 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i/DO_USR_O_reg[43]/Q
                         net (fo=2, routed)           0.126     4.091    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/progdiv_cfg_store_reg[15]_0[11]
    SLICE_X57Y64         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/progclk_sel_store_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.693     3.561    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X57Y64         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/progclk_sel_store_reg[11]/C
                         clock pessimism              0.432     3.993    
    SLICE_X57Y64         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     4.055    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/progclk_sel_store_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.055    
                         arrival time                           4.091    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpu_block_clk_wiz_0_0
Waveform(ns):       { 0.000 9.999 }
Period(ns):         19.999
Sources:            { cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         19.999      15.999     GTHE4_CHANNEL_X0Y4  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFGCE/I              n/a            1.290         19.999      18.709     BUFGCE_X0Y2         cpu_block_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0    n/a            1.071         19.999      18.928     MMCM_X0Y0           cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRLC32E/CLK           n/a            1.064         19.999      18.935     SLICE_X13Y203       cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[126]_srl28/CLK
Min Period        n/a     SRL16E/CLK            n/a            1.064         19.999      18.935     SLICE_X13Y203       cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[1]_srl2/CLK
Min Period        n/a     SRLC32E/CLK           n/a            1.064         19.999      18.935     SLICE_X13Y203       cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[34]_srl32/CLK
Min Period        n/a     SRLC32E/CLK           n/a            1.064         19.999      18.935     SLICE_X13Y203       cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[66]_srl32/CLK
Min Period        n/a     SRLC32E/CLK           n/a            1.064         19.999      18.935     SLICE_X13Y203       cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[98]_srl32/CLK
Min Period        n/a     SRL16E/CLK            n/a            1.064         19.999      18.935     SLICE_X13Y187       cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg5_reg_srl2/CLK
Min Period        n/a     SRLC32E/CLK           n/a            1.064         19.999      18.935     SLICE_X17Y195       cpu_block_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[17]_srl18/CLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         9.999       8.199      GTHE4_CHANNEL_X0Y4  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         9.999       8.199      GTHE4_CHANNEL_X0Y4  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.532         9.999       9.467      SLICE_X13Y187       cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg5_reg_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK           n/a            0.532         9.999       9.467      SLICE_X13Y203       cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[126]_srl28/CLK
Low Pulse Width   Fast    SRLC32E/CLK           n/a            0.532         9.999       9.467      SLICE_X13Y203       cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[126]_srl28/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.532         9.999       9.467      SLICE_X13Y203       cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.532         9.999       9.467      SLICE_X13Y203       cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK           n/a            0.532         9.999       9.467      SLICE_X13Y203       cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[34]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK           n/a            0.532         9.999       9.467      SLICE_X13Y203       cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[34]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK           n/a            0.532         9.999       9.467      SLICE_X13Y203       cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[66]_srl32/CLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         9.999       8.199      GTHE4_CHANNEL_X0Y4  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         9.999       8.199      GTHE4_CHANNEL_X0Y4  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    SRLC32E/CLK           n/a            0.532         9.999       9.467      SLICE_X13Y203       cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[126]_srl28/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.532         9.999       9.467      SLICE_X13Y203       cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[1]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK           n/a            0.532         9.999       9.467      SLICE_X13Y203       cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[34]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK           n/a            0.532         9.999       9.467      SLICE_X13Y203       cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[66]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK           n/a            0.532         9.999       9.467      SLICE_X13Y203       cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[98]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.532         9.999       9.467      SLICE_X13Y187       cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg5_reg_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK           n/a            0.532         9.999       9.467      SLICE_X17Y195       cpu_block_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[17]_srl18/CLK
High Pulse Width  Fast    SRLC32E/CLK           n/a            0.532         9.999       9.467      SLICE_X13Y203       cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[126]_srl28/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack      999.525ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.525ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.500ns  (logic 0.079ns (15.800%)  route 0.421ns (84.200%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y206        FDRE                         0.000     0.000 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X14Y206        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.421     0.500    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X12Y209        FDRE                                         r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X12Y209        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025  1000.025    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                999.525    

Slack (MET) :             999.546ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.479ns  (logic 0.079ns (16.493%)  route 0.400ns (83.507%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y220         FDRE                         0.000     0.000 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X8Y220         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.400     0.479    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X6Y223         FDRE                                         r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X6Y223         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025  1000.025    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                999.546    

Slack (MET) :             999.566ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.459ns  (logic 0.079ns (17.211%)  route 0.380ns (82.789%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y205        FDRE                         0.000     0.000 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X16Y205        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.380     0.459    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X17Y209        FDRE                                         r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X17Y209        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025  1000.025    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                999.566    

Slack (MET) :             999.575ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.450ns  (logic 0.078ns (17.333%)  route 0.372ns (82.667%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y220         FDRE                         0.000     0.000 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X8Y220         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.372     0.450    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X7Y225         FDRE                                         r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X7Y225         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025  1000.025    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                999.575    

Slack (MET) :             999.581ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.444ns  (logic 0.078ns (17.568%)  route 0.366ns (82.432%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y218         FDRE                         0.000     0.000 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X5Y218         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.366     0.444    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X4Y220         FDRE                                         r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X4Y220         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025  1000.025    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                999.581    

Slack (MET) :             999.598ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.427ns  (logic 0.079ns (18.501%)  route 0.348ns (81.499%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y198        FDRE                         0.000     0.000 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X22Y198        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.348     0.427    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X19Y200        FDRE                                         r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X19Y200        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025  1000.025    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                999.598    

Slack (MET) :             999.606ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.419ns  (logic 0.079ns (18.854%)  route 0.340ns (81.146%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y218         FDRE                         0.000     0.000 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X6Y218         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.340     0.419    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X6Y218         FDRE                                         r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X6Y218         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025  1000.025    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                999.606    

Slack (MET) :             999.657ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.368ns  (logic 0.078ns (21.196%)  route 0.290ns (78.804%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y218         FDRE                         0.000     0.000 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X7Y218         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.290     0.368    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X5Y221         FDRE                                         r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X5Y221         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025  1000.025    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                999.657    

Slack (MET) :             999.664ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.361ns  (logic 0.078ns (21.607%)  route 0.283ns (78.393%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y223        FDRE                         0.000     0.000 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X18Y223        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.283     0.361    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X18Y229        FDRE                                         r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X18Y229        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025  1000.025    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                999.664    

Slack (MET) :             999.672ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.353ns  (logic 0.079ns (22.380%)  route 0.274ns (77.620%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y206        FDRE                         0.000     0.000 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X14Y206        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.274     0.353    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X14Y206        FDRE                                         r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X14Y206        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025  1000.025    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                999.672    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_cpu_block_clk_wiz_0_0
  To Clock:  clk_out1_cpu_block_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       18.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.551ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@19.999ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.079ns (6.672%)  route 1.105ns (93.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 23.902 - 19.999 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.533ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.483ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.638     3.506    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X46Y67         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=72, routed)          1.105     4.690    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X57Y62         FDPE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                     19.999    19.999 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    19.999 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538    21.537    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.167 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    22.381    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.405 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.497    23.902    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X57Y62         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_state_reg[0]/C
                         clock pessimism             -0.432    23.469    
                         clock uncertainty           -0.163    23.307    
    SLICE_X57Y62         FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.066    23.241    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_state_reg[0]
  -------------------------------------------------------------------
                         required time                         23.241    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                 18.551    

Slack (MET) :             18.551ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@19.999ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.079ns (6.672%)  route 1.105ns (93.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 23.902 - 19.999 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.533ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.483ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.638     3.506    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X46Y67         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=72, routed)          1.105     4.690    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X57Y62         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                     19.999    19.999 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    19.999 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538    21.537    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.167 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    22.381    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.405 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.497    23.902    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X57Y62         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_state_reg[1]/C
                         clock pessimism             -0.432    23.469    
                         clock uncertainty           -0.163    23.307    
    SLICE_X57Y62         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    23.241    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_state_reg[1]
  -------------------------------------------------------------------
                         required time                         23.241    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                 18.551    

Slack (MET) :             18.551ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@19.999ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.079ns (6.672%)  route 1.105ns (93.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 23.902 - 19.999 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.533ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.483ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.638     3.506    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X46Y67         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=72, routed)          1.105     4.690    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X57Y62         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                     19.999    19.999 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    19.999 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538    21.537    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.167 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    22.381    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.405 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.497    23.902    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X57Y62         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_state_reg[2]/C
                         clock pessimism             -0.432    23.469    
                         clock uncertainty           -0.163    23.307    
    SLICE_X57Y62         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    23.241    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_state_reg[2]
  -------------------------------------------------------------------
                         required time                         23.241    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                 18.551    

Slack (MET) :             18.551ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@19.999ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.079ns (6.672%)  route 1.105ns (93.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 23.902 - 19.999 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.533ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.483ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.638     3.506    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X46Y67         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=72, routed)          1.105     4.690    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X57Y62         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                     19.999    19.999 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    19.999 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538    21.537    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.167 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    22.381    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.405 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.497    23.902    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X57Y62         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_state_reg[3]/C
                         clock pessimism             -0.432    23.469    
                         clock uncertainty           -0.163    23.307    
    SLICE_X57Y62         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    23.241    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_state_reg[3]
  -------------------------------------------------------------------
                         required time                         23.241    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                 18.551    

Slack (MET) :             18.551ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@19.999ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.079ns (6.672%)  route 1.105ns (93.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 23.902 - 19.999 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.533ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.483ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.638     3.506    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X46Y67         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=72, routed)          1.105     4.690    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X57Y62         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                     19.999    19.999 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    19.999 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538    21.537    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.167 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    22.381    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.405 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.497    23.902    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X57Y62         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_state_reg[4]/C
                         clock pessimism             -0.432    23.469    
                         clock uncertainty           -0.163    23.307    
    SLICE_X57Y62         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    23.241    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_state_reg[4]
  -------------------------------------------------------------------
                         required time                         23.241    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                 18.551    

Slack (MET) :             18.551ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@19.999ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.079ns (6.672%)  route 1.105ns (93.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 23.902 - 19.999 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.533ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.483ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.638     3.506    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X46Y67         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=72, routed)          1.105     4.690    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X57Y62         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                     19.999    19.999 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    19.999 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538    21.537    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.167 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    22.381    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.405 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.497    23.902    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X57Y62         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_state_reg[6]/C
                         clock pessimism             -0.432    23.469    
                         clock uncertainty           -0.163    23.307    
    SLICE_X57Y62         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    23.241    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drp_state_reg[6]
  -------------------------------------------------------------------
                         required time                         23.241    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                 18.551    

Slack (MET) :             18.554ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@19.999ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.079ns (6.678%)  route 1.104ns (93.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 23.904 - 19.999 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.533ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.483ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.638     3.506    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X46Y67         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=72, routed)          1.104     4.689    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X57Y62         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                     19.999    19.999 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    19.999 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538    21.537    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.167 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    22.381    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.405 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.499    23.904    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X57Y62         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[11]/C
                         clock pessimism             -0.432    23.471    
                         clock uncertainty           -0.163    23.309    
    SLICE_X57Y62         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    23.243    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[11]
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                          -4.689    
  -------------------------------------------------------------------
                         slack                                 18.554    

Slack (MET) :             18.554ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@19.999ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.079ns (6.678%)  route 1.104ns (93.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 23.904 - 19.999 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.533ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.483ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.638     3.506    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X46Y67         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=72, routed)          1.104     4.689    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X57Y62         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                     19.999    19.999 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    19.999 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538    21.537    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.167 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    22.381    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.405 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.499    23.904    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X57Y62         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[15]/C
                         clock pessimism             -0.432    23.471    
                         clock uncertainty           -0.163    23.309    
    SLICE_X57Y62         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    23.243    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[15]
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                          -4.689    
  -------------------------------------------------------------------
                         slack                                 18.554    

Slack (MET) :             18.554ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@19.999ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.079ns (6.678%)  route 1.104ns (93.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 23.904 - 19.999 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.533ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.483ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.638     3.506    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X46Y67         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=72, routed)          1.104     4.689    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X57Y62         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                     19.999    19.999 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    19.999 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538    21.537    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.167 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    22.381    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.405 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.499    23.904    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X57Y62         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[3]/C
                         clock pessimism             -0.432    23.471    
                         clock uncertainty           -0.163    23.309    
    SLICE_X57Y62         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    23.243    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[3]
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                          -4.689    
  -------------------------------------------------------------------
                         slack                                 18.554    

Slack (MET) :             18.554ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@19.999ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.079ns (6.678%)  route 1.104ns (93.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 23.904 - 19.999 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.318ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.533ns, distribution 1.105ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.483ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.723     1.723    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.596 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.840    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.868 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.638     3.506    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X46Y67         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=72, routed)          1.104     4.689    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X57Y62         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                     19.999    19.999 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000    19.999 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.538    21.537    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.167 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    22.381    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.405 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.499    23.904    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X57Y62         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[4]/C
                         clock pessimism             -0.432    23.471    
                         clock uncertainty           -0.163    23.309    
    SLICE_X57Y62         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    23.243    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[4]
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                          -4.689    
  -------------------------------------------------------------------
                         slack                                 18.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.039ns (13.830%)  route 0.243ns (86.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Net Delay (Source):      0.931ns (routing 0.294ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.330ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        0.946     0.946    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.176 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.321    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.338 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         0.931     2.269    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X54Y64         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.308 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.243     2.551    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X54Y56         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.067     1.067    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.772 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.937    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.956 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.074     2.030    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y56         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[2]/C
                         clock pessimism              0.344     2.374    
    SLICE_X54Y56         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     2.354    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.039ns (13.830%)  route 0.243ns (86.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Net Delay (Source):      0.931ns (routing 0.294ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.330ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        0.946     0.946    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.176 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.321    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.338 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         0.931     2.269    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X54Y64         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.308 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.243     2.551    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X54Y56         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.067     1.067    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.772 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.937    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.956 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.074     2.030    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y56         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]/C
                         clock pessimism              0.344     2.374    
    SLICE_X54Y56         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     2.354    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/done_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.039ns (13.879%)  route 0.242ns (86.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Net Delay (Source):      0.931ns (routing 0.294ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.072ns (routing 0.330ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        0.946     0.946    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.176 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.321    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.338 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         0.931     2.269    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X54Y64         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.308 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.242     2.550    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X54Y56         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/done_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.067     1.067    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.772 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.937    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.956 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.072     2.028    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y56         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/done_o_reg/C
                         clock pessimism              0.344     2.372    
    SLICE_X54Y56         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.352    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/done_o_reg
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.039ns (13.879%)  route 0.242ns (86.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Net Delay (Source):      0.931ns (routing 0.294ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.072ns (routing 0.330ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        0.946     0.946    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.176 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.321    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.338 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         0.931     2.269    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X54Y64         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.308 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.242     2.550    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X54Y56         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.067     1.067    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.772 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.937    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.956 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.072     2.028    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y56         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[4]/C
                         clock pessimism              0.344     2.372    
    SLICE_X54Y56         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     2.352    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.039ns (10.541%)  route 0.331ns (89.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Net Delay (Source):      0.931ns (routing 0.294ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.072ns (routing 0.330ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        0.946     0.946    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.176 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.321    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.338 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         0.931     2.269    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X54Y64         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.308 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.331     2.639    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X54Y57         FDPE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.067     1.067    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.772 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.937    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.956 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.072     2.028    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y57         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                         clock pessimism              0.344     2.372    
    SLICE_X54Y57         FDPE (Remov_GFF2_SLICEM_C_PRE)
                                                     -0.020     2.352    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.039ns (10.541%)  route 0.331ns (89.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Net Delay (Source):      0.931ns (routing 0.294ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.072ns (routing 0.330ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        0.946     0.946    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.176 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.321    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.338 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         0.931     2.269    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X54Y64         FDRE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.308 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.331     2.639    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X54Y57         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.067     1.067    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.772 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.937    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.956 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.072     2.028    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y57         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/C
                         clock pessimism              0.344     2.372    
    SLICE_X54Y57         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     2.352    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/dwe_reg/CLR
                            (removal check against rising-edge clock clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.039ns (8.986%)  route 0.395ns (91.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    -0.313ns
  Clock Net Delay (Source):      0.902ns (routing 0.294ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.330ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        0.946     0.946    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.176 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.321    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.338 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         0.902     2.240    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X46Y67         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.279 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=72, routed)          0.395     2.674    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X57Y61         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/dwe_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.067     1.067    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.772 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.937    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.956 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.057     2.013    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X57Y61         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/dwe_reg/C
                         clock pessimism              0.313     2.326    
    SLICE_X57Y61         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.306    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/dwe_reg
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/den_reg/CLR
                            (removal check against rising-edge clock clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.039ns (8.159%)  route 0.439ns (91.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    -0.313ns
  Clock Net Delay (Source):      0.902ns (routing 0.294ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.330ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        0.946     0.946    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.176 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.321    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.338 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         0.902     2.240    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X46Y67         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.279 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=72, routed)          0.439     2.718    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X58Y62         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/den_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.067     1.067    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.772 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.937    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.956 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.061     2.017    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X58Y62         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/den_reg/C
                         clock pessimism              0.313     2.330    
    SLICE_X58Y62         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     2.310    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/den_reg
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.039ns (8.159%)  route 0.439ns (91.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    -0.313ns
  Clock Net Delay (Source):      0.902ns (routing 0.294ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.330ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        0.946     0.946    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.176 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.321    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.338 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         0.902     2.240    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X46Y67         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.279 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=72, routed)          0.439     2.718    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X58Y62         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.067     1.067    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.772 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.937    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.956 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.061     2.017    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X58Y62         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[12]/C
                         clock pessimism              0.313     2.330    
    SLICE_X58Y62         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.310    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_cpu_block_clk_wiz_0_0  {rise@0.000ns fall@9.999ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns - clk_out1_cpu_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.039ns (8.159%)  route 0.439ns (91.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    -0.313ns
  Clock Net Delay (Source):      0.902ns (routing 0.294ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.330ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        0.946     0.946    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.176 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.321    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.338 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         0.902     2.240    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X46Y67         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.279 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=72, routed)          0.439     2.718    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X58Y62         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y83        BUFG_PS                      0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3334, routed)        1.067     1.067    cpu_block_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.772 r  cpu_block_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.937    cpu_block_i/clk_wiz_0/inst/clk_out1_cpu_block_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.956 r  cpu_block_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=714, routed)         1.061     2.017    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X58Y62         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[1]/C
                         clock pessimism              0.313     2.330    
    SLICE_X58Y62         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     2.310    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/di_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.408    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.780ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.205ns (16.859%)  route 1.011ns (83.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 12.090 - 10.312 ) 
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.842ns (routing 0.778ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.702ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.842     2.041    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y217         FDRE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y217         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.121 f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.225     2.346    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X8Y217         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     2.471 f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.786     3.257    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y214         FDPE                                         f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.618    12.090    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y214         FDPE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.173    12.263    
                         clock uncertainty           -0.159    12.103    
    SLICE_X6Y214         FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066    12.037    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.037    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  8.780    

Slack (MET) :             8.780ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.205ns (16.859%)  route 1.011ns (83.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 12.090 - 10.312 ) 
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.842ns (routing 0.778ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.702ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.842     2.041    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y217         FDRE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y217         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.121 f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.225     2.346    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X8Y217         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     2.471 f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.786     3.257    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y214         FDCE                                         f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.618    12.090    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y214         FDCE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.173    12.263    
                         clock uncertainty           -0.159    12.103    
    SLICE_X6Y214         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    12.037    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.037    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  8.780    

Slack (MET) :             8.780ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.205ns (16.859%)  route 1.011ns (83.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 12.090 - 10.312 ) 
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.842ns (routing 0.778ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.702ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.842     2.041    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y217         FDRE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y217         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.121 f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.225     2.346    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X8Y217         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     2.471 f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.786     3.257    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y214         FDCE                                         f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.618    12.090    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y214         FDCE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.173    12.263    
                         clock uncertainty           -0.159    12.103    
    SLICE_X6Y214         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    12.037    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.037    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  8.780    

Slack (MET) :             8.780ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.205ns (16.859%)  route 1.011ns (83.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 12.090 - 10.312 ) 
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.842ns (routing 0.778ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.702ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.842     2.041    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y217         FDRE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y217         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.121 f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.225     2.346    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X8Y217         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     2.471 f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.786     3.257    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y214         FDCE                                         f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.618    12.090    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y214         FDCE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.173    12.263    
                         clock uncertainty           -0.159    12.103    
    SLICE_X6Y214         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    12.037    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.037    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  8.780    

Slack (MET) :             8.780ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.205ns (16.859%)  route 1.011ns (83.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 12.090 - 10.312 ) 
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.842ns (routing 0.778ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.702ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.842     2.041    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y217         FDRE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y217         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.121 f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.225     2.346    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X8Y217         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     2.471 f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.786     3.257    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y214         FDCE                                         f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.618    12.090    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y214         FDCE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.173    12.263    
                         clock uncertainty           -0.159    12.103    
    SLICE_X6Y214         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    12.037    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.037    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  8.780    

Slack (MET) :             8.782ns  (required time - arrival time)
  Source:                 cpu_block_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/link_error_gen.link_error_flop_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.079ns (6.260%)  route 1.183ns (93.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.819ns = ( 12.131 - 10.312 ) 
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.835ns (routing 0.778ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.702ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.835     2.034    cpu_block_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y201         FDRE                                         r  cpu_block_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y201         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.113 r  cpu_block_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=537, routed)         1.183     3.296    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/lopt
    SLICE_X13Y207        FDCE                                         f  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/link_error_gen.link_error_flop_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.659    12.131    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/s_aclk
    SLICE_X13Y207        FDCE                                         r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/link_error_gen.link_error_flop_reg/C
                         clock pessimism              0.172    12.303    
                         clock uncertainty           -0.159    12.144    
    SLICE_X13Y207        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    12.078    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/link_error_gen.link_error_flop_reg
  -------------------------------------------------------------------
                         required time                         12.078    
                         arrival time                          -3.296    
  -------------------------------------------------------------------
                         slack                                  8.782    

Slack (MET) :             8.783ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.205ns (16.872%)  route 1.010ns (83.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 12.092 - 10.312 ) 
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.842ns (routing 0.778ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.620ns (routing 0.702ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.842     2.041    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y217         FDRE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y217         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.121 f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.225     2.346    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X8Y217         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     2.471 f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.785     3.256    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y214         FDCE                                         f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.620    12.092    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y214         FDCE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.173    12.265    
                         clock uncertainty           -0.159    12.105    
    SLICE_X6Y214         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    12.039    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.039    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                  8.783    

Slack (MET) :             8.783ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.205ns (16.872%)  route 1.010ns (83.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 12.092 - 10.312 ) 
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.842ns (routing 0.778ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.620ns (routing 0.702ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.842     2.041    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y217         FDRE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y217         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.121 f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.225     2.346    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X8Y217         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     2.471 f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.785     3.256    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y214         FDCE                                         f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.620    12.092    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y214         FDCE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.173    12.265    
                         clock uncertainty           -0.159    12.105    
    SLICE_X6Y214         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    12.039    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.039    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                  8.783    

Slack (MET) :             8.783ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.205ns (16.872%)  route 1.010ns (83.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 12.092 - 10.312 ) 
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.842ns (routing 0.778ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.620ns (routing 0.702ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.842     2.041    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y217         FDRE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y217         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.121 f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.225     2.346    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X8Y217         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     2.471 f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.785     3.256    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y214         FDCE                                         f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.620    12.092    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y214         FDCE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.173    12.265    
                         clock uncertainty           -0.159    12.105    
    SLICE_X6Y214         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    12.039    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.039    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                  8.783    

Slack (MET) :             8.783ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.205ns (16.872%)  route 1.010ns (83.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 12.092 - 10.312 ) 
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.842ns (routing 0.778ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.620ns (routing 0.702ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.842     2.041    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y217         FDRE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y217         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.121 f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.225     2.346    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X8Y217         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     2.471 f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.785     3.256    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y214         FDCE                                         f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.447    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.472 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.620    12.092    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y214         FDCE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.173    12.265    
                         clock uncertainty           -0.159    12.105    
    SLICE_X6Y214         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    12.039    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.039    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                  8.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.052ns (31.707%)  route 0.112ns (68.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.017ns (routing 0.426ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.161ns (routing 0.482ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.017     1.128    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y229        FDRE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y229        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.166 f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     1.197    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y230        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.014     1.211 f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.081     1.292    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y230        FDPE                                         f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.161     1.299    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y230        FDPE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.151     1.148    
    SLICE_X10Y230        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     1.128    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.052ns (31.707%)  route 0.112ns (68.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.017ns (routing 0.426ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.161ns (routing 0.482ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.017     1.128    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y229        FDRE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y229        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.166 f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     1.197    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y230        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.014     1.211 f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.081     1.292    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y230        FDCE                                         f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.161     1.299    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y230        FDCE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.151     1.148    
    SLICE_X10Y230        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.128    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.052ns (31.902%)  route 0.111ns (68.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.017ns (routing 0.426ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.482ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.017     1.128    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y229        FDRE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y229        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.166 f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     1.197    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y230        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.014     1.211 f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.080     1.291    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y230        FDPE                                         f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.159     1.297    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y230        FDPE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.151     1.146    
    SLICE_X10Y230        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.126    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.052ns (31.902%)  route 0.111ns (68.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.017ns (routing 0.426ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.482ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.017     1.128    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y229        FDRE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y229        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.166 f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     1.197    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y230        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.014     1.211 f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.080     1.291    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y230        FDPE                                         f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.159     1.297    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y230        FDPE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.151     1.146    
    SLICE_X10Y230        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     1.126    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.052ns (31.902%)  route 0.111ns (68.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.017ns (routing 0.426ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.482ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.017     1.128    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y229        FDRE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y229        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.166 f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     1.197    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y230        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.014     1.211 f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.080     1.291    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y230        FDCE                                         f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.159     1.297    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y230        FDCE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.151     1.146    
    SLICE_X10Y230        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.126    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.052ns (31.902%)  route 0.111ns (68.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.017ns (routing 0.426ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.482ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.017     1.128    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y229        FDRE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y229        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.166 f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     1.197    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y230        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.014     1.211 f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.080     1.291    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X10Y230        FDCE                                         f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.159     1.297    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y230        FDCE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.151     1.146    
    SLICE_X10Y230        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.126    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.052ns (31.902%)  route 0.111ns (68.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.017ns (routing 0.426ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.482ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.017     1.128    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y229        FDRE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y229        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.166 f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     1.197    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y230        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.014     1.211 f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.080     1.291    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X10Y230        FDCE                                         f  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.159     1.297    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y230        FDCE                                         r  cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.151     1.146    
    SLICE_X10Y230        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.126    cpu_block_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.060ns (35.714%)  route 0.108ns (64.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.013ns (routing 0.426ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.482ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.013     1.124    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y217         FDRE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y217         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.162 f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     1.193    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y217         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.215 f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.077     1.292    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y217         FDPE                                         f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.155     1.293    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y217         FDPE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.157     1.136    
    SLICE_X8Y217         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.116    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.060ns (35.714%)  route 0.108ns (64.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.013ns (routing 0.426ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.482ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.013     1.124    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y217         FDRE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y217         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.162 f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     1.193    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y217         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.215 f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.077     1.292    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y217         FDPE                                         f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.155     1.293    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y217         FDPE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.157     1.136    
    SLICE_X8Y217         FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     1.116    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.060ns (35.714%)  route 0.108ns (64.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.013ns (routing 0.426ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.482ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.013     1.124    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y217         FDRE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y217         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.162 f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.031     1.193    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X8Y217         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.215 f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.077     1.292    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y217         FDPE                                         f  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cpu_block_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    cpu_block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y83        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  cpu_block_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3334, routed)        1.155     1.293    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y217         FDPE                                         r  cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.157     1.136    
    SLICE_X8Y217         FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     1.116    cpu_block_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.176    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.079ns (18.990%)  route 0.337ns (81.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 9.348 - 8.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.547ns (routing 0.689ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.615ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.547     1.547    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X59Y56         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.626 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.337     1.963    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X59Y54         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     8.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.348     9.348    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.161     9.509    
                         clock uncertainty           -0.046     9.462    
    SLICE_X59Y54         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     9.396    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.396    
                         arrival time                          -1.963    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.079ns (18.990%)  route 0.337ns (81.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 9.348 - 8.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.547ns (routing 0.689ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.615ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.547     1.547    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X59Y56         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.626 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.337     1.963    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X59Y54         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     8.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.348     9.348    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.161     9.509    
                         clock uncertainty           -0.046     9.462    
    SLICE_X59Y54         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     9.396    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.396    
                         arrival time                          -1.963    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.079ns (18.990%)  route 0.337ns (81.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 9.348 - 8.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.547ns (routing 0.689ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.615ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.547     1.547    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X59Y56         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.626 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.337     1.963    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X59Y54         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     8.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.348     9.348    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism              0.161     9.509    
                         clock uncertainty           -0.046     9.462    
    SLICE_X59Y54         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     9.396    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.396    
                         arrival time                          -1.963    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.079ns (18.990%)  route 0.337ns (81.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 9.348 - 8.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.547ns (routing 0.689ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.615ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.547     1.547    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X59Y56         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.626 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.337     1.963    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X59Y54         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     8.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.348     9.348    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism              0.161     9.509    
                         clock uncertainty           -0.046     9.462    
    SLICE_X59Y54         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     9.396    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.396    
                         arrival time                          -1.963    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.436ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.079ns (19.036%)  route 0.336ns (80.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 9.350 - 8.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.547ns (routing 0.689ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.615ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.547     1.547    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X59Y56         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.626 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.336     1.962    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X59Y54         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     8.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.350     9.350    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.160     9.510    
                         clock uncertainty           -0.046     9.464    
    SLICE_X59Y54         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     9.398    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.398    
                         arrival time                          -1.962    
  -------------------------------------------------------------------
                         slack                                  7.436    

Slack (MET) :             7.436ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.079ns (19.036%)  route 0.336ns (80.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 9.350 - 8.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.547ns (routing 0.689ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.615ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.547     1.547    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X59Y56         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.626 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.336     1.962    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X59Y54         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     8.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.350     9.350    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.160     9.510    
                         clock uncertainty           -0.046     9.464    
    SLICE_X59Y54         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     9.398    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.398    
                         arrival time                          -1.962    
  -------------------------------------------------------------------
                         slack                                  7.436    

Slack (MET) :             7.436ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.079ns (19.036%)  route 0.336ns (80.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 9.350 - 8.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.547ns (routing 0.689ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.615ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.547     1.547    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X59Y56         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.626 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.336     1.962    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X59Y54         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     8.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.350     9.350    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.160     9.510    
                         clock uncertainty           -0.046     9.464    
    SLICE_X59Y54         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     9.398    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.398    
                         arrival time                          -1.962    
  -------------------------------------------------------------------
                         slack                                  7.436    

Slack (MET) :             7.436ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.079ns (19.036%)  route 0.336ns (80.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 9.350 - 8.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.547ns (routing 0.689ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.615ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.547     1.547    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X59Y56         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.626 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.336     1.962    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X59Y54         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     8.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.350     9.350    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y54         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.160     9.510    
                         clock uncertainty           -0.046     9.464    
    SLICE_X59Y54         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     9.398    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.398    
                         arrival time                          -1.962    
  -------------------------------------------------------------------
                         slack                                  7.436    

Slack (MET) :             7.531ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.079ns (24.843%)  route 0.239ns (75.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 9.348 - 8.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.547ns (routing 0.689ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.615ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.547     1.547    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X59Y56         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.626 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.239     1.865    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X59Y55         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     8.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.348     9.348    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.161     9.509    
                         clock uncertainty           -0.046     9.462    
    SLICE_X59Y55         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     9.396    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.396    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                  7.531    

Slack (MET) :             7.531ns  (required time - arrival time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.079ns (24.843%)  route 0.239ns (75.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 9.348 - 8.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.547ns (routing 0.689ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.615ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.547     1.547    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X59Y56         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.626 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.239     1.865    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X59Y55         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     8.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.348     9.348    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.161     9.509    
                         clock uncertainty           -0.046     9.462    
    SLICE_X59Y55         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     9.396    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.396    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                  7.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
                            (removal check against rising-edge clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.862ns (routing 0.386ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.437ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.862     0.862    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X59Y56         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.901 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.100     1.001    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X59Y55         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.985     0.985    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.105     0.880    
    SLICE_X59Y55         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.860    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
                            (removal check against rising-edge clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.862ns (routing 0.386ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.437ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.862     0.862    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X59Y56         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.901 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.100     1.001    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X59Y55         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.985     0.985    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.105     0.880    
    SLICE_X59Y55         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.860    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR
                            (removal check against rising-edge clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.862ns (routing 0.386ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.437ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.862     0.862    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X59Y56         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.901 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.100     1.001    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X59Y55         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.985     0.985    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.105     0.880    
    SLICE_X59Y55         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     0.860    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR
                            (removal check against rising-edge clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.862ns (routing 0.386ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.437ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.862     0.862    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X59Y56         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.901 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.100     1.001    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X59Y55         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.985     0.985    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism             -0.105     0.880    
    SLICE_X59Y55         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     0.860    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (removal check against rising-edge clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.862ns (routing 0.386ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.437ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.862     0.862    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X59Y56         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.901 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.100     1.001    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X59Y55         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.981     0.981    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.105     0.876    
    SLICE_X59Y55         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     0.856    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
                            (removal check against rising-edge clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.862ns (routing 0.386ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.437ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.862     0.862    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X59Y56         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.901 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.100     1.001    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X59Y55         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.981     0.981    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.105     0.876    
    SLICE_X59Y55         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.856    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR
                            (removal check against rising-edge clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.862ns (routing 0.386ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.437ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.862     0.862    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X59Y56         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.901 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.100     1.001    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X59Y55         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.981     0.981    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism             -0.105     0.876    
    SLICE_X59Y55         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     0.856    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR
                            (removal check against rising-edge clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.862ns (routing 0.386ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.437ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.862     0.862    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X59Y56         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.901 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.100     1.001    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X59Y55         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.981     0.981    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y55         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.105     0.876    
    SLICE_X59Y55         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     0.856    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (removal check against rising-edge clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      0.862ns (routing 0.386ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.437ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.862     0.862    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X59Y56         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.901 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.094     0.995    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X59Y56         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.981     0.981    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y56         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism             -0.111     0.870    
    SLICE_X59Y56         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     0.850    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
                            (removal check against rising-edge clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      0.862ns (routing 0.386ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.437ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.862     0.862    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X59Y56         FDPE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.901 f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.094     0.995    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X59Y56         FDCE                                         f  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y33        BUFG_GT                      0.000     0.000 r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.981     0.981    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X59Y56         FDCE                                         r  cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism             -0.111     0.870    
    SLICE_X59Y56         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     0.850    cpu_block_i/aurora_64b66b_0/inst/cpu_block_aurora_64b66b_0_1_core_i/cpu_block_aurora_64b66b_0_1_wrapper_i/cpu_block_aurora_64b66b_0_1_multi_gt_i/cpu_block_aurora_64b66b_0_1_gt_i/inst/gen_gtwizard_gthe4_top.cpu_block_aurora_64b66b_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pl_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.834ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.834ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (MaxDelay Path 10.312ns)
  Data Path Delay:        1.503ns  (logic 0.079ns (5.256%)  route 1.424ns (94.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.312ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y206                                     0.000     0.000 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X15Y206        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.424     1.503    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X16Y202        FDRE                                         r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.312    10.312    
    SLICE_X16Y202        FDRE (Setup_fdre_C_D)        0.025    10.337    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -1.503    
  -------------------------------------------------------------------
                         slack                                  8.834    

Slack (MET) :             9.633ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (MaxDelay Path 10.312ns)
  Data Path Delay:        0.704ns  (logic 0.078ns (11.080%)  route 0.626ns (88.920%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.312ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y216                                     0.000     0.000 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X10Y216        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.626     0.704    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X8Y220         FDRE                                         r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.312    10.312    
    SLICE_X8Y220         FDRE (Setup_fdre_C_D)        0.025    10.337    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  9.633    

Slack (MET) :             9.922ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (MaxDelay Path 10.312ns)
  Data Path Delay:        0.415ns  (logic 0.079ns (19.036%)  route 0.336ns (80.964%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.312ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y216                                     0.000     0.000 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X10Y216        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.336     0.415    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X8Y219         FDRE                                         r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.312    10.312    
    SLICE_X8Y219         FDRE (Setup_fdre_C_D)        0.025    10.337    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  9.922    

Slack (MET) :             9.933ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (MaxDelay Path 10.312ns)
  Data Path Delay:        0.404ns  (logic 0.078ns (19.307%)  route 0.326ns (80.693%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.312ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y222                                      0.000     0.000 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X7Y222         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.326     0.404    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X8Y222         FDRE                                         r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.312    10.312    
    SLICE_X8Y222         FDRE (Setup_fdre_C_D)        0.025    10.337    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  9.933    

Slack (MET) :             9.941ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (MaxDelay Path 10.312ns)
  Data Path Delay:        0.396ns  (logic 0.076ns (19.192%)  route 0.320ns (80.808%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.312ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y216                                     0.000     0.000 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X10Y216        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.320     0.396    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X7Y219         FDRE                                         r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.312    10.312    
    SLICE_X7Y219         FDRE (Setup_fdre_C_D)        0.025    10.337    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  9.941    

Slack (MET) :             9.976ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (MaxDelay Path 10.312ns)
  Data Path Delay:        0.361ns  (logic 0.078ns (21.607%)  route 0.283ns (78.393%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.312ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y222                                     0.000     0.000 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X18Y222        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.283     0.361    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X16Y221        FDRE                                         r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.312    10.312    
    SLICE_X16Y221        FDRE (Setup_fdre_C_D)        0.025    10.337    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  9.976    

Slack (MET) :             9.979ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (MaxDelay Path 10.312ns)
  Data Path Delay:        0.358ns  (logic 0.078ns (21.788%)  route 0.280ns (78.212%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.312ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y220                                     0.000     0.000 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X18Y220        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.280     0.358    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X17Y221        FDRE                                         r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.312    10.312    
    SLICE_X17Y221        FDRE (Setup_fdre_C_D)        0.025    10.337    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  9.979    

Slack (MET) :             9.990ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (MaxDelay Path 10.312ns)
  Data Path Delay:        0.347ns  (logic 0.079ns (22.767%)  route 0.268ns (77.233%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.312ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y207                                     0.000     0.000 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X15Y207        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.268     0.347    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X15Y207        FDRE                                         r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.312    10.312    
    SLICE_X15Y207        FDRE (Setup_fdre_C_D)        0.025    10.337    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  9.990    

Slack (MET) :             9.991ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (MaxDelay Path 10.312ns)
  Data Path Delay:        0.346ns  (logic 0.079ns (22.832%)  route 0.267ns (77.168%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.312ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y199                                     0.000     0.000 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X21Y199        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.267     0.346    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X20Y196        FDRE                                         r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.312    10.312    
    SLICE_X20Y196        FDRE (Setup_fdre_C_D)        0.025    10.337    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  9.991    

Slack (MET) :             9.991ns  (required time - arrival time)
  Source:                 cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (MaxDelay Path 10.312ns)
  Data Path Delay:        0.346ns  (logic 0.078ns (22.543%)  route 0.268ns (77.457%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.312ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y219                                     0.000     0.000 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X18Y219        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.268     0.346    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X16Y219        FDRE                                         r  cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.312    10.312    
    SLICE_X16Y219        FDRE (Setup_fdre_C_D)        0.025    10.337    cpu_block_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  9.991    





