 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:59:12 2021
****************************************

Operating Conditions: ss0p7v125c   Library: saed32rvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p7v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX2_LVT)       0.00       0.00 r
  Delay2_out1_reg[2]/Q (DFFX2_LVT)         0.21       0.21 r
  U496/Y (INVX4_LVT)                       0.04       0.25 f
  U1007/Y (INVX16_LVT)                     0.05       0.30 r
  U1291/Y (XNOR2X2_LVT)                    0.12       0.42 r
  U1290/Y (AND2X1_LVT)                     0.07       0.49 r
  U919/Y (NAND2X0_LVT)                     0.04       0.53 f
  U1287/Y (AND3X1_LVT)                     0.10       0.63 f
  U1311/Y (OR2X1_LVT)                      0.08       0.71 f
  U1310/Y (AO21X1_LVT)                     0.10       0.81 f
  U1267/Y (NAND3X0_LVT)                    0.07       0.88 r
  U1266/Y (NAND3X0_LVT)                    0.05       0.93 f
  U1281/Y (NAND2X4_LVT)                    0.17       1.09 r
  U1258/Y (NBUFFX2_LVT)                    0.09       1.18 r
  U1798/Y (XNOR2X2_LVT)                    0.11       1.29 f
  U1799/Y (NAND2X0_LVT)                    0.06       1.35 r
  U1800/Y (NAND4X0_LVT)                    0.06       1.41 f
  Delay3_out1_reg[31]/D (DFFX1_LVT)        0.00       1.41 f
  data arrival time                                   1.41

  clock clk (rise edge)                    1.21       1.21
  clock network delay (ideal)              0.00       1.21
  Delay3_out1_reg[31]/CLK (DFFX1_LVT)      0.00       1.21 r
  library setup time                      -0.10       1.11
  data required time                                  1.11
  -----------------------------------------------------------
  data required time                                  1.11
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.30


1
