Harold Abelson , Peter Andreae, Information transfer and area-time tradeoffs for VLSI multiplication, Communications of the ACM, v.23 n.1, p.20-23, Jan. 1980[doi>10.1145/358808.358814]
Alfred V. Aho , John E. Hopcroft, The  Design and Analysis of Computer Algorithms, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1974
BILARDI, G., PRACCHI, M., AND PREPARATA, F.P. A critique and an appraisal of VLSI models of computation. In VLSI Systems and Computations, edited by H. T. Kung, Bob Sproull, and Guy Steele, Computer Science Press, RockviUe, Md., 1981.
R. P. Brent , H. T. Kung, The Area-Time Complexity of Binary Multiplication, Journal of the ACM (JACM), v.28 n.3, p.521-534, July 1981[doi>10.1145/322261.322269]
R. P. Brent , H. T. Kung, The chip complexity of binary arithmetic, Proceedings of the twelfth annual ACM symposium on Theory of computing, p.190-200, April 28-30, 1980, Los Angeles, California, United States[doi>10.1145/800141.804666]
CAPPELLO, P. R., AND STEIGLITZ, K. Completely pipelined architectures for digital signal processing. Tech. Rep. 303, Dept. of Electrical Engineering and Computer Science, Princeton Univ., Princeton, N.J., June 1982.
Bernard Chazelle , Louis Monier, A model of computation for VLSI with related complexity results, Proceedings of the thirteenth annual ACM symposium on Theory of computing, p.318-325, May 11-13, 1981, Milwaukee, Wisconsin, United States[doi>10.1145/800076.802485]
DADDA, L. Some schemes for parallel multipliers. Alta Frequenza 34, (May 1965), 349-356. Reprinted in Computer Design Development, E. E. Swartzlander, Jr., Ed., Hayden Book, Rochelle Park, N.J., 1976.
EVES, H.W. Mathematical Circles Revisited. Prindle, Weber & Schmidt, Boston, Mass., 1971.
John E. Hopcroft , Jeffrey D. Ullman, Introduction To Automata Theory, Languages, And Computation, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1990
JACKSON, L. B., KAISER, S. F., AND McDONALD, H.S. An approach to the implementation of digital filters. IEEE Trans. Audio and Electro-Acoustic, A U.16 (Sept. 1968), 413-421.
LEISERSON, C.E. Area-efficient graph layouts (for VLSI). In Proc. IEEE 21st Annual Syrup. Foundations of Computer Science. Syracuse, N.Y., 1980.
LUK, W.K. A regular layout for parallel multiplier of O(log2 n) time. In VLSI Systems and Computations, H. T. Kung, Bob Sproull, and Guy Steele, Eds., Computer Science Press, Rockville, Md., 1981.
LYON, R.F. Two's complement pipeline multipliers. IEEE Trans. Comm., COM-24, 4 (April 1976), 418-425.
MCCANNY, J. V., MCWHIRTER, J. G., ROBERTS, J. B. G., DAY, D. J., AND THORP, T.L. Bit level systolic arrays. In Proc. 15th Asilomar Conf. on Circuits, Systems, & Computers, Nov. 1981.
Alan V. Oppenheim , Ronald W. Schafer, Discrete-time signal processing, Prentice-Hall, Inc., Upper Saddle River, NJ, 1989
PREPARATA, F.P. A mesh-connected area-time optimal VLSI integer multiplier, in VLSI Systems and Computations, H. T. Kung, Bob Sproull, and Guy Steele, Eds., Computer Science Press, Rockville, Md., 1981.
Franco P. Preparata , Jean Vuillemin, The cube-connected cycles: a versatile network for parallel computation, Communications of the ACM, v.24 n.5, p.300-309, May 1981[doi>10.1145/358645.358660]
RABINER, L. R., AND GOLD, B. Theory and Application of Digital Signal Processing, Prentice- Hall, Englewood Cliffs, N.J., 1975.
RAMACHANDRAN, V. On driving many long wires in a VLSI layout. Tech. Rep. 300, Department of Electrical Engineering and Computer Science, Princeton, Univ., Princeton, N.J., April 1982.
REUSENS, P., KU, W., AND MAO, Y. Fixed-point high-speed multipliers in VLSI. In VLSI Systems and Computations, H. T. Kung, Bob Sproull, and Guy Steele, Eds., Computer Science Press, Rockville, Md., 1981.
SWARTZLANDER, E. E., JR., Merged arithmetic for signal processing. In Proc. IEEE 4th Syrup. Computer Arithmetic, Santa Monica, Calif., 1978.
C. D. Thompson, Area-time complexity for VLSI, Proceedings of the eleventh annual ACM symposium on Theory of computing, p.81-88, April 30-May 02, 1979, Atlanta, Georgia, United States[doi>10.1145/800135.804401]
VUILLEMIN, J. A combinatorial limit to the computing power of VLSI circuits. In Proc. IEEE 21st Annual Symposium of Foundations of Computer Science. Syracuse, N.Y., 1980.
