// Seed: 1006074536
module module_0 (
    input uwire id_0,
    output wire id_1,
    output supply1 id_2,
    input supply1 id_3
);
  parameter id_5 = 1;
  parameter id_6 = id_5;
  assign id_2 = 1;
  wire id_7;
  assign module_1.id_9 = 0;
  wire id_8, id_9, id_10, id_11;
  parameter id_12 = id_6;
endmodule
module module_0 #(
    parameter id_12 = 32'd68,
    parameter id_15 = 32'd67,
    parameter id_8  = 32'd29,
    parameter id_9  = 32'd82
) (
    output uwire id_0,
    output uwire id_1,
    output supply0 id_2,
    output tri id_3,
    input tri id_4,
    input supply1 id_5,
    output wire id_6,
    input wire id_7,
    output tri1 _id_8,
    output supply1 _id_9
);
  logic [-1 : id_9] id_11;
  parameter id_12 = -1 <-> 1;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_3,
      id_7
  );
  assign {id_5, id_11} = id_12;
  parameter id_13 = 1;
  logic [id_8 : module_1] id_14 = 1;
  wire _id_15;
  always begin : LABEL_0
    if (-1) begin : LABEL_1
      $unsigned(id_12);
      ;
    end
  end
endmodule : SymbolIdentifier
