// Seed: 1828789965
macromodule module_0 (
    input  wor   id_0,
    output tri0  id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  wire  id_4,
    output uwire id_5,
    input  tri0  id_6,
    input  tri1  id_7,
    input  uwire id_8
);
  wire id_10;
  wire id_11;
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output tri0 id_2#(.id_6(1)),
    output tri0 id_3,
    output supply0 id_4
);
  wire id_7;
  module_0(
      id_0, id_2, id_0, id_0, id_1, id_3, id_1, id_1, id_0
  );
  wire id_8;
endmodule
