
Circuit 1 cell sky130_fd_pr__nfet_g5v0d10v5 and Circuit 2 cell sky130_fd_pr__nfet_g5v0d10v5 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_g5v0d10v5 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_g5v0d10v5 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_g5v0d10v5             |Circuit 2: sky130_fd_pr__nfet_g5v0d10v5             
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
4                                                   |4                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_g5v0d10v5 and sky130_fd_pr__nfet_g5v0d10v5 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_g5v0d10v5 and Circuit 2 cell sky130_fd_pr__pfet_g5v0d10v5 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_g5v0d10v5 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_g5v0d10v5 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_g5v0d10v5             |Circuit 2: sky130_fd_pr__pfet_g5v0d10v5             
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
4                                                   |4                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_g5v0d10v5 and sky130_fd_pr__pfet_g5v0d10v5 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8                  |Circuit 2: sky130_fd_pr__nfet_01v8                  
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
4                                                   |4                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8                  |Circuit 2: sky130_fd_pr__pfet_01v8                  
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
4                                                   |4                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8_lvt and Circuit 2 cell sky130_fd_pr__pfet_01v8_lvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_lvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_lvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8_lvt              |Circuit 2: sky130_fd_pr__pfet_01v8_lvt              
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
4                                                   |4                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8_lvt and sky130_fd_pr__pfet_01v8_lvt are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8_lvt and Circuit 2 cell sky130_fd_pr__nfet_01v8_lvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8_lvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8_lvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8_lvt              |Circuit 2: sky130_fd_pr__nfet_01v8_lvt              
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
4                                                   |4                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8_lvt and sky130_fd_pr__nfet_01v8_lvt are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8_hvt and Circuit 2 cell sky130_fd_pr__pfet_01v8_hvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8_hvt              |Circuit 2: sky130_fd_pr__pfet_01v8_hvt              
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
4                                                   |4                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8_hvt and sky130_fd_pr__pfet_01v8_hvt are equivalent.

Circuit 1 cell sky130_fd_pr__res_xhigh_po_0p35 and Circuit 2 cell sky130_fd_pr__res_xhigh_po_0p35 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_0p35 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_0p35 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_xhigh_po_0p35          |Circuit 2: sky130_fd_pr__res_xhigh_po_0p35          
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_xhigh_po_0p35 and sky130_fd_pr__res_xhigh_po_0p35 are equivalent.

Circuit 1 cell sky130_fd_pr__diode_pw2nd_11v0 and Circuit 2 cell sky130_fd_pr__diode_pw2nd_11v0 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__diode_pw2nd_11v0 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__diode_pw2nd_11v0 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__diode_pw2nd_11v0           |Circuit 2: sky130_fd_pr__diode_pw2nd_11v0           
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__diode_pw2nd_11v0 and sky130_fd_pr__diode_pw2nd_11v0 are equivalent.

Circuit 1 cell sky130_fd_pr__res_high_po_0p69 and Circuit 2 cell sky130_fd_pr__res_high_po_0p69 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_high_po_0p69 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_high_po_0p69 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_high_po_0p69           |Circuit 2: sky130_fd_pr__res_high_po_0p69           
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_high_po_0p69 and sky130_fd_pr__res_high_po_0p69 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_05v0_nvt and Circuit 2 cell sky130_fd_pr__nfet_05v0_nvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_05v0_nvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_05v0_nvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_05v0_nvt              |Circuit 2: sky130_fd_pr__nfet_05v0_nvt              
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
4                                                   |4                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_05v0_nvt and sky130_fd_pr__nfet_05v0_nvt are equivalent.

Circuit 1 cell sky130_fd_pr__cap_mim_m3_1 and Circuit 2 cell sky130_fd_pr__cap_mim_m3_1 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_1 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__cap_mim_m3_1               |Circuit 2: sky130_fd_pr__cap_mim_m3_1               
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__cap_mim_m3_1 and sky130_fd_pr__cap_mim_m3_1 are equivalent.

Circuit 1 cell sky130_fd_pr__diode_pw2nd_05v5 and Circuit 2 cell sky130_fd_pr__diode_pw2nd_05v5 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__diode_pw2nd_05v5 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__diode_pw2nd_05v5 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__diode_pw2nd_05v5           |Circuit 2: sky130_fd_pr__diode_pw2nd_05v5           
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__diode_pw2nd_05v5 and sky130_fd_pr__diode_pw2nd_05v5 are equivalent.

Circuit 1 cell sky130_fd_pr__res_generic_po and Circuit 2 cell sky130_fd_pr__res_generic_po are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_generic_po is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_generic_po is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_generic_po             |Circuit 2: sky130_fd_pr__res_generic_po             
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_generic_po and sky130_fd_pr__res_generic_po are equivalent.

Circuit 1 cell sky130_fd_pr__res_xhigh_po_1p41 and Circuit 2 cell sky130_fd_pr__res_xhigh_po_1p41 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_1p41 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_1p41 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_xhigh_po_1p41          |Circuit 2: sky130_fd_pr__res_xhigh_po_1p41          
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_xhigh_po_1p41 and sky130_fd_pr__res_xhigh_po_1p41 are equivalent.

Circuit 1 cell sky130_fd_pr__cap_mim_m3_2 and Circuit 2 cell sky130_fd_pr__cap_mim_m3_2 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_2 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__cap_mim_m3_2               |Circuit 2: sky130_fd_pr__cap_mim_m3_2               
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__cap_mim_m3_2 and sky130_fd_pr__cap_mim_m3_2 are equivalent.

Circuit 1 cell sky130_fd_pr__res_high_po_0p35 and Circuit 2 cell sky130_fd_pr__res_high_po_0p35 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_high_po_0p35 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_high_po_0p35 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_high_po_0p35           |Circuit 2: sky130_fd_pr__res_high_po_0p35           
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_high_po_0p35 and sky130_fd_pr__res_high_po_0p35 are equivalent.

Circuit 1 cell sky130_fd_pr__res_high_po_1p41 and Circuit 2 cell sky130_fd_pr__res_high_po_1p41 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_high_po_1p41 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_high_po_1p41 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_high_po_1p41           |Circuit 2: sky130_fd_pr__res_high_po_1p41           
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_high_po_1p41 and sky130_fd_pr__res_high_po_1p41 are equivalent.

Circuit 1 cell sky130_fd_pr__pnp_05v5_W0p68L0p68 and Circuit 2 cell sky130_fd_pr__pnp_05v5_W0p68L0p68 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pnp_05v5_W0p68L0p68 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pnp_05v5_W0p68L0p68 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pnp_05v5_W0p68L0p68        |Circuit 2: sky130_fd_pr__pnp_05v5_W0p68L0p68        
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pnp_05v5_W0p68L0p68 and sky130_fd_pr__pnp_05v5_W0p68L0p68 are equivalent.

Class sky130_fd_sc_hvl__lsbuflv2hv_1 (0):  Merged 8 parallel devices.
Class sky130_fd_sc_hvl__lsbuflv2hv_1 (1):  Merged 8 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hvl__lsbuflv2hv_1           |Circuit 2: sky130_fd_sc_hvl__lsbuflv2hv_1           
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (12->4)                |sky130_fd_pr__nfet_g5v0d10v5 (12->4)                
sky130_fd_pr__pfet_g5v0d10v5 (4)                    |sky130_fd_pr__pfet_g5v0d10v5 (4)                    
sky130_fd_pr__nfet_01v8 (2)                         |sky130_fd_pr__nfet_01v8 (2)                         
sky130_fd_pr__pfet_01v8_hvt (2)                     |sky130_fd_pr__pfet_01v8_hvt (2)                     
Number of devices: 12                               |Number of devices: 12                               
Number of nets: 14 **Mismatch**                     |Number of nets: 12 **Mismatch**                     
---------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: sky130_fd_sc_hvl__lsbuflv2hv_1           |Circuit 2: sky130_fd_sc_hvl__lsbuflv2hv_1           

---------------------------------------------------------------------------------------------------------
Net: VGND                                           |Net: VGND                                           
  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 3            |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 4            
                                                    |  sky130_fd_pr__nfet_01v8/(1|3) = 2                 
                                                    |                                                    
Net: VPWR                                           |Net: VPWR                                           
  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 3            |  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 4            
                                                    |                                                    
Net: VGND_uq0                                       |(no matching net)                                   
  sky130_fd_pr__nfet_01v8/(1|3) = 2                 |                                                    
  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1            |                                                    
                                                    |                                                    
Net: VPWR_uq0                                       |(no matching net)                                   
  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 1            |                                                    
---------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits sky130_fd_sc_hvl__lsbuflv2hv_1 sky130_fd_sc_hvl__lsbuflv2hv_1

Subcircuit summary:
Circuit 1: sky130_fd_sc_hvl__inv_1                  |Circuit 2: sky130_fd_sc_hvl__inv_1                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (1)                    |sky130_fd_pr__pfet_g5v0d10v5 (1)                    
sky130_fd_pr__nfet_g5v0d10v5 (1)                    |sky130_fd_pr__nfet_g5v0d10v5 (1)                    
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 6                                   |Number of nets: 6                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hvl__inv_1                  |Circuit 2: sky130_fd_sc_hvl__inv_1                  
----------------------------------------------------|----------------------------------------------------
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
A                                                   |A                                                   
Y                                                   |Y                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hvl__inv_1 and sky130_fd_sc_hvl__inv_1 are equivalent.

Cell sky130_fd_sc_hvl__diode_2 (0) disconnected node: VGND
Cell sky130_fd_sc_hvl__diode_2 (0) disconnected node: VPB
Cell sky130_fd_sc_hvl__diode_2 (0) disconnected node: VPWR
Cell sky130_fd_sc_hvl__diode_2 (1) disconnected node: VGND
Cell sky130_fd_sc_hvl__diode_2 (1) disconnected node: VPB
Cell sky130_fd_sc_hvl__diode_2 (1) disconnected node: VPWR
Subcircuit summary:
Circuit 1: sky130_fd_sc_hvl__diode_2                |Circuit 2: sky130_fd_sc_hvl__diode_2                
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__diode_pw2nd_11v0 (1)                  |sky130_fd_pr__diode_pw2nd_11v0 (1)                  
Number of devices: 1                                |Number of devices: 1                                
Number of nets: 2                                   |Number of nets: 2                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hvl__diode_2                |Circuit 2: sky130_fd_sc_hvl__diode_2                
----------------------------------------------------|----------------------------------------------------
VNB                                                 |VNB                                                 
DIODE                                               |DIODE                                               
VGND                                                |VGND                                                
VPB                                                 |VPB                                                 
VPWR                                                |VPWR                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hvl__diode_2 and sky130_fd_sc_hvl__diode_2 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_92HZNS in circuit T_Gate_5V (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_TUFYNQ in circuit T_Gate_5V (0)(1 instance)

Removing zero-valued device vsrc from cell T_Gate_5V (1) makes a better match
Removing zero-valued device vsrc from cell T_Gate_5V (1) makes a better match
Removing zero-valued device vsrc from cell T_Gate_5V (1) makes a better match
Removing zero-valued device vsrc from cell T_Gate_5V (1) makes a better match
Removing zero-valued device vsrc from cell T_Gate_5V (1) makes a better match
Removing zero-valued device vsrc from cell T_Gate_5V (1) makes a better match
Removing zero-valued device vsrc from cell T_Gate_5V (1) makes a better match
Removing zero-valued device vsrc from cell T_Gate_5V (1) makes a better match
Making another compare attempt.

Subcircuit summary:
Circuit 1: T_Gate_5V                                |Circuit 2: T_Gate_5V                                
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (1)                    |sky130_fd_pr__nfet_g5v0d10v5 (1)                    
sky130_fd_pr__pfet_g5v0d10v5 (1)                    |sky130_fd_pr__pfet_g5v0d10v5 (1)                    
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 6                                   |Number of nets: 6                                   
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: T_Gate_5V                                |Circuit 2: T_Gate_5V                                
----------------------------------------------------|----------------------------------------------------
AVSS                                                |AVSS                                                
AVDD                                                |AVDD                                                
PGATE                                               |PGATE                                               
NGATE                                               |NGATE                                               
UPPER                                               |UPPER                                               
LOWER                                               |LOWER                                               
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes T_Gate_5V and T_Gate_5V are equivalent.

Circuit 1 cell sky130_fd_pr__special_nfet_01v8 and Circuit 2 cell sky130_fd_pr__special_nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__special_nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__special_nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__special_nfet_01v8          |Circuit 2: sky130_fd_pr__special_nfet_01v8          
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
4                                                   |4                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__special_nfet_01v8 and sky130_fd_pr__special_nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__res_xhigh_po_0p69 and Circuit 2 cell sky130_fd_pr__res_xhigh_po_0p69 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_0p69 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_0p69 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_xhigh_po_0p69          |Circuit 2: sky130_fd_pr__res_xhigh_po_0p69          
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_xhigh_po_0p69 and sky130_fd_pr__res_xhigh_po_0p69 are equivalent.

Class sky130_fd_sc_hvl__inv_16 (0):  Merged 30 parallel devices.
Class sky130_fd_sc_hvl__inv_16 (1):  Merged 30 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hvl__inv_16                 |Circuit 2: sky130_fd_sc_hvl__inv_16                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (16->1)                |sky130_fd_pr__pfet_g5v0d10v5 (16->1)                
sky130_fd_pr__nfet_g5v0d10v5 (16->1)                |sky130_fd_pr__nfet_g5v0d10v5 (16->1)                
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 6                                   |Number of nets: 6                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hvl__inv_16                 |Circuit 2: sky130_fd_sc_hvl__inv_16                 
----------------------------------------------------|----------------------------------------------------
Y                                                   |Y                                                   
A                                                   |A                                                   
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hvl__inv_16 and sky130_fd_sc_hvl__inv_16 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_ls__decap_4                 |Circuit 2: sky130_fd_sc_ls__decap_4                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)                     |sky130_fd_pr__pfet_01v8_hvt (1)                     
sky130_fd_pr__nfet_01v8 (1)                         |sky130_fd_pr__nfet_01v8 (1)                         
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 4                                   |Number of nets: 4                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_ls__decap_4                 |Circuit 2: sky130_fd_sc_ls__decap_4                 
----------------------------------------------------|----------------------------------------------------
VPB                                                 |VPB                                                 
VNB                                                 |VNB                                                 
VPWR                                                |VPWR                                                
VGND                                                |VGND                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_ls__decap_4 and sky130_fd_sc_ls__decap_4 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_ls__dfrtn_1                 |Circuit 2: sky130_fd_sc_ls__dfrtn_1                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (16)                        |sky130_fd_pr__nfet_01v8 (16)                        
sky130_fd_pr__pfet_01v8_hvt (16)                    |sky130_fd_pr__pfet_01v8_hvt (16)                    
Number of devices: 32                               |Number of devices: 32                               
Number of nets: 23                                  |Number of nets: 23                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_ls__dfrtn_1                 |Circuit 2: sky130_fd_sc_ls__dfrtn_1                 
----------------------------------------------------|----------------------------------------------------
VPWR                                                |VPWR                                                
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
VPB                                                 |VPB                                                 
RESET_B                                             |RESET_B                                             
Q                                                   |Q                                                   
D                                                   |D                                                   
CLK_N                                               |CLK_N                                               
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_ls__dfrtn_1 and sky130_fd_sc_ls__dfrtn_1 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_L9ESAD in circuit TieH_1p8 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_XJT6XQ in circuit TieH_1p8 (0)(1 instance)

Class TieH_1p8 (0):  Merged 1 parallel devices.
Subcircuit summary:
Circuit 1: TieH_1p8                                 |Circuit 2: TieH_1p8                                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (1)                         |sky130_fd_pr__nfet_01v8 (1)                         
sky130_fd_pr__pfet_01v8 (2->1)                      |sky130_fd_pr__pfet_01v8 (1)                         
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 4                                   |Number of nets: 4                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: TieH_1p8                                 |Circuit 2: TieH_1p8                                 
----------------------------------------------------|----------------------------------------------------
TieH                                                |TieH                                                
VSS                                                 |VSS                                                 
VCC                                                 |VCC                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes TieH_1p8 and TieH_1p8 are equivalent.

Class sky130_fd_sc_ls__buf_8 (0):  Merged 18 parallel devices.
Class sky130_fd_sc_ls__buf_8 (1):  Merged 18 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_ls__buf_8                   |Circuit 2: sky130_fd_sc_ls__buf_8                   
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (11->2)                     |sky130_fd_pr__nfet_01v8 (11->2)                     
sky130_fd_pr__pfet_01v8_hvt (11->2)                 |sky130_fd_pr__pfet_01v8_hvt (11->2)                 
Number of devices: 4                                |Number of devices: 4                                
Number of nets: 7                                   |Number of nets: 7                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_ls__buf_8                   |Circuit 2: sky130_fd_sc_ls__buf_8                   
----------------------------------------------------|----------------------------------------------------
X                                                   |X                                                   
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
A                                                   |A                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_ls__buf_8 and sky130_fd_sc_ls__buf_8 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_ls__dfrtp_1                 |Circuit 2: sky130_fd_sc_ls__dfrtp_1                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (16)                    |sky130_fd_pr__pfet_01v8_hvt (16)                    
sky130_fd_pr__nfet_01v8 (16)                        |sky130_fd_pr__nfet_01v8 (16)                        
Number of devices: 32                               |Number of devices: 32                               
Number of nets: 23                                  |Number of nets: 23                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_ls__dfrtp_1                 |Circuit 2: sky130_fd_sc_ls__dfrtp_1                 
----------------------------------------------------|----------------------------------------------------
CLK                                                 |CLK                                                 
Q                                                   |Q                                                   
D                                                   |D                                                   
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
VPB                                                 |VPB                                                 
RESET_B                                             |RESET_B                                             
VPWR                                                |VPWR                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_ls__dfrtp_1 and sky130_fd_sc_ls__dfrtp_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_ls__xor2_1                  |Circuit 2: sky130_fd_sc_ls__xor2_1                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                         |sky130_fd_pr__nfet_01v8 (5)                         
sky130_fd_pr__pfet_01v8_hvt (5)                     |sky130_fd_pr__pfet_01v8_hvt (5)                     
Number of devices: 10                               |Number of devices: 10                               
Number of nets: 11                                  |Number of nets: 11                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_ls__xor2_1                  |Circuit 2: sky130_fd_sc_ls__xor2_1                  
----------------------------------------------------|----------------------------------------------------
VNB                                                 |VNB                                                 
VPB                                                 |VPB                                                 
VGND                                                |VGND                                                
A                                                   |A                                                   
B                                                   |B                                                   
VPWR                                                |VPWR                                                
X                                                   |X                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_ls__xor2_1 and sky130_fd_sc_ls__xor2_1 are equivalent.

Class sky130_fd_sc_hvl__inv_8 (0):  Merged 14 parallel devices.
Class sky130_fd_sc_hvl__inv_8 (1):  Merged 14 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hvl__inv_8                  |Circuit 2: sky130_fd_sc_hvl__inv_8                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (8->1)                 |sky130_fd_pr__nfet_g5v0d10v5 (8->1)                 
sky130_fd_pr__pfet_g5v0d10v5 (8->1)                 |sky130_fd_pr__pfet_g5v0d10v5 (8->1)                 
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 6                                   |Number of nets: 6                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hvl__inv_8                  |Circuit 2: sky130_fd_sc_hvl__inv_8                  
----------------------------------------------------|----------------------------------------------------
A                                                   |A                                                   
Y                                                   |Y                                                   
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hvl__inv_8 and sky130_fd_sc_hvl__inv_8 are equivalent.

Class sky130_fd_sc_hvl__inv_4 (0):  Merged 6 parallel devices.
Class sky130_fd_sc_hvl__inv_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hvl__inv_4                  |Circuit 2: sky130_fd_sc_hvl__inv_4                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (4->1)                 |sky130_fd_pr__pfet_g5v0d10v5 (4->1)                 
sky130_fd_pr__nfet_g5v0d10v5 (4->1)                 |sky130_fd_pr__nfet_g5v0d10v5 (4->1)                 
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 6                                   |Number of nets: 6                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hvl__inv_4                  |Circuit 2: sky130_fd_sc_hvl__inv_4                  
----------------------------------------------------|----------------------------------------------------
Y                                                   |Y                                                   
A                                                   |A                                                   
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hvl__inv_4 and sky130_fd_sc_hvl__inv_4 are equivalent.

Class sky130_fd_sc_hvl__inv_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hvl__inv_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hvl__inv_2                  |Circuit 2: sky130_fd_sc_hvl__inv_2                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (2->1)                 |sky130_fd_pr__pfet_g5v0d10v5 (2->1)                 
sky130_fd_pr__nfet_g5v0d10v5 (2->1)                 |sky130_fd_pr__nfet_g5v0d10v5 (2->1)                 
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 6                                   |Number of nets: 6                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hvl__inv_2                  |Circuit 2: sky130_fd_sc_hvl__inv_2                  
----------------------------------------------------|----------------------------------------------------
A                                                   |A                                                   
Y                                                   |Y                                                   
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hvl__inv_2 and sky130_fd_sc_hvl__inv_2 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_03v3_nvt and Circuit 2 cell sky130_fd_pr__nfet_03v3_nvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_03v3_nvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_03v3_nvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_03v3_nvt              |Circuit 2: sky130_fd_pr__nfet_03v3_nvt              
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
4                                                   |4                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_03v3_nvt and sky130_fd_pr__nfet_03v3_nvt are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_N9BQ2J in circuit simple_analog_switch_2 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_KLJ6Y6 in circuit simple_analog_switch_2 (0)(1 instance)

Class simple_analog_switch_2 (0):  Merged 10 parallel devices.
Subcircuit summary:
Circuit 1: simple_analog_switch_2                   |Circuit 2: simple_analog_switch_2                   
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (4->1)                 |sky130_fd_pr__nfet_g5v0d10v5 (1)                    
sky130_fd_pr__pfet_g5v0d10v5 (8->1)                 |sky130_fd_pr__pfet_g5v0d10v5 (1)                    
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 6                                   |Number of nets: 6                                   
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: simple_analog_switch_2                   |Circuit 2: simple_analog_switch_2                   
----------------------------------------------------|----------------------------------------------------
on                                                  |on                                                  
vss                                                 |vss                                                 
off                                                 |off                                                 
vdd                                                 |vdd                                                 
out                                                 |out                                                 
in                                                  |in                                                  
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes simple_analog_switch_2 and simple_analog_switch_2 are equivalent.

Class sky130_fd_sc_hvl__decap_8 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hvl__decap_8 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hvl__decap_8                |Circuit 2: sky130_fd_sc_hvl__decap_8                
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (2->1)                 |sky130_fd_pr__pfet_g5v0d10v5 (2->1)                 
sky130_fd_pr__nfet_g5v0d10v5 (2->1)                 |sky130_fd_pr__nfet_g5v0d10v5 (2->1)                 
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 4                                   |Number of nets: 4                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hvl__decap_8                |Circuit 2: sky130_fd_sc_hvl__decap_8                
----------------------------------------------------|----------------------------------------------------
VNB                                                 |VNB                                                 
VPB                                                 |VPB                                                 
VGND                                                |VGND                                                
VPWR                                                |VPWR                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hvl__decap_8 and sky130_fd_sc_hvl__decap_8 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hvl__nor2_1                 |Circuit 2: sky130_fd_sc_hvl__nor2_1                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (2)                    |sky130_fd_pr__pfet_g5v0d10v5 (2)                    
sky130_fd_pr__nfet_g5v0d10v5 (2)                    |sky130_fd_pr__nfet_g5v0d10v5 (2)                    
Number of devices: 4                                |Number of devices: 4                                
Number of nets: 8                                   |Number of nets: 8                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hvl__nor2_1                 |Circuit 2: sky130_fd_sc_hvl__nor2_1                 
----------------------------------------------------|----------------------------------------------------
Y                                                   |Y                                                   
VPWR                                                |VPWR                                                
A                                                   |A                                                   
VPB                                                 |VPB                                                 
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
B                                                   |B                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hvl__nor2_1 and sky130_fd_sc_hvl__nor2_1 are equivalent.
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_Q2LWZP in circuit Universal_R_2R_Block2 (0)(1 instance)

Removing zero-valued device vsrc from cell Universal_R_2R_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Universal_R_2R_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Universal_R_2R_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Universal_R_2R_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Universal_R_2R_Block2 (1) makes a better match
Making another compare attempt.

Class Universal_R_2R_Block2 (0):  Merged 4 series devices.
Class Universal_R_2R_Block2 (1):  Merged 1 series devices.
Subcircuit summary:
Circuit 1: Universal_R_2R_Block2                    |Circuit 2: Universal_R_2R_Block2                    
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (12->4)                |sky130_fd_pr__nfet_g5v0d10v5 (12->4)                
sky130_fd_pr__pfet_g5v0d10v5 (4)                    |sky130_fd_pr__pfet_g5v0d10v5 (4)                    
sky130_fd_pr__nfet_01v8 (2)                         |sky130_fd_pr__nfet_01v8 (2)                         
sky130_fd_pr__pfet_01v8_hvt (2)                     |sky130_fd_pr__pfet_01v8_hvt (2)                     
sky130_fd_sc_hvl__inv_1 (1)                         |sky130_fd_sc_hvl__inv_1 (1)                         
sky130_fd_pr__res_xhigh_po_0p35 (6->2)              |sky130_fd_pr__res_xhigh_po_0p35 (3->2)              
sky130_fd_sc_hvl__diode_2 (1)                       |sky130_fd_sc_hvl__diode_2 (1)                       
T_Gate_5V (2)                                       |T_Gate_5V (2)                                       
Number of devices: 18                               |Number of devices: 18                               
Number of nets: 17                                  |Number of nets: 17                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: Universal_R_2R_Block2                    |Circuit 2: Universal_R_2R_Block2                    
----------------------------------------------------|----------------------------------------------------
CMOUT                                               |CMOUT                                               
VIRTOUT                                             |VIRTOUT                                             
R2RIN                                               |R2RIN                                               
R2ROUT                                              |R2ROUT                                              
AVDD                                                |AVDD                                                
DVSS                                                |DVSS                                                
AVSS                                                |AVSS                                                
DVDD                                                |DVDD                                                
VD                                                  |VD                                                  
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes Universal_R_2R_Block2 and Universal_R_2R_Block2 are equivalent.
Flattening unmatched subcell sky130_fd_pr__res_high_po_0p69_FJD3D2 in circuit x1_x32_OA (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_05v0_nvt_FEJX3A in circuit x1_x32_OA (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_NZU856 in circuit x1_x32_OA (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_AJ3MPE in circuit x1_x32_OA (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_UX3DP3 in circuit x1_x32_OA (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_8UL4MK in circuit x1_x32_OA (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_BHK9HY in circuit x1_x32_OA (0)(1 instance)

Removing zero-valued device vsrc from cell x1_x32_OA (1) makes a better match
Removing zero-valued device vsrc from cell x1_x32_OA (1) makes a better match
Removing zero-valued device vsrc from cell x1_x32_OA (1) makes a better match
Removing zero-valued device vsrc from cell x1_x32_OA (1) makes a better match
Removing zero-valued device vsrc from cell x1_x32_OA (1) makes a better match
Removing zero-valued device vsrc from cell x1_x32_OA (1) makes a better match
Removing zero-valued device vsrc from cell x1_x32_OA (1) makes a better match
Making another compare attempt.

Class x1_x32_OA (0):  Merged 186 parallel devices.
Subcircuit summary:
Circuit 1: x1_x32_OA                                |Circuit 2: x1_x32_OA                                
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__res_high_po_0p69 (1)                  |sky130_fd_pr__res_high_po_0p69 (1)                  
sky130_fd_pr__nfet_05v0_nvt (50->2)                 |sky130_fd_pr__nfet_05v0_nvt (50->2)                 
sky130_fd_pr__nfet_g5v0d10v5 (115->2)               |sky130_fd_pr__nfet_g5v0d10v5 (115->2)               
sky130_fd_pr__nfet_01v8_lvt (2)                     |sky130_fd_pr__nfet_01v8_lvt (2)                     
sky130_fd_pr__pfet_01v8_lvt (4->2)                  |sky130_fd_pr__pfet_01v8_lvt (4->2)                  
sky130_fd_pr__pfet_g5v0d10v5 (10->1)                |sky130_fd_pr__pfet_g5v0d10v5 (10->1)                
sky130_fd_pr__cap_mim_m3_1 (15->1)                  |sky130_fd_pr__cap_mim_m3_1 (15->1)                  
Number of devices: 11                               |Number of devices: 11                               
Number of nets: 12                                  |Number of nets: 12                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: x1_x32_OA                                |Circuit 2: x1_x32_OA                                
----------------------------------------------------|----------------------------------------------------
VDD                                                 |VDD                                                 
w_4240_n902#                                        |(no pin, node is net4)                              
w_8718_n902#                                        |(no pin, node is net3)                              
VOUT                                                |VOUT                                                
VINN                                                |VINN                                                
VINP                                                |VINP                                                
VBIAS                                               |VBIAS                                               
w_7736_n902#                                        |(no pin, node is net1)                              
VSS                                                 |VSS                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists for x1_x32_OA and x1_x32_OA altered to match.
Device classes x1_x32_OA and x1_x32_OA are equivalent.
Flattening unmatched subcell sky130_fd_pr__res_high_po_0p69_FJD3D2 in circuit Output_OA (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_05v0_nvt_FEJX3A in circuit Output_OA (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_3WU84W in circuit Output_OA (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_AJ3MPE in circuit Output_OA (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_UX3DP3 in circuit Output_OA (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_8UL4MK in circuit Output_OA (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_BHK9HY in circuit Output_OA (0)(1 instance)

Removing zero-valued device vsrc from cell Output_OA (1) makes a better match
Removing zero-valued device vsrc from cell Output_OA (1) makes a better match
Removing zero-valued device vsrc from cell Output_OA (1) makes a better match
Removing zero-valued device vsrc from cell Output_OA (1) makes a better match
Removing zero-valued device vsrc from cell Output_OA (1) makes a better match
Removing zero-valued device vsrc from cell Output_OA (1) makes a better match
Removing zero-valued device vsrc from cell Output_OA (1) makes a better match
Making another compare attempt.

Class Output_OA (0):  Merged 291 parallel devices.
Subcircuit summary:
Circuit 1: Output_OA                                |Circuit 2: Output_OA                                
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__res_high_po_0p69 (1)                  |sky130_fd_pr__res_high_po_0p69 (1)                  
sky130_fd_pr__nfet_05v0_nvt (50->2)                 |sky130_fd_pr__nfet_05v0_nvt (50->2)                 
sky130_fd_pr__nfet_g5v0d10v5 (220->2)               |sky130_fd_pr__nfet_g5v0d10v5 (220->2)               
sky130_fd_pr__nfet_01v8_lvt (2)                     |sky130_fd_pr__nfet_01v8_lvt (2)                     
sky130_fd_pr__pfet_01v8_lvt (4->2)                  |sky130_fd_pr__pfet_01v8_lvt (4->2)                  
sky130_fd_pr__pfet_g5v0d10v5 (10->1)                |sky130_fd_pr__pfet_g5v0d10v5 (10->1)                
sky130_fd_pr__cap_mim_m3_1 (15->1)                  |sky130_fd_pr__cap_mim_m3_1 (15->1)                  
Number of devices: 11                               |Number of devices: 11                               
Number of nets: 12                                  |Number of nets: 12                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: Output_OA                                |Circuit 2: Output_OA                                
----------------------------------------------------|----------------------------------------------------
VDD                                                 |VDD                                                 
w_4240_n902#                                        |(no pin, node is net4)                              
w_8718_n902#                                        |(no pin, node is net3)                              
VOUT                                                |VOUT                                                
VINN                                                |VINN                                                
VINP                                                |VINP                                                
VBIAS                                               |VBIAS                                               
w_7736_n902#                                        |(no pin, node is net1)                              
VSS                                                 |VSS                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists for Output_OA and Output_OA altered to match.
Device classes Output_OA and Output_OA are equivalent.
Flattening unmatched subcell sky130_fd_pr__res_high_po_0p69_FJD3D2 in circuit Input_Stage_OA1 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_05v0_nvt_FEJX3A in circuit Input_Stage_OA1 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_AJ3MPE in circuit Input_Stage_OA1 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_UX3DP3 in circuit Input_Stage_OA1 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_8UL4MK in circuit Input_Stage_OA1 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_BHK9HY in circuit Input_Stage_OA1 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_7WHXCK in circuit Input_Stage_OA1 (0)(1 instance)

Removing zero-valued device vsrc from cell Input_Stage_OA1 (1) makes a better match
Removing zero-valued device vsrc from cell Input_Stage_OA1 (1) makes a better match
Removing zero-valued device vsrc from cell Input_Stage_OA1 (1) makes a better match
Removing zero-valued device vsrc from cell Input_Stage_OA1 (1) makes a better match
Removing zero-valued device vsrc from cell Input_Stage_OA1 (1) makes a better match
Removing zero-valued device vsrc from cell Input_Stage_OA1 (1) makes a better match
Removing zero-valued device vsrc from cell Input_Stage_OA1 (1) makes a better match
Making another compare attempt.

Class Input_Stage_OA1 (0):  Merged 101 parallel devices.
Subcircuit summary:
Circuit 1: Input_Stage_OA1                          |Circuit 2: Input_Stage_OA1                          
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__res_high_po_0p69 (1)                  |sky130_fd_pr__res_high_po_0p69 (1)                  
sky130_fd_pr__nfet_05v0_nvt (50->2)                 |sky130_fd_pr__nfet_05v0_nvt (50->2)                 
sky130_fd_pr__nfet_01v8_lvt (2)                     |sky130_fd_pr__nfet_01v8_lvt (2)                     
sky130_fd_pr__pfet_01v8_lvt (4->2)                  |sky130_fd_pr__pfet_01v8_lvt (4->2)                  
sky130_fd_pr__pfet_g5v0d10v5 (10->1)                |sky130_fd_pr__pfet_g5v0d10v5 (10->1)                
sky130_fd_pr__cap_mim_m3_1 (15->1)                  |sky130_fd_pr__cap_mim_m3_1 (15->1)                  
sky130_fd_pr__nfet_g5v0d10v5 (30->2)                |sky130_fd_pr__nfet_g5v0d10v5 (30->2)                
Number of devices: 11                               |Number of devices: 11                               
Number of nets: 12                                  |Number of nets: 12                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: Input_Stage_OA1                          |Circuit 2: Input_Stage_OA1                          
----------------------------------------------------|----------------------------------------------------
VDD                                                 |VDD                                                 
w_4240_n902#                                        |(no pin, node is net4)                              
w_8718_n902#                                        |(no pin, node is net3)                              
VOUT                                                |VOUT                                                
VINN                                                |VINN                                                
VINP                                                |VINP                                                
VBIAS                                               |VBIAS                                               
w_7736_n902#                                        |(no pin, node is net1)                              
VSS                                                 |VSS                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists for Input_Stage_OA1 and Input_Stage_OA1 altered to match.
Device classes Input_Stage_OA1 and Input_Stage_OA1 are equivalent.
Flattening unmatched subcell sky130_fd_pr__res_high_po_0p69_FJD3D2 in circuit Input_Stage_OA2 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_05v0_nvt_FEJX3A in circuit Input_Stage_OA2 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_AJ3MPE in circuit Input_Stage_OA2 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_UX3DP3 in circuit Input_Stage_OA2 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_8UL4MK in circuit Input_Stage_OA2 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_BHK9HY in circuit Input_Stage_OA2 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_KWU84Z in circuit Input_Stage_OA2 (0)(1 instance)

Removing zero-valued device vsrc from cell Input_Stage_OA2 (1) makes a better match
Removing zero-valued device vsrc from cell Input_Stage_OA2 (1) makes a better match
Removing zero-valued device vsrc from cell Input_Stage_OA2 (1) makes a better match
Removing zero-valued device vsrc from cell Input_Stage_OA2 (1) makes a better match
Removing zero-valued device vsrc from cell Input_Stage_OA2 (1) makes a better match
Removing zero-valued device vsrc from cell Input_Stage_OA2 (1) makes a better match
Removing zero-valued device vsrc from cell Input_Stage_OA2 (1) makes a better match
Making another compare attempt.

Class Input_Stage_OA2 (0):  Merged 191 parallel devices.
Subcircuit summary:
Circuit 1: Input_Stage_OA2                          |Circuit 2: Input_Stage_OA2                          
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__res_high_po_0p69 (1)                  |sky130_fd_pr__res_high_po_0p69 (1)                  
sky130_fd_pr__nfet_05v0_nvt (50->2)                 |sky130_fd_pr__nfet_05v0_nvt (50->2)                 
sky130_fd_pr__nfet_01v8_lvt (2)                     |sky130_fd_pr__nfet_01v8_lvt (2)                     
sky130_fd_pr__pfet_01v8_lvt (4->2)                  |sky130_fd_pr__pfet_01v8_lvt (4->2)                  
sky130_fd_pr__pfet_g5v0d10v5 (10->1)                |sky130_fd_pr__pfet_g5v0d10v5 (10->1)                
sky130_fd_pr__cap_mim_m3_1 (15->1)                  |sky130_fd_pr__cap_mim_m3_1 (15->1)                  
sky130_fd_pr__nfet_g5v0d10v5 (120->2)               |sky130_fd_pr__nfet_g5v0d10v5 (120->2)               
Number of devices: 11                               |Number of devices: 11                               
Number of nets: 12                                  |Number of nets: 12                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: Input_Stage_OA2                          |Circuit 2: Input_Stage_OA2                          
----------------------------------------------------|----------------------------------------------------
VDD                                                 |VDD                                                 
w_4240_n902#                                        |(no pin, node is net4)                              
w_8718_n902#                                        |(no pin, node is net3)                              
VOUT                                                |VOUT                                                
VINN                                                |VINN                                                
VINP                                                |VINP                                                
VBIAS                                               |VBIAS                                               
w_7736_n902#                                        |(no pin, node is net1)                              
VSS                                                 |VSS                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists for Input_Stage_OA2 and Input_Stage_OA2 altered to match.
Device classes Input_Stage_OA2 and Input_Stage_OA2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hvl__decap_4                |Circuit 2: sky130_fd_sc_hvl__decap_4                
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (1)                    |sky130_fd_pr__nfet_g5v0d10v5 (1)                    
sky130_fd_pr__pfet_g5v0d10v5 (1)                    |sky130_fd_pr__pfet_g5v0d10v5 (1)                    
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 4                                   |Number of nets: 4                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hvl__decap_4                |Circuit 2: sky130_fd_sc_hvl__decap_4                
----------------------------------------------------|----------------------------------------------------
VNB                                                 |VNB                                                 
VPB                                                 |VPB                                                 
VGND                                                |VGND                                                
VPWR                                                |VPWR                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hvl__decap_4 and sky130_fd_sc_hvl__decap_4 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_C3WBNQ in circuit bias_nstack (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_FT76RK in circuit bias_nstack (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_05v0_nvt_QRKT8P in circuit bias_nstack (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_ZMKT8P in circuit bias_nstack (0)(1 instance)

Subcircuit summary:
Circuit 1: bias_nstack                              |Circuit 2: bias_nstack                              
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (2)                    |sky130_fd_pr__nfet_g5v0d10v5 (2)                    
sky130_fd_pr__diode_pw2nd_05v5 (1)                  |sky130_fd_pr__diode_pw2nd_05v5 (1)                  
sky130_fd_pr__nfet_05v0_nvt (1)                     |sky130_fd_pr__nfet_05v0_nvt (1)                     
Number of devices: 4                                |Number of devices: 4                                
Number of nets: 6                                   |Number of nets: 6                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: bias_nstack                              |Circuit 2: bias_nstack                              
----------------------------------------------------|----------------------------------------------------
itail                                               |itail                                               
nbias                                               |nbias                                               
vcasc                                               |vcasc                                               
ena                                                 |ena                                                 
avss                                                |avss                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes bias_nstack and bias_nstack are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_G8LMTZ in circuit bias_pstack (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_FT76RK in circuit bias_pstack (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_H75TTW in circuit bias_pstack (0)(1 instance)

Subcircuit summary:
Circuit 1: bias_pstack                              |Circuit 2: bias_pstack                              
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (3)                    |sky130_fd_pr__pfet_g5v0d10v5 (3)                    
sky130_fd_pr__diode_pw2nd_05v5 (1)                  |sky130_fd_pr__diode_pw2nd_05v5 (1)                  
Number of devices: 4                                |Number of devices: 4                                
Number of nets: 8                                   |Number of nets: 8                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: bias_pstack                              |Circuit 2: bias_pstack                              
----------------------------------------------------|----------------------------------------------------
pbias                                               |pbias                                               
itail                                               |itail                                               
pcasc                                               |pcasc                                               
avss                                                |avss                                                
avdd                                                |avdd                                                
enb                                                 |enb                                                 
vcasc                                               |vcasc                                               
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes bias_pstack and bias_pstack are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_05v0_nvt_F3TL5C in circuit bias_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_56WC32 in circuit bias_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_QSDYAY in circuit bias_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_V5WCXY in circuit bias_amp (0)(1 instance)

Class bias_amp (0):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: bias_amp                                 |Circuit 2: bias_amp                                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_05v0_nvt (1)                     |sky130_fd_pr__nfet_05v0_nvt (1)                     
sky130_fd_pr__nfet_g5v0d10v5 (5->3)                 |sky130_fd_pr__nfet_g5v0d10v5 (3)                    
sky130_fd_pr__pfet_g5v0d10v5 (2)                    |sky130_fd_pr__pfet_g5v0d10v5 (2)                    
Number of devices: 6                                |Number of devices: 6                                
Number of nets: 10                                  |Number of nets: 10                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: bias_amp                                 |Circuit 2: bias_amp                                 
----------------------------------------------------|----------------------------------------------------
avdd                                                |avdd                                                
nbias                                               |nbias                                               
inp                                                 |inp                                                 
inn                                                 |inn                                                 
ena                                                 |ena                                                 
out                                                 |out                                                 
avss                                                |avss                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes bias_amp and bias_amp are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_6                 |Circuit 2: sky130_fd_sc_hd__decap_6                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)                     |sky130_fd_pr__pfet_01v8_hvt (1)                     
sky130_fd_pr__nfet_01v8 (1)                         |sky130_fd_pr__nfet_01v8 (1)                         
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 4                                   |Number of nets: 4                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_6                 |Circuit 2: sky130_fd_sc_hd__decap_6                 
----------------------------------------------------|----------------------------------------------------
VPB                                                 |VPB                                                 
VNB                                                 |VNB                                                 
VPWR                                                |VPWR                                                
VGND                                                |VGND                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_6 and sky130_fd_sc_hd__decap_6 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and3_1                  |Circuit 2: sky130_fd_sc_hd__and3_1                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)                     |sky130_fd_pr__pfet_01v8_hvt (4)                     
sky130_fd_pr__nfet_01v8 (4)                         |sky130_fd_pr__nfet_01v8 (4)                         
Number of devices: 8                                |Number of devices: 8                                
Number of nets: 11                                  |Number of nets: 11                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and3_1                  |Circuit 2: sky130_fd_sc_hd__and3_1                  
----------------------------------------------------|----------------------------------------------------
VGND                                                |VGND                                                
A                                                   |A                                                   
B                                                   |B                                                   
C                                                   |C                                                   
X                                                   |X                                                   
VNB                                                 |VNB                                                 
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and3_1 and sky130_fd_sc_hd__and3_1 are equivalent.

Class sky130_fd_sc_hd__inv_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__inv_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__inv_2                   |Circuit 2: sky130_fd_sc_hd__inv_2                   
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2->1)                  |sky130_fd_pr__pfet_01v8_hvt (2->1)                  
sky130_fd_pr__nfet_01v8 (2->1)                      |sky130_fd_pr__nfet_01v8 (2->1)                      
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 6                                   |Number of nets: 6                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__inv_2                   |Circuit 2: sky130_fd_sc_hd__inv_2                   
----------------------------------------------------|----------------------------------------------------
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
Y                                                   |Y                                                   
A                                                   |A                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__inv_2 and sky130_fd_sc_hd__inv_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dfstp_1                 |Circuit 2: sky130_fd_sc_hd__dfstp_1                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (14)                        |sky130_fd_pr__nfet_01v8 (14)                        
sky130_fd_pr__pfet_01v8_hvt (16)                    |sky130_fd_pr__pfet_01v8_hvt (16)                    
sky130_fd_pr__special_nfet_01v8 (2)                 |sky130_fd_pr__special_nfet_01v8 (2)                 
Number of devices: 32                               |Number of devices: 32                               
Number of nets: 24                                  |Number of nets: 24                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dfstp_1                 |Circuit 2: sky130_fd_sc_hd__dfstp_1                 
----------------------------------------------------|----------------------------------------------------
SET_B                                               |SET_B                                               
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
VNB                                                 |VNB                                                 
D                                                   |D                                                   
Q                                                   |Q                                                   
CLK                                                 |CLK                                                 
VGND                                                |VGND                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dfstp_1 and sky130_fd_sc_hd__dfstp_1 are equivalent.

Class sky130_fd_sc_hd__clkbuf_4 (0):  Merged 6 parallel devices.
Class sky130_fd_sc_hd__clkbuf_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkbuf_4                |Circuit 2: sky130_fd_sc_hd__clkbuf_4                
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5->2)                  |sky130_fd_pr__pfet_01v8_hvt (5->2)                  
sky130_fd_pr__nfet_01v8 (5->2)                      |sky130_fd_pr__nfet_01v8 (5->2)                      
Number of devices: 4                                |Number of devices: 4                                
Number of nets: 7                                   |Number of nets: 7                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_4                |Circuit 2: sky130_fd_sc_hd__clkbuf_4                
----------------------------------------------------|----------------------------------------------------
VPWR                                                |VPWR                                                
X                                                   |X                                                   
VPB                                                 |VPB                                                 
A                                                   |A                                                   
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_4 and sky130_fd_sc_hd__clkbuf_4 are equivalent.

Class sky130_fd_sc_hd__buf_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__buf_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_2                   |Circuit 2: sky130_fd_sc_hd__buf_2                   
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3->2)                  |sky130_fd_pr__pfet_01v8_hvt (3->2)                  
sky130_fd_pr__nfet_01v8 (3->2)                      |sky130_fd_pr__nfet_01v8 (3->2)                      
Number of devices: 4                                |Number of devices: 4                                
Number of nets: 7                                   |Number of nets: 7                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_2                   |Circuit 2: sky130_fd_sc_hd__buf_2                   
----------------------------------------------------|----------------------------------------------------
X                                                   |X                                                   
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
A                                                   |A                                                   
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_2 and sky130_fd_sc_hd__buf_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_3                 |Circuit 2: sky130_fd_sc_hd__decap_3                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)                     |sky130_fd_pr__pfet_01v8_hvt (1)                     
sky130_fd_pr__nfet_01v8 (1)                         |sky130_fd_pr__nfet_01v8 (1)                         
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 4                                   |Number of nets: 4                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_3                 |Circuit 2: sky130_fd_sc_hd__decap_3                 
----------------------------------------------------|----------------------------------------------------
VPB                                                 |VPB                                                 
VNB                                                 |VNB                                                 
VPWR                                                |VPWR                                                
VGND                                                |VGND                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_3 and sky130_fd_sc_hd__decap_3 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and3b_1                 |Circuit 2: sky130_fd_sc_hd__and3b_1                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                         |sky130_fd_pr__nfet_01v8 (5)                         
sky130_fd_pr__pfet_01v8_hvt (5)                     |sky130_fd_pr__pfet_01v8_hvt (5)                     
Number of devices: 10                               |Number of devices: 10                               
Number of nets: 12                                  |Number of nets: 12                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and3b_1                 |Circuit 2: sky130_fd_sc_hd__and3b_1                 
----------------------------------------------------|----------------------------------------------------
VNB                                                 |VNB                                                 
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
VGND                                                |VGND                                                
X                                                   |X                                                   
A_N                                                 |A_N                                                 
C                                                   |C                                                   
B                                                   |B                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and3b_1 and sky130_fd_sc_hd__and3b_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_ef_sc_hd__decap_12                |Circuit 2: sky130_ef_sc_hd__decap_12                
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)                     |sky130_fd_pr__pfet_01v8_hvt (1)                     
sky130_fd_pr__nfet_01v8 (1)                         |sky130_fd_pr__nfet_01v8 (1)                         
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 4                                   |Number of nets: 4                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_ef_sc_hd__decap_12                |Circuit 2: sky130_ef_sc_hd__decap_12                
----------------------------------------------------|----------------------------------------------------
VPB                                                 |VPB                                                 
VNB                                                 |VNB                                                 
VPWR                                                |VPWR                                                
VGND                                                |VGND                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_ef_sc_hd__decap_12 and sky130_ef_sc_hd__decap_12 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_4                 |Circuit 2: sky130_fd_sc_hd__decap_4                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)                     |sky130_fd_pr__pfet_01v8_hvt (1)                     
sky130_fd_pr__nfet_01v8 (1)                         |sky130_fd_pr__nfet_01v8 (1)                         
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 4                                   |Number of nets: 4                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_4                 |Circuit 2: sky130_fd_sc_hd__decap_4                 
----------------------------------------------------|----------------------------------------------------
VPB                                                 |VPB                                                 
VNB                                                 |VNB                                                 
VPWR                                                |VPWR                                                
VGND                                                |VGND                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_4 and sky130_fd_sc_hd__decap_4 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_8                 |Circuit 2: sky130_fd_sc_hd__decap_8                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)                     |sky130_fd_pr__pfet_01v8_hvt (1)                     
sky130_fd_pr__nfet_01v8 (1)                         |sky130_fd_pr__nfet_01v8 (1)                         
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 4                                   |Number of nets: 4                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_8                 |Circuit 2: sky130_fd_sc_hd__decap_8                 
----------------------------------------------------|----------------------------------------------------
VPB                                                 |VPB                                                 
VNB                                                 |VNB                                                 
VPWR                                                |VPWR                                                
VGND                                                |VGND                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_8 and sky130_fd_sc_hd__decap_8 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a21o_1                  |Circuit 2: sky130_fd_sc_hd__a21o_1                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (4)                         |sky130_fd_pr__nfet_01v8 (4)                         
sky130_fd_pr__pfet_01v8_hvt (4)                     |sky130_fd_pr__pfet_01v8_hvt (4)                     
Number of devices: 8                                |Number of devices: 8                                
Number of nets: 11                                  |Number of nets: 11                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a21o_1                  |Circuit 2: sky130_fd_sc_hd__a21o_1                  
----------------------------------------------------|----------------------------------------------------
VNB                                                 |VNB                                                 
VPB                                                 |VPB                                                 
VGND                                                |VGND                                                
VPWR                                                |VPWR                                                
A2                                                  |A2                                                  
X                                                   |X                                                   
B1                                                  |B1                                                  
A1                                                  |A1                                                  
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a21o_1 and sky130_fd_sc_hd__a21o_1 are equivalent.

Cell sky130_fd_sc_hd__conb_1 (0) disconnected node: VNB
Cell sky130_fd_sc_hd__conb_1 (0) disconnected node: VPB
Cell sky130_fd_sc_hd__conb_1 (1) disconnected node: VNB
Cell sky130_fd_sc_hd__conb_1 (1) disconnected node: VPB
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__conb_1                  |Circuit 2: sky130_fd_sc_hd__conb_1                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__res_generic_po (2)                    |sky130_fd_pr__res_generic_po (2)                    
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 4                                   |Number of nets: 4                                   
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__conb_1                  |Circuit 2: sky130_fd_sc_hd__conb_1                  
----------------------------------------------------|----------------------------------------------------
VGND                                                |VGND                                                
LO                                                  |LO                                                  
HI                                                  |HI                                                  
VPWR                                                |VPWR                                                
VNB                                                 |VNB                                                 
VPB                                                 |VPB                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__conb_1 and sky130_fd_sc_hd__conb_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o21a_1                  |Circuit 2: sky130_fd_sc_hd__o21a_1                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)                     |sky130_fd_pr__pfet_01v8_hvt (4)                     
sky130_fd_pr__nfet_01v8 (4)                         |sky130_fd_pr__nfet_01v8 (4)                         
Number of devices: 8                                |Number of devices: 8                                
Number of nets: 11                                  |Number of nets: 11                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o21a_1                  |Circuit 2: sky130_fd_sc_hd__o21a_1                  
----------------------------------------------------|----------------------------------------------------
VPB                                                 |VPB                                                 
VNB                                                 |VNB                                                 
A1                                                  |A1                                                  
B1                                                  |B1                                                  
X                                                   |X                                                   
A2                                                  |A2                                                  
VPWR                                                |VPWR                                                
VGND                                                |VGND                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o21a_1 and sky130_fd_sc_hd__o21a_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__xor2_1                  |Circuit 2: sky130_fd_sc_hd__xor2_1                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5)                     |sky130_fd_pr__pfet_01v8_hvt (5)                     
sky130_fd_pr__nfet_01v8 (5)                         |sky130_fd_pr__nfet_01v8 (5)                         
Number of devices: 10                               |Number of devices: 10                               
Number of nets: 11                                  |Number of nets: 11                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__xor2_1                  |Circuit 2: sky130_fd_sc_hd__xor2_1                  
----------------------------------------------------|----------------------------------------------------
A                                                   |A                                                   
VGND                                                |VGND                                                
B                                                   |B                                                   
VNB                                                 |VNB                                                 
VPB                                                 |VPB                                                 
X                                                   |X                                                   
VPWR                                                |VPWR                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__xor2_1 and sky130_fd_sc_hd__xor2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a21oi_1                 |Circuit 2: sky130_fd_sc_hd__a21oi_1                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (3)                         |sky130_fd_pr__nfet_01v8 (3)                         
sky130_fd_pr__pfet_01v8_hvt (3)                     |sky130_fd_pr__pfet_01v8_hvt (3)                     
Number of devices: 6                                |Number of devices: 6                                
Number of nets: 10                                  |Number of nets: 10                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a21oi_1                 |Circuit 2: sky130_fd_sc_hd__a21oi_1                 
----------------------------------------------------|----------------------------------------------------
VNB                                                 |VNB                                                 
VPB                                                 |VPB                                                 
Y                                                   |Y                                                   
A2                                                  |A2                                                  
VGND                                                |VGND                                                
A1                                                  |A1                                                  
VPWR                                                |VPWR                                                
B1                                                  |B1                                                  
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a21oi_1 and sky130_fd_sc_hd__a21oi_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__xnor2_1                 |Circuit 2: sky130_fd_sc_hd__xnor2_1                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5)                     |sky130_fd_pr__pfet_01v8_hvt (5)                     
sky130_fd_pr__nfet_01v8 (5)                         |sky130_fd_pr__nfet_01v8 (5)                         
Number of devices: 10                               |Number of devices: 10                               
Number of nets: 11                                  |Number of nets: 11                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__xnor2_1                 |Circuit 2: sky130_fd_sc_hd__xnor2_1                 
----------------------------------------------------|----------------------------------------------------
Y                                                   |Y                                                   
VGND                                                |VGND                                                
VPB                                                 |VPB                                                 
VNB                                                 |VNB                                                 
VPWR                                                |VPWR                                                
A                                                   |A                                                   
B                                                   |B                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__xnor2_1 and sky130_fd_sc_hd__xnor2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nand2_1                 |Circuit 2: sky130_fd_sc_hd__nand2_1                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)                     |sky130_fd_pr__pfet_01v8_hvt (2)                     
sky130_fd_pr__nfet_01v8 (2)                         |sky130_fd_pr__nfet_01v8 (2)                         
Number of devices: 4                                |Number of devices: 4                                
Number of nets: 8                                   |Number of nets: 8                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nand2_1                 |Circuit 2: sky130_fd_sc_hd__nand2_1                 
----------------------------------------------------|----------------------------------------------------
VGND                                                |VGND                                                
Y                                                   |Y                                                   
A                                                   |A                                                   
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
B                                                   |B                                                   
VNB                                                 |VNB                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nand2_1 and sky130_fd_sc_hd__nand2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_1                   |Circuit 2: sky130_fd_sc_hd__buf_1                   
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)                     |sky130_fd_pr__pfet_01v8_hvt (2)                     
sky130_fd_pr__nfet_01v8 (2)                         |sky130_fd_pr__nfet_01v8 (2)                         
Number of devices: 4                                |Number of devices: 4                                
Number of nets: 7                                   |Number of nets: 7                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_1                   |Circuit 2: sky130_fd_sc_hd__buf_1                   
----------------------------------------------------|----------------------------------------------------
VGND                                                |VGND                                                
X                                                   |X                                                   
VNB                                                 |VNB                                                 
A                                                   |A                                                   
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_1 and sky130_fd_sc_hd__buf_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__or2_1                   |Circuit 2: sky130_fd_sc_hd__or2_1                   
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (3)                         |sky130_fd_pr__nfet_01v8 (3)                         
sky130_fd_pr__pfet_01v8_hvt (3)                     |sky130_fd_pr__pfet_01v8_hvt (3)                     
Number of devices: 6                                |Number of devices: 6                                
Number of nets: 9                                   |Number of nets: 9                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__or2_1                   |Circuit 2: sky130_fd_sc_hd__or2_1                   
----------------------------------------------------|----------------------------------------------------
A                                                   |A                                                   
VPWR                                                |VPWR                                                
X                                                   |X                                                   
B                                                   |B                                                   
VPB                                                 |VPB                                                 
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__or2_1 and sky130_fd_sc_hd__or2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nor3b_1                 |Circuit 2: sky130_fd_sc_hd__nor3b_1                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (4)                         |sky130_fd_pr__nfet_01v8 (4)                         
sky130_fd_pr__pfet_01v8_hvt (4)                     |sky130_fd_pr__pfet_01v8_hvt (4)                     
Number of devices: 8                                |Number of devices: 8                                
Number of nets: 11                                  |Number of nets: 11                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nor3b_1                 |Circuit 2: sky130_fd_sc_hd__nor3b_1                 
----------------------------------------------------|----------------------------------------------------
VPWR                                                |VPWR                                                
C_N                                                 |C_N                                                 
A                                                   |A                                                   
B                                                   |B                                                   
Y                                                   |Y                                                   
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
VPB                                                 |VPB                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nor3b_1 and sky130_fd_sc_hd__nor3b_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkbuf_1                |Circuit 2: sky130_fd_sc_hd__clkbuf_1                
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)                     |sky130_fd_pr__pfet_01v8_hvt (2)                     
sky130_fd_pr__nfet_01v8 (2)                         |sky130_fd_pr__nfet_01v8 (2)                         
Number of devices: 4                                |Number of devices: 4                                
Number of nets: 7                                   |Number of nets: 7                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_1                |Circuit 2: sky130_fd_sc_hd__clkbuf_1                
----------------------------------------------------|----------------------------------------------------
VGND                                                |VGND                                                
A                                                   |A                                                   
VNB                                                 |VNB                                                 
X                                                   |X                                                   
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_1 and sky130_fd_sc_hd__clkbuf_1 are equivalent.

Class sky130_fd_sc_hd__nor2_2 (0):  Merged 4 parallel devices.
Class sky130_fd_sc_hd__nor2_2 (1):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nor2_2                  |Circuit 2: sky130_fd_sc_hd__nor2_2                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4->2)                  |sky130_fd_pr__pfet_01v8_hvt (4->2)                  
sky130_fd_pr__nfet_01v8 (4->2)                      |sky130_fd_pr__nfet_01v8 (4->2)                      
Number of devices: 4                                |Number of devices: 4                                
Number of nets: 8                                   |Number of nets: 8                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nor2_2                  |Circuit 2: sky130_fd_sc_hd__nor2_2                  
----------------------------------------------------|----------------------------------------------------
VPWR                                                |VPWR                                                
B                                                   |B                                                   
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
A                                                   |A                                                   
VPB                                                 |VPB                                                 
Y                                                   |Y                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nor2_2 and sky130_fd_sc_hd__nor2_2 are equivalent.

Class sky130_fd_sc_hd__clkbuf_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__clkbuf_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkbuf_2                |Circuit 2: sky130_fd_sc_hd__clkbuf_2                
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3->2)                  |sky130_fd_pr__pfet_01v8_hvt (3->2)                  
sky130_fd_pr__nfet_01v8 (3->2)                      |sky130_fd_pr__nfet_01v8 (3->2)                      
Number of devices: 4                                |Number of devices: 4                                
Number of nets: 7                                   |Number of nets: 7                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_2                |Circuit 2: sky130_fd_sc_hd__clkbuf_2                
----------------------------------------------------|----------------------------------------------------
A                                                   |A                                                   
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
X                                                   |X                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_2 and sky130_fd_sc_hd__clkbuf_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and2_1                  |Circuit 2: sky130_fd_sc_hd__and2_1                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3)                     |sky130_fd_pr__pfet_01v8_hvt (3)                     
sky130_fd_pr__nfet_01v8 (3)                         |sky130_fd_pr__nfet_01v8 (3)                         
Number of devices: 6                                |Number of devices: 6                                
Number of nets: 9                                   |Number of nets: 9                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and2_1                  |Circuit 2: sky130_fd_sc_hd__and2_1                  
----------------------------------------------------|----------------------------------------------------
VGND                                                |VGND                                                
X                                                   |X                                                   
A                                                   |A                                                   
B                                                   |B                                                   
VNB                                                 |VNB                                                 
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and2_1 and sky130_fd_sc_hd__and2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a31o_1                  |Circuit 2: sky130_fd_sc_hd__a31o_1                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5)                     |sky130_fd_pr__pfet_01v8_hvt (5)                     
sky130_fd_pr__nfet_01v8 (5)                         |sky130_fd_pr__nfet_01v8 (5)                         
Number of devices: 10                               |Number of devices: 10                               
Number of nets: 13                                  |Number of nets: 13                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a31o_1                  |Circuit 2: sky130_fd_sc_hd__a31o_1                  
----------------------------------------------------|----------------------------------------------------
VGND                                                |VGND                                                
B1                                                  |B1                                                  
X                                                   |X                                                   
A2                                                  |A2                                                  
A1                                                  |A1                                                  
A3                                                  |A3                                                  
VNB                                                 |VNB                                                 
VPB                                                 |VPB                                                 
VPWR                                                |VPWR                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a31o_1 and sky130_fd_sc_hd__a31o_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nor3_1                  |Circuit 2: sky130_fd_sc_hd__nor3_1                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3)                     |sky130_fd_pr__pfet_01v8_hvt (3)                     
sky130_fd_pr__nfet_01v8 (3)                         |sky130_fd_pr__nfet_01v8 (3)                         
Number of devices: 6                                |Number of devices: 6                                
Number of nets: 10                                  |Number of nets: 10                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nor3_1                  |Circuit 2: sky130_fd_sc_hd__nor3_1                  
----------------------------------------------------|----------------------------------------------------
Y                                                   |Y                                                   
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
VPB                                                 |VPB                                                 
A                                                   |A                                                   
B                                                   |B                                                   
C                                                   |C                                                   
VPWR                                                |VPWR                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nor3_1 and sky130_fd_sc_hd__nor3_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__or3b_1                  |Circuit 2: sky130_fd_sc_hd__or3b_1                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                         |sky130_fd_pr__nfet_01v8 (5)                         
sky130_fd_pr__pfet_01v8_hvt (5)                     |sky130_fd_pr__pfet_01v8_hvt (5)                     
Number of devices: 10                               |Number of devices: 10                               
Number of nets: 12                                  |Number of nets: 12                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__or3b_1                  |Circuit 2: sky130_fd_sc_hd__or3b_1                  
----------------------------------------------------|----------------------------------------------------
VPWR                                                |VPWR                                                
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
VPB                                                 |VPB                                                 
X                                                   |X                                                   
B                                                   |B                                                   
A                                                   |A                                                   
C_N                                                 |C_N                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__or3b_1 and sky130_fd_sc_hd__or3b_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and2b_1                 |Circuit 2: sky130_fd_sc_hd__and2b_1                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)                     |sky130_fd_pr__pfet_01v8_hvt (4)                     
sky130_fd_pr__nfet_01v8 (4)                         |sky130_fd_pr__nfet_01v8 (4)                         
Number of devices: 8                                |Number of devices: 8                                
Number of nets: 10                                  |Number of nets: 10                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and2b_1                 |Circuit 2: sky130_fd_sc_hd__and2b_1                 
----------------------------------------------------|----------------------------------------------------
VGND                                                |VGND                                                
B                                                   |B                                                   
X                                                   |X                                                   
A_N                                                 |A_N                                                 
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
VNB                                                 |VNB                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and2b_1 and sky130_fd_sc_hd__and2b_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dlymetal6s2s_1          |Circuit 2: sky130_fd_sc_hd__dlymetal6s2s_1          
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6)                     |sky130_fd_pr__pfet_01v8_hvt (6)                     
sky130_fd_pr__nfet_01v8 (6)                         |sky130_fd_pr__nfet_01v8 (6)                         
Number of devices: 12                               |Number of devices: 12                               
Number of nets: 11                                  |Number of nets: 11                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dlymetal6s2s_1          |Circuit 2: sky130_fd_sc_hd__dlymetal6s2s_1          
----------------------------------------------------|----------------------------------------------------
A                                                   |A                                                   
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
X                                                   |X                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dlymetal6s2s_1 and sky130_fd_sc_hd__dlymetal6s2s_1 are equivalent.

Class sky130_fd_sc_hd__and4_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__and4_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and4_2                  |Circuit 2: sky130_fd_sc_hd__and4_2                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (6->5)                      |sky130_fd_pr__nfet_01v8 (6->5)                      
sky130_fd_pr__pfet_01v8_hvt (6->5)                  |sky130_fd_pr__pfet_01v8_hvt (6->5)                  
Number of devices: 10                               |Number of devices: 10                               
Number of nets: 13                                  |Number of nets: 13                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and4_2                  |Circuit 2: sky130_fd_sc_hd__and4_2                  
----------------------------------------------------|----------------------------------------------------
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
VNB                                                 |VNB                                                 
VGND                                                |VGND                                                
X                                                   |X                                                   
A                                                   |A                                                   
C                                                   |C                                                   
B                                                   |B                                                   
D                                                   |D                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and4_2 and sky130_fd_sc_hd__and4_2 are equivalent.

Class sky130_fd_sc_hd__clkbuf_16 (0):  Merged 36 parallel devices.
Class sky130_fd_sc_hd__clkbuf_16 (1):  Merged 36 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkbuf_16               |Circuit 2: sky130_fd_sc_hd__clkbuf_16               
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (20->2)                 |sky130_fd_pr__pfet_01v8_hvt (20->2)                 
sky130_fd_pr__nfet_01v8 (20->2)                     |sky130_fd_pr__nfet_01v8 (20->2)                     
Number of devices: 4                                |Number of devices: 4                                
Number of nets: 7                                   |Number of nets: 7                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_16               |Circuit 2: sky130_fd_sc_hd__clkbuf_16               
----------------------------------------------------|----------------------------------------------------
VPWR                                                |VPWR                                                
X                                                   |X                                                   
VPB                                                 |VPB                                                 
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
A                                                   |A                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_16 and sky130_fd_sc_hd__clkbuf_16 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o31a_1                  |Circuit 2: sky130_fd_sc_hd__o31a_1                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                         |sky130_fd_pr__nfet_01v8 (5)                         
sky130_fd_pr__pfet_01v8_hvt (5)                     |sky130_fd_pr__pfet_01v8_hvt (5)                     
Number of devices: 10                               |Number of devices: 10                               
Number of nets: 13                                  |Number of nets: 13                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o31a_1                  |Circuit 2: sky130_fd_sc_hd__o31a_1                  
----------------------------------------------------|----------------------------------------------------
VPWR                                                |VPWR                                                
VGND                                                |VGND                                                
A2                                                  |A2                                                  
A1                                                  |A1                                                  
X                                                   |X                                                   
B1                                                  |B1                                                  
A3                                                  |A3                                                  
VNB                                                 |VNB                                                 
VPB                                                 |VPB                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o31a_1 and sky130_fd_sc_hd__o31a_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dfrtp_1                 |Circuit 2: sky130_fd_sc_hd__dfrtp_1                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (10)                        |sky130_fd_pr__nfet_01v8 (10)                        
sky130_fd_pr__special_nfet_01v8 (4)                 |sky130_fd_pr__special_nfet_01v8 (4)                 
sky130_fd_pr__pfet_01v8_hvt (14)                    |sky130_fd_pr__pfet_01v8_hvt (14)                    
Number of devices: 28                               |Number of devices: 28                               
Number of nets: 21                                  |Number of nets: 21                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dfrtp_1                 |Circuit 2: sky130_fd_sc_hd__dfrtp_1                 
----------------------------------------------------|----------------------------------------------------
VPWR                                                |VPWR                                                
RESET_B                                             |RESET_B                                             
VGND                                                |VGND                                                
VPB                                                 |VPB                                                 
VNB                                                 |VNB                                                 
D                                                   |D                                                   
Q                                                   |Q                                                   
CLK                                                 |CLK                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dfrtp_1 and sky130_fd_sc_hd__dfrtp_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and4_1                  |Circuit 2: sky130_fd_sc_hd__and4_1                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5)                     |sky130_fd_pr__pfet_01v8_hvt (5)                     
sky130_fd_pr__nfet_01v8 (5)                         |sky130_fd_pr__nfet_01v8 (5)                         
Number of devices: 10                               |Number of devices: 10                               
Number of nets: 13                                  |Number of nets: 13                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and4_1                  |Circuit 2: sky130_fd_sc_hd__and4_1                  
----------------------------------------------------|----------------------------------------------------
VNB                                                 |VNB                                                 
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
VGND                                                |VGND                                                
X                                                   |X                                                   
D                                                   |D                                                   
B                                                   |B                                                   
C                                                   |C                                                   
A                                                   |A                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and4_1 and sky130_fd_sc_hd__and4_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a21boi_1                |Circuit 2: sky130_fd_sc_hd__a21boi_1                
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)                     |sky130_fd_pr__pfet_01v8_hvt (4)                     
sky130_fd_pr__nfet_01v8 (4)                         |sky130_fd_pr__nfet_01v8 (4)                         
Number of devices: 8                                |Number of devices: 8                                
Number of nets: 11                                  |Number of nets: 11                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a21boi_1                |Circuit 2: sky130_fd_sc_hd__a21boi_1                
----------------------------------------------------|----------------------------------------------------
A1                                                  |A1                                                  
A2                                                  |A2                                                  
B1_N                                                |B1_N                                                
VNB                                                 |VNB                                                 
VPB                                                 |VPB                                                 
VGND                                                |VGND                                                
Y                                                   |Y                                                   
VPWR                                                |VPWR                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a21boi_1 and sky130_fd_sc_hd__a21boi_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dlygate4sd3_1           |Circuit 2: sky130_fd_sc_hd__dlygate4sd3_1           
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)                     |sky130_fd_pr__pfet_01v8_hvt (4)                     
sky130_fd_pr__nfet_01v8 (4)                         |sky130_fd_pr__nfet_01v8 (4)                         
Number of devices: 8                                |Number of devices: 8                                
Number of nets: 9                                   |Number of nets: 9                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dlygate4sd3_1           |Circuit 2: sky130_fd_sc_hd__dlygate4sd3_1           
----------------------------------------------------|----------------------------------------------------
A                                                   |A                                                   
X                                                   |X                                                   
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dlygate4sd3_1 and sky130_fd_sc_hd__dlygate4sd3_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a22o_1                  |Circuit 2: sky130_fd_sc_hd__a22o_1                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5)                     |sky130_fd_pr__pfet_01v8_hvt (5)                     
sky130_fd_pr__nfet_01v8 (5)                         |sky130_fd_pr__nfet_01v8 (5)                         
Number of devices: 10                               |Number of devices: 10                               
Number of nets: 13                                  |Number of nets: 13                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a22o_1                  |Circuit 2: sky130_fd_sc_hd__a22o_1                  
----------------------------------------------------|----------------------------------------------------
VPB                                                 |VPB                                                 
VNB                                                 |VNB                                                 
A2                                                  |A2                                                  
A1                                                  |A1                                                  
B1                                                  |B1                                                  
X                                                   |X                                                   
B2                                                  |B2                                                  
VPWR                                                |VPWR                                                
VGND                                                |VGND                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a22o_1 and sky130_fd_sc_hd__a22o_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nor2_1                  |Circuit 2: sky130_fd_sc_hd__nor2_1                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)                     |sky130_fd_pr__pfet_01v8_hvt (2)                     
sky130_fd_pr__nfet_01v8 (2)                         |sky130_fd_pr__nfet_01v8 (2)                         
Number of devices: 4                                |Number of devices: 4                                
Number of nets: 8                                   |Number of nets: 8                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nor2_1                  |Circuit 2: sky130_fd_sc_hd__nor2_1                  
----------------------------------------------------|----------------------------------------------------
Y                                                   |Y                                                   
A                                                   |A                                                   
VPB                                                 |VPB                                                 
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
B                                                   |B                                                   
VPWR                                                |VPWR                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nor2_1 and sky130_fd_sc_hd__nor2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nand2b_1                |Circuit 2: sky130_fd_sc_hd__nand2b_1                
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (3)                         |sky130_fd_pr__nfet_01v8 (3)                         
sky130_fd_pr__pfet_01v8_hvt (3)                     |sky130_fd_pr__pfet_01v8_hvt (3)                     
Number of devices: 6                                |Number of devices: 6                                
Number of nets: 9                                   |Number of nets: 9                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nand2b_1                |Circuit 2: sky130_fd_sc_hd__nand2b_1                
----------------------------------------------------|----------------------------------------------------
Y                                                   |Y                                                   
VNB                                                 |VNB                                                 
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
A_N                                                 |A_N                                                 
VGND                                                |VGND                                                
B                                                   |B                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nand2b_1 and sky130_fd_sc_hd__nand2b_1 are equivalent.

Class sky130_fd_sc_hd__inv_16 (0):  Merged 30 parallel devices.
Class sky130_fd_sc_hd__inv_16 (1):  Merged 30 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__inv_16                  |Circuit 2: sky130_fd_sc_hd__inv_16                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (16->1)                 |sky130_fd_pr__pfet_01v8_hvt (16->1)                 
sky130_fd_pr__nfet_01v8 (16->1)                     |sky130_fd_pr__nfet_01v8 (16->1)                     
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 6                                   |Number of nets: 6                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__inv_16                  |Circuit 2: sky130_fd_sc_hd__inv_16                  
----------------------------------------------------|----------------------------------------------------
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
A                                                   |A                                                   
Y                                                   |Y                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__inv_16 and sky130_fd_sc_hd__inv_16 are equivalent.

Class sky130_fd_sc_hvl__lsbufhv2lv_1 (0):  Merged 6 parallel devices.
Class sky130_fd_sc_hvl__lsbufhv2lv_1 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hvl__lsbufhv2lv_1           |Circuit 2: sky130_fd_sc_hvl__lsbufhv2lv_1           
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (2)                    |sky130_fd_pr__pfet_g5v0d10v5 (2)                    
sky130_fd_pr__nfet_g5v0d10v5 (10->4)                |sky130_fd_pr__nfet_g5v0d10v5 (10->4)                
sky130_fd_pr__pfet_01v8_hvt (3)                     |sky130_fd_pr__pfet_01v8_hvt (3)                     
sky130_fd_pr__nfet_01v8 (1)                         |sky130_fd_pr__nfet_01v8 (1)                         
Number of devices: 10                               |Number of devices: 10                               
Number of nets: 13 **Mismatch**                     |Number of nets: 11 **Mismatch**                     
---------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: sky130_fd_sc_hvl__lsbufhv2lv_1           |Circuit 2: sky130_fd_sc_hvl__lsbufhv2lv_1           

---------------------------------------------------------------------------------------------------------
Net: a_30_1337#                                     |Net: a_30_1337#                                     
  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 1            |  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 1            
  sky130_fd_pr__nfet_g5v0d10v5/2 = 2                |  sky130_fd_pr__nfet_g5v0d10v5/2 = 2                
  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1            |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1            
  sky130_fd_pr__pfet_g5v0d10v5/2 = 1                |  sky130_fd_pr__pfet_g5v0d10v5/2 = 1                
                                                    |                                                    
Net: VPWR                                           |Net: VGND                                           
  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 1            |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 4            
                                                    |  sky130_fd_pr__nfet_01v8/(1|3) = 1                 
                                                    |                                                    
Net: VNB                                            |Net: VNB                                            
  sky130_fd_pr__nfet_g5v0d10v5/4 = 4                |  sky130_fd_pr__nfet_g5v0d10v5/4 = 4                
  sky130_fd_pr__nfet_01v8/4 = 1                     |  sky130_fd_pr__nfet_01v8/4 = 1                     
                                                    |                                                    
Net: a_30_207#                                      |Net: a_30_207#                                      
  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1            |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1            
  sky130_fd_pr__nfet_g5v0d10v5/2 = 1                |  sky130_fd_pr__nfet_g5v0d10v5/2 = 1                
  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 1            |  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 1            
                                                    |                                                    
Net: a_389_1337#                                    |Net: a_389_1337#                                    
  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1            |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1            
  sky130_fd_pr__pfet_01v8_hvt/2 = 1                 |  sky130_fd_pr__pfet_01v8_hvt/2 = 1                 
  sky130_fd_pr__pfet_01v8_hvt/(1|3) = 1             |  sky130_fd_pr__pfet_01v8_hvt/(1|3) = 1             
                                                    |                                                    
Net: VPWR_uq0                                       |(no matching net)                                   
  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 1            |                                                    
                                                    |                                                    
Net: VGND_uq0                                       |(no matching net)                                   
  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 2            |                                                    
  sky130_fd_pr__nfet_01v8/(1|3) = 1                 |                                                    
---------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------
Net: A                                              |Net: A                                              
  sky130_fd_pr__pfet_g5v0d10v5/2 = 1                |  sky130_fd_pr__pfet_g5v0d10v5/2 = 1                
  sky130_fd_pr__nfet_g5v0d10v5/2 = 1                |  sky130_fd_pr__nfet_g5v0d10v5/2 = 1                
                                                    |                                                    
Net: VPB                                            |Net: VPB                                            
  sky130_fd_pr__pfet_g5v0d10v5/4 = 2                |  sky130_fd_pr__pfet_g5v0d10v5/4 = 2                
                                                    |                                                    
Net: VGND                                           |Net: VPWR                                           
  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 2            |  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 2            
---------------------------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: sky130_fd_sc_hvl__lsbufhv2lv_1           |Circuit 2: sky130_fd_sc_hvl__lsbufhv2lv_1           

---------------------------------------------------------------------------------------------------------
Instance: sky130_fd_pr__nfet_g5v0d10v5:1            |Instance: sky130_fd_pr__nfet_g5v0d10v5:11           
  (1,3) = (3,3)                                     |  (1,3) = (5,5)                                     
  2 = 5                                             |  2 = 2                                             
  4 = 5                                             |  4 = 5                                             
                                                    |                                                    
Instance: sky130_fd_pr__nfet_g5v0d10v5:3            |Instance: sky130_fd_pr__nfet_g5v0d10v5:3            
  (1,3) = (3,2)                                     |  (1,3) = (5,3)                                     
  2 = 5                                             |  2 = 5                                             
  4 = 5                                             |  4 = 5                                             
                                                    |                                                    
Instance: sky130_fd_pr__nfet_g5v0d10v5:6            |Instance: sky130_fd_pr__nfet_g5v0d10v5:0            
  (1,3) = (5,2)                                     |  (1,3) = (5,3)                                     
  2 = 2                                             |  2 = 5                                             
  4 = 5                                             |  4 = 5                                             
---------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------
Instance: sky130_fd_pr__pfet_g5v0d10v5:14           |Instance: sky130_fd_pr__pfet_g5v0d10v5:10           
  (1,3) = (3,1)                                     |  (1,3) = (5,2)                                     
  2 = 5                                             |  2 = 2                                             
  4 = 2                                             |  4 = 2                                             
                                                    |                                                    
Instance: sky130_fd_pr__pfet_g5v0d10v5:0            |Instance: sky130_fd_pr__pfet_g5v0d10v5:1            
  (1,3) = (5,1)                                     |  (1,3) = (3,2)                                     
  2 = 2                                             |  2 = 5                                             
  4 = 2                                             |  4 = 2                                             
---------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits sky130_fd_sc_hvl__lsbufhv2lv_1 sky130_fd_sc_hvl__lsbufhv2lv_1
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_K8JYEQ in circuit rstring_mux (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_4Z8MHY in circuit rstring_mux (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_WY4TLZ in circuit rstring_mux (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_1p41_9VZRJ2 in circuit rstring_mux (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_CD9S2Z__0 in circuit rstring_mux (0)(1 instance)

Class rstring_mux (0):  Merged 71 parallel devices.
Class rstring_mux (0):  Merged 61 series devices.
Class rstring_mux (1):  Merged 61 series devices.
Subcircuit summary:
Circuit 1: rstring_mux                              |Circuit 2: rstring_mux                              
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (48->20)               |sky130_fd_pr__nfet_g5v0d10v5 (48->20)               
sky130_fd_pr__pfet_g5v0d10v5 (63->20)               |sky130_fd_pr__pfet_g5v0d10v5 (63->20)               
sky130_fd_sc_hvl__inv_1 (17)                        |sky130_fd_sc_hvl__inv_1 (17)                        
sky130_fd_pr__res_xhigh_po_1p41 (70->9)             |sky130_fd_pr__res_xhigh_po_1p41 (70->9)             
Number of devices: 66                               |Number of devices: 66                               
Number of nets: 47                                  |Number of nets: 47                                  
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: rstring_mux                              |Circuit 2: rstring_mux                              
----------------------------------------------------|----------------------------------------------------
ena                                                 |ena                                                 
vtop                                                |(no pin, node is net1)                              
avdd                                                |avdd                                                
avss                                                |avss                                                
otrip_decoded_avdd[7]                               |otrip_decoded_avdd[7]                               
vtrip_decoded_avdd[7]                               |vtrip_decoded_avdd[7]                               
otrip_decoded_avdd[6]                               |otrip_decoded_avdd[6]                               
vtrip_decoded_avdd[6]                               |vtrip_decoded_avdd[6]                               
otrip_decoded_avdd[2]                               |otrip_decoded_avdd[2]                               
vtrip_decoded_avdd[2]                               |vtrip_decoded_avdd[2]                               
otrip_decoded_avdd[5]                               |otrip_decoded_avdd[5]                               
vtrip_decoded_avdd[5]                               |vtrip_decoded_avdd[5]                               
otrip_decoded_avdd[4]                               |otrip_decoded_avdd[4]                               
vtrip_decoded_avdd[4]                               |vtrip_decoded_avdd[4]                               
otrip_decoded_avdd[3]                               |otrip_decoded_avdd[3]                               
vtrip_decoded_avdd[3]                               |vtrip_decoded_avdd[3]                               
otrip_decoded_avdd[1]                               |otrip_decoded_avdd[1]                               
vtrip_decoded_avdd[1]                               |vtrip_decoded_avdd[1]                               
otrip_decoded_avdd[0]                               |otrip_decoded_avdd[0]                               
vtrip_decoded_avdd[0]                               |vtrip_decoded_avdd[0]                               
vout_brout                                          |vout_brout                                          
vout_vunder                                         |vout_vunder                                         
---------------------------------------------------------------------------------------------------------
Cell pin lists for rstring_mux and rstring_mux altered to match.
Device classes rstring_mux and rstring_mux are equivalent.

Class sky130_fd_sc_hd__inv_4 (0):  Merged 6 parallel devices.
Class sky130_fd_sc_hd__inv_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__inv_4                   |Circuit 2: sky130_fd_sc_hd__inv_4                   
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4->1)                  |sky130_fd_pr__pfet_01v8_hvt (4->1)                  
sky130_fd_pr__nfet_01v8 (4->1)                      |sky130_fd_pr__nfet_01v8 (4->1)                      
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 6                                   |Number of nets: 6                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__inv_4                   |Circuit 2: sky130_fd_sc_hd__inv_4                   
----------------------------------------------------|----------------------------------------------------
Y                                                   |Y                                                   
A                                                   |A                                                   
VGND                                                |VGND                                                
VNB                                                 |VNB                                                 
VPWR                                                |VPWR                                                
VPB                                                 |VPB                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__inv_4 and sky130_fd_sc_hd__inv_4 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_SCV3UK in circuit schmitt_trigger (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_BZXTE7 in circuit schmitt_trigger (0)(1 instance)

Class schmitt_trigger (0):  Merged 10 parallel devices.
Subcircuit summary:
Circuit 1: schmitt_trigger                          |Circuit 2: schmitt_trigger                          
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (5->4)                      |sky130_fd_pr__nfet_01v8 (5->4)                      
sky130_fd_pr__pfet_01v8 (13->4)                     |sky130_fd_pr__pfet_01v8 (13->4)                     
Number of devices: 8                                |Number of devices: 8                                
Number of nets: 5                                   |Number of nets: 5                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: schmitt_trigger                          |Circuit 2: schmitt_trigger                          
----------------------------------------------------|----------------------------------------------------
in                                                  |in                                                  
dvss                                                |dvss                                                
dvdd                                                |dvdd                                                
out                                                 |out                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes schmitt_trigger and schmitt_trigger are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_MA8JJJ in circuit rc_osc (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_1p41_V6VPPZ in circuit rc_osc (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_LAUYMQ in circuit rc_osc (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_C64SS5 in circuit rc_osc (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_2_LUWKLG in circuit rc_osc (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_2XUZHN in circuit rc_osc (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_C68ZY6 in circuit rc_osc (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_C6GQGA in circuit rc_osc (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_9QCJ55 in circuit rc_osc (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_MLERZ7 in circuit rc_osc (0)(1 instance)

Class rc_osc (0):  Merged 17 parallel devices.
Class rc_osc (0):  Merged 9 series devices.
Class rc_osc (1):  Merged 9 series devices.
Subcircuit summary:
Circuit 1: rc_osc                                   |Circuit 2: rc_osc                                   
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8 (22->11)                    |sky130_fd_pr__pfet_01v8 (22->11)                    
sky130_fd_pr__res_xhigh_po_1p41 (10->1)             |sky130_fd_pr__res_xhigh_po_1p41 (10->1)             
sky130_fd_pr__cap_mim_m3_2 (6->1)                   |sky130_fd_pr__cap_mim_m3_2 (6->1)                   
sky130_fd_pr__nfet_01v8 (11->10)                    |sky130_fd_pr__nfet_01v8 (11->10)                    
Number of devices: 23                               |Number of devices: 23                               
Number of nets: 9                                   |Number of nets: 9                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: rc_osc                                   |Circuit 2: rc_osc                                   
----------------------------------------------------|----------------------------------------------------
out                                                 |out                                                 
ena                                                 |ena                                                 
dvss                                                |dvss                                                
dvdd                                                |dvdd                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes rc_osc and rc_osc are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_XZ4X25 in circuit ibias_gen (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_Y9S9FP in circuit ibias_gen (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_62W3XE in circuit ibias_gen (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_EC8RE7 in circuit ibias_gen (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_Y9J9EP in circuit ibias_gen (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_QZVU2P in circuit ibias_gen (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_1p41_DVQADA in circuit ibias_gen (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_7JLQGA in circuit ibias_gen (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_3DCHX4 in circuit ibias_gen (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_75J6LY in circuit ibias_gen (0)(1 instance)

Class ibias_gen (0):  Merged 37 parallel devices.
Class ibias_gen (0):  Merged 19 series devices.
Subcircuit summary:
Circuit 1: ibias_gen                                |Circuit 2: ibias_gen                                
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (51->23)               |sky130_fd_pr__nfet_g5v0d10v5 (51->23)               
sky130_fd_pr__pfet_g5v0d10v5 (33->24)               |sky130_fd_pr__pfet_g5v0d10v5 (33->24)               
sky130_fd_pr__res_xhigh_po_1p41 (20->1)             |sky130_fd_pr__res_xhigh_po_1p41 (1)                 
Number of devices: 48                               |Number of devices: 48                               
Number of nets: 22                                  |Number of nets: 22                                  
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: ibias_gen                                |Circuit 2: ibias_gen                                
----------------------------------------------------|----------------------------------------------------
ve                                                  |ve                                                  
vbg_1v2                                             |vbg_1v2                                             
ibias0                                              |ibias0                                              
itest                                               |itest                                               
ibias1                                              |ibias1                                              
ibg_200n                                            |ibg_200n                                            
ena                                                 |ena                                                 
avdd                                                |avdd                                                
avss                                                |avss                                                
isrc_sel                                            |isrc_sel                                            
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes ibias_gen and ibias_gen are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_T82T27 in circuit comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_3HV7M9 in circuit comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_5H9LZ4 in circuit comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_GG9S2Z in circuit comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_5HVT2F in circuit comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_HZHY2Z in circuit comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_ZV8547 in circuit comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_5HV9F5 in circuit comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_W8MWAU in circuit comparator (0)(1 instance)

Class comparator (0):  Merged 133 parallel devices.
Class comparator (1):  Merged 1 parallel devices.
Subcircuit summary:
Circuit 1: comparator                               |Circuit 2: comparator                               
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (75->15)               |sky130_fd_pr__nfet_g5v0d10v5 (75->15)               
sky130_fd_pr__pfet_g5v0d10v5 (86->13)               |sky130_fd_pr__pfet_g5v0d10v5 (86->13)               
Number of devices: 28                               |Number of devices: 28                               
Number of nets: 15                                  |Number of nets: 15                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: comparator                               |Circuit 2: comparator                               
----------------------------------------------------|----------------------------------------------------
vinn                                                |vinn                                                
vinp                                                |vinp                                                
out                                                 |out                                                 
ibias                                               |ibias                                               
avdd                                                |avdd                                                
vt                                                  |(no pin, node is vt)                                
avss                                                |avss                                                
ena                                                 |ena                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists for comparator and comparator altered to match.
Device classes comparator and comparator are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_WSE8X6 in circuit levelShifter (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_PHU9Y6 in circuit levelShifter (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_X6X8XQ in circuit levelShifter (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_L9ESAD in circuit levelShifter (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_N5F8XL in circuit levelShifter (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_FJFAMD in circuit levelShifter (0)(1 instance)

Class levelShifter (0):  Merged 7 parallel devices.
Subcircuit summary:
Circuit 1: levelShifter                             |Circuit 2: levelShifter                             
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (5->3)                 |sky130_fd_pr__nfet_g5v0d10v5 (3)                    
sky130_fd_pr__pfet_g5v0d10v5 (6->3)                 |sky130_fd_pr__pfet_g5v0d10v5 (3)                    
sky130_fd_pr__pfet_01v8 (4->2)                      |sky130_fd_pr__pfet_01v8 (2)                         
sky130_fd_pr__nfet_01v8 (2)                         |sky130_fd_pr__nfet_01v8 (2)                         
sky130_fd_pr__cap_mim_m3_1 (1)                      |sky130_fd_pr__cap_mim_m3_1 (1)                      
Number of devices: 11                               |Number of devices: 11                               
Number of nets: 9                                   |Number of nets: 9                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: levelShifter                             |Circuit 2: levelShifter                             
----------------------------------------------------|----------------------------------------------------
VCCL                                                |VCCL                                                
ain                                                 |ain                                                 
aout                                                |aout                                                
VCCH                                                |VCCH                                                
VSS                                                 |VSS                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes levelShifter and levelShifter are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_SABQJA in circuit isolated_switch_3 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_LQS9ZD in circuit isolated_switch_3 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_EJGQJV in circuit isolated_switch_3 (0)(1 instance)

Class isolated_switch_3 (0):  Merged 32 parallel devices.
Subcircuit summary:
Circuit 1: isolated_switch_3                        |Circuit 2: isolated_switch_3                        
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (13->3)                |sky130_fd_pr__nfet_g5v0d10v5 (3)                    
sky130_fd_pr__pfet_g5v0d10v5 (24->2)                |sky130_fd_pr__pfet_g5v0d10v5 (2)                    
Number of devices: 5                                |Number of devices: 5                                
Number of nets: 8                                   |Number of nets: 8                                   
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: isolated_switch_3                        |Circuit 2: isolated_switch_3                        
----------------------------------------------------|----------------------------------------------------
shunt                                               |shunt                                               
vss                                                 |vss                                                 
on                                                  |on                                                  
off                                                 |off                                                 
vdd                                                 |vdd                                                 
out                                                 |out                                                 
in                                                  |in                                                  
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes isolated_switch_3 and isolated_switch_3 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_69BJMM in circuit trans_gate (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_E7V9VM in circuit trans_gate (0)(1 instance)

Subcircuit summary:
Circuit 1: trans_gate                               |Circuit 2: trans_gate                               
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (1)                    |sky130_fd_pr__nfet_g5v0d10v5 (1)                    
sky130_fd_pr__pfet_g5v0d10v5 (1)                    |sky130_fd_pr__pfet_g5v0d10v5 (1)                    
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 6                                   |Number of nets: 6                                   
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: trans_gate                               |Circuit 2: trans_gate                               
----------------------------------------------------|----------------------------------------------------
in                                                  |in                                                  
out                                                 |out                                                 
ena                                                 |ena                                                 
vss                                                 |vss                                                 
ena_b                                               |ena_b                                               
avdd                                                |avdd                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes trans_gate and trans_gate are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_F5JQJ7 in circuit isolated_switch_4 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_AQSWZU in circuit isolated_switch_4 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_EJGQJV in circuit isolated_switch_4 (0)(1 instance)

Class isolated_switch_4 (0):  Merged 32 parallel devices.
Subcircuit summary:
Circuit 1: isolated_switch_4                        |Circuit 2: isolated_switch_4                        
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (13->3)                |sky130_fd_pr__nfet_g5v0d10v5 (3)                    
sky130_fd_pr__pfet_g5v0d10v5 (24->2)                |sky130_fd_pr__pfet_g5v0d10v5 (2)                    
Number of devices: 5                                |Number of devices: 5                                
Number of nets: 8                                   |Number of nets: 8                                   
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: isolated_switch_4                        |Circuit 2: isolated_switch_4                        
----------------------------------------------------|----------------------------------------------------
shunt                                               |shunt                                               
vss                                                 |vss                                                 
on                                                  |on                                                  
off                                                 |off                                                 
vdd                                                 |vdd                                                 
in                                                  |in                                                  
out                                                 |out                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes isolated_switch_4 and isolated_switch_4 are equivalent.
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_4AXGXB in circuit rheo_level_shifter (0)(1 instance)

Subcircuit summary:
Circuit 1: rheo_level_shifter                       |Circuit 2: rheo_level_shifter                       
----------------------------------------------------|----------------------------------------------------
sky130_fd_sc_hvl__inv_8 (2)                         |sky130_fd_sc_hvl__inv_8 (2)                         
sky130_fd_sc_hvl__inv_4 (1)                         |sky130_fd_sc_hvl__inv_4 (1)                         
sky130_fd_sc_hvl__inv_2 (1)                         |sky130_fd_sc_hvl__inv_2 (1)                         
sky130_fd_pr__nfet_g5v0d10v5 (12->4)                |sky130_fd_pr__nfet_g5v0d10v5 (12->4)                
sky130_fd_pr__pfet_g5v0d10v5 (4)                    |sky130_fd_pr__pfet_g5v0d10v5 (4)                    
sky130_fd_pr__nfet_01v8 (2)                         |sky130_fd_pr__nfet_01v8 (2)                         
sky130_fd_pr__pfet_01v8_hvt (2)                     |sky130_fd_pr__pfet_01v8_hvt (2)                     
sky130_fd_pr__diode_pw2nd_05v5 (1)                  |sky130_fd_pr__diode_pw2nd_05v5 (1)                  
Number of devices: 17                               |Number of devices: 17                               
Number of nets: 14                                  |Number of nets: 14                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: rheo_level_shifter                       |Circuit 2: rheo_level_shifter                       
----------------------------------------------------|----------------------------------------------------
dvdd                                                |dvdd                                                
bit_in                                              |bit_in                                              
bit_out                                             |bit_out                                             
avdd                                                |avdd                                                
agnd                                                |dvss **Mismatch**                                   
bitb_out                                            |bitb_out                                            
---------------------------------------------------------------------------------------------------------
Cell pin lists for rheo_level_shifter and rheo_level_shifter altered to match.
Device classes rheo_level_shifter and rheo_level_shifter are equivalent.

Circuit 1 cell sky130_fd_pr__pnp_05v5_W3p40L3p40 and Circuit 2 cell sky130_fd_pr__pnp_05v5_W3p40L3p40 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pnp_05v5_W3p40L3p40 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pnp_05v5_W3p40L3p40 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pnp_05v5_W3p40L3p40        |Circuit 2: sky130_fd_pr__pnp_05v5_W3p40L3p40        
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pnp_05v5_W3p40L3p40 and sky130_fd_pr__pnp_05v5_W3p40L3p40 are equivalent.

Circuit 1 cell sky130_fd_pr__res_high_po_2p85 and Circuit 2 cell sky130_fd_pr__res_high_po_2p85 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_high_po_2p85 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_high_po_2p85 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_high_po_2p85           |Circuit 2: sky130_fd_pr__res_high_po_2p85           
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_high_po_2p85 and sky130_fd_pr__res_high_po_2p85 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_KLHCT5 in circuit simple_analog_switch (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_KL97Y6 in circuit simple_analog_switch (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_EJGQFX in circuit simple_analog_switch (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_WSEQJ8 in circuit simple_analog_switch (0)(2 instances)

Class simple_analog_switch (0):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: simple_analog_switch                     |Circuit 2: simple_analog_switch                     
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (8->3)                 |sky130_fd_pr__pfet_g5v0d10v5 (3)                    
sky130_fd_pr__nfet_g5v0d10v5 (4->3)                 |sky130_fd_pr__nfet_g5v0d10v5 (3)                    
Number of devices: 6                                |Number of devices: 6                                
Number of nets: 6                                   |Number of nets: 6                                   
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: simple_analog_switch                     |Circuit 2: simple_analog_switch                     
----------------------------------------------------|----------------------------------------------------
on                                                  |on                                                  
vss                                                 |vss                                                 
off                                                 |off                                                 
vdd                                                 |vdd                                                 
in                                                  |in                                                  
out                                                 |out                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes simple_analog_switch and simple_analog_switch are equivalent.

Cell EF_AMUX21x (0) disconnected node: vdd1p8
Class EF_AMUX21x (0):  Merged 3 parallel devices.
Class EF_AMUX21x (1):  Merged 3 parallel devices.
Cell EF_AMUX21x (0) disconnected node: vdd1p8
Subcircuit summary:
Circuit 1: EF_AMUX21x                               |Circuit 2: EF_AMUX21x                               
----------------------------------------------------|----------------------------------------------------
simple_analog_switch_2 (3)                          |simple_analog_switch_2 (3)                          
sky130_fd_sc_hvl__inv_2 (5)                         |sky130_fd_sc_hvl__inv_2 (5)                         
sky130_fd_sc_hvl__decap_8 (4->1)                    |sky130_fd_sc_hvl__decap_8 (4->1)                    
sky130_fd_sc_hvl__nor2_1 (2)                        |sky130_fd_sc_hvl__nor2_1 (2)                        
Number of devices: 11                               |Number of devices: 11                               
Number of nets: 16                                  |Number of nets: 16                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: EF_AMUX21x                               |Circuit 2: EF_AMUX21x                               
----------------------------------------------------|----------------------------------------------------
dvss                                                |dvss                                                
cm                                                  |cm                                                  
b                                                   |b                                                   
a                                                   |a                                                   
sel                                                 |sel                                                 
vdd3p3                                              |vdd3p3                                              
vss                                                 |vss                                                 
vo                                                  |vo                                                  
selcm                                               |selcm                                               
vdd1p8                                              |(no matching pin)                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes EF_AMUX21x and EF_AMUX21x are equivalent.
Flattening unmatched subcell bgfc__pmirr in circuit bg__se_folded_cascode_p (0)(1 instance)
Flattening unmatched subcell bgfcpm__DUM in circuit bg__se_folded_cascode_p (0)(32 instances)
Flattening unmatched subcell bgfcpm__M1 in circuit bg__se_folded_cascode_p (0)(16 instances)
Flattening unmatched subcell bgfcpm__MB2 in circuit bg__se_folded_cascode_p (0)(4 instances)
Flattening unmatched subcell bgfcpm__MB3 in circuit bg__se_folded_cascode_p (0)(4 instances)
Flattening unmatched subcell bgfc__nmirr in circuit bg__se_folded_cascode_p (0)(1 instance)
Flattening unmatched subcell bgfcnm__M4 in circuit bg__se_folded_cascode_p (0)(16 instances)
Flattening unmatched subcell bgfcnm__M5 in circuit bg__se_folded_cascode_p (0)(16 instances)
Flattening unmatched subcell bgfcnm__MB5 in circuit bg__se_folded_cascode_p (0)(4 instances)
Flattening unmatched subcell bgfcnm__DUM in circuit bg__se_folded_cascode_p (0)(44 instances)
Flattening unmatched subcell bgfc__casp_top in circuit bg__se_folded_cascode_p (0)(1 instance)
Flattening unmatched subcell bgfccpt__DUM in circuit bg__se_folded_cascode_p (0)(24 instances)
Flattening unmatched subcell bgfccpt__M11 in circuit bg__se_folded_cascode_p (0)(8 instances)
Flattening unmatched subcell bgfccpt__M10 in circuit bg__se_folded_cascode_p (0)(8 instances)
Flattening unmatched subcell bgfc__casn_top in circuit bg__se_folded_cascode_p (0)(1 instance)
Flattening unmatched subcell bgfccnt__M6 in circuit bg__se_folded_cascode_p (0)(8 instances)
Flattening unmatched subcell bgfccnt__DUM in circuit bg__se_folded_cascode_p (0)(28 instances)
Flattening unmatched subcell bgfccnt__M7 in circuit bg__se_folded_cascode_p (0)(8 instances)
Flattening unmatched subcell bgfccnt__MB4 in circuit bg__se_folded_cascode_p (0)(4 instances)
Flattening unmatched subcell bgfc__diffpair_p in circuit bg__se_folded_cascode_p (0)(1 instance)
Flattening unmatched subcell bgfcdpp__M3 in circuit bg__se_folded_cascode_p (0)(8 instances)
Flattening unmatched subcell bgfcdpp__M2 in circuit bg__se_folded_cascode_p (0)(8 instances)
Flattening unmatched subcell bgfcdpp__DUM in circuit bg__se_folded_cascode_p (0)(4 instances)
Flattening unmatched subcell bgfc__casp_bot in circuit bg__se_folded_cascode_p (0)(1 instance)
Flattening unmatched subcell bgfccpb__M8 in circuit bg__se_folded_cascode_p (0)(8 instances)
Flattening unmatched subcell bgfccpb__M9 in circuit bg__se_folded_cascode_p (0)(8 instances)
Flattening unmatched subcell bgfccpb__DUM in circuit bg__se_folded_cascode_p (0)(28 instances)
Flattening unmatched subcell bgfccpb__MB1 in circuit bg__se_folded_cascode_p (0)(4 instances)

Cell se_folded_cascode_p (1) disconnected node: proxyvbn1
Cell se_folded_cascode_p (1) disconnected node: proxyvbp1
Cell se_folded_cascode_p (1) disconnected node: proxydiff
Cell se_folded_cascode_p (1) disconnected node: proxyout1p
Cell se_folded_cascode_p (1) disconnected node: proxyout1n
Cell se_folded_cascode_p (1) disconnected node: proxymirr
Cell se_folded_cascode_p (1) disconnected node: proxyvbn2
Cell se_folded_cascode_p (1) disconnected node: proxynd10
Cell se_folded_cascode_p (1) disconnected node: proxynd11
Class bg__se_folded_cascode_p (0):  Merged 270 parallel devices.
Class se_folded_cascode_p (1):  Merged 154 parallel devices.
Cell se_folded_cascode_p (1) disconnected node: proxyvbn1
Cell se_folded_cascode_p (1) disconnected node: proxyvbp1
Cell se_folded_cascode_p (1) disconnected node: proxydiff
Cell se_folded_cascode_p (1) disconnected node: proxyout1p
Cell se_folded_cascode_p (1) disconnected node: proxyout1n
Cell se_folded_cascode_p (1) disconnected node: proxymirr
Cell se_folded_cascode_p (1) disconnected node: proxyvbn2
Cell se_folded_cascode_p (1) disconnected node: proxynd10
Cell se_folded_cascode_p (1) disconnected node: proxynd11
Subcircuit summary:
Circuit 1: bg__se_folded_cascode_p                  |Circuit 2: se_folded_cascode_p                      
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_lvt (164->14)               |sky130_fd_pr__pfet_01v8_lvt (164->14)               
sky130_fd_pr__nfet_01v8_lvt (128->8)                |sky130_fd_pr__nfet_01v8_lvt (128->8)                
Number of devices: 22                               |Number of devices: 22                               
Number of nets: 15                                  |Number of nets: 15                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: bg__se_folded_cascode_p                  |Circuit 2: se_folded_cascode_p                      
----------------------------------------------------|----------------------------------------------------
inn                                                 |inn                                                 
inp                                                 |inp                                                 
mirr                                                |(no pin, node is mirr)                              
bias                                                |bias                                                
out                                                 |out                                                 
nd10                                                |(no pin, node is nd10)                              
nd11                                                |(no pin, node is nd11)                              
vss                                                 |vss                                                 
out1p                                               |(no pin, node is out1p)                             
out1n                                               |(no pin, node is out1n)                             
vdd                                                 |vdd                                                 
vbn2                                                |(no pin, node is vbn2)                              
diff                                                |(no pin, node is diff)                              
vbp1                                                |(no pin, node is vbp1)                              
vbn1                                                |(no pin, node is vbn1)                              
(no matching pin)                                   |proxyvbn1                                           
(no matching pin)                                   |proxyvbp1                                           
(no matching pin)                                   |proxydiff                                           
(no matching pin)                                   |proxyout1p                                          
(no matching pin)                                   |proxyout1n                                          
(no matching pin)                                   |proxymirr                                           
(no matching pin)                                   |proxyvbn2                                           
(no matching pin)                                   |proxynd10                                           
(no matching pin)                                   |proxynd11                                           
---------------------------------------------------------------------------------------------------------
Cell pin lists for bg__se_folded_cascode_p and se_folded_cascode_p altered to match.
Device classes bg__se_folded_cascode_p and se_folded_cascode_p are equivalent.

Circuit 1 cell sky130_fd_pr__res_generic_nd__hv and Circuit 2 cell sky130_fd_pr__res_generic_nd__hv are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_generic_nd__hv is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_generic_nd__hv is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_generic_nd__hv         |Circuit 2: sky130_fd_pr__res_generic_nd__hv         
----------------------------------------------------|----------------------------------------------------
1                                                   |1                                                   
2                                                   |2                                                   
3                                                   |3                                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_generic_nd__hv and sky130_fd_pr__res_generic_nd__hv are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_CPKWZQ in circuit comparator_high_gain (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_6THU7R in circuit comparator_high_gain (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_R6PXNO in circuit comparator_high_gain (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_25MXQV in circuit comparator_high_gain (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_05v0_nvt_N7RQJ6 in circuit comparator_high_gain (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_3P3PJP in circuit comparator_high_gain (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_CBUN3Q in circuit comparator_high_gain (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_5FCQ7L in circuit comparator_high_gain (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_VR3TSB in circuit comparator_high_gain (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_D5V3WB in circuit comparator_high_gain (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_TEGW2X in circuit comparator_high_gain (0)(1 instance)

Cell comparator_high_gain (0) disconnected node: m2_4679_n3224#
Removing zero-valued device vsrc from cell comparator_high_gain (1) makes a better match
Removing zero-valued device vsrc from cell comparator_high_gain (1) makes a better match
Making another compare attempt.

Cell comparator_high_gain (0) disconnected node: m2_4679_n3224#
Class comparator_high_gain (0):  Merged 33 parallel devices.
Cell comparator_high_gain (0) disconnected node: m2_4679_n3224#
Subcircuit summary:
Circuit 1: comparator_high_gain                     |Circuit 2: comparator_high_gain                     
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (12->6)                |sky130_fd_pr__pfet_g5v0d10v5 (9->6)                 
sky130_fd_pr__nfet_g5v0d10v5 (15->6)                |sky130_fd_pr__nfet_g5v0d10v5 (14->6)                
sky130_fd_pr__nfet_05v0_nvt (20->2)                 |sky130_fd_pr__nfet_05v0_nvt (20->2)                 
Number of devices: 14                               |Number of devices: 14                               
Number of nets: 16                                  |Number of nets: 16                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: comparator_high_gain                     |Circuit 2: comparator_high_gain                     
----------------------------------------------------|----------------------------------------------------
DVDD                                                |DVDD                                                
ena3v3                                              |ena3v3                                              
VSS                                                 |VSS                                                 
VBN                                                 |VBN                                                 
VOUT                                                |VOUT                                                
DVSS                                                |DVSS                                                
VINM                                                |VINM                                                
VINP                                                |VINP                                                
w_355_n3243#                                        |(no pin, node is net1)                              
VDD                                                 |VDD                                                 
m2_4679_n3224#                                      |(no matching pin)                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists for comparator_high_gain and comparator_high_gain altered to match.
Device classes comparator_high_gain and comparator_high_gain are equivalent.
Flattening unmatched subcell sky130_fd_pr__res_high_po_1p41_3L9D94 in circuit scomp_bias (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_35MXHD in circuit scomp_bias (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_VXYCT5 in circuit scomp_bias (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_G59KN9 in circuit scomp_bias (0)(1 instance)

Class scomp_bias (0):  Merged 4 series devices.
Subcircuit summary:
Circuit 1: scomp_bias                               |Circuit 2: scomp_bias                               
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__res_high_po_1p41 (5->1)               |sky130_fd_pr__res_high_po_1p41 (1)                  
sky130_fd_pr__nfet_g5v0d10v5 (3)                    |sky130_fd_pr__nfet_g5v0d10v5 (3)                    
sky130_fd_pr__pfet_g5v0d10v5 (3)                    |sky130_fd_pr__pfet_g5v0d10v5 (3)                    
Number of devices: 7                                |Number of devices: 7                                
Number of nets: 7                                   |Number of nets: 7                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: scomp_bias                               |Circuit 2: scomp_bias                               
----------------------------------------------------|----------------------------------------------------
ena3v3                                              |ena3v3                                              
VDD                                                 |VDD                                                 
VBN                                                 |VBN                                                 
VSS                                                 |VSS                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes scomp_bias and scomp_bias are equivalent.
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_Q2LWZP in circuit Parallel_10B_Block2 (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_V6AMGK in circuit Parallel_10B_Block2 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_S4N9LQ in circuit Parallel_10B_Block2 (0)(1 instance)

Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Removing zero-valued device vsrc from cell Parallel_10B_Block2 (1) makes a better match
Making another compare attempt.

Class Parallel_10B_Block2 (0):  Merged 214 series devices.
Class Parallel_10B_Block2 (1):  Merged 2 series devices.
Subcircuit summary:
Circuit 1: Parallel_10B_Block2                      |Circuit 2: Parallel_10B_Block2                      
----------------------------------------------------|----------------------------------------------------
Universal_R_2R_Block2 (10)                          |Universal_R_2R_Block2 (10)                          
x1_x32_OA (2)                                       |x1_x32_OA (2)                                       
Output_OA (1)                                       |Output_OA (1)                                       
sky130_fd_pr__res_xhigh_po_0p35 (222->8)            |sky130_fd_pr__res_xhigh_po_0p35 (10->8)             
Number of devices: 21                               |Number of devices: 21                               
Number of nets: 42                                  |Number of nets: 42                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: Parallel_10B_Block2                      |Circuit 2: Parallel_10B_Block2                      
----------------------------------------------------|----------------------------------------------------
VBIAS                                               |VBIAS                                               
AVSS                                                |AVSS                                                
VOUT                                                |VOUT                                                
VO1                                                 |VO1                                                 
VCM                                                 |VCM                                                 
AVDD                                                |AVDD                                                
DVDD                                                |DVDD                                                
DVSS                                                |DVSS                                                
V5                                                  |V5                                                  
V0                                                  |V0                                                  
V1                                                  |V1                                                  
V9                                                  |V9                                                  
V4                                                  |V4                                                  
V6                                                  |V6                                                  
V7                                                  |V7                                                  
V2                                                  |V2                                                  
V3                                                  |V3                                                  
V8                                                  |V8                                                  
w_3574_12750#                                       |(no pin, node is dummy_70)                          
w_7058_12750#                                       |(no pin, node is dummy_71)                          
w_8040_12750#                                       |(no pin, node is dummy_72)                          
w_3572_3030#                                        |(no pin, node is dummy_73)                          
w_7056_3030#                                        |(no pin, node is dummy_74)                          
w_8038_3030#                                        |(no pin, node is dummy_75)                          
w_3570_n6718#                                       |(no pin, node is dummy_76)                          
w_7054_n6718#                                       |(no pin, node is dummy_77)                          
w_8036_n6718#                                       |(no pin, node is dummy_78)                          
---------------------------------------------------------------------------------------------------------
Cell pin lists for Parallel_10B_Block2 and Parallel_10B_Block2 altered to match.
Device classes Parallel_10B_Block2 and Parallel_10B_Block2 are equivalent.
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_TVN32V in circuit Input_Stage_v1 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_QHQRGL in circuit Input_Stage_v1 (0)(1 instance)

Removing zero-valued device vsrc from cell Input_Stage_v1 (1) makes a better match
Removing zero-valued device vsrc from cell Input_Stage_v1 (1) makes a better match
Removing zero-valued device vsrc from cell Input_Stage_v1 (1) makes a better match
Removing zero-valued device vsrc from cell Input_Stage_v1 (1) makes a better match
Removing zero-valued device vsrc from cell Input_Stage_v1 (1) makes a better match
Making another compare attempt.

Class Input_Stage_v1 (0):  Merged 126 series devices.
Subcircuit summary:
Circuit 1: Input_Stage_v1                           |Circuit 2: Input_Stage_v1                           
----------------------------------------------------|----------------------------------------------------
Input_Stage_OA1 (2)                                 |Input_Stage_OA1 (2)                                 
Input_Stage_OA2 (1)                                 |Input_Stage_OA2 (1)                                 
sky130_fd_pr__res_xhigh_po_0p35 (132->6)            |sky130_fd_pr__res_xhigh_po_0p35 (6)                 
Number of devices: 9                                |Number of devices: 9                                
Number of nets: 20                                  |Number of nets: 20                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: Input_Stage_v1                           |Circuit 2: Input_Stage_v1                           
----------------------------------------------------|----------------------------------------------------
AVSS                                                |AVSS                                                
w_22754_n36602#                                     |(no pin, node is dummy_17)                          
w_22754_n26882#                                     |(no pin, node is dummy_20)                          
w_21772_n36602#                                     |(no pin, node is dummy_18)                          
w_21772_n26882#                                     |(no pin, node is dummy_21)                          
w_18276_n36602#                                     |(no pin, node is dummy_19)                          
w_18276_n26882#                                     |(no pin, node is dummy_22)                          
w_22762_n17134#                                     |(no pin, node is dummy_23)                          
w_21780_n17134#                                     |(no pin, node is dummy_24)                          
w_18284_n17134#                                     |(no pin, node is dummy_25)                          
VOUT1                                               |VOUT1                                               
VINN                                                |VINN                                                
VINP                                                |VINP                                                
AVDD                                                |AVDD                                                
VBIAS                                               |VBIAS                                               
CM                                                  |CM                                                  
---------------------------------------------------------------------------------------------------------
Cell pin lists for Input_Stage_v1 and Input_Stage_v1 altered to match.
Device classes Input_Stage_v1 and Input_Stage_v1 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_TZT4V2 in circuit vbias_gen_pga (0)(1 instance)

Removing zero-valued device vsrc from cell vbias_gen_pga (1) makes a better match
Making another compare attempt.

Subcircuit summary:
Circuit 1: vbias_gen_pga                            |Circuit 2: vbias_gen_pga                            
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (1)                    |sky130_fd_pr__nfet_g5v0d10v5 (1)                    
sky130_fd_pr__res_generic_m1 (1)                    |sky130_fd_pr__res_generic_m1 (1)                    
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 3                                   |Number of nets: 3                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: vbias_gen_pga                            |Circuit 2: vbias_gen_pga                            
----------------------------------------------------|----------------------------------------------------
IBIAS                                               |IBIAS                                               
VBIAS                                               |VBIAS                                               
VSS                                                 |VSS                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes vbias_gen_pga and vbias_gen_pga are equivalent.

Class simplest_analog_switch_ena1v8 (0):  Merged 1 parallel devices.
Class simplest_analog_switch_ena1v8 (1):  Merged 1 parallel devices.
Subcircuit summary:
Circuit 1: simplest_analog_switch_ena1v8            |Circuit 2: simplest_analog_switch_ena1v8            
----------------------------------------------------|----------------------------------------------------
simple_analog_switch_2 (1)                          |simple_analog_switch_2 (1)                          
sky130_fd_sc_hvl__inv_2 (2)                         |sky130_fd_sc_hvl__inv_2 (2)                         
sky130_fd_pr__nfet_g5v0d10v5 (12->4)                |sky130_fd_pr__nfet_g5v0d10v5 (12->4)                
sky130_fd_pr__pfet_g5v0d10v5 (4)                    |sky130_fd_pr__pfet_g5v0d10v5 (4)                    
sky130_fd_pr__nfet_01v8 (2)                         |sky130_fd_pr__nfet_01v8 (2)                         
sky130_fd_pr__pfet_01v8_hvt (2)                     |sky130_fd_pr__pfet_01v8_hvt (2)                     
sky130_fd_sc_hvl__diode_2 (1)                       |sky130_fd_sc_hvl__diode_2 (1)                       
sky130_fd_sc_hvl__decap_4 (2->1)                    |sky130_fd_sc_hvl__decap_4 (2->1)                    
Number of devices: 17                               |Number of devices: 17                               
Number of nets: 15                                  |Number of nets: 15                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: simplest_analog_switch_ena1v8            |Circuit 2: simplest_analog_switch_ena1v8            
----------------------------------------------------|----------------------------------------------------
dvdd                                                |dvdd                                                
dvss                                                |dvss                                                
on                                                  |on                                                  
avss                                                |avss                                                
out                                                 |out                                                 
in                                                  |in                                                  
avdd                                                |avdd                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes simplest_analog_switch_ena1v8 and simplest_analog_switch_ena1v8 are equivalent.
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_FT76RJ in circuit bias_generator_fe (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_high_po_0p35_P35QVK in circuit bias_generator_fe (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_high_po_0p35_L4QTBM in circuit bias_generator_fe (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_MQZGVK in circuit bias_generator_fe (0)(2 instances)

Removing zero-valued device vsrc from cell bias_generator_fe (1) makes a better match
Making another compare attempt.

Class bias_generator_fe (0):  Merged 8 parallel devices.
Class bias_generator_fe (0):  Merged 144 series devices.
Class bias_generator_fe (1):  Merged 1 parallel devices.
Subcircuit summary:
Circuit 1: bias_generator_fe                        |Circuit 2: bias_generator_fe                        
----------------------------------------------------|----------------------------------------------------
bias_nstack (23)                                    |bias_nstack (23)                                    
sky130_fd_pr__diode_pw2nd_05v5 (1)                  |sky130_fd_pr__diode_pw2nd_05v5 (1)                  
sky130_fd_pr__res_high_po_0p35 (147->3)             |sky130_fd_pr__res_high_po_0p35 (3)                  
sky130_fd_pr__nfet_g5v0d10v5 (48->16)               |sky130_fd_pr__nfet_g5v0d10v5 (48->16)               
sky130_fd_pr__pfet_g5v0d10v5 (16)                   |sky130_fd_pr__pfet_g5v0d10v5 (16)                   
sky130_fd_pr__nfet_01v8 (8)                         |sky130_fd_pr__nfet_01v8 (8)                         
sky130_fd_pr__pfet_01v8_hvt (8)                     |sky130_fd_pr__pfet_01v8_hvt (8)                     
sky130_fd_sc_hvl__inv_2 (2)                         |sky130_fd_sc_hvl__inv_2 (2)                         
bias_pstack (23)                                    |bias_pstack (23)                                    
sky130_fd_sc_hvl__diode_2 (4)                       |sky130_fd_sc_hvl__diode_2 (4)                       
sky130_fd_sc_hvl__decap_4 (2->1)                    |sky130_fd_sc_hvl__decap_4 (2->1)                    
bias_amp (1)                                        |bias_amp (1)                                        
sky130_fd_pr__cap_mim_m3_1 (8->1)                   |sky130_fd_pr__cap_mim_m3_1 (8->1)                   
Number of devices: 107                              |Number of devices: 107                              
Number of nets: 69                                  |Number of nets: 69                                  
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Resolving symmetries by net name.
Netlists match with 7 symmetries.

Subcircuit pins:
Circuit 1: bias_generator_fe                        |Circuit 2: bias_generator_fe                        
----------------------------------------------------|----------------------------------------------------
src_test0                                           |src_test0                                           
avdd                                                |avdd                                                
dvss                                                |dvss                                                
dvdd                                                |dvdd                                                
ref_sel_vbg                                         |ref_sel_vbg                                         
ena                                                 |ena                                                 
ena_src_test0                                       |ena_src_test0                                       
ena_snk_test0                                       |ena_snk_test0                                       
bias_pstack_0[9]/pcasc                              |pcasc **Mismatch**                                  
bias_amp_0/out                                      |pbias **Mismatch**                                  
ref_in                                              |ref_in                                              
avss                                                |avss                                                
bias_amp_0/nbias                                    |nbias **Mismatch**                                  
snk_test0                                           |snk_test0                                           
vbg                                                 |vbg                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists for bias_generator_fe and bias_generator_fe altered to match.
Device classes bias_generator_fe and bias_generator_fe are equivalent.

Cell bias_generator_idac_be (0) disconnected node: a_135144_n10736#
Cell bias_generator_idac_be (0) disconnected node: m4_89432_13963#
Cell bias_generator_idac_be (0) disconnected node: a_89514_n1347#
Cell bias_generator_idac_be (0) disconnected node: m4_89432_n426#
Cell bias_generator_idac_be (0) disconnected node: a_89514_7744#
Class bias_generator_idac_be (0):  Merged 7 parallel devices.
Class bias_generator_idac_be (1):  Merged 7 parallel devices.
Cell bias_generator_idac_be (0) disconnected node: a_135144_n10736#
Cell bias_generator_idac_be (0) disconnected node: m4_89432_13963#
Cell bias_generator_idac_be (0) disconnected node: a_89514_n1347#
Cell bias_generator_idac_be (0) disconnected node: m4_89432_n426#
Cell bias_generator_idac_be (0) disconnected node: a_89514_7744#
Subcircuit summary:
Circuit 1: bias_generator_idac_be                   |Circuit 2: bias_generator_idac_be                   
----------------------------------------------------|----------------------------------------------------
bias_nstack (256)                                   |bias_nstack (256)                                   
sky130_fd_sc_hvl__decap_4 (8->1)                    |sky130_fd_sc_hvl__decap_4 (8->1)                    
sky130_fd_sc_hvl__inv_2 (8)                         |sky130_fd_sc_hvl__inv_2 (8)                         
sky130_fd_pr__nfet_g5v0d10v5 (96->32)               |sky130_fd_pr__nfet_g5v0d10v5 (96->32)               
sky130_fd_pr__pfet_g5v0d10v5 (32)                   |sky130_fd_pr__pfet_g5v0d10v5 (32)                   
sky130_fd_pr__nfet_01v8 (16)                        |sky130_fd_pr__nfet_01v8 (16)                        
sky130_fd_pr__pfet_01v8_hvt (16)                    |sky130_fd_pr__pfet_01v8_hvt (16)                    
bias_pstack (256)                                   |bias_pstack (256)                                   
sky130_fd_sc_hvl__diode_2 (8)                       |sky130_fd_sc_hvl__diode_2 (8)                       
Number of devices: 625                              |Number of devices: 625                              
Number of nets: 597 **Mismatch**                    |Number of nets: 585 **Mismatch**                    
---------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: bias_generator_idac_be                   |Circuit 2: bias_generator_idac_be                   

---------------------------------------------------------------------------------------------------------
Net: bias_nstack_0[9]/itail                         |Net: snk_out                                        
  bias_nstack/itail = 76                            |  bias_nstack/itail = 256                           
                                                    |                                                    
Net: bias_pstack_0[9]/itail                         |Net: src_out                                        
  bias_pstack/itail = 76                            |  bias_pstack/itail = 256                           
                                                    |                                                    
Net: avss                                           |Net: avss                                           
  bias_nstack/avss = 88                             |  bias_nstack/avss = 256                            
  bias_pstack/avss = 88                             |  bias_pstack/avss = 256                            
                                                    |  bias_nstack/ena = 1                               
                                                    |                                                    
Net: avdd                                           |Net: avdd                                           
  bias_pstack/avdd = 88                             |  bias_pstack/avdd = 256                            
                                                    |  bias_pstack/enb = 1                               
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 32           
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/4 = 32               
                                                    |  sky130_fd_sc_hvl__inv_2/VPB = 8                   
                                                    |  sky130_fd_sc_hvl__inv_2/VPWR = 8                  
                                                    |  sky130_fd_sc_hvl__decap_4/VPB = 1                 
                                                    |  sky130_fd_sc_hvl__decap_4/VPWR = 1                
                                                    |  sky130_fd_sc_hvl__diode_2/VPB = 8                 
                                                    |  sky130_fd_sc_hvl__diode_2/VPWR = 8                
                                                    |                                                    
Net: bias_nstack_2[9]/itail                         |(no matching net)                                   
  bias_nstack/itail = 88                            |                                                    
                                                    |                                                    
Net: bias_pstack_1[9]/itail                         |(no matching net)                                   
  bias_pstack/itail = 88                            |                                                    
                                                    |                                                    
Net: bias_pstack_2[9]/itail                         |(no matching net)                                   
  bias_pstack/itail = 88                            |                                                    
                                                    |                                                    
Net: bias_nstack_1[9]/itail                         |(no matching net)                                   
  bias_nstack/itail = 88                            |                                                    
                                                    |                                                    
Net: avss_uq1                                       |(no matching net)                                   
  bias_nstack/ena = 1                               |                                                    
  bias_nstack/avss = 88                             |                                                    
  bias_pstack/avss = 88                             |                                                    
                                                    |                                                    
Net: bias_nstack_3[3]/itail                         |(no matching net)                                   
  bias_nstack/itail = 4                             |                                                    
                                                    |                                                    
Net: bias_pstack_3[3]/itail                         |(no matching net)                                   
  bias_pstack/itail = 4                             |                                                    
                                                    |                                                    
Net: avdd_uq0                                       |(no matching net)                                   
  bias_pstack/avdd = 4                              |                                                    
                                                    |                                                    
Net: avdd_uq2                                       |(no matching net)                                   
  sky130_fd_sc_hvl__decap_4/VPB = 1                 |                                                    
  sky130_fd_sc_hvl__decap_4/VPWR = 1                |                                                    
  sky130_fd_sc_hvl__inv_2/VPB = 8                   |                                                    
  sky130_fd_sc_hvl__inv_2/VPWR = 8                  |                                                    
  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 32           |                                                    
  sky130_fd_pr__pfet_g5v0d10v5/4 = 32               |                                                    
  bias_pstack/avdd = 76                             |                                                    
  sky130_fd_sc_hvl__diode_2/VPB = 8                 |                                                    
  sky130_fd_sc_hvl__diode_2/VPWR = 8                |                                                    
                                                    |                                                    
Net: avss_uq2                                       |(no matching net)                                   
  bias_nstack/avss = 76                             |                                                    
  bias_pstack/avss = 76                             |                                                    
                                                    |                                                    
Net: avss_uq0                                       |(no matching net)                                   
  bias_nstack/avss = 4                              |                                                    
  bias_pstack/avss = 4                              |                                                    
                                                    |                                                    
Net: avdd_uq1                                       |(no matching net)                                   
  bias_pstack/enb = 1                               |                                                    
  bias_pstack/avdd = 88                             |                                                    
---------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits bias_generator_idac_be bias_generator_idac_be
Flattening unmatched subcell s8_esd_res250only_small in circuit sky130_fd_io__pwrdet_vddd (0)(1 instance)
Flattening unmatched subcell s8_esd_res250_sub_small in circuit sky130_fd_io__pwrdet_vddd (0)(1 instance)
Flattening unmatched subcell sky130_fd_io__res250only_small in circuit sky130_fd_io__pwrdet_vddd (1)(1 instance)

Class sky130_fd_io__pwrdet_vddd (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_io__pwrdet_vddd                |Circuit 2: sky130_fd_io__pwrdet_vddd                
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__res_generic_po (1)                    |sky130_fd_pr__res_generic_po (3) **Mismatch**       
(no matching element)                               |sky130_fd_pr__pfet_g5v0d10v5 (12->6)                
(no matching element)                               |sky130_fd_pr__res_generic_nd__hv (4)                
(no matching element)                               |sky130_fd_pr__nfet_g5v0d10v5 (14->7)                
(no matching element)                               |sky130_fd_pr__nfet_05v0_nvt (20->2)                 
Number of devices: 1 **Mismatch**                   |Number of devices: 22 **Mismatch**                  
Number of nets: 2 **Mismatch**                      |Number of nets: 16 **Mismatch**                     
---------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: sky130_fd_io__pwrdet_vddd                |Circuit 2: sky130_fd_io__pwrdet_vddd                

---------------------------------------------------------------------------------------------------------
Net: s8_esd_res250only_small_0/rout                 |Net: vddd                                           
  sky130_fd_pr__res_generic_po/(1|2) = 1            |  sky130_fd_pr__res_generic_po/(1|2) = 1            
                                                    |  sky130_fd_pr__res_generic_nd__hv/(1|2) = 2        
                                                    |                                                    
Net: s8_esd_res250only_small_0/pad                  |Net: net100                                         
  sky130_fd_pr__res_generic_po/(1|2) = 1            |  sky130_fd_pr__res_generic_po/(1|2) = 1            
                                                    |  sky130_fd_pr__res_generic_nd__hv/(1|2) = 1        
                                                    |                                                    
(no matching net)                                   |Net: net138                                         
                                                    |  sky130_fd_pr__res_generic_nd__hv/(1|2) = 1        
                                                    |  sky130_fd_pr__res_generic_po/(1|2) = 1            
                                                    |                                                    
(no matching net)                                   |Net: net132                                         
                                                    |  sky130_fd_pr__res_generic_nd__hv/(1|2) = 1        
                                                    |  sky130_fd_pr__res_generic_po/(1|2) = 1            
                                                    |                                                    
(no matching net)                                   |Net: out                                            
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 1            
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1            
                                                    |                                                    
(no matching net)                                   |Net: net117                                         
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 2            
                                                    |                                                    
(no matching net)                                   |Net: p0                                             
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 1            
                                                    |  sky130_fd_pr__res_generic_nd__hv/(1|2) = 1        
                                                    |                                                    
(no matching net)                                   |Net: net182                                         
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 2            
                                                    |                                                    
(no matching net)                                   |Net: net178                                         
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 2            
                                                    |                                                    
(no matching net)                                   |Net: net194                                         
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 1            
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/2 = 1                
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1            
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/2 = 1                
                                                    |                                                    
(no matching net)                                   |Net: vssd                                           
                                                    |  sky130_fd_pr__res_generic_nd__hv/3 = 4            
                                                    |                                                    
(no matching net)                                   |Net: n2                                             
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/2 = 1                
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 1            
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/2 = 1                
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1            
                                                    |  sky130_fd_pr__nfet_05v0_nvt/2 = 1                 
                                                    |                                                    
(no matching net)                                   |Net: n1                                             
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/2 = 2                
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 1            
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/2 = 1                
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1            
                                                    |                                                    
(no matching net)                                   |Net: vddio_q                                        
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 5            
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/4 = 6                
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/2 = 1                
                                                    |  sky130_fd_pr__res_generic_nd__hv/(1|2) = 1        
                                                    |                                                    
(no matching net)                                   |Net: net129                                         
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/2 = 1                
                                                    |  sky130_fd_pr__res_generic_nd__hv/(1|2) = 1        
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/2 = 3                
                                                    |  sky130_fd_pr__nfet_05v0_nvt/2 = 1                 
                                                    |                                                    
(no matching net)                                   |Net: vssa                                           
                                                    |  sky130_fd_pr__res_generic_po/(1|2) = 2            
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 6            
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/4 = 7                
                                                    |  sky130_fd_pr__nfet_05v0_nvt/(1|3) = 4             
                                                    |  sky130_fd_pr__nfet_05v0_nvt/4 = 2                 
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/2 = 1                
---------------------------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: sky130_fd_io__pwrdet_vddd                |Circuit 2: sky130_fd_io__pwrdet_vddd                

---------------------------------------------------------------------------------------------------------
Instance: s8_esd_res250only_small_0//s8_esd_res250_ |Instance: sky130_fd_io__res250only_small:I0/sky130_ 
  (1,2) = (1,1)                                     |  (1,2) = (3,2)                                     
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__res_generic_po:RI299        
                                                    |  (1,2) = (22,22)                                   
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__res_generic_po:RI9          
                                                    |  (1,2) = (2,2)                                     
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__pfet_g5v0d10v5:I295         
                                                    |  (1,3) = (13,4)                                    
                                                    |  2 = 5                                             
                                                    |  4 = 13                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__pfet_g5v0d10v5:I297         
                                                    |  (1,3) = (13,2)                                    
                                                    |  2 = 4                                             
                                                    |  4 = 13                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__pfet_g5v0d10v5:I284         
                                                    |  (1,3) = (5,2)                                     
                                                    |  2 = 5                                             
                                                    |  4 = 13                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__pfet_g5v0d10v5:I285         
                                                    |  (1,3) = (5,2)                                     
                                                    |  2 = 6                                             
                                                    |  4 = 13                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__pfet_g5v0d10v5:I10          
                                                    |  (1,3) = (13,2)                                    
                                                    |  2 = 5                                             
                                                    |  4 = 13                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__pfet_g5v0d10v5:I20          
                                                    |  (1,3) = (13,13)                                   
                                                    |  2 = 13                                            
                                                    |  4 = 13                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__res_generic_nd__hv:RI2      
                                                    |  (1,2) = (2,2)                                     
                                                    |  3 = 4                                             
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__res_generic_nd__hv:RI3      
                                                    |  (1,2) = (13,2)                                    
                                                    |  3 = 4                                             
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__res_generic_nd__hv:RI12     
                                                    |  (1,2) = (3,3)                                     
                                                    |  3 = 4                                             
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__res_generic_nd__hv:RI11     
                                                    |  (1,2) = (6,2)                                     
                                                    |  3 = 4                                             
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__nfet_g5v0d10v5:I294         
                                                    |  (1,3) = (22,4)                                    
                                                    |  2 = 5                                             
                                                    |  4 = 22                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__nfet_g5v0d10v5:I296         
                                                    |  (1,3) = (22,2)                                    
                                                    |  2 = 4                                             
                                                    |  4 = 22                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__nfet_g5v0d10v5:I288         
                                                    |  (1,3) = (22,5)                                    
                                                    |  2 = 5                                             
                                                    |  4 = 22                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__nfet_g5v0d10v5:I291         
                                                    |  (1,3) = (2,2)                                     
                                                    |  2 = 6                                             
                                                    |  4 = 22                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__nfet_g5v0d10v5:I292         
                                                    |  (1,3) = (22,2)                                    
                                                    |  2 = 6                                             
                                                    |  4 = 22                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__nfet_g5v0d10v5:I289         
                                                    |  (1,3) = (5,2)                                     
                                                    |  2 = 6                                             
                                                    |  4 = 22                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__nfet_g5v0d10v5:I18          
                                                    |  (1,3) = (22,22)                                   
                                                    |  2 = 22                                            
                                                    |  4 = 22                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__nfet_05v0_nvt:I13           
                                                    |  (1,3) = (22,22)                                   
                                                    |  2 = 6                                             
                                                    |  4 = 22                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__nfet_05v0_nvt:I24           
                                                    |  (1,3) = (22,22)                                   
                                                    |  2 = 5                                             
                                                    |  4 = 22                                            
                                                    |                                                    
---------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits sky130_fd_io__pwrdet_vddd sky130_fd_io__pwrdet_vddd
Flattening unmatched subcell s8_esd_res250only_small in circuit sky130_fd_io__pwrdet_vddio (0)(1 instance)
Flattening unmatched subcell s8_esd_res250_sub_small in circuit sky130_fd_io__pwrdet_vddio (0)(1 instance)
Flattening unmatched subcell sky130_fd_io__pwrdet_inv_4 in circuit sky130_fd_io__pwrdet_vddio (1)(1 instance)
Flattening unmatched subcell sky130_fd_io__res250only_small in circuit sky130_fd_io__pwrdet_vddio (1)(1 instance)

Class sky130_fd_io__pwrdet_vddio (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_io__pwrdet_vddio               |Circuit 2: sky130_fd_io__pwrdet_vddio               
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__res_generic_po (1)                    |sky130_fd_pr__res_generic_po (1)                    
(no matching element)                               |sky130_fd_pr__pfet_g5v0d10v5 (19->7)                
(no matching element)                               |sky130_fd_pr__nfet_g5v0d10v5 (24->11)               
(no matching element)                               |sky130_fd_pr__nfet_05v0_nvt (20->1)                 
(no matching element)                               |sky130_fd_pr__res_generic_nd__hv (1)                
Number of devices: 1 **Mismatch**                   |Number of devices: 21 **Mismatch**                  
Number of nets: 2 **Mismatch**                      |Number of nets: 16 **Mismatch**                     
---------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: sky130_fd_io__pwrdet_vddio               |Circuit 2: sky130_fd_io__pwrdet_vddio               

---------------------------------------------------------------------------------------------------------
(no matching net)                                   |Net: net_1                                          
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/2 = 1                
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/2 = 1                
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1            
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 1            
                                                    |                                                    
(no matching net)                                   |Net: out                                            
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 1            
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1            
                                                    |                                                    
(no matching net)                                   |Net: net88                                          
                                                    |  sky130_fd_pr__res_generic_po/(1|2) = 1            
                                                    |  sky130_fd_pr__res_generic_nd__hv/(1|2) = 1        
                                                    |                                                    
(no matching net)                                   |Net: net126                                         
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 2            
                                                    |                                                    
(no matching net)                                   |Net: net118                                         
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 2            
                                                    |                                                    
(no matching net)                                   |Net: net106                                         
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 2            
                                                    |                                                    
(no matching net)                                   |Net: rst_por_hv_n                                   
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/2 = 1                
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/2 = 1                
                                                    |                                                    
(no matching net)                                   |Net: vccd                                           
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 1            
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/4 = 1                
                                                    |                                                    
(no matching net)                                   |Net: vssa                                           
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 9            
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/4 = 11               
                                                    |  sky130_fd_pr__nfet_05v0_nvt/(1|3) = 2             
                                                    |  sky130_fd_pr__nfet_05v0_nvt/4 = 1                 
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/2 = 1                
                                                    |                                                    
(no matching net)                                   |Net: vddd                                           
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 7            
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/4 = 6                
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/2 = 1                
                                                    |                                                    
(no matching net)                                   |Net: pre_out                                        
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 2            
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/2 = 1                
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 2            
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/2 = 1                
                                                    |                                                    
(no matching net)                                   |Net: out_1                                          
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/2 = 2                
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 2            
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/2 = 2                
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 1            
                                                    |                                                    
(no matching net)                                   |Net: vddio_r                                        
                                                    |  sky130_fd_pr__nfet_05v0_nvt/2 = 1                 
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/2 = 4                
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/2 = 1                
                                                    |  sky130_fd_pr__res_generic_nd__hv/(1|2) = 1        
                                                    |                                                    
(no matching net)                                   |Net: vddio_b                                        
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1            
                                                    |  sky130_fd_pr__nfet_g5v0d10v5/2 = 1                
                                                    |  sky130_fd_pr__pfet_g5v0d10v5/(1|3) = 1            
---------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------
Net: s8_esd_res250only_small_0/pad                  |Net: vssd                                           
  sky130_fd_pr__res_generic_po/(1|2) = 1            |  sky130_fd_pr__res_generic_nd__hv/3 = 1            
                                                    |                                                    
Net: s8_esd_res250only_small_0/rout                 |Net: vddio_q                                        
  sky130_fd_pr__res_generic_po/(1|2) = 1            |  sky130_fd_pr__res_generic_po/(1|2) = 1            
---------------------------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: sky130_fd_io__pwrdet_vddio               |Circuit 2: sky130_fd_io__pwrdet_vddio               

---------------------------------------------------------------------------------------------------------
(no matching instance)                              |Instance: sky130_fd_io__pwrdet_inv_4:I7/sky130_fd_p 
                                                    |  (1,3) = (14,2)                                    
                                                    |  2 = 4                                             
                                                    |  4 = 14                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__pfet_g5v0d10v5:I19          
                                                    |  (1,3) = (14,6)                                    
                                                    |  2 = 7                                             
                                                    |  4 = 14                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__pfet_g5v0d10v5:I15          
                                                    |  (1,3) = (14,4)                                    
                                                    |  2 = 7                                             
                                                    |  4 = 14                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__pfet_g5v0d10v5:I20          
                                                    |  (1,3) = (14,6)                                    
                                                    |  2 = 2                                             
                                                    |  4 = 14                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__pfet_g5v0d10v5:I18          
                                                    |  (1,3) = (3,2)                                     
                                                    |  2 = 7                                             
                                                    |  4 = 2                                             
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__pfet_g5v0d10v5:I14          
                                                    |  (1,3) = (14,7)                                    
                                                    |  2 = 6                                             
                                                    |  4 = 14                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__pfet_g5v0d10v5:I6           
                                                    |  (1,3) = (14,14)                                   
                                                    |  2 = 14                                            
                                                    |  4 = 14                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_io__pwrdet_inv_4:I7/sky130_fd_p 
                                                    |  (1,3) = (24,2)                                    
                                                    |  2 = 4                                             
                                                    |  4 = 24                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__nfet_g5v0d10v5:I21          
                                                    |  (1,3) = (6,2)                                     
                                                    |  2 = 7                                             
                                                    |  4 = 24                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__nfet_g5v0d10v5:I22          
                                                    |  (1,3) = (24,2)                                    
                                                    |  2 = 2                                             
                                                    |  4 = 24                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__nfet_g5v0d10v5:I16          
                                                    |  (1,3) = (24,4)                                    
                                                    |  2 = 7                                             
                                                    |  4 = 24                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__nfet_g5v0d10v5:I12          
                                                    |  (1,3) = (2,2)                                     
                                                    |  2 = 7                                             
                                                    |  4 = 24                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__nfet_g5v0d10v5:I17          
                                                    |  (1,3) = (24,7)                                    
                                                    |  2 = 6                                             
                                                    |  4 = 24                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__nfet_g5v0d10v5:I11          
                                                    |  (1,3) = (3,2)                                     
                                                    |  2 = 7                                             
                                                    |  4 = 24                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__nfet_g5v0d10v5:I13          
                                                    |  (1,3) = (24,2)                                    
                                                    |  2 = 7                                             
                                                    |  4 = 24                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__nfet_g5v0d10v5:I1           
                                                    |  (1,3) = (24,7)                                    
                                                    |  2 = 3                                             
                                                    |  4 = 24                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__nfet_g5v0d10v5:I0           
                                                    |  (1,3) = (24,6)                                    
                                                    |  2 = 7                                             
                                                    |  4 = 24                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__nfet_g5v0d10v5:I27          
                                                    |  (1,3) = (24,24)                                   
                                                    |  2 = 24                                            
                                                    |  4 = 24                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__nfet_05v0_nvt:I24           
                                                    |  (1,3) = (24,24)                                   
                                                    |  2 = 7                                             
                                                    |  4 = 24                                            
                                                    |                                                    
                                                    |                                                    
(no matching instance)                              |Instance: sky130_fd_pr__res_generic_nd__hv:RI25     
                                                    |  (1,2) = (7,2)                                     
                                                    |  3 = 1                                             
                                                    |                                                    
---------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------
Instance: s8_esd_res250only_small_0//s8_esd_res250_ |Instance: sky130_fd_io__res250only_small:I2/sky130_ 
  (1,2) = (1,1)                                     |  (1,2) = (2,1)                                     
---------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits sky130_fd_io__pwrdet_vddio sky130_fd_io__pwrdet_vddio
Flattening unmatched subcell sky130_fd_sc_hd__fill_1 in circuit brownout_dig (1)(30 instances)
Flattening unmatched subcell sky130_fd_sc_hd__fill_2 in circuit brownout_dig (1)(22 instances)
Flattening unmatched subcell sky130_fd_sc_hd__tapvpwrvgnd_1 in circuit brownout_dig (1)(27 instances)

Class brownout_dig (0):  Merged 79 parallel devices.
Class brownout_dig (1):  Merged 79 parallel devices.
Subcircuit summary:
Circuit 1: brownout_dig                             |Circuit 2: brownout_dig                             
----------------------------------------------------|----------------------------------------------------
sky130_fd_sc_hd__decap_6 (4->1)                     |sky130_fd_sc_hd__decap_6 (4->1)                     
sky130_fd_sc_hd__and3_1 (2)                         |sky130_fd_sc_hd__and3_1 (2)                         
sky130_fd_sc_hd__inv_2 (4)                          |sky130_fd_sc_hd__inv_2 (4)                          
sky130_fd_sc_hd__dfstp_1 (13)                       |sky130_fd_sc_hd__dfstp_1 (13)                       
sky130_fd_sc_hd__clkbuf_4 (9)                       |sky130_fd_sc_hd__clkbuf_4 (9)                       
sky130_fd_sc_hd__buf_2 (12)                         |sky130_fd_sc_hd__buf_2 (12)                         
sky130_fd_sc_hd__decap_3 (36->1)                    |sky130_fd_sc_hd__decap_3 (36->1)                    
sky130_fd_sc_hd__and3b_1 (7)                        |sky130_fd_sc_hd__and3b_1 (7)                        
sky130_ef_sc_hd__decap_12 (17->1)                   |sky130_ef_sc_hd__decap_12 (17->1)                   
sky130_fd_sc_hd__decap_4 (13->1)                    |sky130_fd_sc_hd__decap_4 (13->1)                    
sky130_fd_sc_hd__decap_8 (14->1)                    |sky130_fd_sc_hd__decap_8 (14->1)                    
sky130_fd_sc_hd__a21o_1 (2)                         |sky130_fd_sc_hd__a21o_1 (2)                         
sky130_fd_sc_hd__conb_1 (2)                         |sky130_fd_sc_hd__conb_1 (2)                         
sky130_fd_sc_hd__o21a_1 (1)                         |sky130_fd_sc_hd__o21a_1 (1)                         
sky130_fd_sc_hd__xor2_1 (3)                         |sky130_fd_sc_hd__xor2_1 (3)                         
sky130_fd_sc_hd__a21oi_1 (10)                       |sky130_fd_sc_hd__a21oi_1 (10)                       
sky130_fd_sc_hd__xnor2_1 (2)                        |sky130_fd_sc_hd__xnor2_1 (2)                        
sky130_fd_sc_hd__nand2_1 (4)                        |sky130_fd_sc_hd__nand2_1 (4)                        
sky130_fd_sc_hd__buf_1 (2)                          |sky130_fd_sc_hd__buf_1 (2)                          
sky130_fd_sc_hd__or2_1 (2)                          |sky130_fd_sc_hd__or2_1 (2)                          
sky130_fd_sc_hd__nor3b_1 (6)                        |sky130_fd_sc_hd__nor3b_1 (6)                        
sky130_fd_sc_hd__clkbuf_1 (3)                       |sky130_fd_sc_hd__clkbuf_1 (3)                       
sky130_fd_sc_hd__nor2_2 (1)                         |sky130_fd_sc_hd__nor2_2 (1)                         
sky130_fd_sc_hd__clkbuf_2 (1)                       |sky130_fd_sc_hd__clkbuf_2 (1)                       
sky130_fd_sc_hd__and2_1 (4)                         |sky130_fd_sc_hd__and2_1 (4)                         
sky130_fd_sc_hd__a31o_1 (3)                         |sky130_fd_sc_hd__a31o_1 (3)                         
sky130_fd_sc_hd__nor3_1 (2)                         |sky130_fd_sc_hd__nor3_1 (2)                         
sky130_fd_sc_hd__or3b_1 (1)                         |sky130_fd_sc_hd__or3b_1 (1)                         
sky130_fd_sc_hd__and2b_1 (1)                        |sky130_fd_sc_hd__and2b_1 (1)                        
sky130_fd_sc_hd__dlymetal6s2s_1 (6)                 |sky130_fd_sc_hd__dlymetal6s2s_1 (6)                 
sky130_fd_sc_hd__and4_2 (1)                         |sky130_fd_sc_hd__and4_2 (1)                         
sky130_fd_sc_hd__clkbuf_16 (3)                      |sky130_fd_sc_hd__clkbuf_16 (3)                      
sky130_fd_sc_hd__o31a_1 (1)                         |sky130_fd_sc_hd__o31a_1 (1)                         
sky130_fd_sc_hd__dfrtp_1 (3)                        |sky130_fd_sc_hd__dfrtp_1 (3)                        
sky130_fd_sc_hd__and4_1 (2)                         |sky130_fd_sc_hd__and4_1 (2)                         
sky130_fd_sc_hd__a21boi_1 (1)                       |sky130_fd_sc_hd__a21boi_1 (1)                       
sky130_fd_sc_hd__dlygate4sd3_1 (4)                  |sky130_fd_sc_hd__dlygate4sd3_1 (4)                  
sky130_fd_sc_hd__a22o_1 (1)                         |sky130_fd_sc_hd__a22o_1 (1)                         
sky130_fd_sc_hd__nor2_1 (1)                         |sky130_fd_sc_hd__nor2_1 (1)                         
sky130_fd_sc_hd__nand2b_1 (1)                       |sky130_fd_sc_hd__nand2b_1 (1)                       
Number of devices: 126                              |Number of devices: 126                              
Number of nets: 138                                 |Number of nets: 138                                 
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: brownout_dig                             |Circuit 2: brownout_dig                             
----------------------------------------------------|----------------------------------------------------
timed_out                                           |timed_out                                           
otrip_decoded[1]                                    |otrip_decoded[1]                                    
otrip_decoded[2]                                    |otrip_decoded[2]                                    
otrip_decoded[4]                                    |otrip_decoded[4]                                    
otrip_decoded[0]                                    |otrip_decoded[0]                                    
osc_ena                                             |osc_ena                                             
outb_unbuf                                          |outb_unbuf                                          
otrip_decoded[7]                                    |otrip_decoded[7]                                    
otrip_decoded[6]                                    |otrip_decoded[6]                                    
otrip_decoded[3]                                    |otrip_decoded[3]                                    
otrip_decoded[5]                                    |otrip_decoded[5]                                    
dcomp                                               |dcomp                                               
ena                                                 |ena                                                 
force_ena_rc_osc                                    |force_ena_rc_osc                                    
force_dis_rc_osc                                    |force_dis_rc_osc                                    
force_short_oneshot                                 |force_short_oneshot                                 
brout_filt                                          |brout_filt                                          
otrip[2]                                            |otrip[2]                                            
vtrip[2]                                            |vtrip[2]                                            
vtrip[0]                                            |vtrip[0]                                            
otrip[1]                                            |otrip[1]                                            
otrip[0]                                            |otrip[0]                                            
vtrip[1]                                            |vtrip[1]                                            
osc_ck                                              |osc_ck                                              
vtrip_decoded[3]                                    |vtrip_decoded[3]                                    
vtrip_decoded[5]                                    |vtrip_decoded[5]                                    
vtrip_decoded[6]                                    |vtrip_decoded[6]                                    
vtrip_decoded[1]                                    |vtrip_decoded[1]                                    
vtrip_decoded[2]                                    |vtrip_decoded[2]                                    
vtrip_decoded[4]                                    |vtrip_decoded[4]                                    
vtrip_decoded[0]                                    |vtrip_decoded[0]                                    
vtrip_decoded[7]                                    |vtrip_decoded[7]                                    
VGND                                                |VGND                                                
VPWR                                                |VPWR                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes brownout_dig and brownout_dig are equivalent.
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_1p41_DVQADA in circuit brownout_ana (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_2_LUWKLG in circuit brownout_ana (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__rf_pnp_05v5_W0p68L0p68 in circuit brownout_ana (0)(1 instance)

Class brownout_ana (0):  Merged 5 parallel devices.
Class brownout_ana (0):  Merged 19 series devices.
Subcircuit summary:
Circuit 1: brownout_ana                             |Circuit 2: brownout_ana                             
----------------------------------------------------|----------------------------------------------------
sky130_fd_sc_hd__inv_16 (4)                         |sky130_fd_sc_hd__inv_16 (4)                         
sky130_fd_pr__pfet_g5v0d10v5 (76)                   |sky130_fd_pr__pfet_g5v0d10v5 (76)                   
sky130_fd_pr__nfet_g5v0d10v5 (236->80)              |sky130_fd_pr__nfet_g5v0d10v5 (236->80)              
sky130_fd_pr__pfet_01v8_hvt (42)                    |sky130_fd_pr__pfet_01v8_hvt (42)                    
sky130_fd_pr__nfet_01v8 (38)                        |sky130_fd_pr__nfet_01v8 (38)                        
rstring_mux (1)                                     |rstring_mux (1)                                     
sky130_fd_sc_hd__inv_4 (5)                          |sky130_fd_sc_hd__inv_4 (5)                          
schmitt_trigger (1)                                 |schmitt_trigger (1)                                 
rc_osc (1)                                          |rc_osc (1)                                          
sky130_fd_pr__res_xhigh_po_1p41 (20->1)             |sky130_fd_pr__res_xhigh_po_1p41 (1)                 
sky130_fd_pr__cap_mim_m3_2 (6->1)                   |sky130_fd_pr__cap_mim_m3_2 (6->1)                   
ibias_gen (1)                                       |ibias_gen (1)                                       
sky130_fd_pr__pnp_05v5_W0p68L0p68 (1)               |sky130_fd_pr__pnp_05v5_W0p68L0p68 (1)               
comparator (2)                                      |comparator (2)                                      
Number of devices: 254                              |Number of devices: 254                              
Number of nets: 167                                 |Number of nets: 167                                 
---------------------------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: brownout_ana                             |Circuit 2: brownout_ana                             
----------------------------------------------------|----------------------------------------------------
avss                                                |avss                                                
avdd                                                |avdd                                                
vbg_1v2                                             |vbg_1v2                                             
itest                                               |itest                                               
ibg_200n                                            |ibg_200n                                            
osc_ck                                              |osc_ck                                              
osc_ena                                             |osc_ena                                             
outb_unbuf                                          |outb_unbuf                                          
dcomp                                               |dcomp                                               
vunder                                              |vunder                                              
brout_filt                                          |brout_filt                                          
outb                                                |outb                                                
comparator_1/vt                                     |(no pin, node is dummy_303)                         
comparator_0/vt                                     |(no pin, node is dummy_304)                         
dvdd                                                |dvdd                                                
dvss                                                |dvss                                                
vin_brout                                           |vin_brout                                           
vin_vunder                                          |vin_vunder                                          
ena                                                 |ena                                                 
otrip_decoded[7]                                    |otrip_decoded[7]                                    
otrip_decoded[6]                                    |otrip_decoded[6]                                    
otrip_decoded[5]                                    |otrip_decoded[5]                                    
otrip_decoded[4]                                    |otrip_decoded[4]                                    
otrip_decoded[3]                                    |otrip_decoded[3]                                    
otrip_decoded[2]                                    |otrip_decoded[2]                                    
otrip_decoded[1]                                    |otrip_decoded[1]                                    
otrip_decoded[0]                                    |otrip_decoded[0]                                    
isrc_sel                                            |isrc_sel                                            
vtrip_decoded[7]                                    |vtrip_decoded[7]                                    
vtrip_decoded[6]                                    |vtrip_decoded[6]                                    
vtrip_decoded[5]                                    |vtrip_decoded[5]                                    
vtrip_decoded[4]                                    |vtrip_decoded[4]                                    
vtrip_decoded[3]                                    |vtrip_decoded[3]                                    
vtrip_decoded[2]                                    |vtrip_decoded[2]                                    
vtrip_decoded[1]                                    |vtrip_decoded[1]                                    
vtrip_decoded[0]                                    |vtrip_decoded[0]                                    
---------------------------------------------------------------------------------------------------------
Cell pin lists for brownout_ana and brownout_ana altered to match.
Device classes brownout_ana and brownout_ana are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_QTPFY2 in circuit sbvfcm (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_QGRVRG in circuit sbvfcm (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_VCAG9S in circuit sbvfcm (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_ME6MQD in circuit sbvfcm (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_6H4ZLK in circuit sbvfcm (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_D2R37Y in circuit sbvfcm (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_5TKQ2R in circuit sbvfcm (0)(1 instance)

Removing zero-valued device vsrc from cell sbvfcm (1) makes a better match
Removing zero-valued device vsrc from cell sbvfcm (1) makes a better match
Removing zero-valued device vsrc from cell sbvfcm (1) makes a better match
Removing zero-valued device vsrc from cell sbvfcm (1) makes a better match
Making another compare attempt.

Class sbvfcm (0):  Merged 8 parallel devices.
Subcircuit summary:
Circuit 1: sbvfcm                                   |Circuit 2: sbvfcm                                   
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (13->6)                     |sky130_fd_pr__nfet_01v8 (6)                         
sky130_fd_pr__cap_mim_m3_1 (2->1)                   |sky130_fd_pr__cap_mim_m3_1 (2->1)                   
sky130_fd_pr__pfet_01v8 (2)                         |sky130_fd_pr__pfet_01v8 (2)                         
Number of devices: 9                                |Number of devices: 9                                
Number of nets: 12 **Mismatch**                     |Number of nets: 9 **Mismatch**                      
---------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: sbvfcm                                   |Circuit 2: sbvfcm                                   

---------------------------------------------------------------------------------------------------------
Net: vdd                                            |Net: vdd                                            
  sky130_fd_pr__cap_mim_m3_1/1 = 1                  |  sky130_fd_pr__cap_mim_m3_1/1 = 1                  
  sky130_fd_pr__pfet_01v8/(1|3) = 2                 |  sky130_fd_pr__pfet_01v8/(1|3) = 2                 
                                                    |  sky130_fd_pr__pfet_01v8/4 = 2                     
                                                    |                                                    
Net: vss                                            |Net: vss                                            
  sky130_fd_pr__nfet_01v8/(1|3) = 3                 |  sky130_fd_pr__nfet_01v8/(1|3) = 3                 
                                                    |  sky130_fd_pr__nfet_01v8/4 = 6                     
                                                    |                                                    
Net: VSUBS                                          |(no matching net)                                   
  sky130_fd_pr__nfet_01v8/4 = 6                     |                                                    
                                                    |                                                    
Net: XM8/w_n1196_n719#                              |(no matching net)                                   
  sky130_fd_pr__pfet_01v8/4 = 1                     |                                                    
                                                    |                                                    
Net: XM7/w_n1196_n719#                              |(no matching net)                                   
  sky130_fd_pr__pfet_01v8/4 = 1                     |                                                    
---------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits sbvfcm sbvfcm
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p69_H5FMR6 in circuit trim_res (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p69_H5TM75 in circuit trim_res (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_J222PV in circuit trim_res (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p69_D5BT6X in circuit trim_res (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p69_2G52HS in circuit trim_res (0)(1 instance)

Class trim_res (0):  Merged 4 parallel devices.
Class trim_res (0):  Merged 11 series devices.
Subcircuit summary:
Circuit 1: trim_res                                 |Circuit 2: trim_res                                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__res_xhigh_po_0p69 (15->4)             |sky130_fd_pr__res_xhigh_po_0p69 (4)                 
sky130_fd_pr__nfet_01v8 (8->4)                      |sky130_fd_pr__nfet_01v8 (4)                         
Number of devices: 8                                |Number of devices: 8                                
Number of nets: 10 **Mismatch**                     |Number of nets: 9 **Mismatch**                      
---------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: trim_res                                 |Circuit 2: trim_res                                 

---------------------------------------------------------------------------------------------------------
Net: A                                              |Net: A                                              
  sky130_fd_pr__nfet_01v8/(1|3) = 1                 |  sky130_fd_pr__nfet_01v8/(1|3) = 1                 
  sky130_fd_pr__res_xhigh_po_0p69/(1|2) = 1         |  sky130_fd_pr__res_xhigh_po_0p69/(1|2) = 1         
                                                    |                                                    
Net: B                                              |Net: B                                              
  sky130_fd_pr__res_xhigh_po_0p69/(1|2) = 1         |  sky130_fd_pr__res_xhigh_po_0p69/(1|2) = 1         
  sky130_fd_pr__nfet_01v8/(1|3) = 1                 |  sky130_fd_pr__nfet_01v8/(1|3) = 1                 
                                                    |  sky130_fd_pr__nfet_01v8/4 = 4                     
                                                    |  sky130_fd_pr__res_xhigh_po_0p69/3 = 4             
                                                    |                                                    
Net: VSUBS                                          |(no matching net)                                   
  sky130_fd_pr__res_xhigh_po_0p69/3 = 4             |                                                    
  sky130_fd_pr__nfet_01v8/4 = 4                     |                                                    
---------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits trim_res trim_res
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_QGMQL3 in circuit output_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_MMMA4V in circuit output_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_HS3BL4 in circuit output_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_W2FWA4 in circuit output_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_VCAG9S in circuit output_amp (0)(10 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_J222PV in circuit output_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_6H4ZLK in circuit output_amp (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_ST5LSM in circuit output_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_05v0_nvt_CXW7PW in circuit output_amp (0)(2 instances)

Removing zero-valued device vsrc from cell output_amp (1) makes a better match
Removing zero-valued device vsrc from cell output_amp (1) makes a better match
Removing zero-valued device vsrc from cell output_amp (1) makes a better match
Removing zero-valued device vsrc from cell output_amp (1) makes a better match
Removing zero-valued device vsrc from cell output_amp (1) makes a better match
Making another compare attempt.

Class output_amp (0):  Merged 14 parallel devices.
Subcircuit summary:
Circuit 1: output_amp                               |Circuit 2: output_amp                               
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (7->5)                      |sky130_fd_pr__nfet_01v8 (5)                         
sky130_fd_pr__cap_mim_m3_1 (10->1)                  |sky130_fd_pr__cap_mim_m3_1 (10->1)                  
sky130_fd_pr__pfet_01v8 (4->3)                      |sky130_fd_pr__pfet_01v8 (3)                         
sky130_fd_pr__nfet_05v0_nvt (4->2)                  |sky130_fd_pr__nfet_05v0_nvt (2)                     
Number of devices: 11                               |Number of devices: 11                               
Number of nets: 12 **Mismatch**                     |Number of nets: 11 **Mismatch**                     
---------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: output_amp                               |Circuit 2: output_amp                               

---------------------------------------------------------------------------------------------------------
Net: vss                                            |Net: vss                                            
  sky130_fd_pr__nfet_01v8/(1|3) = 3                 |  sky130_fd_pr__nfet_01v8/(1|3) = 3                 
                                                    |  sky130_fd_pr__nfet_01v8/4 = 5                     
                                                    |  sky130_fd_pr__nfet_05v0_nvt/4 = 2                 
                                                    |                                                    
Net: VSUBS                                          |(no matching net)                                   
  sky130_fd_pr__nfet_01v8/4 = 5                     |                                                    
  sky130_fd_pr__nfet_05v0_nvt/4 = 2                 |                                                    
---------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits output_amp output_amp

Cell sky130_fd_sc_hd__diode_2 (0) disconnected node: VGND
Cell sky130_fd_sc_hd__diode_2 (0) disconnected node: VPB
Cell sky130_fd_sc_hd__diode_2 (0) disconnected node: VPWR
Cell sky130_fd_sc_hd__diode_2 (1) disconnected node: VGND
Cell sky130_fd_sc_hd__diode_2 (1) disconnected node: VPB
Cell sky130_fd_sc_hd__diode_2 (1) disconnected node: VPWR
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__diode_2                 |Circuit 2: sky130_fd_sc_hd__diode_2                 
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__diode_pw2nd_05v5 (1)                  |sky130_fd_pr__diode_pw2nd_05v5 (1)                  
Number of devices: 1                                |Number of devices: 1                                
Number of nets: 2                                   |Number of nets: 2                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__diode_2                 |Circuit 2: sky130_fd_sc_hd__diode_2                 
----------------------------------------------------|----------------------------------------------------
VNB                                                 |VNB                                                 
DIODE                                               |DIODE                                               
VGND                                                |VGND                                                
VPB                                                 |VPB                                                 
VPWR                                                |VPWR                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__diode_2 and sky130_fd_sc_hd__diode_2 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_UNEQ2N in circuit comparator_final (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_VHBZVD in circuit comparator_final (0)(5 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_MJGQJ3 in circuit comparator_final (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_KLNSY6 in circuit comparator_final (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_KLAZY6 in circuit comparator_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_T4TNG7 in circuit comparator_final (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_SALWK2 in circuit comparator_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_FGK6VM in circuit comparator_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_FVGVKR in circuit comparator_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_KL3SY6 in circuit comparator_final (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_B8TQK3 in circuit comparator_final (0)(5 instances)

Removing zero-valued device vsrc from cell comparator_final (1) makes a better match
Making another compare attempt.

Class comparator_final (0):  Merged 12 parallel devices.
Class comparator_final (0):  Merged 3 series devices.
Subcircuit summary:
Circuit 1: comparator_final                         |Circuit 2: comparator_final                         
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (14->11)               |sky130_fd_pr__nfet_g5v0d10v5 (14->11)               
sky130_fd_pr__pfet_g5v0d10v5 (14->12)               |sky130_fd_pr__pfet_g5v0d10v5 (12)                   
sky130_fd_pr__nfet_01v8 (11->4)                     |sky130_fd_pr__nfet_01v8 (11->4)                     
sky130_fd_pr__res_xhigh_po_0p35 (4->1)              |sky130_fd_pr__res_xhigh_po_0p35 (1)                 
Number of devices: 28                               |Number of devices: 28                               
Number of nets: 22                                  |Number of nets: 22                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: comparator_final                         |Circuit 2: comparator_final                         
----------------------------------------------------|----------------------------------------------------
RST                                                 |RST                                                 
Vinp                                                |Vinp                                                
Vinn                                                |Vinn                                                
ibn180n                                             |ibn180n                                             
AVDD                                                |AVDD                                                
vo                                                  |vo                                                  
DVDD                                                |DVDD                                                
VSS                                                 |VSS                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes comparator_final and comparator_final are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_GHZ9W9 in circuit delayPulse_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_XPC8Y6 in circuit delayPulse_final (0)(15 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_L9ESAD in circuit delayPulse_final (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_2_2V27AY in circuit delayPulse_final (0)(2 instances)
Flattening unmatched subcell por_output_buffer in circuit delayPulse_final (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_PR763Z in circuit delayPulse_final (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_DD63S8 in circuit delayPulse_final (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_G7LLWL in circuit delayPulse_final (0)(5 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_PQJ659 in circuit delayPulse_final (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_U6B66J in circuit delayPulse_final (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_SKYQWJ in circuit delayPulse_final (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_KLZS5A in circuit delayPulse_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_5QNSAB in circuit delayPulse_final (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_69TNYL in circuit delayPulse_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_ESEQJ8 in circuit delayPulse_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_TBT74C in circuit delayPulse_final (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_SYBQJL in circuit delayPulse_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_KB5CJD in circuit delayPulse_final (0)(3 instances)
Flattening unmatched subcell por_output_driver_h in circuit delayPulse_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_CAF9E7 in circuit delayPulse_final (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_X6E435 in circuit delayPulse_final (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_X6XW7S in circuit delayPulse_final (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_2_RQPX7Z in circuit delayPulse_final (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_2_HYMU45 in circuit delayPulse_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_2_4PHTN9 in circuit delayPulse_final (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_EEU5EF in circuit delayPulse_final (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_RRZ644 in circuit delayPulse_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p69_KA8C77 in circuit delayPulse_final (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_6QC8WZ in circuit delayPulse_final (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_XSEQJ6 in circuit delayPulse_final (0)(1 instance)
Flattening unmatched subcell delayPulse_digital in circuit delayPulse_final (0)(1 instance)

Cell delayPulse_final (0) disconnected node: m2_1725_n286520#
Cell delayPulse_final (0) disconnected node: m2_1729_n290386#
Removing zero-valued device vsrc from cell delayPulse_final (1) makes a better match
Making another compare attempt.

Cell delayPulse_final (0) disconnected node: m2_1725_n286520#
Cell delayPulse_final (0) disconnected node: m2_1729_n290386#
Class delayPulse_final (0):  Merged 294 parallel devices.
Class delayPulse_final (0):  Merged 47 series devices.
Class delayPulse_final (1):  Merged 1 series devices.
Cell delayPulse_final (0) disconnected node: m2_1725_n286520#
Cell delayPulse_final (0) disconnected node: m2_1729_n290386#
Subcircuit summary:
Circuit 1: delayPulse_final                         |Circuit 2: delayPulse_final                         
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8 (168->26)                   |sky130_fd_pr__pfet_01v8 (87->26)                    
sky130_fd_pr__nfet_01v8 (74->20)                    |sky130_fd_pr__nfet_01v8 (72->20)                    
sky130_fd_pr__cap_mim_m3_2 (47->9)                  |sky130_fd_pr__cap_mim_m3_2 (47->9)                  
sky130_fd_pr__pfet_g5v0d10v5 (17->7)                |sky130_fd_pr__pfet_g5v0d10v5 (7)                    
levelShifter (1)                                    |levelShifter (1)                                    
sky130_fd_pr__nfet_g5v0d10v5 (19->7)                |sky130_fd_pr__nfet_g5v0d10v5 (16->7)                
sky130_fd_pr__cap_mim_m3_1 (47->9)                  |sky130_fd_pr__cap_mim_m3_1 (47->9)                  
sky130_fd_sc_hvl__inv_16 (2)                        |sky130_fd_sc_hvl__inv_16 (2)                        
sky130_fd_pr__res_xhigh_po_0p69 (48->1)             |sky130_fd_pr__res_xhigh_po_0p69 (2->1)              
sky130_fd_sc_ls__decap_4 (1)                        |sky130_fd_sc_ls__decap_4 (1)                        
sky130_fd_sc_ls__dfrtn_1 (1)                        |sky130_fd_sc_ls__dfrtn_1 (1)                        
TieH_1p8 (1)                                        |TieH_1p8 (1)                                        
sky130_fd_sc_ls__buf_8 (1)                          |sky130_fd_sc_ls__buf_8 (1)                          
sky130_fd_sc_ls__dfrtp_1 (1)                        |sky130_fd_sc_ls__dfrtp_1 (1)                        
sky130_fd_sc_ls__xor2_1 (1)                         |sky130_fd_sc_ls__xor2_1 (1)                         
Number of devices: 88                               |Number of devices: 88                               
Number of nets: 44                                  |Number of nets: 44                                  
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: delayPulse_final                         |Circuit 2: delayPulse_final                         
----------------------------------------------------|----------------------------------------------------
porb_h[0]                                           |porb_h[0]                                           
porb_h[1]                                           |porb_h[1]                                           
VCCH                                                |VCCH                                                
din                                                 |din                                                 
porb                                                |porb                                                
por                                                 |por                                                 
VSS                                                 |VSS                                                 
ibn180n                                             |ibn180n                                             
VCCL                                                |VCCL                                                
VT2                                                 |(no pin, node is VT2)                               
m2_1725_n286520#                                    |(no matching pin)                                   
m2_1729_n290386#                                    |(no matching pin)                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists for delayPulse_final and delayPulse_final altered to match.
Device classes delayPulse_final and delayPulse_final are equivalent.

Subcircuit summary:
Circuit 1: isolated_switch_large                    |Circuit 2: isolated_switch_large                    
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (24->8)                |sky130_fd_pr__nfet_g5v0d10v5 (24->8)                
sky130_fd_pr__pfet_g5v0d10v5 (8)                    |sky130_fd_pr__pfet_g5v0d10v5 (8)                    
sky130_fd_pr__nfet_01v8 (4)                         |sky130_fd_pr__nfet_01v8 (4)                         
sky130_fd_pr__pfet_01v8_hvt (4)                     |sky130_fd_pr__pfet_01v8_hvt (4)                     
sky130_fd_sc_hvl__diode_2 (2)                       |sky130_fd_sc_hvl__diode_2 (2)                       
isolated_switch_3 (1)                               |isolated_switch_3 (1)                               
sky130_fd_sc_hvl__inv_1 (1)                         |sky130_fd_sc_hvl__inv_1 (1)                         
Number of devices: 28                               |Number of devices: 28                               
Number of nets: 21                                  |Number of nets: 21                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: isolated_switch_large                    |Circuit 2: isolated_switch_large                    
----------------------------------------------------|----------------------------------------------------
avss                                                |avss                                                
out                                                 |out                                                 
in                                                  |in                                                  
avdd                                                |avdd                                                
dvss                                                |dvss                                                
dvdd                                                |dvdd                                                
off                                                 |off                                                 
on                                                  |on                                                  
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes isolated_switch_large and isolated_switch_large are equivalent.

Class audiodac_drv_latch (0):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: audiodac_drv_latch                       |Circuit 2: audiodac_drv_latch                       
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (4->2)                 |sky130_fd_pr__nfet_g5v0d10v5 (2)                    
sky130_fd_pr__pfet_g5v0d10v5 (4->2)                 |sky130_fd_pr__pfet_g5v0d10v5 (2)                    
Number of devices: 4                                |Number of devices: 4                                
Number of nets: 4                                   |Number of nets: 4                                   
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: audiodac_drv_latch                       |Circuit 2: audiodac_drv_latch                       
----------------------------------------------------|----------------------------------------------------
in_n                                                |in_n                                                
in_p                                                |in_p                                                
vdd_hi                                              |vdd_hi                                              
vss                                                 |vss                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes audiodac_drv_latch and audiodac_drv_latch are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_CYU746 in circuit audiodac_drv_lite_half (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_QABAEG in circuit audiodac_drv_lite_half (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_MJGQJ3__0 in circuit audiodac_drv_lite_half (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_RX3AJQ in circuit audiodac_drv_lite_half (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_YSH3F7 in circuit audiodac_drv_lite_half (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_QCNVDG in circuit audiodac_drv_lite_half (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_WECJAU in circuit audiodac_drv_lite_half (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_54K6JW in circuit audiodac_drv_lite_half (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_HKUKAU in circuit audiodac_drv_lite_half (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_3QQKN5 in circuit audiodac_drv_lite_half (0)(1 instance)

Class audiodac_drv_lite_half (0):  Merged 79 parallel devices.
Subcircuit summary:
Circuit 1: audiodac_drv_lite_half                   |Circuit 2: audiodac_drv_lite_half                   
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (58->5)                |sky130_fd_pr__pfet_g5v0d10v5 (8->5)                 
sky130_fd_pr__nfet_g5v0d10v5 (31->5)                |sky130_fd_pr__nfet_g5v0d10v5 (6->5)                 
Number of devices: 10                               |Number of devices: 10                               
Number of nets: 8                                   |Number of nets: 8                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: audiodac_drv_lite_half                   |Circuit 2: audiodac_drv_lite_half                   
----------------------------------------------------|----------------------------------------------------
out                                                 |out                                                 
in                                                  |in                                                  
crosscon                                            |crosscon                                            
vdd_hi                                              |vdd_hi                                              
vss                                                 |vss                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes audiodac_drv_lite_half and audiodac_drv_lite_half are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_U85QGS in circuit audiodac_drv_ls (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_B24TY6 in circuit audiodac_drv_ls (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_05v0_nvt_ARHMTT in circuit audiodac_drv_ls (0)(2 instances)

Class audiodac_drv_ls (0):  Merged 34 parallel devices.
Subcircuit summary:
Circuit 1: audiodac_drv_ls                          |Circuit 2: audiodac_drv_ls                          
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (20->2)                     |sky130_fd_pr__nfet_01v8 (2)                         
sky130_fd_pr__pfet_g5v0d10v5 (10->2)                |sky130_fd_pr__pfet_g5v0d10v5 (2)                    
sky130_fd_pr__nfet_05v0_nvt (10->2)                 |sky130_fd_pr__nfet_05v0_nvt (2)                     
Number of devices: 6                                |Number of devices: 6                                
Number of nets: 9                                   |Number of nets: 9                                   
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: audiodac_drv_ls                          |Circuit 2: audiodac_drv_ls                          
----------------------------------------------------|----------------------------------------------------
vdd_hi                                              |vdd_hi                                              
out_p                                               |out_p                                               
out_n                                               |out_n                                               
vdd_lo                                              |vdd_lo                                              
in_n                                                |in_n                                                
in_p                                                |in_p                                                
VSUBS                                               |vss_lo **Mismatch**                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists for audiodac_drv_ls and audiodac_drv_ls altered to match.
Device classes audiodac_drv_ls and audiodac_drv_ls are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_YHAZV5 in circuit ov_level_shifter (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_37RBXE in circuit ov_level_shifter (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_EEVBR7 in circuit ov_level_shifter (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_MG6U6H in circuit ov_level_shifter (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_J2L9Q3 in circuit ov_level_shifter (0)(1 instance)

Subcircuit summary:
Circuit 1: ov_level_shifter                         |Circuit 2: ov_level_shifter                         
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (2)                    |sky130_fd_pr__pfet_g5v0d10v5 (2)                    
sky130_fd_pr__diode_pw2nd_05v5 (1)                  |sky130_fd_pr__diode_pw2nd_05v5 (1)                  
sky130_fd_pr__nfet_g5v0d10v5 (2)                    |sky130_fd_pr__nfet_g5v0d10v5 (2)                    
sky130_fd_pr__nfet_01v8 (1)                         |sky130_fd_pr__nfet_01v8 (1)                         
sky130_fd_pr__pfet_01v8 (1)                         |sky130_fd_pr__pfet_01v8 (1)                         
Number of devices: 7                                |Number of devices: 7                                
Number of nets: 8                                   |Number of nets: 8                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: ov_level_shifter                         |Circuit 2: ov_level_shifter                         
----------------------------------------------------|----------------------------------------------------
dvdd                                                |dvdd                                                
in                                                  |in                                                  
avdd                                                |avdd                                                
avss                                                |avss                                                
dvss                                                |dvss                                                
out_b                                               |out_b                                               
out                                                 |out                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes ov_level_shifter and ov_level_shifter are equivalent.
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_F6RBXN in circuit ov_multiplexer (0)(12 instances)
Flattening unmatched subcell trans_gate_m in circuit ov_multiplexer (0)(30 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_6H9SQ3 in circuit ov_multiplexer (0)(30 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_CY564Z in circuit ov_multiplexer (0)(30 instances)
Flattening unmatched subcell trans_gate_mux in circuit ov_multiplexer (1)(30 instances)

Class ov_multiplexer (0):  Merged 4 parallel devices.
Class ov_multiplexer (1):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: ov_multiplexer                           |Circuit 2: ov_multiplexer                           
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__diode_pw2nd_05v5 (12->8)              |sky130_fd_pr__diode_pw2nd_05v5 (12->8)              
sky130_fd_pr__pfet_g5v0d10v5 (30)                   |sky130_fd_pr__pfet_g5v0d10v5 (30)                   
sky130_fd_pr__nfet_g5v0d10v5 (30)                   |sky130_fd_pr__nfet_g5v0d10v5 (30)                   
Number of devices: 68                               |Number of devices: 68                               
Number of nets: 45 **Mismatch**                     |Number of nets: 41 **Mismatch**                     
---------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: ov_multiplexer                           |Circuit 2: ov_multiplexer                           

---------------------------------------------------------------------------------------------------------
Net: avdd                                           |Net: avdd                                           
  sky130_fd_pr__pfet_g5v0d10v5/4 = 4                |  sky130_fd_pr__pfet_g5v0d10v5/4 = 30               
                                                    |                                                    
Net: avdd_uq1                                       |(no matching net)                                   
  sky130_fd_pr__pfet_g5v0d10v5/4 = 8                |                                                    
                                                    |                                                    
Net: avdd_uq2                                       |(no matching net)                                   
  sky130_fd_pr__pfet_g5v0d10v5/4 = 8                |                                                    
                                                    |                                                    
Net: avdd_uq3                                       |(no matching net)                                   
  sky130_fd_pr__pfet_g5v0d10v5/4 = 8                |                                                    
                                                    |                                                    
Net: avdd_uq0                                       |(no matching net)                                   
  sky130_fd_pr__pfet_g5v0d10v5/4 = 2                |                                                    
---------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits ov_multiplexer ov_multiplexer
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_1p41_LV9PDH in circuit ov_voltage_divider (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_1p41_H3F4MM in circuit ov_voltage_divider (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_SB5CJ8 in circuit ov_voltage_divider (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_F6RBXN in circuit ov_voltage_divider (0)(1 instance)

Class ov_voltage_divider (0):  Merged 101 parallel devices.
Class ov_voltage_divider (0):  Merged 121 series devices.
Class ov_voltage_divider (1):  Merged 1 parallel devices.
Class ov_voltage_divider (1):  Merged 121 series devices.
Subcircuit summary:
Circuit 1: ov_voltage_divider                       |Circuit 2: ov_voltage_divider                       
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__res_xhigh_po_1p41 (240->18)           |sky130_fd_pr__res_xhigh_po_1p41 (240->18)           
sky130_fd_pr__nfet_g5v0d10v5 (1)                    |sky130_fd_pr__nfet_g5v0d10v5 (1)                    
sky130_fd_pr__diode_pw2nd_05v5 (1)                  |sky130_fd_pr__diode_pw2nd_05v5 (1)                  
Number of devices: 20                               |Number of devices: 20                               
Number of nets: 20                                  |Number of nets: 20                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: ov_voltage_divider                       |Circuit 2: ov_voltage_divider                       
----------------------------------------------------|----------------------------------------------------
avdd                                                |avdd                                                
ena                                                 |ena                                                 
out_1111                                            |out_1111                                            
out_0001                                            |out_0001                                            
out_1110                                            |out_1110                                            
out_1100                                            |out_1100                                            
out_1011                                            |out_1011                                            
out_0101                                            |out_0101                                            
out_1010                                            |out_1010                                            
out_1001                                            |out_1001                                            
out_0111                                            |out_0111                                            
out_1000                                            |out_1000                                            
out_0110                                            |out_0110                                            
out_0100                                            |out_0100                                            
out_1101                                            |out_1101                                            
out_0011                                            |out_0011                                            
out_0010                                            |out_0010                                            
out_0000                                            |out_0000                                            
avss                                                |avss                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes ov_voltage_divider and ov_voltage_divider are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_XTWSDC in circuit comp_hyst (0)(9 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_7ZF23Z in circuit comp_hyst (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_V433WY in circuit comp_hyst (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_C2YSV5 in circuit comp_hyst (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_J2L9E5 in circuit comp_hyst (0)(20 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_GGMWVD in circuit comp_hyst (0)(5 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_CDT3CS in circuit comp_hyst (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_CD9S2Z in circuit comp_hyst (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_F6RBXN in circuit comp_hyst (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_3HBZVM in circuit comp_hyst (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_697RXD in circuit comp_hyst (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_4T6WVE in circuit comp_hyst (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_6975WM in circuit comp_hyst (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_DEN7YK in circuit comp_hyst (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_G3L97A in circuit comp_hyst (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_C8TQ3N in circuit comp_hyst (0)(1 instance)

Class comp_hyst (0):  Merged 48 parallel devices.
Class comp_hyst (1):  Merged 48 parallel devices.
Subcircuit summary:
Circuit 1: comp_hyst                                |Circuit 2: comp_hyst                                
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8 (43->10)                    |sky130_fd_pr__pfet_01v8 (43->10)                    
sky130_fd_pr__nfet_01v8 (8)                         |sky130_fd_pr__nfet_01v8 (8)                         
trans_gate (1)                                      |trans_gate (1)                                      
sky130_fd_pr__nfet_g5v0d10v5 (18->3)                |sky130_fd_pr__nfet_g5v0d10v5 (18->3)                
sky130_fd_pr__diode_pw2nd_05v5 (3)                  |sky130_fd_pr__diode_pw2nd_05v5 (3)                  
Number of devices: 25                               |Number of devices: 25                               
Number of nets: 13                                  |Number of nets: 13                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: comp_hyst                                |Circuit 2: comp_hyst                                
----------------------------------------------------|----------------------------------------------------
vin                                                 |vin                                                 
vref                                                |vref                                                
ibias                                               |ibias                                               
ena                                                 |ena                                                 
out                                                 |out                                                 
dvss                                                |dvss                                                
dvdd                                                |dvdd                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes comp_hyst and comp_hyst are equivalent.

Subcircuit summary:
Circuit 1: isolated_switch_xlarge                   |Circuit 2: isolated_switch_xlarge                   
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (24->8)                |sky130_fd_pr__nfet_g5v0d10v5 (24->8)                
sky130_fd_pr__pfet_g5v0d10v5 (8)                    |sky130_fd_pr__pfet_g5v0d10v5 (8)                    
sky130_fd_pr__nfet_01v8 (4)                         |sky130_fd_pr__nfet_01v8 (4)                         
sky130_fd_pr__pfet_01v8_hvt (4)                     |sky130_fd_pr__pfet_01v8_hvt (4)                     
isolated_switch_4 (1)                               |isolated_switch_4 (1)                               
sky130_fd_sc_hvl__diode_2 (2)                       |sky130_fd_sc_hvl__diode_2 (2)                       
sky130_fd_sc_hvl__inv_1 (1)                         |sky130_fd_sc_hvl__inv_1 (1)                         
Number of devices: 28                               |Number of devices: 28                               
Number of nets: 21                                  |Number of nets: 21                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: isolated_switch_xlarge                   |Circuit 2: isolated_switch_xlarge                   
----------------------------------------------------|----------------------------------------------------
avss                                                |avss                                                
out                                                 |out                                                 
in                                                  |in                                                  
avdd                                                |avdd                                                
dvss                                                |dvss                                                
dvdd                                                |dvdd                                                
off                                                 |off                                                 
on                                                  |on                                                  
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes isolated_switch_xlarge and isolated_switch_xlarge are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_QXBCRM in circuit buffer (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_B5H3CA in circuit buffer (0)(2 instances)

Subcircuit summary:
Circuit 1: buffer                                   |Circuit 2: buffer                                   
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (3)                         |sky130_fd_pr__nfet_01v8 (3)                         
sky130_fd_pr__pfet_01v8_lvt (2)                     |sky130_fd_pr__pfet_01v8_lvt (2)                     
Number of devices: 5                                |Number of devices: 5                                
Number of nets: 7                                   |Number of nets: 7                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: buffer                                   |Circuit 2: buffer                                   
----------------------------------------------------|----------------------------------------------------
output                                              |output                                              
vss                                                 |vss                                                 
vdd                                                 |vdd                                                 
vbias                                               |vbias                                               
input                                               |input                                               
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes buffer and buffer are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_4V4BDM in circuit level_shifter_up (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_8T5BGA in circuit level_shifter_up (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_C5EREZ in circuit level_shifter_up (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_S48KL6 in circuit level_shifter_up (0)(1 instance)

Class level_shifter_up (0):  Merged 1 parallel devices.
Subcircuit summary:
Circuit 1: level_shifter_up                         |Circuit 2: level_shifter_up                         
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (4->3)                 |sky130_fd_pr__pfet_g5v0d10v5 (3)                    
sky130_fd_pr__nfet_g5v0d10v5 (3)                    |sky130_fd_pr__nfet_g5v0d10v5 (3)                    
Number of devices: 6                                |Number of devices: 6                                
Number of nets: 8                                   |Number of nets: 8                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: level_shifter_up                         |Circuit 2: level_shifter_up                         
----------------------------------------------------|----------------------------------------------------
VSUBS                                               |GND_LV **Mismatch**                                 
VDD_LV                                              |VDD_LV                                              
x_lv                                                |x_lv                                                
x_hv                                                |x_hv                                                
xb_hv                                               |xb_hv                                               
m1_380_440#                                         |(no pin, node is xb_lv)                             
GND_HV                                              |GND_HV                                              
VDD_HV                                              |VDD_HV                                              
---------------------------------------------------------------------------------------------------------
Cell pin lists for level_shifter_up and level_shifter_up altered to match.
Device classes level_shifter_up and level_shifter_up are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_PVEW3M in circuit Stage0_clk_inv (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_XPB8Y6 in circuit Stage0_clk_inv (0)(2 instances)

Subcircuit summary:
Circuit 1: Stage0_clk_inv                           |Circuit 2: Stage0_clk_inv                           
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (2)                         |sky130_fd_pr__nfet_01v8 (2)                         
sky130_fd_pr__pfet_01v8 (2)                         |sky130_fd_pr__pfet_01v8 (2)                         
Number of devices: 4                                |Number of devices: 4                                
Number of nets: 5                                   |Number of nets: 5                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: Stage0_clk_inv                           |Circuit 2: Stage0_clk_inv                           
----------------------------------------------------|----------------------------------------------------
clka                                                |clka                                                
clk                                                 |clk                                                 
clkb                                                |clkb                                                
dvddb                                               |dvddb                                               
dvss                                                |dvss                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes Stage0_clk_inv and Stage0_clk_inv are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_hvt_3HBZVM in circuit Stage2_latch (0)(10 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_03v3_nvt_WSEQJ8 in circuit Stage2_latch (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_PVEW3M in circuit Stage2_latch (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_3HY9VM in circuit Stage2_latch (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_03v3_nvt_UNEQ2N in circuit Stage2_latch (0)(4 instances)

Class Stage2_latch (0):  Merged 5 parallel devices.
Subcircuit summary:
Circuit 1: Stage2_latch                             |Circuit 2: Stage2_latch                             
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (10->5)                 |sky130_fd_pr__pfet_01v8_hvt (10->5)                 
sky130_fd_pr__nfet_03v3_nvt (5)                     |sky130_fd_pr__nfet_03v3_nvt (5)                     
sky130_fd_pr__nfet_01v8 (1)                         |sky130_fd_pr__nfet_01v8 (1)                         
sky130_fd_pr__pfet_01v8 (1)                         |sky130_fd_pr__pfet_01v8 (1)                         
Number of devices: 12                               |Number of devices: 12                               
Number of nets: 13                                  |Number of nets: 13                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: Stage2_latch                             |Circuit 2: Stage2_latch                             
----------------------------------------------------|----------------------------------------------------
enab                                                |enab                                                
opos                                                |opos                                                
oneg                                                |oneg                                                
vout                                                |vout                                                
dvdd                                                |dvdd                                                
dvss                                                |dvss                                                
clkb                                                |clkb                                                
dvddb                                               |dvddb                                               
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes Stage2_latch and Stage2_latch are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_FGL9FS in circuit Stage1 (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_E2TVSU in circuit Stage1 (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_FJGQ2Y in circuit Stage1 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_03v3_nvt_FJGQ2Y in circuit Stage1 (0)(2 instances)

Class Stage1 (0):  Merged 53 parallel devices.
Subcircuit summary:
Circuit 1: Stage1                                   |Circuit 2: Stage1                                   
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (26->10)               |sky130_fd_pr__nfet_g5v0d10v5 (26->10)               
sky130_fd_pr__pfet_g5v0d10v5 (64->12)               |sky130_fd_pr__pfet_g5v0d10v5 (16->12)               
sky130_fd_pr__nfet_01v8 (4)                         |sky130_fd_pr__nfet_01v8 (4)                         
sky130_fd_pr__pfet_01v8_hvt (4)                     |sky130_fd_pr__pfet_01v8_hvt (4)                     
sky130_fd_pr__nfet_03v3_nvt (2->1)                  |sky130_fd_pr__nfet_03v3_nvt (2->1)                  
Number of devices: 31                               |Number of devices: 31                               
Number of nets: 25                                  |Number of nets: 25                                  
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: Stage1                                   |Circuit 2: Stage1                                   
----------------------------------------------------|----------------------------------------------------
w_608_n4573#                                        |(no pin, node is net3)                              
vinp                                                |vinp                                                
vinn                                                |vinn                                                
avdd                                                |avdd                                                
dvss                                                |dvss                                                
dvdd                                                |dvdd                                                
oneg                                                |oneg                                                
opos                                                |opos                                                
avss                                                |avss                                                
enab                                                |enab                                                
clka                                                |clka                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists for Stage1 and Stage1 altered to match.
Device classes Stage1 and Stage1 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_PVEW3M in circuit Stage0_ena_inv (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_XPB8Y6 in circuit Stage0_ena_inv (0)(1 instance)

Subcircuit summary:
Circuit 1: Stage0_ena_inv                           |Circuit 2: Stage0_ena_inv                           
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_01v8 (1)                         |sky130_fd_pr__nfet_01v8 (1)                         
sky130_fd_pr__pfet_01v8 (1)                         |sky130_fd_pr__pfet_01v8 (1)                         
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 4                                   |Number of nets: 4                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: Stage0_ena_inv                           |Circuit 2: Stage0_ena_inv                           
----------------------------------------------------|----------------------------------------------------
enab                                                |enab                                                
ena                                                 |ena                                                 
dvdd                                                |dvdd                                                
dvss                                                |dvss                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes Stage0_ena_inv and Stage0_ena_inv are equivalent.

Cell EF_SW_RST (0) disconnected node: DVDD
Cell EF_SW_RST (0) disconnected node: DVSS
Cell EF_SW_RST (0) disconnected node: m3_2464_n194#
Cell EF_SW_RST (0) disconnected node: m3_1864_n2876#
Cell EF_SW_RST (1) disconnected node: DVSS
Subcircuit summary:
Circuit 1: EF_SW_RST                                |Circuit 2: EF_SW_RST                                
----------------------------------------------------|----------------------------------------------------
simple_analog_switch (2)                            |simple_analog_switch (2)                            
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 7                                   |Number of nets: 7                                   
---------------------------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: EF_SW_RST                                |Circuit 2: EF_SW_RST                                
----------------------------------------------------|----------------------------------------------------
VP1                                                 |VP1                                                 
VP2                                                 |VP2                                                 
HOLDB                                               |HOLDB                                               
HOLD                                                |HOLD                                                
AVSS                                                |AVSS                                                
VIN                                                 |VIN                                                 
AVDD                                                |AVDD                                                
DVSS                                                |DVSS                                                
DVDD                                                |(no matching pin)                                   
m3_2464_n194#                                       |(no matching pin)                                   
m3_1864_n2876#                                      |(no matching pin)                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes EF_SW_RST and EF_SW_RST are equivalent.

Cell EF_AMUX0201_ARRAY1 (0) disconnected node: DVDD
Subcircuit summary:
Circuit 1: EF_AMUX0201_ARRAY1                       |Circuit 2: EF_AMUX0201_ARRAY1                       
----------------------------------------------------|----------------------------------------------------
EF_AMUX21x (12)                                     |EF_AMUX21x (12)                                     
Number of devices: 12                               |Number of devices: 12                               
Number of nets: 32 **Mismatch**                     |Number of nets: 31 **Mismatch**                     
---------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: EF_AMUX0201_ARRAY1                       |Circuit 2: EF_AMUX0201_ARRAY1                       

---------------------------------------------------------------------------------------------------------
Net: x4/selcm                                       |Net: RST                                            
  EF_AMUX21x/selcm = 6                              |  EF_AMUX21x/selcm = 12                             
                                                    |                                                    
Net: x9/selcm                                       |(no matching net)                                   
  EF_AMUX21x/selcm = 6                              |                                                    
---------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits EF_AMUX0201_ARRAY1 EF_AMUX0201_ARRAY1
Flattening unmatched subcell cap_array_half in circuit EF_BANK_CAP_12 (0)(2 instances)
Flattening unmatched subcell cdac_unit_cap in circuit EF_BANK_CAP_12 (0)(180 instances)
Flattening unmatched subcell cdac_ratioed_cap in circuit EF_BANK_CAP_12 (0)(10 instances)
Flattening unmatched subcell EF_LSB_CAP in circuit EF_BANK_CAP_12 (1)(1 instance)
Flattening unmatched subcell EF_MSB_CAP in circuit EF_BANK_CAP_12 (1)(1 instance)
Flattening unmatched subcell EF_SC_CAP in circuit EF_BANK_CAP_12 (1)(1 instance)

Cell EF_BANK_CAP_12 (0) disconnected node: w_58549_n26640#
Class EF_BANK_CAP_12 (0):  Merged 350 parallel devices.
Class EF_BANK_CAP_12 (1):  Merged 4 parallel devices.
Cell EF_BANK_CAP_12 (0) disconnected node: w_58549_n26640#
Subcircuit summary:
Circuit 1: EF_BANK_CAP_12                           |Circuit 2: EF_BANK_CAP_12                           
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__cap_mim_m3_1 (190->15)                |sky130_fd_pr__cap_mim_m3_1 (190->15)                
sky130_fd_pr__cap_mim_m3_2 (190->15)                |sky130_fd_pr__cap_mim_m3_2 (190->15)                
Number of devices: 30                               |Number of devices: 30                               
Number of nets: 16                                  |Number of nets: 16                                  
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: EF_BANK_CAP_12                           |Circuit 2: EF_BANK_CAP_12                           
----------------------------------------------------|----------------------------------------------------
VP1                                                 |VP1                                                 
VP2                                                 |VP2                                                 
D1                                                  |D1                                                  
D2                                                  |D2                                                  
D3                                                  |D3                                                  
D4                                                  |D4                                                  
D5                                                  |D5                                                  
D0                                                  |D0                                                  
Vref                                                |Vref                                                
D8                                                  |D8                                                  
D10                                                 |D10                                                 
D9                                                  |D9                                                  
D6                                                  |D6                                                  
D7                                                  |D7                                                  
D11                                                 |D11                                                 
VSS                                                 |VSS                                                 
w_58549_n26640#                                     |(no matching pin)                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes EF_BANK_CAP_12 and EF_BANK_CAP_12 are equivalent.

Class cdac_lvlshift_array (0):  Merged 14 parallel devices.
Class cdac_lvlshift_array (1):  Merged 14 parallel devices.
Subcircuit summary:
Circuit 1: cdac_lvlshift_array                      |Circuit 2: cdac_lvlshift_array                      
----------------------------------------------------|----------------------------------------------------
sky130_fd_sc_hvl__decap_4 (15->1)                   |sky130_fd_sc_hvl__decap_4 (15->1)                   
sky130_fd_sc_hvl__inv_2 (1)                         |sky130_fd_sc_hvl__inv_2 (1)                         
sky130_fd_sc_hvl__diode_2 (14)                      |sky130_fd_sc_hvl__diode_2 (14)                      
sky130_fd_pr__nfet_g5v0d10v5 (168->56)              |sky130_fd_pr__nfet_g5v0d10v5 (168->56)              
sky130_fd_pr__pfet_g5v0d10v5 (56)                   |sky130_fd_pr__pfet_g5v0d10v5 (56)                   
sky130_fd_pr__nfet_01v8 (28)                        |sky130_fd_pr__nfet_01v8 (28)                        
sky130_fd_pr__pfet_01v8_hvt (28)                    |sky130_fd_pr__pfet_01v8_hvt (28)                    
Number of devices: 184                              |Number of devices: 184                              
Number of nets: 102                                 |Number of nets: 102                                 
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: cdac_lvlshift_array                      |Circuit 2: cdac_lvlshift_array                      
----------------------------------------------------|----------------------------------------------------
SEL11_3P3                                           |sel11_3p3                                           
SEL10_3P3                                           |sel10_3p3                                           
SEL8_3P3                                            |sel8_3p3                                            
SEL9_3P3                                            |sel9_3p3                                            
SEL7_3P3                                            |sel7_3p3                                            
SEL6_3P3                                            |sel6_3p3                                            
SEL4_3P3                                            |sel4_3p3                                            
SEL5_3P3                                            |sel5_3p3                                            
SEL3_3P3                                            |sel3_3p3                                            
SEL1_3P3                                            |sel1_3p3                                            
SEL2_3P3                                            |sel2_3p3                                            
RST_3P3                                             |rst_3p3                                             
SEL0_3P3                                            |sel0_3p3                                            
VDD1P8                                              |vdd1p8                                              
HOLDB_3P3                                           |holdb_3p3                                           
HOLD                                                |hold                                                
SEL7                                                |sel7                                                
SEL6                                                |sel6                                                
SEL4                                                |sel4                                                
SEL5                                                |sel5                                                
SEL3                                                |sel3                                                
SEL1                                                |sel1                                                
SEL2                                                |sel2                                                
SEL11                                               |sel11                                               
RST                                                 |rst                                                 
SEL9                                                |sel9                                                
SEL10                                               |sel10                                               
SEL0                                                |sel0                                                
SEL8                                                |sel8                                                
HOLD_3P3                                            |hold_3p3                                            
VDD3P3                                              |vdd3p3                                              
VSS                                                 |vss                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cdac_lvlshift_array and cdac_lvlshift_array are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_AQ2WAW in circuit follower_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_UNEQFS in circuit follower_amp (0)(5 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_KLJMY6 in circuit follower_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_KLWMS5 in circuit follower_amp (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_HLA228 in circuit follower_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_FJGQFC in circuit follower_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_FT76RJ__0 in circuit follower_amp (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_XJGQ2Y in circuit follower_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_05v0_nvt_BH6ZTK in circuit follower_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_Z8JNCQ in circuit follower_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_H7BQFY in circuit follower_amp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_H7BQ24 in circuit follower_amp (0)(1 instance)

Cell follower_amp (0) disconnected node: vsub
Cell follower_amp (1) disconnected node: vsub
Class follower_amp (0):  Merged 312 parallel devices.
Class follower_amp (0):  Merged 2 series devices.
Cell follower_amp (0) disconnected node: vsub
Cell follower_amp (1) disconnected node: vsub
Subcircuit summary:
Circuit 1: follower_amp                             |Circuit 2: follower_amp                             
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (315->10)              |sky130_fd_pr__pfet_g5v0d10v5 (10)                   
sky130_fd_pr__nfet_g5v0d10v5 (17->10)               |sky130_fd_pr__nfet_g5v0d10v5 (10)                   
sky130_fd_pr__res_xhigh_po_0p35 (3->1)              |sky130_fd_pr__res_xhigh_po_0p35 (1)                 
sky130_fd_pr__diode_pw2nd_05v5 (2)                  |sky130_fd_pr__diode_pw2nd_05v5 (2)                  
sky130_fd_pr__nfet_05v0_nvt (2)                     |sky130_fd_pr__nfet_05v0_nvt (2)                     
Number of devices: 25                               |Number of devices: 25                               
Number of nets: 17                                  |Number of nets: 17                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: follower_amp                             |Circuit 2: follower_amp                             
----------------------------------------------------|----------------------------------------------------
in                                                  |in                                                  
vss                                                 |vss                                                 
ena                                                 |ena                                                 
vdd                                                 |vdd                                                 
out                                                 |out                                                 
vsub                                                |vsub                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes follower_amp and follower_amp are equivalent.

Class bias_generator_be4 (0):  Merged 3 parallel devices.
Class bias_generator_be4 (1):  Merged 3 parallel devices.
Subcircuit summary:
Circuit 1: bias_generator_be4                       |Circuit 2: bias_generator_be4                       
----------------------------------------------------|----------------------------------------------------
sky130_fd_sc_hvl__inv_2 (24)                        |sky130_fd_sc_hvl__inv_2 (24)                        
bias_nstack (102)                                   |bias_nstack (102)                                   
sky130_fd_sc_hvl__diode_2 (28)                      |sky130_fd_sc_hvl__diode_2 (28)                      
sky130_fd_pr__nfet_g5v0d10v5 (336->112)             |sky130_fd_pr__nfet_g5v0d10v5 (336->112)             
sky130_fd_pr__pfet_g5v0d10v5 (112)                  |sky130_fd_pr__pfet_g5v0d10v5 (112)                  
sky130_fd_pr__nfet_01v8 (56)                        |sky130_fd_pr__nfet_01v8 (56)                        
sky130_fd_pr__pfet_01v8_hvt (56)                    |sky130_fd_pr__pfet_01v8_hvt (56)                    
bias_pstack (102)                                   |bias_pstack (102)                                   
sky130_fd_sc_hvl__decap_4 (4->1)                    |sky130_fd_sc_hvl__decap_4 (4->1)                    
Number of devices: 593                              |Number of devices: 593                              
Number of nets: 451                                 |Number of nets: 451                                 
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Resolving symmetries by net name.
Netlists match with 44 symmetries.

Subcircuit pins:
Circuit 1: bias_generator_be4                       |Circuit 2: bias_generator_be4                       
----------------------------------------------------|----------------------------------------------------
ov_src_600                                          |ov_src_600                                          
idac_src_1000                                       |idac_src_1000                                       
dvdd                                                |dvdd                                                
comp_src_400                                        |comp_src_400                                        
brnout_src_200                                      |brnout_src_200                                      
user_src_150                                        |user_src_150                                        
hsxo_src_100                                        |hsxo_src_100                                        
bandgap_snk_250                                     |bandgap_snk_250                                     
test_src_500                                        |test_src_500                                        
lsxo_src_50                                         |lsxo_src_50                                         
user_src_50                                         |user_src_50                                         
bias_nstack_0[9]/nbias                              |nbias **Mismatch**                                  
bias_pstack_0[9]/pbias                              |pbias **Mismatch**                                  
bias_pstack_0[9]/pcasc                              |pcasc **Mismatch**                                  
avss                                                |avss                                                
avdd                                                |avdd                                                
dvss                                                |dvss                                                
lp1_src_100                                         |lp1_src_100                                         
lp2_src_100                                         |lp2_src_100                                         
hgbw1_src_100                                       |hgbw1_src_100                                       
hgbw2_src_100                                       |hgbw2_src_100                                       
instr1_src_100                                      |instr1_src_100                                      
instr2_src_100                                      |instr2_src_100                                      
en_src_test                                         |en_src_test                                         
en_hsxo_trim_n                                      |en_hsxo_trim_n                                      
en_comp_trim_n                                      |en_comp_trim_n                                      
en_user2_trim_n                                     |en_user2_trim_n                                     
en_snk_test                                         |en_snk_test                                         
en_ov_bias                                          |en_ov_bias                                          
en_comp_bias                                        |en_comp_bias                                        
en_hsxo_bias                                        |en_hsxo_bias                                        
en_instr1_bias                                      |en_instr1_bias                                      
en_instr2_bias                                      |en_instr2_bias                                      
en_hgbw1_bias                                       |en_hgbw1_bias                                       
en_hgbw2_bias                                       |en_hgbw2_bias                                       
en_lp2_bias                                         |en_lp2_bias                                         
en_lp1_bias                                         |en_lp1_bias                                         
en_idac_bias                                        |en_idac_bias                                        
en_user2_bias                                       |en_user2_bias                                       
en_hsxo_trim_p                                      |en_hsxo_trim_p                                      
en_user2_trim_p                                     |en_user2_trim_p                                     
en_user1_bias                                       |en_user1_bias                                       
en_lsxo_bias                                        |en_lsxo_bias                                        
en_instr2_trim_p                                    |en_instr2_trim_p                                    
en_hgbw2_trim_p                                     |en_hgbw2_trim_p                                     
en_lp2_trim_p                                       |en_lp2_trim_p                                       
en_hgbw1_trim_p                                     |en_hgbw1_trim_p                                     
en_lp1_trim_p                                       |en_lp1_trim_p                                       
en_instr1_trim_p                                    |en_instr1_trim_p                                    
en_comp_trim_p                                      |en_comp_trim_p                                      
en_brnout_bias                                      |en_brnout_bias                                      
---------------------------------------------------------------------------------------------------------
Cell pin lists for bias_generator_be4 and bias_generator_be4 altered to match.
Device classes bias_generator_be4 and bias_generator_be4 are equivalent.

Cell sky130_ef_ip__scomp3v (0) disconnected node: w_7612_1960#
Subcircuit summary:
Circuit 1: sky130_ef_ip__scomp3v                    |Circuit 2: sky130_ef_ip__scomp3v                    
----------------------------------------------------|----------------------------------------------------
comparator_high_gain (1)                            |comparator_high_gain (1)                            
scomp_bias (1)                                      |scomp_bias (1)                                      
sky130_fd_pr__nfet_g5v0d10v5 (12->4)                |sky130_fd_pr__nfet_g5v0d10v5 (12->4)                
sky130_fd_pr__pfet_g5v0d10v5 (4)                    |sky130_fd_pr__pfet_g5v0d10v5 (4)                    
sky130_fd_pr__nfet_01v8 (2)                         |sky130_fd_pr__nfet_01v8 (2)                         
sky130_fd_pr__pfet_01v8_hvt (2)                     |sky130_fd_pr__pfet_01v8_hvt (2)                     
sky130_fd_sc_hvl__diode_2 (1)                       |sky130_fd_sc_hvl__diode_2 (1)                       
Number of devices: 15                               |Number of devices: 15                               
Number of nets: 16                                  |Number of nets: 16                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: sky130_ef_ip__scomp3v                    |Circuit 2: sky130_ef_ip__scomp3v                    
----------------------------------------------------|----------------------------------------------------
ENA                                                 |ENA                                                 
DVSS                                                |DVSS                                                
DVDD                                                |DVDD                                                
VINP                                                |VINP                                                
VOUT                                                |VOUT                                                
VINM                                                |VINM                                                
w_6543_n2805#                                       |(no pin, node is dummy_22)                          
VSS                                                 |VSS                                                 
VDD                                                 |VDD                                                 
w_7612_1960#                                        |(no matching pin)                                   
---------------------------------------------------------------------------------------------------------
Cell pin lists for sky130_ef_ip__scomp3v and sky130_ef_ip__scomp3v altered to match.
Device classes sky130_ef_ip__scomp3v and sky130_ef_ip__scomp3v are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_CVG6CD in circuit sky130_td_ip__opamp_hp_narrow (0)(18 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_W75H7K in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_WKXP7K in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_AALY9X in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_6H2JYD in circuit sky130_td_ip__opamp_hp_narrow (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_CTEUHA in circuit sky130_td_ip__opamp_hp_narrow (0)(20 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_HQ4STX in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_UKVZ7J in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_USXRNR in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_AUMBFF in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_25PWK4 in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_QL2RRT in circuit sky130_td_ip__opamp_hp_narrow (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_2_AALY9W in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_U4BBJH in circuit sky130_td_ip__opamp_hp_narrow (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_B3XH3Z in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_QTY6KC in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_2B7385 in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_79TVLH in circuit sky130_td_ip__opamp_hp_narrow (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_U73S5M in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_PP2RNK in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_QTY6H6 in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_NT3TPY in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_5X2ZTR in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_WK95DB in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_PGZBW9 in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_3QL9S5 in circuit sky130_td_ip__opamp_hp_narrow (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_U4Z9ZD in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_QSKB8C in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_QRKB8C in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_EVM3FM in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_DL2ZHN in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_HG2LSW in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_N64HU4 in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_UGZTXE in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_Q46EE6 in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_XW23Q2 in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_RMXH5H in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_NMXZ6U in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_BH2H9S in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_TT9EEV in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_high_po_0p69_XTGLEU in circuit sky130_td_ip__opamp_hp_narrow (0)(1 instance)

Removing zero-valued device vsrc from cell sky130_td_ip__opamp_hp_narrow (1) makes a better match
Removing zero-valued device vsrc from cell sky130_td_ip__opamp_hp_narrow (1) makes a better match
Removing zero-valued device vsrc from cell sky130_td_ip__opamp_hp_narrow (1) makes a better match
Removing zero-valued device vsrc from cell sky130_td_ip__opamp_hp_narrow (1) makes a better match
Removing zero-valued device vsrc from cell sky130_td_ip__opamp_hp_narrow (1) makes a better match
Removing zero-valued device vsrc from cell sky130_td_ip__opamp_hp_narrow (1) makes a better match
Removing zero-valued device vsrc from cell sky130_td_ip__opamp_hp_narrow (1) makes a better match
Removing zero-valued device vsrc from cell sky130_td_ip__opamp_hp_narrow (1) makes a better match
Removing zero-valued device vsrc from cell sky130_td_ip__opamp_hp_narrow (1) makes a better match
Removing zero-valued device vsrc from cell sky130_td_ip__opamp_hp_narrow (1) makes a better match
Removing zero-valued device vsrc from cell sky130_td_ip__opamp_hp_narrow (1) makes a better match
Removing zero-valued device vsrc from cell sky130_td_ip__opamp_hp_narrow (1) makes a better match
Removing zero-valued device vsrc from cell sky130_td_ip__opamp_hp_narrow (1) makes a better match
Removing zero-valued device vsrc from cell sky130_td_ip__opamp_hp_narrow (1) makes a better match
Removing zero-valued device vsrc from cell sky130_td_ip__opamp_hp_narrow (1) makes a better match
Removing zero-valued device vsrc from cell sky130_td_ip__opamp_hp_narrow (1) makes a better match
Removing zero-valued device vsrc from cell sky130_td_ip__opamp_hp_narrow (1) makes a better match
Making another compare attempt.

Class sky130_td_ip__opamp_hp_narrow (0):  Merged 670 parallel devices.
Class sky130_td_ip__opamp_hp_narrow (0):  Merged 2 series devices.
Class sky130_td_ip__opamp_hp_narrow (1):  Merged 22 parallel devices.
Class sky130_td_ip__opamp_hp_narrow (1):  Merged 2 series devices.
Subcircuit summary:
Circuit 1: sky130_td_ip__opamp_hp_narrow            |Circuit 2: sky130_td_ip__opamp_hp_narrow            
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (394->69)              |sky130_fd_pr__pfet_g5v0d10v5 (396->69)              
sky130_fd_pr__cap_mim_m3_1 (18->2)                  |sky130_fd_pr__cap_mim_m3_1 (18->2)                  
sky130_fd_pr__nfet_01v8 (2)                         |sky130_fd_pr__nfet_01v8 (2)                         
sky130_fd_pr__nfet_g5v0d10v5 (384->72)              |sky130_fd_pr__nfet_g5v0d10v5 (384->72)              
sky130_fd_pr__diode_pw2nd_05v5 (1)                  |sky130_fd_pr__diode_pw2nd_05v5 (1)                  
sky130_fd_pr__cap_mim_m3_2 (18->2)                  |sky130_fd_pr__cap_mim_m3_2 (18->2)                  
sky130_fd_pr__pfet_01v8 (2)                         |sky130_fd_pr__pfet_01v8 (2)                         
sky130_fd_pr__res_high_po_0p69 (6->3)               |sky130_fd_pr__res_high_po_0p69 (6->3)               
Number of devices: 153                              |Number of devices: 153                              
Number of nets: 61                                  |Number of nets: 61                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_td_ip__opamp_hp_narrow            |Circuit 2: sky130_td_ip__opamp_hp_narrow            
----------------------------------------------------|----------------------------------------------------
avss                                                |avss                                                
ibias                                               |ibias                                               
vinn                                                |vinn                                                
vinp                                                |vinp                                                
ena                                                 |ena                                                 
dvss                                                |dvss                                                
vout                                                |vout                                                
dvdd                                                |dvdd                                                
avdd                                                |avdd                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_td_ip__opamp_hp_narrow and sky130_td_ip__opamp_hp_narrow are equivalent.

Removing zero-valued device vsrc from cell sky130_pa_ip__instramp (1) makes a better match
Making another compare attempt.

Subcircuit summary:
Circuit 1: sky130_pa_ip__instramp                   |Circuit 2: sky130_pa_ip__instramp                   
----------------------------------------------------|----------------------------------------------------
Parallel_10B_Block2 (1)                             |Parallel_10B_Block2 (1)                             
Input_Stage_v1 (1)                                  |Input_Stage_v1 (1)                                  
vbias_gen_pga (1)                                   |vbias_gen_pga (1)                                   
Number of devices: 3                                |Number of devices: 3                                
Number of nets: 39                                  |Number of nets: 39                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: sky130_pa_ip__instramp                   |Circuit 2: sky130_pa_ip__instramp                   
----------------------------------------------------|----------------------------------------------------
AVSS                                                |AVSS                                                
AVDD                                                |AVDD                                                
VCM                                                 |VCM                                                 
V[6]                                                |V[6]                                                
V[5]                                                |V[5]                                                
V[8]                                                |V[8]                                                
V[9]                                                |V[9]                                                
V[7]                                                |V[7]                                                
DVDD                                                |DVDD                                                
VOUT                                                |VOUT                                                
V[4]                                                |V[4]                                                
V[3]                                                |V[3]                                                
V[2]                                                |V[2]                                                
V[1]                                                |V[1]                                                
V[0]                                                |V[0]                                                
DVSS                                                |DVSS                                                
VINP                                                |VINP                                                
VINN                                                |VINN                                                
IBIAS                                               |IBIAS                                               
w_18452_4866#                                       |(no pin, node is dummy_23)                          
w_18448_24334#                                      |(no pin, node is dummy_24)                          
w_22928_14614#                                      |(no pin, node is dummy_25)                          
w_22930_4866#                                       |(no pin, node is dummy_26)                          
w_18450_14614#                                      |(no pin, node is dummy_27)                          
w_22926_24334#                                      |(no pin, node is dummy_28)                          
w_21948_4866#                                       |(no pin, node is dummy_29)                          
w_21946_14614#                                      |(no pin, node is dummy_30)                          
w_21944_24334#                                      |(no pin, node is dummy_31)                          
w_7908_14586#                                       |(no pin, node is dummy_32)                          
w_3434_24334#                                       |(no pin, node is dummy_33)                          
w_6918_24334#                                       |(no pin, node is dummy_34)                          
w_6926_4866#                                        |(no pin, node is dummy_35)                          
w_3442_4866#                                        |(no pin, node is dummy_36)                          
w_7900_24334#                                       |(no pin, node is dummy_37)                          
w_6926_14586#                                       |(no pin, node is dummy_38)                          
w_3442_14586#                                       |(no pin, node is dummy_39)                          
w_7908_4866#                                        |(no pin, node is dummy_40)                          
---------------------------------------------------------------------------------------------------------
Cell pin lists for sky130_pa_ip__instramp and sky130_pa_ip__instramp altered to match.
Device classes sky130_pa_ip__instramp and sky130_pa_ip__instramp are equivalent.

Subcircuit summary:
Circuit 1: simple_switch_array_53                   |Circuit 2: simple_switch_array_53                   
----------------------------------------------------|----------------------------------------------------
simplest_analog_switch_ena1v8 (53)                  |simplest_analog_switch_ena1v8 (53)                  
Number of devices: 53                               |Number of devices: 53                               
Number of nets: 169 **Mismatch**                    |Number of nets: 82 **Mismatch**                     
---------------------------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: simple_switch_array_53                   |Circuit 2: simple_switch_array_53                   

---------------------------------------------------------------------------------------------------------
Net: simplest_analog_switch_ena1v8_2[0]/avdd        |Net: vssa0                                          
  simplest_analog_switch_ena1v8/avdd = 2            |  simplest_analog_switch_ena1v8/avss = 53           
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_2[2]/avdd        |Net: vdda0                                          
  simplest_analog_switch_ena1v8/avdd = 2            |  simplest_analog_switch_ena1v8/avdd = 53           
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_1[0]/avdd        |Net: vccd0                                          
  simplest_analog_switch_ena1v8/avdd = 2            |  simplest_analog_switch_ena1v8/dvdd = 53           
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_1[2]/avdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_2[0]/dvdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_2[2]/dvdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_1[0]/dvdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_1[2]/dvdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_2[0]/avss        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_2[2]/avss        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_1[0]/avss        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_1[2]/avss        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_2[1]/avdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_1[1]/avdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_2[1]/dvdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_1[1]/dvdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_2[1]/avss        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_1[1]/avss        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_2[3]/avdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_1[3]/avdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_3[0]/avdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_3[3]/avdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_5[0]/avdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_5[3]/avdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_2[3]/dvdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_1[3]/dvdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_3[0]/dvdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_3[3]/dvdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_5[0]/dvdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_5[3]/dvdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_2[3]/avss        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_1[3]/avss        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_3[0]/avss        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_3[3]/avss        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_5[0]/avss        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_5[3]/avss        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_3[1]/avdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_5[1]/avdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_3[2]/avdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_5[2]/avdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_3[1]/dvdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_5[1]/dvdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_3[2]/dvdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_5[2]/dvdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_3[1]/avss        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_5[1]/avss        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_3[2]/avss        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_5[2]/avss        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_6[0]/avdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_6[1]/avdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_6[2]/avdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_6[0]/dvdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_6[1]/dvdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_6[2]/dvdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_6[0]/avss        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_6[1]/avss        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_6[2]/avss        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_7[0]/avdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_7[1]/avdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_7[0]/dvdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_7[1]/dvdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_7[0]/avss        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_7[1]/avss        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_4[0]/avdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_4[1]/avdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_4[0]/dvdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_4[1]/dvdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_4[0]/avss        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_4[1]/avss        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 2            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_0[4]/avdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avdd = 1            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_0[14]/avdd       |(no matching net)                                   
  simplest_analog_switch_ena1v8/avdd = 1            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_0[9]/avdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avdd = 1            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_0[19]/avdd       |(no matching net)                                   
  simplest_analog_switch_ena1v8/avdd = 1            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_0[4]/dvdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 1            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_0[14]/dvdd       |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 1            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_0[9]/dvdd        |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 1            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_0[19]/dvdd       |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 1            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_0[4]/avss        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 1            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_0[14]/avss       |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 1            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_0[9]/avss        |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 1            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_0[19]/avss       |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 1            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_0[23]/avdd       |(no matching net)                                   
  simplest_analog_switch_ena1v8/avdd = 1            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_0[23]/dvdd       |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 1            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_0[23]/avss       |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 1            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_0[26]/avdd       |(no matching net)                                   
  simplest_analog_switch_ena1v8/avdd = 1            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_0[26]/dvdd       |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 1            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_0[26]/avss       |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 1            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_0[29]/avdd       |(no matching net)                                   
  simplest_analog_switch_ena1v8/avdd = 1            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_0[29]/dvdd       |(no matching net)                                   
  simplest_analog_switch_ena1v8/dvdd = 1            |                                                    
                                                    |                                                    
Net: simplest_analog_switch_ena1v8_0[29]/avss       |(no matching net)                                   
  simplest_analog_switch_ena1v8/avss = 1            |                                                    
---------------------------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits simple_switch_array_53 simple_switch_array_53

Subcircuit summary:
Circuit 1: simple_switch_array_16                   |Circuit 2: simple_switch_array_16                   
----------------------------------------------------|----------------------------------------------------
simplest_analog_switch_ena1v8 (16)                  |simplest_analog_switch_ena1v8 (16)                  
Number of devices: 16                               |Number of devices: 16                               
Number of nets: 38                                  |Number of nets: 38                                  
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: simple_switch_array_16                   |Circuit 2: simple_switch_array_16                   
----------------------------------------------------|----------------------------------------------------
sio0                                                |sio0                                                
sio1                                                |sio1                                                
simplest_analog_switch_ena1v8_1[0|2]/on             |right_hgbw_opamp_n_to_sio1 **Mismatch**             
simplest_analog_switch_ena1v8_1[1|3]/on             |right_lp_opamp_n_to_sio1 **Mismatch**               
simplest_analog_switch_ena1v8_1[0|1]/on             |left_lp_opamp_n_to_sio1 **Mismatch**                
simplest_analog_switch_ena1v8_1[1|2]/on             |left_hgbw_opamp_n_to_sio1 **Mismatch**              
simplest_analog_switch_ena1v8_1[2|0]/on             |ulpcomp_p_to_sio0 **Mismatch**                      
simplest_analog_switch_ena1v8_1[3|0]/on             |comp_p_to_sio0 **Mismatch**                         
simplest_analog_switch_ena1v8_1[2|2]/on             |right_hgbw_opamp_p_to_sio0 **Mismatch**             
simplest_analog_switch_ena1v8_1[3|3]/on             |right_lp_opamp_p_to_sio0 **Mismatch**               
simplest_analog_switch_ena1v8_1[2|1]/on             |left_lp_opamp_p_to_sio0 **Mismatch**                
simplest_analog_switch_ena1v8_1[3|2]/on             |left_hgbw_opamp_p_to_sio0 **Mismatch**              
simplest_analog_switch_ena1v8_1[0|0]/on             |ulpcomp_n_to_sio1 **Mismatch**                      
simplest_analog_switch_ena1v8_1[1|0]/on             |comp_n_to_sio1 **Mismatch**                         
simplest_analog_switch_ena1v8_1[0|3]/on             |right_instramp_n_to_sio1 **Mismatch**               
simplest_analog_switch_ena1v8_1[2|3]/on             |right_instramp_p_to_sio0 **Mismatch**               
simplest_analog_switch_ena1v8_1[1|1]/on             |left_instramp_n_to_sio1 **Mismatch**                
simplest_analog_switch_ena1v8_1[3|1]/on             |left_instramp_p_to_sio0 **Mismatch**                
right_lp_opamp_p                                    |right_lp_opamp_p                                    
right_instramp_p                                    |right_instramp_p                                    
right_lp_opamp_n                                    |right_lp_opamp_n                                    
right_instramp_n                                    |right_instramp_n                                    
left_hgbw_opamp_p                                   |left_hgbw_opamp_p                                   
right_hgbw_opamp_p                                  |right_hgbw_opamp_p                                  
left_hgbw_opamp_n                                   |left_hgbw_opamp_n                                   
right_hgbw_opamp_n                                  |right_hgbw_opamp_n                                  
left_instramp_p                                     |left_instramp_p                                     
left_lp_opamp_p                                     |left_lp_opamp_p                                     
left_instramp_n                                     |left_instramp_n                                     
left_lp_opamp_n                                     |left_lp_opamp_n                                     
comp_p                                              |comp_p                                              
ulpcomp_p                                           |ulpcomp_p                                           
comp_n                                              |comp_n                                              
ulpcomp_n                                           |ulpcomp_n                                           
vssa0                                               |vssa0                                               
vdda0                                               |vdda0                                               
vccd0                                               |vccd0                                               
vssd0                                               |vssd0                                               
---------------------------------------------------------------------------------------------------------
Cell pin lists for simple_switch_array_16 and simple_switch_array_16 altered to match.
Device classes simple_switch_array_16 and simple_switch_array_16 are equivalent.

Subcircuit summary:
Circuit 1: sky130_ef_ip__idac3v_8bit                |Circuit 2: sky130_ef_ip__idac3v_8bit                
----------------------------------------------------|----------------------------------------------------
bias_generator_fe (1)                               |bias_generator_fe (1)                               
bias_nstack (256)                                   |bias_nstack (256)                                   
sky130_fd_sc_hvl__decap_4 (8->1)                    |sky130_fd_sc_hvl__decap_4 (8->1)                    
sky130_fd_sc_hvl__inv_2 (8)                         |sky130_fd_sc_hvl__inv_2 (8)                         
sky130_fd_pr__nfet_g5v0d10v5 (96->32)               |sky130_fd_pr__nfet_g5v0d10v5 (96->32)               
sky130_fd_pr__pfet_g5v0d10v5 (32)                   |sky130_fd_pr__pfet_g5v0d10v5 (32)                   
sky130_fd_pr__nfet_01v8 (16)                        |sky130_fd_pr__nfet_01v8 (16)                        
sky130_fd_pr__pfet_01v8_hvt (16)                    |sky130_fd_pr__pfet_01v8_hvt (16)                    
bias_pstack (256)                                   |bias_pstack (256)                                   
sky130_fd_sc_hvl__diode_2 (8)                       |sky130_fd_sc_hvl__diode_2 (8)                       
Number of devices: 626                              |Number of devices: 626                              
Number of nets: 591                                 |Number of nets: 591                                 
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Resolving symmetries by net name.
Netlists match with 28 symmetries.

Subcircuit pins:
Circuit 1: sky130_ef_ip__idac3v_8bit                |Circuit 2: sky130_ef_ip__idac3v_8bit                
----------------------------------------------------|----------------------------------------------------
src_out                                             |src_out                                             
snk_out                                             |snk_out                                             
din[7]                                              |din[7]                                              
din[4]                                              |din[4]                                              
din[5]                                              |din[5]                                              
din[1]                                              |din[1]                                              
din[0]                                              |din[0]                                              
din[2]                                              |din[2]                                              
din[3]                                              |din[3]                                              
din[6]                                              |din[6]                                              
avss                                                |avss                                                
avdd                                                |avdd                                                
dvdd                                                |dvdd                                                
dvss                                                |dvss                                                
ena                                                 |ena                                                 
vbg                                                 |vbg                                                 
ref_sel_vbg                                         |ref_sel_vbg                                         
ref_in                                              |ref_in                                              
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_ef_ip__idac3v_8bit and sky130_ef_ip__idac3v_8bit are equivalent.
Flattening unmatched subcell sky130_fd_io__pwrdet_lshv2hv_0_pmos1 in circuit sky130_fd_io__top_pwrdetv2 (0)(6 instances)
Flattening unmatched subcell sky130_fd_io__pwrdet_lshv2hv_0_nmos in circuit sky130_fd_io__top_pwrdetv2 (0)(6 instances)
Flattening unmatched subcell sky130_fd_io__pwrdet_lshv2hv_0_pmos2 in circuit sky130_fd_io__top_pwrdetv2 (0)(6 instances)
Flattening unmatched subcell sky130_fd_io__pwrdet_inv_4 in circuit sky130_fd_io__top_pwrdetv2 (1)(2 instances)
Flattening unmatched subcell sky130_fd_io__pwrdet_buf_4 in circuit sky130_fd_io__top_pwrdetv2 (1)(2 instances)
Flattening unmatched subcell sky130_fd_io__tk_tie_r_out_esd in circuit sky130_fd_io__top_pwrdetv2 (1)(1 instance)
Flattening unmatched subcell sky130_fd_io__pwrdet_lshv2hv_0 in circuit sky130_fd_io__top_pwrdetv2 (1)(6 instances)

Cell sky130_fd_io__top_pwrdetv2 (0) disconnected node: vssio_q
Cell sky130_fd_io__top_pwrdetv2 (1) disconnected node: vssio_q
Class sky130_fd_io__top_pwrdetv2 (0):  Merged 219 parallel devices.
Class sky130_fd_io__top_pwrdetv2 (1):  Merged 12 parallel devices.
Cell sky130_fd_io__top_pwrdetv2 (0) disconnected node: vssio_q
Cell sky130_fd_io__top_pwrdetv2 (1) disconnected node: vssio_q
Subcircuit summary:
Circuit 1: sky130_fd_io__top_pwrdetv2               |Circuit 2: sky130_fd_io__top_pwrdetv2               
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (157->67)              |sky130_fd_pr__pfet_g5v0d10v5 (157->67)              
sky130_fd_pr__res_generic_po (5)                    |sky130_fd_pr__res_generic_po (5)                    
sky130_fd_pr__nfet_g5v0d10v5 (194->102)             |sky130_fd_pr__nfet_g5v0d10v5 (194->102)             
sky130_fd_pr__nfet_05v0_nvt (40->3)                 |sky130_fd_pr__nfet_05v0_nvt (40->3)                 
sky130_fd_pr__res_generic_nd__hv (5)                |sky130_fd_pr__res_generic_nd__hv (5)                
Number of devices: 182                              |Number of devices: 182                              
Number of nets: 102                                 |Number of nets: 102                                 
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_io__top_pwrdetv2               |Circuit 2: sky130_fd_io__top_pwrdetv2               
----------------------------------------------------|----------------------------------------------------
tie_lo_esd                                          |tie_lo_esd                                          
vssa                                                |vssa                                                
vssd                                                |vssd                                                
vddd2                                               |vddd2                                               
vddd1                                               |vddd1                                               
vddio_q                                             |vddio_q                                             
in1_vddio_hv                                        |in1_vddio_hv                                        
in2_vddio_hv                                        |in2_vddio_hv                                        
in3_vddio_hv                                        |in3_vddio_hv                                        
out1_vddd_hv                                        |out1_vddd_hv                                        
out2_vddd_hv                                        |out2_vddd_hv                                        
out3_vddd_hv                                        |out3_vddd_hv                                        
vddio_present_vddd_hv                               |vddio_present_vddd_hv                               
in1_vddd_hv                                         |in1_vddd_hv                                         
in2_vddd_hv                                         |in2_vddd_hv                                         
in3_vddd_hv                                         |in3_vddd_hv                                         
vddd_present_vddio_hv                               |vddd_present_vddio_hv                               
out1_vddio_hv                                       |out1_vddio_hv                                       
out2_vddio_hv                                       |out2_vddio_hv                                       
out3_vddio_hv                                       |out3_vddio_hv                                       
rst_por_hv_n                                        |rst_por_hv_n                                        
vccd                                                |vccd                                                
vssio_q                                             |vssio_q                                             
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_io__top_pwrdetv2 and sky130_fd_io__top_pwrdetv2 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_PXF6AN in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_V6EN4F in circuit sky130_ajc_ip__brownout (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_XTZQRT in circuit sky130_ajc_ip__brownout (0)(1 instance)

Class sky130_ajc_ip__brownout (0):  Merged 14 parallel devices.
Subcircuit summary:
Circuit 1: sky130_ajc_ip__brownout                  |Circuit 2: sky130_ajc_ip__brownout                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (28->14)               |sky130_fd_pr__nfet_g5v0d10v5 (28->14)               
brownout_dig (1)                                    |brownout_dig (1)                                    
brownout_ana (1)                                    |brownout_ana (1)                                    
Number of devices: 16                               |Number of devices: 16                               
Number of nets: 46                                  |Number of nets: 46                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: sky130_ajc_ip__brownout                  |Circuit 2: sky130_ajc_ip__brownout                  
----------------------------------------------------|----------------------------------------------------
avdd                                                |avdd                                                
ibg_200n                                            |ibg_200n                                            
itest                                               |itest                                               
avss                                                |avss                                                
vunder                                              |vunder                                              
outb                                                |outb                                                
timed_out                                           |timed_out                                           
brownout_ana_0/comparator_1/vt                      |(no pin, node is dummy_45)                          
brownout_ana_0/comparator_0/vt                      |(no pin, node is dummy_46)                          
vin_brout                                           |vin_brout                                           
vin_vunder                                          |vin_vunder                                          
vbg_1v2                                             |vbg_1v2                                             
dvdd                                                |dvdd                                                
isrc_sel                                            |isrc_sel                                            
dcomp                                               |dcomp                                               
brout_filt                                          |brout_filt                                          
osc_ck                                              |osc_ck                                              
force_dis_rc_osc                                    |force_dis_rc_osc                                    
force_ena_rc_osc                                    |force_ena_rc_osc                                    
force_short_oneshot                                 |force_short_oneshot                                 
otrip[2]                                            |otrip[2]                                            
otrip[1]                                            |otrip[1]                                            
otrip[0]                                            |otrip[0]                                            
vtrip[2]                                            |vtrip[2]                                            
vtrip[1]                                            |vtrip[1]                                            
vtrip[0]                                            |vtrip[0]                                            
ena                                                 |ena                                                 
dvss                                                |dvss                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists for sky130_ajc_ip__brownout and sky130_ajc_ip__brownout altered to match.
Device classes sky130_ajc_ip__brownout and sky130_ajc_ip__brownout are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_BWAZV5 in circuit sky130_am_ip__ldo_01v8 (0)(6 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_A2FZRM in circuit sky130_am_ip__ldo_01v8 (0)(7 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_UNEQ2N__0 in circuit sky130_am_ip__ldo_01v8 (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_KLAZY6__0 in circuit sky130_am_ip__ldo_01v8 (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_PC2PN5 in circuit sky130_am_ip__ldo_01v8 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_69K6TN in circuit sky130_am_ip__ldo_01v8 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_QZEXQH in circuit sky130_am_ip__ldo_01v8 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_Z7JM9H in circuit sky130_am_ip__ldo_01v8 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_743D3R in circuit sky130_am_ip__ldo_01v8 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_MRZGNS in circuit sky130_am_ip__ldo_01v8 (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_VCAG9S__0 in circuit sky130_am_ip__ldo_01v8 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_PXBJUB in circuit sky130_am_ip__ldo_01v8 (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_47NWVV in circuit sky130_am_ip__ldo_01v8 (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_YHRXVR in circuit sky130_am_ip__ldo_01v8 (0)(5 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_7EJ6Y6 in circuit sky130_am_ip__ldo_01v8 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_WSEQJ0 in circuit sky130_am_ip__ldo_01v8 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_L9TFKV in circuit sky130_am_ip__ldo_01v8 (0)(1 instance)

Class sky130_am_ip__ldo_01v8 (0):  Merged 1032 parallel devices.
Class sky130_am_ip__ldo_01v8 (0):  Merged 53 series devices.
Subcircuit summary:
Circuit 1: sky130_am_ip__ldo_01v8                   |Circuit 2: sky130_am_ip__ldo_01v8                   
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (28)                   |sky130_fd_pr__pfet_g5v0d10v5 (28)                   
sky130_fd_pr__nfet_g5v0d10v5 (1075->29)             |sky130_fd_pr__nfet_g5v0d10v5 (1075->29)             
sky130_fd_pr__nfet_01v8 (4)                         |sky130_fd_pr__nfet_01v8 (4)                         
sky130_fd_pr__pfet_01v8_hvt (4)                     |sky130_fd_pr__pfet_01v8_hvt (4)                     
sky130_fd_pr__res_xhigh_po_0p35 (56->3)             |sky130_fd_pr__res_xhigh_po_0p35 (3)                 
sky130_fd_pr__cap_mim_m3_1 (4->2)                   |sky130_fd_pr__cap_mim_m3_1 (4->2)                   
Number of devices: 70                               |Number of devices: 70                               
Number of nets: 43                                  |Number of nets: 43                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_am_ip__ldo_01v8                   |Circuit 2: sky130_am_ip__ldo_01v8                   
----------------------------------------------------|----------------------------------------------------
VREF_EXT                                            |VREF_EXT                                            
DVSS                                                |DVSS                                                
VOUT                                                |VOUT                                                
SEL_EXT                                             |SEL_EXT                                             
ENA                                                 |ENA                                                 
DVDD                                                |DVDD                                                
AVSS                                                |AVSS                                                
AVDD                                                |AVDD                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_am_ip__ldo_01v8 and sky130_am_ip__ldo_01v8 are equivalent.
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p69_E9MCU4 in circuit sky130_ak_ip__cmos_vref (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p69_39QBTQ in circuit sky130_ak_ip__cmos_vref (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p69_NB3ZKH in circuit sky130_ak_ip__cmos_vref (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p69_GAZAU4 in circuit sky130_ak_ip__cmos_vref (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_2333C8 in circuit sky130_ak_ip__cmos_vref (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_Q33MQV in circuit sky130_ak_ip__cmos_vref (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_6H4ZLK in circuit sky130_ak_ip__cmos_vref (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_B3G3L7 in circuit sky130_ak_ip__cmos_vref (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_XPMKX6 in circuit sky130_ak_ip__cmos_vref (0)(1 instance)

Removing zero-valued device vsrc from cell sky130_ak_ip__cmos_vref (1) makes a better match
Removing zero-valued device vsrc from cell sky130_ak_ip__cmos_vref (1) makes a better match
Removing zero-valued device vsrc from cell sky130_ak_ip__cmos_vref (1) makes a better match
Making another compare attempt.

Class sky130_ak_ip__cmos_vref (0):  Merged 3 parallel devices.
Class sky130_ak_ip__cmos_vref (0):  Merged 18 series devices.
Subcircuit summary:
Circuit 1: sky130_ak_ip__cmos_vref                  |Circuit 2: sky130_ak_ip__cmos_vref                  
----------------------------------------------------|----------------------------------------------------
sky130_fd_sc_hd__buf_1 (4)                          |sky130_fd_sc_hd__buf_1 (4)                          
sky130_fd_pr__nfet_01v8 (30->17)                    |sky130_fd_pr__nfet_01v8 (17)                        
sky130_fd_pr__cap_mim_m3_1 (12->2)                  |sky130_fd_pr__cap_mim_m3_1 (12->2)                  
sky130_fd_pr__pfet_01v8 (12->8)                     |sky130_fd_pr__pfet_01v8 (8)                         
sky130_fd_pr__res_xhigh_po_0p69 (37->8)             |sky130_fd_pr__res_xhigh_po_0p69 (8)                 
sky130_fd_pr__nfet_05v0_nvt (4->2)                  |sky130_fd_pr__nfet_05v0_nvt (2)                     
sky130_fd_sc_hd__inv_2 (1)                          |sky130_fd_sc_hd__inv_2 (1)                          
sky130_fd_sc_hd__diode_2 (5)                        |sky130_fd_sc_hd__diode_2 (5)                        
sky130_fd_sc_hd__decap_6 (1)                        |sky130_fd_sc_hd__decap_6 (1)                        
Number of devices: 48                               |Number of devices: 48                               
Number of nets: 36                                  |Number of nets: 36                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_ak_ip__cmos_vref                  |Circuit 2: sky130_ak_ip__cmos_vref                  
----------------------------------------------------|----------------------------------------------------
avdd18                                              |avdd18                                              
vbg                                                 |vbg                                                 
avss                                                |avss                                                
vptat                                               |vptat                                               
dvdd                                                |dvdd                                                
dvss                                                |dvss                                                
vbgsc                                               |vbgsc                                               
vbgtg                                               |vbgtg                                               
trim0                                               |trim0                                               
trim3                                               |trim3                                               
trim2                                               |trim2                                               
trim1                                               |trim1                                               
ena                                                 |ena                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_ak_ip__cmos_vref and sky130_ak_ip__cmos_vref are equivalent.
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_WGPHGK in circuit sky130_sw_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_05v0_nvt_FPTPS4 in circuit sky130_sw_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_05v0_nvt_CZFQWY in circuit sky130_sw_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_PXB2PH in circuit sky130_sw_ip__por (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_MNWQZD in circuit sky130_sw_ip__por (0)(1 instance)

Removing zero-valued device vsrc from cell sky130_sw_ip__por (1) makes a better match
Removing zero-valued device vsrc from cell sky130_sw_ip__por (1) makes a better match
Removing zero-valued device vsrc from cell sky130_sw_ip__por (1) makes a better match
Making another compare attempt.

Class sky130_sw_ip__por (0):  Merged 40 series devices.
Subcircuit summary:
Circuit 1: sky130_sw_ip__por                        |Circuit 2: sky130_sw_ip__por                        
----------------------------------------------------|----------------------------------------------------
comparator_final (1)                                |comparator_final (1)                                
delayPulse_final (1)                                |delayPulse_final (1)                                
sky130_fd_pr__res_xhigh_po_0p35 (44->4)             |sky130_fd_pr__res_xhigh_po_0p35 (4)                 
sky130_fd_pr__nfet_05v0_nvt (3)                     |sky130_fd_pr__nfet_05v0_nvt (3)                     
Number of devices: 9                                |Number of devices: 9                                
Number of nets: 17                                  |Number of nets: 17                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_sw_ip__por                        |Circuit 2: sky130_sw_ip__por                        
----------------------------------------------------|----------------------------------------------------
por                                                 |por                                                 
dvss                                                |dvss                                                
porb                                                |porb                                                
porb_h[1]                                           |porb_h[1]                                           
porb_h[0]                                           |porb_h[0]                                           
avss                                                |avss                                                
avdd                                                |avdd                                                
dvdd                                                |dvdd                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_sw_ip__por and sky130_sw_ip__por are equivalent.

Subcircuit summary:
Circuit 1: switch_array_18                          |Circuit 2: switch_array_18                          
----------------------------------------------------|----------------------------------------------------
isolated_switch_large (18)                          |isolated_switch_large (18)                          
Number of devices: 18                               |Number of devices: 18                               
Number of nets: 52                                  |Number of nets: 52                                  
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: switch_array_18                          |Circuit 2: switch_array_18                          
----------------------------------------------------|----------------------------------------------------
left_instramp_out                                   |left_instramp_out                                   
right_instramp_out                                  |right_instramp_out                                  
left_hgbw_opamp_out                                 |left_hgbw_opamp_out                                 
right_hgbw_opamp_out                                |right_hgbw_opamp_out                                
right_lp_opamp_out                                  |right_lp_opamp_out                                  
left_lp_opamp_out                                   |left_lp_opamp_out                                   
adc0                                                |adc0                                                
comp_p                                              |comp_p                                              
ulpcomp_p                                           |ulpcomp_p                                           
adc1                                                |adc1                                                
comp_n                                              |comp_n                                              
ulpcomp_n                                           |ulpcomp_n                                           
isolated_switch_large_0[0|2]/on                     |right_instramp_to_ulpcomp_n[0] **Mismatch**         
isolated_switch_large_0[0|1]/on                     |right_hgbw_opamp_to_ulpcomp_n[0] **Mismatch**       
isolated_switch_large_0[0|0]/on                     |left_lp_opamp_to_ulpcomp_n[0] **Mismatch**          
isolated_switch_large_0[4|0]/on                     |right_lp_opamp_to_comp_p[0] **Mismatch**            
isolated_switch_large_0[4|1]/on                     |left_hgbw_opamp_to_comp_p[0] **Mismatch**           
isolated_switch_large_0[4|2]/on                     |left_instramp_to_comp_p[0] **Mismatch**             
isolated_switch_large_0[5|0]/on                     |right_lp_opamp_to_adc0[0] **Mismatch**              
isolated_switch_large_0[5|1]/on                     |left_hgbw_opamp_to_adc0[0] **Mismatch**             
isolated_switch_large_0[5|2]/on                     |left_instramp_to_adc0[0] **Mismatch**               
isolated_switch_large_0[1|2]/on                     |right_instramp_to_comp_n[0] **Mismatch**            
isolated_switch_large_0[1|1]/on                     |right_hgbw_opamp_to_comp_n[0] **Mismatch**          
isolated_switch_large_0[1|0]/on                     |left_lp_opamp_to_comp_n[0] **Mismatch**             
isolated_switch_large_0[3|0]/on                     |right_lp_opamp_to_ulpcomp_p[0] **Mismatch**         
isolated_switch_large_0[3|1]/on                     |left_hgbw_opamp_to_ulpcomp_p[0] **Mismatch**        
isolated_switch_large_0[3|2]/on                     |left_instramp_to_ulpcomp_p[0] **Mismatch**          
isolated_switch_large_0[2|2]/on                     |right_instramp_to_adc1[0] **Mismatch**              
isolated_switch_large_0[2|1]/on                     |right_hgbw_opamp_to_adc1[0] **Mismatch**            
isolated_switch_large_0[2|0]/on                     |left_lp_opamp_to_adc1[0] **Mismatch**               
isolated_switch_large_0[0|2]/off                    |right_instramp_to_ulpcomp_n[1] **Mismatch**         
isolated_switch_large_0[0|1]/off                    |right_hgbw_opamp_to_ulpcomp_n[1] **Mismatch**       
isolated_switch_large_0[0|0]/off                    |left_lp_opamp_to_ulpcomp_n[1] **Mismatch**          
isolated_switch_large_0[4|0]/off                    |right_lp_opamp_to_comp_p[1] **Mismatch**            
isolated_switch_large_0[4|1]/off                    |left_hgbw_opamp_to_comp_p[1] **Mismatch**           
isolated_switch_large_0[4|2]/off                    |left_instramp_to_comp_p[1] **Mismatch**             
isolated_switch_large_0[5|0]/off                    |right_lp_opamp_to_adc0[1] **Mismatch**              
isolated_switch_large_0[5|1]/off                    |left_hgbw_opamp_to_adc0[1] **Mismatch**             
isolated_switch_large_0[5|2]/off                    |left_instramp_to_adc0[1] **Mismatch**               
isolated_switch_large_0[1|2]/off                    |right_instramp_to_comp_n[1] **Mismatch**            
isolated_switch_large_0[1|1]/off                    |right_hgbw_opamp_to_comp_n[1] **Mismatch**          
isolated_switch_large_0[1|0]/off                    |left_lp_opamp_to_comp_n[1] **Mismatch**             
isolated_switch_large_0[3|0]/off                    |right_lp_opamp_to_ulpcomp_p[1] **Mismatch**         
isolated_switch_large_0[3|1]/off                    |left_hgbw_opamp_to_ulpcomp_p[1] **Mismatch**        
isolated_switch_large_0[3|2]/off                    |left_instramp_to_ulpcomp_p[1] **Mismatch**          
isolated_switch_large_0[2|2]/off                    |right_instramp_to_adc1[1] **Mismatch**              
isolated_switch_large_0[2|1]/off                    |right_hgbw_opamp_to_adc1[1] **Mismatch**            
isolated_switch_large_0[2|0]/off                    |left_lp_opamp_to_adc1[1] **Mismatch**               
avss                                                |avss                                                
avdd                                                |avdd                                                
dvdd                                                |dvdd                                                
dvss                                                |dvss                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists for switch_array_18 and switch_array_18 altered to match.
Device classes switch_array_18 and switch_array_18 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_VDASXE in circuit sky130_iic_ip__audiodac_drv_lite (0)(2 instances)

Class sky130_iic_ip__audiodac_drv_lite (0):  Merged 1 parallel devices.
Subcircuit summary:
Circuit 1: sky130_iic_ip__audiodac_drv_lite         |Circuit 2: sky130_iic_ip__audiodac_drv_lite         
----------------------------------------------------|----------------------------------------------------
audiodac_drv_latch (1)                              |audiodac_drv_latch (1)                              
audiodac_drv_lite_half (2)                          |audiodac_drv_lite_half (2)                          
audiodac_drv_ls (1)                                 |audiodac_drv_ls (1)                                 
sky130_fd_pr__pfet_g5v0d10v5 (2->1)                 |sky130_fd_pr__pfet_g5v0d10v5 (2->1)                 
Number of devices: 5                                |Number of devices: 5                                
Number of nets: 11                                  |Number of nets: 11                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_iic_ip__audiodac_drv_lite         |Circuit 2: sky130_iic_ip__audiodac_drv_lite         
----------------------------------------------------|----------------------------------------------------
in_hi                                               |in_hi                                               
in_p                                                |in_p                                                
in_n                                                |in_n                                                
out_p                                               |out_p                                               
out_n                                               |out_n                                               
vss                                                 |vss                                                 
vdd                                                 |vdd                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_iic_ip__audiodac_drv_lite and sky130_iic_ip__audiodac_drv_lite are equivalent.

Subcircuit summary:
Circuit 1: sky130_vbl_ip__overvoltage               |Circuit 2: sky130_vbl_ip__overvoltage               
----------------------------------------------------|----------------------------------------------------
ov_level_shifter (4)                                |ov_level_shifter (4)                                
sky130_fd_pr__diode_pw2nd_05v5 (12->8)              |sky130_fd_pr__diode_pw2nd_05v5 (12->8)              
sky130_fd_pr__pfet_g5v0d10v5 (30)                   |sky130_fd_pr__pfet_g5v0d10v5 (30)                   
sky130_fd_pr__nfet_g5v0d10v5 (30)                   |sky130_fd_pr__nfet_g5v0d10v5 (30)                   
ov_voltage_divider (1)                              |ov_voltage_divider (1)                              
comp_hyst (1)                                       |comp_hyst (1)                                       
Number of devices: 74                               |Number of devices: 74                               
Number of nets: 51                                  |Number of nets: 51                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_vbl_ip__overvoltage               |Circuit 2: sky130_vbl_ip__overvoltage               
----------------------------------------------------|----------------------------------------------------
ena                                                 |ena                                                 
avdd                                                |avdd                                                
avss                                                |avss                                                
dvdd                                                |dvdd                                                
dvss                                                |dvss                                                
ovout                                               |ovout                                               
vbg                                                 |vbg                                                 
ibias                                               |ibias                                               
vtrip[3]                                            |vtrip[3]                                            
vtrip[2]                                            |vtrip[2]                                            
vtrip[1]                                            |vtrip[1]                                            
vtrip[0]                                            |vtrip[0]                                            
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_vbl_ip__overvoltage and sky130_vbl_ip__overvoltage are equivalent.

Subcircuit summary:
Circuit 1: switch_array_4                           |Circuit 2: switch_array_4                           
----------------------------------------------------|----------------------------------------------------
isolated_switch_xlarge (4)                          |isolated_switch_xlarge (4)                          
Number of devices: 4                                |Number of devices: 4                                
Number of nets: 20                                  |Number of nets: 20                                  
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: switch_array_4                           |Circuit 2: switch_array_4                           
----------------------------------------------------|----------------------------------------------------
avss                                                |avss                                                
avdd                                                |avdd                                                
dvdd                                                |dvdd                                                
dvss                                                |dvss                                                
channel1_in_to_out[0]                               |channel1_in_to_out[0]                               
channel0_in_to_out[0]                               |channel0_in_to_out[0]                               
channel3_in_to_out[0]                               |channel3_in_to_out[0]                               
channel2_in_to_out[0]                               |channel2_in_to_out[0]                               
channel1_out                                        |channel1_out                                        
channel0_out                                        |channel0_out                                        
channel3_out                                        |channel3_out                                        
channel2_out                                        |channel2_out                                        
channel1_in                                         |channel1_in                                         
channel0_in                                         |channel0_in                                         
channel3_in                                         |channel3_in                                         
channel2_in                                         |channel2_in                                         
channel1_in_to_out[1]                               |channel1_in_to_out[1]                               
channel0_in_to_out[1]                               |channel0_in_to_out[1]                               
channel3_in_to_out[1]                               |channel3_in_to_out[1]                               
channel2_in_to_out[1]                               |channel2_in_to_out[1]                               
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes switch_array_4 and switch_array_4 are equivalent.
Flattening unmatched subcell rheo_3v_column in circuit sky130_ef_ip__rheostat_8bit (0)(8 instances)
Flattening unmatched subcell rheo_3v_cell_top in circuit sky130_ef_ip__rheostat_8bit (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_9992MR__0 in circuit sky130_ef_ip__rheostat_8bit (0)(32 instances)
Flattening unmatched subcell poly_res_200ohm in circuit sky130_ef_ip__rheostat_8bit (0)(16 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_NHLDUY__0 in circuit sky130_ef_ip__rheostat_8bit (0)(32 instances)
Flattening unmatched subcell rheo_3v_cell in circuit sky130_ef_ip__rheostat_8bit (0)(72 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_9992MR in circuit sky130_ef_ip__rheostat_8bit (0)(288 instances)
Flattening unmatched subcell poly_res_200ohm in circuit sky130_ef_ip__rheostat_8bit (0)(144 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_NHLDUY in circuit sky130_ef_ip__rheostat_8bit (0)(288 instances)
Flattening unmatched subcell rheo_3v_column_odd in circuit sky130_ef_ip__rheostat_8bit (0)(8 instances)
Flattening unmatched subcell rheo_3v_cell in circuit sky130_ef_ip__rheostat_8bit (0)(64 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_9992MR in circuit sky130_ef_ip__rheostat_8bit (0)(256 instances)
Flattening unmatched subcell poly_res_200ohm in circuit sky130_ef_ip__rheostat_8bit (0)(128 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_NHLDUY in circuit sky130_ef_ip__rheostat_8bit (0)(256 instances)
Flattening unmatched subcell rheo_3v_cell_odd in circuit sky130_ef_ip__rheostat_8bit (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_9992MR in circuit sky130_ef_ip__rheostat_8bit (0)(32 instances)
Flattening unmatched subcell poly_res_200ohm in circuit sky130_ef_ip__rheostat_8bit (0)(16 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_NHLDUY in circuit sky130_ef_ip__rheostat_8bit (0)(32 instances)
Flattening unmatched subcell rheo_3v_cell_top in circuit sky130_ef_ip__rheostat_8bit (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_9992MR__0 in circuit sky130_ef_ip__rheostat_8bit (0)(32 instances)
Flattening unmatched subcell poly_res_200ohm in circuit sky130_ef_ip__rheostat_8bit (0)(16 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_NHLDUY__0 in circuit sky130_ef_ip__rheostat_8bit (0)(32 instances)
Flattening unmatched subcell rheo_3v_column_dummy in circuit sky130_ef_ip__rheostat_8bit (0)(2 instances)
Flattening unmatched subcell rheo_3v_cell_dummy in circuit sky130_ef_ip__rheostat_8bit (0)(20 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_9992MR in circuit sky130_ef_ip__rheostat_8bit (0)(80 instances)
Flattening unmatched subcell poly_res_200ohm in circuit sky130_ef_ip__rheostat_8bit (0)(40 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_NHLDUY in circuit sky130_ef_ip__rheostat_8bit (0)(80 instances)
Flattening unmatched subcell rheo_level_shifter_array in circuit sky130_ef_ip__rheostat_8bit (0)(1 instance)
Flattening unmatched subcell rheo_half in circuit sky130_ef_ip__rheostat_8bit (1)(2 instances)
Flattening unmatched subcell rheo_column in circuit sky130_ef_ip__rheostat_8bit (1)(32 instances)
Flattening unmatched subcell passtrans in circuit sky130_ef_ip__rheostat_8bit (1)(640 instances)
Flattening unmatched subcell rheo_column_dummy in circuit sky130_ef_ip__rheostat_8bit (1)(4 instances)
Flattening unmatched subcell passtrans in circuit sky130_ef_ip__rheostat_8bit (1)(80 instances)

Class sky130_ef_ip__rheostat_8bit (0):  Merged 35 parallel devices.
Class sky130_ef_ip__rheostat_8bit (1):  Merged 35 parallel devices.
Subcircuit summary:
Circuit 1: sky130_ef_ip__rheostat_8bit              |Circuit 2: sky130_ef_ip__rheostat_8bit              
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (720)                  |sky130_fd_pr__pfet_g5v0d10v5 (720)                  
sky130_fd_pr__res_generic_po (360->325)             |sky130_fd_pr__res_generic_po (360->325)             
sky130_fd_pr__nfet_g5v0d10v5 (720)                  |sky130_fd_pr__nfet_g5v0d10v5 (720)                  
rheo_level_shifter (8)                              |rheo_level_shifter (8)                              
Number of devices: 1773                             |Number of devices: 1773                             
Number of nets: 713                                 |Number of nets: 713                                 
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Resolving symmetries by net name.
Netlists match with 23 symmetries.

Subcircuit pins:
Circuit 1: sky130_ef_ip__rheostat_8bit              |Circuit 2: sky130_ef_ip__rheostat_8bit              
----------------------------------------------------|----------------------------------------------------
dvdd                                                |dvdd                                                
dvss                                                |dvss                                                
b7                                                  |b7                                                  
b6                                                  |b6                                                  
b5                                                  |b5                                                  
b4                                                  |b4                                                  
b3                                                  |b3                                                  
b2                                                  |b2                                                  
b1                                                  |b1                                                  
b0                                                  |b0                                                  
out                                                 |out                                                 
vss                                                 |vss                                                 
Vlow                                                |Vlow                                                
Vhigh                                               |Vhigh                                               
vdd                                                 |vdd                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_ef_ip__rheostat_8bit and sky130_ef_ip__rheostat_8bit are equivalent.

Subcircuit summary:
Circuit 1: switch_array_14                          |Circuit 2: switch_array_14                          
----------------------------------------------------|----------------------------------------------------
isolated_switch_xlarge (14)                         |isolated_switch_xlarge (14)                         
Number of devices: 14                               |Number of devices: 14                               
Number of nets: 44                                  |Number of nets: 44                                  
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: switch_array_14                          |Circuit 2: switch_array_14                          
----------------------------------------------------|----------------------------------------------------
amuxbusA                                            |amuxbusA                                            
amuxbusB                                            |amuxbusB                                            
left_lp_opamp_out                                   |left_lp_opamp_out                                   
left_instramp_out                                   |left_instramp_out                                   
right_hgbw_opamp_out                                |right_hgbw_opamp_out                                
left_hgbw_opamp_out                                 |left_hgbw_opamp_out                                 
right_instramp_out                                  |right_instramp_out                                  
right_lp_opamp_out                                  |right_lp_opamp_out                                  
avss                                                |avss                                                
avdd                                                |avdd                                                
dvdd                                                |dvdd                                                
dvss                                                |dvss                                                
analog0_core                                        |analog0_core                                        
analog1_core                                        |analog1_core                                        
analog0_connect[0]                                  |analog0_connect[0]                                  
analog1_connect[0]                                  |analog1_connect[0]                                  
analog0                                             |analog0                                             
analog1                                             |analog1                                             
analog0_connect[1]                                  |analog0_connect[1]                                  
analog1_connect[1]                                  |analog1_connect[1]                                  
isolated_switch_xlarge_1[1|0]/on                    |right_lp_opamp_to_analog1[0] **Mismatch**           
isolated_switch_xlarge_1[1|1]/on                    |left_hgbw_opamp_to_analog1[0] **Mismatch**          
isolated_switch_xlarge_1[1|2]/on                    |left_instramp_to_analog1[0] **Mismatch**            
isolated_switch_xlarge_1[3|0]/on                    |right_instramp_to_analog0[0] **Mismatch**           
isolated_switch_xlarge_1[3|1]/on                    |right_hgbw_opamp_to_analog0[0] **Mismatch**         
isolated_switch_xlarge_1[3|2]/on                    |left_lp_opamp_to_analog0[0] **Mismatch**            
isolated_switch_xlarge_1[1|0]/off                   |right_lp_opamp_to_analog1[1] **Mismatch**           
isolated_switch_xlarge_1[1|1]/off                   |left_hgbw_opamp_to_analog1[1] **Mismatch**          
isolated_switch_xlarge_1[1|2]/off                   |left_instramp_to_analog1[1] **Mismatch**            
isolated_switch_xlarge_1[3|0]/off                   |right_instramp_to_analog0[1] **Mismatch**           
isolated_switch_xlarge_1[3|1]/off                   |right_hgbw_opamp_to_analog0[1] **Mismatch**         
isolated_switch_xlarge_1[3|2]/off                   |left_lp_opamp_to_analog0[1] **Mismatch**            
isolated_switch_xlarge_1[0|2]/on                    |left_instramp_to_amuxbusB[0] **Mismatch**           
isolated_switch_xlarge_1[0|1]/on                    |left_hgbw_opamp_to_amuxbusB[0] **Mismatch**         
isolated_switch_xlarge_1[0|0]/on                    |right_lp_opamp_to_amuxbusB[0] **Mismatch**          
isolated_switch_xlarge_1[2|2]/on                    |left_lp_opamp_to_amuxbusA[0] **Mismatch**           
isolated_switch_xlarge_1[2|1]/on                    |right_hgbw_opamp_to_amuxbusA[0] **Mismatch**        
isolated_switch_xlarge_1[2|0]/on                    |right_instramp_to_amuxbusA[0] **Mismatch**          
isolated_switch_xlarge_1[0|2]/off                   |left_instramp_to_amuxbusB[1] **Mismatch**           
isolated_switch_xlarge_1[0|1]/off                   |left_hgbw_opamp_to_amuxbusB[1] **Mismatch**         
isolated_switch_xlarge_1[0|0]/off                   |right_lp_opamp_to_amuxbusB[1] **Mismatch**          
isolated_switch_xlarge_1[2|2]/off                   |left_lp_opamp_to_amuxbusA[1] **Mismatch**           
isolated_switch_xlarge_1[2|1]/off                   |right_hgbw_opamp_to_amuxbusA[1] **Mismatch**        
isolated_switch_xlarge_1[2|0]/off                   |right_instramp_to_amuxbusA[1] **Mismatch**          
---------------------------------------------------------------------------------------------------------
Cell pin lists for switch_array_14 and switch_array_14 altered to match.
Device classes switch_array_14 and switch_array_14 are equivalent.
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_FT76RJ__0 in circuit sky130_od_ip__tempsensor_ext_vp (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__rf_pnp_05v5_W3p40L3p40 in circuit sky130_od_ip__tempsensor_ext_vp (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_3VR9VM in circuit sky130_od_ip__tempsensor_ext_vp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_6VRZAW in circuit sky130_od_ip__tempsensor_ext_vp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_3HMWVM in circuit sky130_od_ip__tempsensor_ext_vp (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_69TQ3K in circuit sky130_od_ip__tempsensor_ext_vp (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_QXBCRM in circuit sky130_od_ip__tempsensor_ext_vp (0)(1 instance)

Class sky130_od_ip__tempsensor_ext_vp (0):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: sky130_od_ip__tempsensor_ext_vp          |Circuit 2: sky130_od_ip__tempsensor_ext_vp          
----------------------------------------------------|----------------------------------------------------
buffer (2)                                          |buffer (2)                                          
sky130_fd_pr__diode_pw2nd_05v5 (2)                  |sky130_fd_pr__diode_pw2nd_05v5 (2)                  
sky130_fd_pr__pnp_05v5_W3p40L3p40 (2)               |sky130_fd_pr__pnp_05v5_W3p40L3p40 (2)               
sky130_fd_pr__pfet_01v8_lvt (6->2)                  |sky130_fd_pr__pfet_01v8_lvt (6->2)                  
sky130_fd_pr__pfet_01v8 (3)                         |sky130_fd_pr__pfet_01v8 (3)                         
sky130_fd_pr__nfet_01v8 (3)                         |sky130_fd_pr__nfet_01v8 (3)                         
Number of devices: 14                               |Number of devices: 14                               
Number of nets: 11                                  |Number of nets: 11                                  
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_od_ip__tempsensor_ext_vp          |Circuit 2: sky130_od_ip__tempsensor_ext_vp          
----------------------------------------------------|----------------------------------------------------
vbg                                                 |vbg                                                 
vss                                                 |vss                                                 
vdd                                                 |vdd                                                 
ena                                                 |ena                                                 
vbe1_out                                            |vbe1_out                                            
vbe2_out                                            |vbe2_out                                            
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_od_ip__tempsensor_ext_vp and sky130_od_ip__tempsensor_ext_vp are equivalent.

Subcircuit summary:
Circuit 1: switch_array_2                           |Circuit 2: switch_array_2                           
----------------------------------------------------|----------------------------------------------------
isolated_switch_xlarge (2)                          |isolated_switch_xlarge (2)                          
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 12                                  |Number of nets: 12                                  
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: switch_array_2                           |Circuit 2: switch_array_2                           
----------------------------------------------------|----------------------------------------------------
avss                                                |avss                                                
avdd                                                |avdd                                                
dvdd                                                |dvdd                                                
dvss                                                |dvss                                                
channel0_in_to_out[0]                               |channel0_in_to_out[0]                               
channel1_in_to_out[0]                               |channel1_in_to_out[0]                               
channel0_out                                        |channel0_out                                        
channel1_out                                        |channel1_out                                        
channel0_in                                         |channel0_in                                         
channel1_in                                         |channel1_in                                         
channel0_in_to_out[1]                               |channel0_in_to_out[1]                               
channel1_in_to_out[1]                               |channel1_in_to_out[1]                               
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes switch_array_2 and switch_array_2 are equivalent.

Class simple_analog_mux_sel1v8 (0):  Merged 1 parallel devices.
Class simple_analog_mux_sel1v8 (1):  Merged 1 parallel devices.
Subcircuit summary:
Circuit 1: simple_analog_mux_sel1v8                 |Circuit 2: simple_analog_mux_sel1v8                 
----------------------------------------------------|----------------------------------------------------
simple_analog_switch_2 (2)                          |simple_analog_switch_2 (2)                          
sky130_fd_sc_hvl__inv_2 (2)                         |sky130_fd_sc_hvl__inv_2 (2)                         
sky130_fd_pr__nfet_g5v0d10v5 (12->4)                |sky130_fd_pr__nfet_g5v0d10v5 (12->4)                
sky130_fd_pr__pfet_g5v0d10v5 (4)                    |sky130_fd_pr__pfet_g5v0d10v5 (4)                    
sky130_fd_pr__nfet_01v8 (2)                         |sky130_fd_pr__nfet_01v8 (2)                         
sky130_fd_pr__pfet_01v8_hvt (2)                     |sky130_fd_pr__pfet_01v8_hvt (2)                     
sky130_fd_sc_hvl__diode_2 (1)                       |sky130_fd_sc_hvl__diode_2 (1)                       
sky130_fd_sc_hvl__decap_4 (2->1)                    |sky130_fd_sc_hvl__decap_4 (2->1)                    
Number of devices: 18                               |Number of devices: 18                               
Number of nets: 16                                  |Number of nets: 16                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: simple_analog_mux_sel1v8                 |Circuit 2: simple_analog_mux_sel1v8                 
----------------------------------------------------|----------------------------------------------------
dvss                                                |dvss                                                
inA                                                 |inA                                                 
inB                                                 |inB                                                 
dvdd                                                |dvdd                                                
avss                                                |avss                                                
out                                                 |out                                                 
avdd                                                |avdd                                                
selA                                                |selA                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes simple_analog_mux_sel1v8 and simple_analog_mux_sel1v8 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_RUG6CB in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_M7X63G in circuit sky130_ak_ip__comparator (0)(64 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_REE66T in circuit sky130_ak_ip__comparator (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_LUSSBJ in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_high_po_2p85_EP2UD7 in circuit sky130_ak_ip__comparator (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_TAUUP3 in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_RJSTGP in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_8JQF8T in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_MMHSE7 in circuit sky130_ak_ip__comparator (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_PNRDLC in circuit sky130_ak_ip__comparator (0)(36 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_46Z5PG in circuit sky130_ak_ip__comparator (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_RRA4TL in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_CRL9SD in circuit sky130_ak_ip__comparator (0)(64 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_YTEHH6 in circuit sky130_ak_ip__comparator (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_8TUSME in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_T8W2FW in circuit sky130_ak_ip__comparator (0)(34 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_AUB4P8 in circuit sky130_ak_ip__comparator (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_HWT53N in circuit sky130_ak_ip__comparator (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_LHNF5N in circuit sky130_ak_ip__comparator (0)(6 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_EPRAC4 in circuit sky130_ak_ip__comparator (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_Q8UPKT in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_MRHAE7 in circuit sky130_ak_ip__comparator (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_X332GA in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_4RA4DJ in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_GHE6BF in circuit sky130_ak_ip__comparator (0)(192 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_WGHV7X in circuit sky130_ak_ip__comparator (0)(96 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_LURNA9 in circuit sky130_ak_ip__comparator (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_RM8L2M in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_N8ANR9 in circuit sky130_ak_ip__comparator (0)(6 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_CDNABP in circuit sky130_ak_ip__comparator (0)(96 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_6UJQA2 in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_CS979Q in circuit sky130_ak_ip__comparator (0)(192 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_2CKAKF in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_EEFBWQ in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_9432CF in circuit sky130_ak_ip__comparator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_2432J2 in circuit sky130_ak_ip__comparator (0)(1 instance)

Removing zero-valued device vsrc from cell sky130_ak_ip__comparator (1) makes a better match
Removing zero-valued device vsrc from cell sky130_ak_ip__comparator (1) makes a better match
Making another compare attempt.

Class sky130_ak_ip__comparator (0):  Merged 1374 parallel devices.
Class sky130_ak_ip__comparator (0):  Merged 8 series devices.
Class sky130_ak_ip__comparator (1):  Merged 8 parallel devices.
Subcircuit summary:
Circuit 1: sky130_ak_ip__comparator                 |Circuit 2: sky130_ak_ip__comparator                 
----------------------------------------------------|----------------------------------------------------
level_shifter_up (9)                                |level_shifter_up (9)                                
sky130_fd_pr__pfet_g5v0d10v5 (949->60)              |sky130_fd_pr__pfet_g5v0d10v5 (931->60)              
sky130_fd_pr__nfet_g5v0d10v5 (556->76)              |sky130_fd_pr__nfet_g5v0d10v5 (542->76)              
sky130_fd_pr__res_high_po_2p85 (14->3)              |sky130_fd_pr__res_high_po_2p85 (6->3)               
sky130_fd_pr__pfet_01v8 (7->5)                      |sky130_fd_pr__pfet_01v8 (7->5)                      
sky130_fd_pr__nfet_01v8 (3)                         |sky130_fd_pr__nfet_01v8 (3)                         
Number of devices: 156                              |Number of devices: 156                              
Number of nets: 127                                 |Number of nets: 127                                 
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_ak_ip__comparator                 |Circuit 2: sky130_ak_ip__comparator                 
----------------------------------------------------|----------------------------------------------------
ibias                                               |ibias                                               
AGND                                                |AGND                                                
DGND                                                |DGND                                                
DVDD                                                |DVDD                                                
Vinm                                                |Vinm                                                
Vinp                                                |Vinp                                                
Vout                                                |Vout                                                
trim[1]                                             |trim[1]                                             
trim[0]                                             |trim[0]                                             
en                                                  |en                                                  
hyst[1]                                             |hyst[1]                                             
hyst[0]                                             |hyst[0]                                             
trim[4]                                             |trim[4]                                             
trim[3]                                             |trim[3]                                             
trim[5]                                             |trim[5]                                             
trim[2]                                             |trim[2]                                             
AVDD                                                |AVDD                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_ak_ip__comparator and sky130_ak_ip__comparator are equivalent.

Subcircuit summary:
Circuit 1: sky130_icrg_ip__ulpcomp2                 |Circuit 2: sky130_icrg_ip__ulpcomp2                 
----------------------------------------------------|----------------------------------------------------
Stage0_clk_inv (1)                                  |Stage0_clk_inv (1)                                  
Stage2_latch (1)                                    |Stage2_latch (1)                                    
Stage1 (1)                                          |Stage1 (1)                                          
Stage0_ena_inv (1)                                  |Stage0_ena_inv (1)                                  
Number of devices: 4                                |Number of devices: 4                                
Number of nets: 16                                  |Number of nets: 16                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: sky130_icrg_ip__ulpcomp2                 |Circuit 2: sky130_icrg_ip__ulpcomp2                 
----------------------------------------------------|----------------------------------------------------
dvdd                                                |dvdd                                                
dvss                                                |dvss                                                
clk                                                 |clk                                                 
avdd                                                |avdd                                                
vinn                                                |vinn                                                
vinp                                                |vinp                                                
avss                                                |avss                                                
vout                                                |vout                                                
ena                                                 |ena                                                 
w_288_n7621#                                        |(no pin, node is dummy_16)                          
---------------------------------------------------------------------------------------------------------
Cell pin lists for sky130_icrg_ip__ulpcomp2 and sky130_icrg_ip__ulpcomp2 altered to match.
Device classes sky130_icrg_ip__ulpcomp2 and sky130_icrg_ip__ulpcomp2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_ef_ip__cdac3v_12bit               |Circuit 2: sky130_ef_ip__cdac3v_12bit               
----------------------------------------------------|----------------------------------------------------
EF_SW_RST (1)                                       |EF_SW_RST (1)                                       
EF_AMUX21x (12)                                     |EF_AMUX21x (12)                                     
EF_BANK_CAP_12 (1)                                  |EF_BANK_CAP_12 (1)                                  
cdac_lvlshift_array (1)                             |cdac_lvlshift_array (1)                             
Number of devices: 15                               |Number of devices: 15                               
Number of nets: 52                                  |Number of nets: 52                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_ef_ip__cdac3v_12bit               |Circuit 2: sky130_ef_ip__cdac3v_12bit               
----------------------------------------------------|----------------------------------------------------
VH                                                  |VH                                                  
VL                                                  |VL                                                  
VCM                                                 |VCM                                                 
Vref                                                |Vref                                                
VIN                                                 |VIN                                                 
SELD3                                               |SELD3                                               
SELD7                                               |SELD7                                               
SELD11                                              |SELD11                                              
SELD6                                               |SELD6                                               
SELD10                                              |SELD10                                              
SELD2                                               |SELD2                                               
SELD5                                               |SELD5                                               
SELD1                                               |SELD1                                               
SELD9                                               |SELD9                                               
SELD4                                               |SELD4                                               
SELD8                                               |SELD8                                               
DVDD                                                |DVDD                                                
SELD0                                               |SELD0                                               
HOLD                                                |HOLD                                                
RST                                                 |RST                                                 
VSS                                                 |VSS                                                 
VDD                                                 |VDD                                                 
DVSS                                                |DVSS                                                
OUTNC                                               |OUTNC                                               
OUT                                                 |OUT                                                 
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_ef_ip__cdac3v_12bit and sky130_ef_ip__cdac3v_12bit are equivalent.
Flattening unmatched subcell dac_3v_column_odd in circuit sky130_ef_ip__rdac3v_8bit (0)(8 instances)
Flattening unmatched subcell dac_3v_cell in circuit sky130_ef_ip__rdac3v_8bit (0)(64 instances)
Flattening unmatched subcell sky130_fd_pr__res_high_po_0p35_AW5QUD in circuit sky130_ef_ip__rdac3v_8bit (0)(128 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_9992MR__0 in circuit sky130_ef_ip__rdac3v_8bit (0)(256 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_NHLDUY__0 in circuit sky130_ef_ip__rdac3v_8bit (0)(256 instances)
Flattening unmatched subcell dac_3v_cell_top in circuit sky130_ef_ip__rdac3v_8bit (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__res_high_po_0p35_AW5QUD in circuit sky130_ef_ip__rdac3v_8bit (0)(16 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_9992MR__0 in circuit sky130_ef_ip__rdac3v_8bit (0)(32 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_NHLDUY__0 in circuit sky130_ef_ip__rdac3v_8bit (0)(32 instances)
Flattening unmatched subcell dac_3v_cell_odd in circuit sky130_ef_ip__rdac3v_8bit (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__res_high_po_0p35_AW5QUD in circuit sky130_ef_ip__rdac3v_8bit (0)(16 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_9992MR__0 in circuit sky130_ef_ip__rdac3v_8bit (0)(32 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_NHLDUY__0 in circuit sky130_ef_ip__rdac3v_8bit (0)(32 instances)
Flattening unmatched subcell dac_3v_column in circuit sky130_ef_ip__rdac3v_8bit (0)(8 instances)
Flattening unmatched subcell dac_3v_cell in circuit sky130_ef_ip__rdac3v_8bit (0)(72 instances)
Flattening unmatched subcell sky130_fd_pr__res_high_po_0p35_AW5QUD in circuit sky130_ef_ip__rdac3v_8bit (0)(144 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_9992MR__0 in circuit sky130_ef_ip__rdac3v_8bit (0)(288 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_NHLDUY__0 in circuit sky130_ef_ip__rdac3v_8bit (0)(288 instances)
Flattening unmatched subcell dac_3v_cell_top in circuit sky130_ef_ip__rdac3v_8bit (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__res_high_po_0p35_AW5QUD in circuit sky130_ef_ip__rdac3v_8bit (0)(16 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_9992MR__0 in circuit sky130_ef_ip__rdac3v_8bit (0)(32 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_NHLDUY__0 in circuit sky130_ef_ip__rdac3v_8bit (0)(32 instances)
Flattening unmatched subcell level_shifter_array in circuit sky130_ef_ip__rdac3v_8bit (0)(1 instance)
Flattening unmatched subcell rdac_level_shifter in circuit sky130_ef_ip__rdac3v_8bit (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_4AXGXB__0 in circuit sky130_ef_ip__rdac3v_8bit (0)(8 instances)
Flattening unmatched subcell dac_3v_column_dummy in circuit sky130_ef_ip__rdac3v_8bit (0)(2 instances)
Flattening unmatched subcell dac_3v_cell_dummy in circuit sky130_ef_ip__rdac3v_8bit (0)(20 instances)
Flattening unmatched subcell sky130_fd_pr__res_high_po_0p35_AW5QUD in circuit sky130_ef_ip__rdac3v_8bit (0)(40 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_9992MR__0 in circuit sky130_ef_ip__rdac3v_8bit (0)(80 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_NHLDUY__0 in circuit sky130_ef_ip__rdac3v_8bit (0)(80 instances)
Flattening unmatched subcell dac_half in circuit sky130_ef_ip__rdac3v_8bit (1)(2 instances)
Flattening unmatched subcell dac_column in circuit sky130_ef_ip__rdac3v_8bit (1)(32 instances)
Flattening unmatched subcell passtrans in circuit sky130_ef_ip__rdac3v_8bit (1)(640 instances)
Flattening unmatched subcell level_shifter in circuit sky130_ef_ip__rdac3v_8bit (1)(8 instances)
Flattening unmatched subcell dac_column_dummy in circuit sky130_ef_ip__rdac3v_8bit (1)(4 instances)
Flattening unmatched subcell passtrans in circuit sky130_ef_ip__rdac3v_8bit (1)(80 instances)

Class sky130_ef_ip__rdac3v_8bit (0):  Merged 35 parallel devices.
Class sky130_ef_ip__rdac3v_8bit (1):  Merged 35 parallel devices.
Subcircuit summary:
Circuit 1: sky130_ef_ip__rdac3v_8bit                |Circuit 2: sky130_ef_ip__rdac3v_8bit                
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__res_high_po_0p35 (360->325)           |sky130_fd_pr__res_high_po_0p35 (360->325)           
sky130_fd_pr__pfet_g5v0d10v5 (752)                  |sky130_fd_pr__pfet_g5v0d10v5 (752)                  
sky130_fd_pr__nfet_g5v0d10v5 (816->752)             |sky130_fd_pr__nfet_g5v0d10v5 (816->752)             
follower_amp (1)                                    |follower_amp (1)                                    
sky130_fd_sc_hvl__inv_8 (16)                        |sky130_fd_sc_hvl__inv_8 (16)                        
sky130_fd_sc_hvl__inv_4 (8)                         |sky130_fd_sc_hvl__inv_4 (8)                         
sky130_fd_sc_hvl__inv_2 (8)                         |sky130_fd_sc_hvl__inv_2 (8)                         
sky130_fd_pr__nfet_01v8 (16)                        |sky130_fd_pr__nfet_01v8 (16)                        
sky130_fd_pr__pfet_01v8_hvt (16)                    |sky130_fd_pr__pfet_01v8_hvt (16)                    
sky130_fd_pr__diode_pw2nd_05v5 (8)                  |sky130_fd_pr__diode_pw2nd_05v5 (8)                  
Number of devices: 1902                             |Number of devices: 1902                             
Number of nets: 779                                 |Number of nets: 779                                 
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Resolving symmetries by net name.
Netlists match with 23 symmetries.

Subcircuit pins:
Circuit 1: sky130_ef_ip__rdac3v_8bit                |Circuit 2: sky130_ef_ip__rdac3v_8bit                
----------------------------------------------------|----------------------------------------------------
dvdd                                                |dvdd                                                
dvss                                                |dvss                                                
out                                                 |out                                                 
ena                                                 |ena                                                 
vss                                                 |vss                                                 
b7                                                  |b7                                                  
b6                                                  |b6                                                  
b5                                                  |b5                                                  
b4                                                  |b4                                                  
b3                                                  |b3                                                  
b2                                                  |b2                                                  
b1                                                  |b1                                                  
b0                                                  |b0                                                  
vdd                                                 |vdd                                                 
Vlow                                                |Vlow                                                
Vhigh                                               |Vhigh                                               
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_ef_ip__rdac3v_8bit and sky130_ef_ip__rdac3v_8bit are equivalent.

Subcircuit summary:
Circuit 1: simple_switch_array_32                   |Circuit 2: simple_switch_array_32                   
----------------------------------------------------|----------------------------------------------------
simplest_analog_switch_ena1v8 (32)                  |simplest_analog_switch_ena1v8 (32)                  
Number of devices: 32                               |Number of devices: 32                               
Number of nets: 60                                  |Number of nets: 60                                  
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: simple_switch_array_32                   |Circuit 2: simple_switch_array_32                   
----------------------------------------------------|----------------------------------------------------
amuxbusA                                            |amuxbusA                                            
amuxbusB                                            |amuxbusB                                            
left_instramp_p                                     |left_instramp_p                                     
left_instramp_n                                     |left_instramp_n                                     
left_hgbw_opamp_p                                   |left_hgbw_opamp_p                                   
left_hgbw_opamp_n                                   |left_hgbw_opamp_n                                   
left_lp_opamp_p                                     |left_lp_opamp_p                                     
left_lp_opamp_n                                     |left_lp_opamp_n                                     
right_lp_opamp_p                                    |right_lp_opamp_p                                    
right_lp_opamp_n                                    |right_lp_opamp_n                                    
right_hgbw_opamp_p                                  |right_hgbw_opamp_p                                  
right_hgbw_opamp_n                                  |right_hgbw_opamp_n                                  
right_instramp_p                                    |right_instramp_p                                    
right_instramp_n                                    |right_instramp_n                                    
analog0                                             |analog0                                             
analog1                                             |analog1                                             
simplest_analog_switch_ena1v8_0[0|0]/on             |right_instramp_n_to_analog1 **Mismatch**            
simplest_analog_switch_ena1v8_0[0|1]/on             |right_hgbw_opamp_n_to_analog1 **Mismatch**          
simplest_analog_switch_ena1v8_0[0|2]/on             |right_lp_opamp_n_to_analog1 **Mismatch**            
simplest_analog_switch_ena1v8_0[0|3]/on             |left_lp_opamp_n_to_analog1 **Mismatch**             
simplest_analog_switch_ena1v8_0[0|4]/on             |left_hgbw_opamp_n_to_analog1 **Mismatch**           
simplest_analog_switch_ena1v8_0[0|5]/on             |left_instramp_n_to_analog1 **Mismatch**             
simplest_analog_switch_ena1v8_0[1|0]/on             |right_instramp_p_to_analog0 **Mismatch**            
simplest_analog_switch_ena1v8_0[1|1]/on             |right_hgbw_opamp_p_to_analog0 **Mismatch**          
simplest_analog_switch_ena1v8_0[1|2]/on             |right_lp_opamp_p_to_analog0 **Mismatch**            
simplest_analog_switch_ena1v8_0[1|3]/on             |left_lp_opamp_p_to_analog0 **Mismatch**             
simplest_analog_switch_ena1v8_0[1|4]/on             |left_hgbw_opamp_p_to_analog0 **Mismatch**           
simplest_analog_switch_ena1v8_0[1|5]/on             |left_instramp_p_to_analog0 **Mismatch**             
simplest_analog_switch_ena1v8_0[0|6]/on             |ulpcomp_p_to_analog1 **Mismatch**                   
simplest_analog_switch_ena1v8_0[0|7]/on             |comp_p_to_analog1 **Mismatch**                      
simplest_analog_switch_ena1v8_0[0|8]/on             |adc0_to_analog1 **Mismatch**                        
simplest_analog_switch_ena1v8_0[0|9]/on             |dac0_to_analog1 **Mismatch**                        
simplest_analog_switch_ena1v8_0[1|6]/on             |ulpcomp_n_to_analog0 **Mismatch**                   
simplest_analog_switch_ena1v8_0[1|7]/on             |comp_n_to_analog0 **Mismatch**                      
simplest_analog_switch_ena1v8_0[1|8]/on             |adc1_to_analog0 **Mismatch**                        
simplest_analog_switch_ena1v8_0[1|9]/on             |dac1_to_analog0 **Mismatch**                        
dac1                                                |dac1                                                
dac0                                                |dac0                                                
adc1                                                |adc1                                                
adc0                                                |adc0                                                
comp_n                                              |comp_n                                              
comp_p                                              |comp_p                                              
ulpcomp_n                                           |ulpcomp_n                                           
ulpcomp_p                                           |ulpcomp_p                                           
simplest_analog_switch_ena1v8_1[0|0]/on             |right_instramp_n_to_amuxbusB **Mismatch**           
simplest_analog_switch_ena1v8_1[0|1]/on             |right_hgbw_opamp_n_to_amuxbusB **Mismatch**         
simplest_analog_switch_ena1v8_1[0|2]/on             |right_lp_opamp_n_to_amuxbusB **Mismatch**           
simplest_analog_switch_ena1v8_1[0|3]/on             |left_lp_opamp_n_to_amuxbusB **Mismatch**            
simplest_analog_switch_ena1v8_1[0|4]/on             |left_hgbw_opamp_n_to_amuxbusB **Mismatch**          
simplest_analog_switch_ena1v8_1[0|5]/on             |left_instramp_n_to_amuxbusB **Mismatch**            
simplest_analog_switch_ena1v8_1[1|0]/on             |right_instramp_p_to_amuxbusA **Mismatch**           
simplest_analog_switch_ena1v8_1[1|1]/on             |right_hgbw_opamp_p_to_amuxbusA **Mismatch**         
simplest_analog_switch_ena1v8_1[1|2]/on             |right_lp_opamp_p_to_amuxbusA **Mismatch**           
simplest_analog_switch_ena1v8_1[1|3]/on             |left_lp_opamp_p_to_amuxbusA **Mismatch**            
simplest_analog_switch_ena1v8_1[1|4]/on             |left_hgbw_opamp_p_to_amuxbusA **Mismatch**          
simplest_analog_switch_ena1v8_1[1|5]/on             |left_instramp_p_to_amuxbusA **Mismatch**            
vssa0                                               |vssa0                                               
vdda0                                               |vdda0                                               
vccd0                                               |vccd0                                               
vssd0                                               |vssd0                                               
---------------------------------------------------------------------------------------------------------
Cell pin lists for simple_switch_array_32 and simple_switch_array_32 altered to match.
Device classes simple_switch_array_32 and simple_switch_array_32 are equivalent.

Subcircuit summary:
Circuit 1: sky130_ef_ip__biasgen4                   |Circuit 2: sky130_ef_ip__biasgen4                   
----------------------------------------------------|----------------------------------------------------
bias_generator_be4 (1)                              |bias_generator_be4 (1)                              
bias_generator_fe (1)                               |bias_generator_fe (1)                               
Number of devices: 2                                |Number of devices: 2                                
Number of nets: 57                                  |Number of nets: 57                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_ef_ip__biasgen4                   |Circuit 2: sky130_ef_ip__biasgen4                   
----------------------------------------------------|----------------------------------------------------
ena                                                 |ena                                                 
vbg                                                 |vbg                                                 
ref_sel_vbg                                         |ref_sel_vbg                                         
ref_in                                              |ref_in                                              
en_hsxo_bias                                        |en_hsxo_bias                                        
en_comp_trim_n                                      |en_comp_trim_n                                      
en_ov_bias                                          |en_ov_bias                                          
en_comp_bias                                        |en_comp_bias                                        
en_hsxo_trim_n                                      |en_hsxo_trim_n                                      
en_lp1_bias                                         |en_lp1_bias                                         
en_user2_trim_n                                     |en_user2_trim_n                                     
en_lp2_bias                                         |en_lp2_bias                                         
en_hgbw1_bias                                       |en_hgbw1_bias                                       
lp1_src_100                                         |lp1_src_100                                         
test_src_500                                        |test_src_500                                        
lp2_src_100                                         |lp2_src_100                                         
en_hgbw2_bias                                       |en_hgbw2_bias                                       
user_src_50                                         |user_src_50                                         
idac_src_1000                                       |idac_src_1000                                       
lsxo_src_50                                         |lsxo_src_50                                         
hsxo_src_100                                        |hsxo_src_100                                        
comp_src_400                                        |comp_src_400                                        
hgbw2_src_100                                       |hgbw2_src_100                                       
ov_src_600                                          |ov_src_600                                          
user_src_150                                        |user_src_150                                        
instr1_src_100                                      |instr1_src_100                                      
instr2_src_100                                      |instr2_src_100                                      
hgbw1_src_100                                       |hgbw1_src_100                                       
en_instr1_bias                                      |en_instr1_bias                                      
en_instr2_bias                                      |en_instr2_bias                                      
en_src_test                                         |en_src_test                                         
en_lsxo_bias                                        |en_lsxo_bias                                        
en_snk_test                                         |en_snk_test                                         
en_user1_bias                                       |en_user1_bias                                       
en_idac_bias                                        |en_idac_bias                                        
en_user2_bias                                       |en_user2_bias                                       
en_comp_trim_p                                      |en_comp_trim_p                                      
en_hsxo_trim_p                                      |en_hsxo_trim_p                                      
en_user2_trim_p                                     |en_user2_trim_p                                     
en_lp1_trim_p                                       |en_lp1_trim_p                                       
en_lp2_trim_p                                       |en_lp2_trim_p                                       
en_hgbw1_trim_p                                     |en_hgbw1_trim_p                                     
en_hgbw2_trim_p                                     |en_hgbw2_trim_p                                     
en_instr1_trim_p                                    |en_instr1_trim_p                                    
en_instr2_trim_p                                    |en_instr2_trim_p                                    
brnout_src_200                                      |brnout_src_200                                      
en_brnout_bias                                      |en_brnout_bias                                      
bandgap_snk_250                                     |bandgap_snk_250                                     
dvss                                                |dvss                                                
avdd                                                |avdd                                                
avss                                                |avss                                                
dvdd                                                |dvdd                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_ef_ip__biasgen4 and sky130_ef_ip__biasgen4 are equivalent.
Flattening unmatched subcell bandgap_cw in circuit sky130_cw_ip__bandgap_nobias (0)(1 instance)
Flattening unmatched subcell bg__cap in circuit sky130_cw_ip__bandgap_nobias (0)(11 instances)
Flattening unmatched subcell bg__res in circuit sky130_cw_ip__bandgap_nobias (0)(1 instance)
Flattening unmatched subcell bg__trim in circuit sky130_cw_ip__bandgap_nobias (0)(1 instance)
Flattening unmatched subcell bgt__MN in circuit sky130_cw_ip__bandgap_nobias (0)(16 instances)
Flattening unmatched subcell bgt__res in circuit sky130_cw_ip__bandgap_nobias (0)(1 instance)
Flattening unmatched subcell bg__startup in circuit sky130_cw_ip__bandgap_nobias (0)(1 instance)
Flattening unmatched subcell bgs__M3_M4 in circuit sky130_cw_ip__bandgap_nobias (0)(1 instance)
Flattening unmatched subcell bgs__M5_M6 in circuit sky130_cw_ip__bandgap_nobias (0)(1 instance)
Flattening unmatched subcell bgs__M7 in circuit sky130_cw_ip__bandgap_nobias (0)(1 instance)
Flattening unmatched subcell bg__M1_M2 in circuit sky130_cw_ip__bandgap_nobias (0)(1 instance)
Flattening unmatched subcell bg__pnp_group in circuit sky130_cw_ip__bandgap_nobias (0)(1 instance)
Flattening unmatched subcell bgpg__pnp in circuit sky130_cw_ip__bandgap_nobias (0)(9 instances)
Flattening unmatched subcell bandgap in circuit sky130_cw_ip__bandgap_nobias (1)(1 instance)
Flattening unmatched subcell bg_res in circuit sky130_cw_ip__bandgap_nobias (1)(1 instance)
Flattening unmatched subcell bg_trim in circuit sky130_cw_ip__bandgap_nobias (1)(1 instance)

Cell sky130_cw_ip__bandgap_nobias (0) disconnected node: vsub
Cell sky130_cw_ip__bandgap_nobias (1) disconnected node: vsub
Class sky130_cw_ip__bandgap_nobias (0):  Merged 18 parallel devices.
Class sky130_cw_ip__bandgap_nobias (0):  Merged 18 series devices.
Class sky130_cw_ip__bandgap_nobias (1):  Merged 18 series devices.
Cell sky130_cw_ip__bandgap_nobias (0) disconnected node: vsub
Cell sky130_cw_ip__bandgap_nobias (1) disconnected node: vsub
Subcircuit summary:
Circuit 1: sky130_cw_ip__bandgap_nobias             |Circuit 2: sky130_cw_ip__bandgap_nobias             
----------------------------------------------------|----------------------------------------------------
sky130_fd_pr__cap_mim_m3_1 (11->2)                  |sky130_fd_pr__cap_mim_m3_1 (11->2)                  
sky130_fd_pr__res_xhigh_po_0p69 (21->3)             |sky130_fd_pr__res_xhigh_po_0p69 (21->3)             
sky130_fd_pr__nfet_01v8 (18)                        |sky130_fd_pr__nfet_01v8 (18)                        
sky130_fd_pr__res_high_po_1p41 (16)                 |sky130_fd_pr__res_high_po_1p41 (16)                 
sky130_fd_pr__pfet_01v8 (7->5)                      |sky130_fd_pr__pfet_01v8 (7->5)                      
sky130_fd_pr__pnp_05v5_W0p68L0p68 (9->2)            |sky130_fd_pr__pnp_05v5_W0p68L0p68 (9->2)            
bg__se_folded_cascode_p (1)                         |se_folded_cascode_p (1)                             
Number of devices: 47                               |Number of devices: 47                               
Number of nets: 52                                  |Number of nets: 52                                  
---------------------------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_cw_ip__bandgap_nobias             |Circuit 2: sky130_cw_ip__bandgap_nobias             
----------------------------------------------------|----------------------------------------------------
vss                                                 |vss                                                 
vdd                                                 |vdd                                                 
bias                                                |bias                                                
trim[0]                                             |trim[0]                                             
trim[14]                                            |trim[14]                                            
trim[2]                                             |trim[2]                                             
trim[12]                                            |trim[12]                                            
trim[4]                                             |trim[4]                                             
trim[10]                                            |trim[10]                                            
trim[6]                                             |trim[6]                                             
trim[8]                                             |trim[8]                                             
trim[7]                                             |trim[7]                                             
trim[9]                                             |trim[9]                                             
trim[5]                                             |trim[5]                                             
trim[11]                                            |trim[11]                                            
trim[3]                                             |trim[3]                                             
trim[13]                                            |trim[13]                                            
trim[1]                                             |trim[1]                                             
trim[15]                                            |trim[15]                                            
vbg                                                 |vbg                                                 
vsub                                                |vsub                                                
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_cw_ip__bandgap_nobias and sky130_cw_ip__bandgap_nobias are equivalent.
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_2_KB5CJD in circuit frigate_analog (0)(125 instances)
Flattening unmatched subcell simple_switch_array_3 in circuit frigate_analog (0)(4 instances)
Flattening unmatched subcell simple_switch_array_15 in circuit frigate_analog (0)(1 instance)
Flattening unmatched subcell simple_switch_array_8 in circuit frigate_analog (0)(1 instance)
Flattening unmatched subcell simple_switch_array_6 in circuit frigate_analog (0)(1 instance)
Flattening unmatched subcell simple_switch_array_14 in circuit frigate_analog (1)(1 instance)
Flattening unmatched subcell user_switch_array_15 in circuit frigate_analog (1)(1 instance)
Flattening unmatched subcell simple_switch_array_12 in circuit frigate_analog (1)(1 instance)

Cell frigate_analog (0) disconnected node: adc0_dac_val[15]
Cell frigate_analog (0) disconnected node: adc1_dac_val[15]
Cell frigate_analog (0) disconnected node: rdac0_value[11]
Cell frigate_analog (0) disconnected node: rdac0_value[10]
Cell frigate_analog (0) disconnected node: rdac0_value[9]
Cell frigate_analog (0) disconnected node: rdac0_value[8]
Cell frigate_analog (0) disconnected node: rdac1_value[11]
Cell frigate_analog (0) disconnected node: rdac1_value[10]
Cell frigate_analog (0) disconnected node: rdac1_value[9]
Cell frigate_analog (0) disconnected node: rdac1_value[8]
Cell frigate_analog (0) disconnected node: left_instramp_ena
Cell frigate_analog (0) disconnected node: idac_value[11]
Cell frigate_analog (0) disconnected node: idac_value[10]
Cell frigate_analog (0) disconnected node: idac_value[9]
Cell frigate_analog (0) disconnected node: idac_value[8]
Cell frigate_analog (0) disconnected node: right_instramp_ena
Cell frigate_analog (0) disconnected node: adc1_dac_val[14]
Cell frigate_analog (0) disconnected node: adc1_dac_val[13]
Cell frigate_analog (0) disconnected node: adc1_dac_val[12]
Cell frigate_analog (0) disconnected node: adc0_dac_val[14]
Cell frigate_analog (0) disconnected node: adc0_dac_val[13]
Cell frigate_analog (0) disconnected node: adc0_dac_val[12]
Cell frigate_analog (1) disconnected node: idac_value[11]
Cell frigate_analog (1) disconnected node: idac_value[10]
Cell frigate_analog (1) disconnected node: idac_value[9]
Cell frigate_analog (1) disconnected node: idac_value[8]
Cell frigate_analog (1) disconnected node: left_instramp_ena
Cell frigate_analog (1) disconnected node: rdac0_value[11]
Cell frigate_analog (1) disconnected node: rdac0_value[10]
Cell frigate_analog (1) disconnected node: rdac0_value[9]
Cell frigate_analog (1) disconnected node: rdac0_value[8]
Cell frigate_analog (1) disconnected node: rdac1_value[11]
Cell frigate_analog (1) disconnected node: rdac1_value[10]
Cell frigate_analog (1) disconnected node: rdac1_value[9]
Cell frigate_analog (1) disconnected node: rdac1_value[8]
Cell frigate_analog (1) disconnected node: right_instramp_ena
Cell frigate_analog (1) disconnected node: adc0_dac_val[15]
Cell frigate_analog (1) disconnected node: adc0_dac_val[14]
Cell frigate_analog (1) disconnected node: adc0_dac_val[13]
Cell frigate_analog (1) disconnected node: adc0_dac_val[12]
Cell frigate_analog (1) disconnected node: adc1_dac_val[15]
Cell frigate_analog (1) disconnected node: adc1_dac_val[14]
Cell frigate_analog (1) disconnected node: adc1_dac_val[13]
Cell frigate_analog (1) disconnected node: adc1_dac_val[12]
Class frigate_analog (0):  Merged 119 parallel devices.
Cell frigate_analog (0) disconnected node: adc0_dac_val[15]
Cell frigate_analog (0) disconnected node: adc1_dac_val[15]
Cell frigate_analog (0) disconnected node: rdac0_value[11]
Cell frigate_analog (0) disconnected node: rdac0_value[10]
Cell frigate_analog (0) disconnected node: rdac0_value[9]
Cell frigate_analog (0) disconnected node: rdac0_value[8]
Cell frigate_analog (0) disconnected node: rdac1_value[11]
Cell frigate_analog (0) disconnected node: rdac1_value[10]
Cell frigate_analog (0) disconnected node: rdac1_value[9]
Cell frigate_analog (0) disconnected node: rdac1_value[8]
Cell frigate_analog (0) disconnected node: left_instramp_ena
Cell frigate_analog (0) disconnected node: idac_value[11]
Cell frigate_analog (0) disconnected node: idac_value[10]
Cell frigate_analog (0) disconnected node: idac_value[9]
Cell frigate_analog (0) disconnected node: idac_value[8]
Cell frigate_analog (0) disconnected node: right_instramp_ena
Cell frigate_analog (0) disconnected node: adc1_dac_val[14]
Cell frigate_analog (0) disconnected node: adc1_dac_val[13]
Cell frigate_analog (0) disconnected node: adc1_dac_val[12]
Cell frigate_analog (0) disconnected node: adc0_dac_val[14]
Cell frigate_analog (0) disconnected node: adc0_dac_val[13]
Cell frigate_analog (0) disconnected node: adc0_dac_val[12]
Cell frigate_analog (1) disconnected node: idac_value[11]
Cell frigate_analog (1) disconnected node: idac_value[10]
Cell frigate_analog (1) disconnected node: idac_value[9]
Cell frigate_analog (1) disconnected node: idac_value[8]
Cell frigate_analog (1) disconnected node: left_instramp_ena
Cell frigate_analog (1) disconnected node: rdac0_value[11]
Cell frigate_analog (1) disconnected node: rdac0_value[10]
Cell frigate_analog (1) disconnected node: rdac0_value[9]
Cell frigate_analog (1) disconnected node: rdac0_value[8]
Cell frigate_analog (1) disconnected node: rdac1_value[11]
Cell frigate_analog (1) disconnected node: rdac1_value[10]
Cell frigate_analog (1) disconnected node: rdac1_value[9]
Cell frigate_analog (1) disconnected node: rdac1_value[8]
Cell frigate_analog (1) disconnected node: right_instramp_ena
Cell frigate_analog (1) disconnected node: adc0_dac_val[15]
Cell frigate_analog (1) disconnected node: adc0_dac_val[14]
Cell frigate_analog (1) disconnected node: adc0_dac_val[13]
Cell frigate_analog (1) disconnected node: adc0_dac_val[12]
Cell frigate_analog (1) disconnected node: adc1_dac_val[15]
Cell frigate_analog (1) disconnected node: adc1_dac_val[14]
Cell frigate_analog (1) disconnected node: adc1_dac_val[13]
Cell frigate_analog (1) disconnected node: adc1_dac_val[12]
Subcircuit summary:
Circuit 1: frigate_analog                           |Circuit 2: frigate_analog                           
----------------------------------------------------|----------------------------------------------------
sky130_ef_ip__scomp3v (2)                           |sky130_ef_ip__scomp3v (2)                           
sky130_td_ip__opamp_hp_narrow (4)                   |sky130_td_ip__opamp_hp_narrow (4)                   
sky130_pa_ip__instramp (2)                          |sky130_pa_ip__instramp (2)                          
simplest_analog_switch_ena1v8 (88)                  |simplest_analog_switch_ena1v8 (88)                  
simple_switch_array_16 (1)                          |simple_switch_array_16 (1)                          
sky130_fd_pr__cap_mim_m3_2 (125->6)                 |sky130_fd_pr__cap_mim_m3_2 (125->6)                 
sky130_ef_ip__idac3v_8bit (1)                       |sky130_ef_ip__idac3v_8bit (1)                       
sky130_fd_io__top_pwrdetv2 (2)                      |sky130_fd_io__top_pwrdetv2 (2)                      
sky130_ajc_ip__brownout (1)                         |sky130_ajc_ip__brownout (1)                         
sky130_am_ip__ldo_01v8 (1)                          |sky130_am_ip__ldo_01v8 (1)                          
sky130_ak_ip__cmos_vref (1)                         |sky130_ak_ip__cmos_vref (1)                         
sky130_sw_ip__por (1)                               |sky130_sw_ip__por (1)                               
switch_array_18 (1)                                 |switch_array_18 (1)                                 
sky130_iic_ip__audiodac_drv_lite (1)                |sky130_iic_ip__audiodac_drv_lite (1)                
sky130_vbl_ip__overvoltage (1)                      |sky130_vbl_ip__overvoltage (1)                      
switch_array_4 (12)                                 |switch_array_4 (12)                                 
isolated_switch_large (6)                           |isolated_switch_large (6)                           
sky130_ef_ip__rheostat_8bit (4)                     |sky130_ef_ip__rheostat_8bit (4)                     
switch_array_14 (1)                                 |switch_array_14 (1)                                 
sky130_od_ip__tempsensor_ext_vp (1)                 |sky130_od_ip__tempsensor_ext_vp (1)                 
switch_array_2 (4)                                  |switch_array_2 (4)                                  
simple_analog_mux_sel1v8 (2)                        |simple_analog_mux_sel1v8 (2)                        
sky130_ak_ip__comparator (1)                        |sky130_ak_ip__comparator (1)                        
sky130_icrg_ip__ulpcomp2 (1)                        |sky130_icrg_ip__ulpcomp2 (1)                        
sky130_ef_ip__cdac3v_12bit (2)                      |sky130_ef_ip__cdac3v_12bit (2)                      
sky130_ef_ip__rdac3v_8bit (2)                       |sky130_ef_ip__rdac3v_8bit (2)                       
simple_switch_array_32 (1)                          |simple_switch_array_32 (1)                          
sky130_ef_ip__biasgen4 (1)                          |sky130_ef_ip__biasgen4 (1)                          
sky130_cw_ip__bandgap_nobias (1)                    |sky130_cw_ip__bandgap_nobias (1)                    
sky130_fd_pr__res_generic_m4 (16)                   |sky130_fd_pr__res_generic_m4 (16)                   
Number of devices: 168                              |Number of devices: 168                              
Number of nets: 774                                 |Number of nets: 774                                 
---------------------------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: frigate_analog                           |Circuit 2: frigate_analog                           
----------------------------------------------------|----------------------------------------------------
vddio                                               |vddio                                               
porb_h[0]                                           |porb_h[0]                                           
vdda1                                               |vdda1                                               
gpio1_2                                             |gpio1_2                                             
vssio                                               |vssio                                               
vinref                                              |vinref                                              
voutref                                             |voutref                                             
vssa1                                               |vssa1                                               
vssa2                                               |vssa2                                               
vbg                                                 |vbg                                                 
vssd0                                               |vssd0                                               
vccd0                                               |vccd0                                               
left_vref                                           |left_vref                                           
right_vref                                          |right_vref                                          
bandgap_trim[0]                                     |bandgap_trim[0]                                     
bandgap_trim[1]                                     |bandgap_trim[1]                                     
bandgap_trim[2]                                     |bandgap_trim[2]                                     
bandgap_trim[3]                                     |bandgap_trim[3]                                     
amuxbus_b_n                                         |amuxbus_b_n                                         
amuxbus_a_n                                         |amuxbus_a_n                                         
gpio4_4                                             |gpio4_4                                             
gpio4_5                                             |gpio4_5                                             
gpio4_7                                             |gpio4_7                                             
gpio4_6                                             |gpio4_6                                             
gpio3_4                                             |gpio3_4                                             
gpio4_0                                             |gpio4_0                                             
gpio3_5                                             |gpio3_5                                             
gpio4_1                                             |gpio4_1                                             
gpio3_7                                             |gpio3_7                                             
gpio4_3                                             |gpio4_3                                             
gpio3_6                                             |gpio3_6                                             
gpio4_2                                             |gpio4_2                                             
gpio3_3                                             |gpio3_3                                             
gpio3_2                                             |gpio3_2                                             
gpio3_0                                             |gpio3_0                                             
gpio3_1                                             |gpio3_1                                             
gpio1_1                                             |gpio1_1                                             
gpio1_3                                             |gpio1_3                                             
ibias_ref_select                                    |ibias_ref_select                                    
vdda0                                               |vdda0                                               
vssa0                                               |vssa0                                               
bandgap_ena                                         |bandgap_ena                                         
comp_out                                            |comp_out                                            
comp_ena                                            |comp_ena                                            
comp_hyst[1]                                        |comp_hyst[1]                                        
comp_hyst[0]                                        |comp_hyst[0]                                        
comp_trim[5]                                        |comp_trim[5]                                        
comp_trim[4]                                        |comp_trim[4]                                        
comp_trim[3]                                        |comp_trim[3]                                        
comp_trim[2]                                        |comp_trim[2]                                        
comp_trim[1]                                        |comp_trim[1]                                        
comp_trim[0]                                        |comp_trim[0]                                        
ldo_ena                                             |ldo_ena                                             
ldo_ref_sel                                         |ldo_ref_sel                                         
adc1_dac_val[0]                                     |adc1_dac_val[0]                                     
adc1_dac_val[1]                                     |adc1_dac_val[1]                                     
adc1_dac_val[2]                                     |adc1_dac_val[2]                                     
adc1_dac_val[3]                                     |adc1_dac_val[3]                                     
adc1_dac_val[4]                                     |adc1_dac_val[4]                                     
adc1_dac_val[5]                                     |adc1_dac_val[5]                                     
adc1_dac_val[6]                                     |adc1_dac_val[6]                                     
adc1_dac_val[7]                                     |adc1_dac_val[7]                                     
adc1_dac_val[8]                                     |adc1_dac_val[8]                                     
adc1_dac_val[9]                                     |adc1_dac_val[9]                                     
adc1_reset                                          |adc1_reset                                          
adc1_dac_val[10]                                    |adc1_dac_val[10]                                    
adc1_dac_val[11]                                    |adc1_dac_val[11]                                    
adc1_hold                                           |adc1_hold                                           
ulpcomp_ena                                         |ulpcomp_ena                                         
ulpcomp_out                                         |ulpcomp_out                                         
ulpcomp_clk                                         |ulpcomp_clk                                         
tempsense_ena                                       |tempsense_ena                                       
overvoltage_out                                     |overvoltage_out                                     
overvoltage_trim[0]                                 |overvoltage_trim[0]                                 
overvoltage_ena                                     |overvoltage_ena                                     
overvoltage_trim[3]                                 |overvoltage_trim[3]                                 
overvoltage_trim[2]                                 |overvoltage_trim[2]                                 
overvoltage_trim[1]                                 |overvoltage_trim[1]                                 
vdda1_pwr_good                                      |vdda1_pwr_good                                      
vccd1_pwr_good                                      |vccd1_pwr_good                                      
vccd1                                               |vccd1                                               
vssd1                                               |vssd1                                               
left_rheostat2_b[0]                                 |left_rheostat2_b[0]                                 
left_rheostat2_b[1]                                 |left_rheostat2_b[1]                                 
left_rheostat2_b[2]                                 |left_rheostat2_b[2]                                 
left_rheostat2_b[3]                                 |left_rheostat2_b[3]                                 
left_rheostat2_b[4]                                 |left_rheostat2_b[4]                                 
left_rheostat2_b[5]                                 |left_rheostat2_b[5]                                 
left_rheostat2_b[6]                                 |left_rheostat2_b[6]                                 
left_rheostat2_b[7]                                 |left_rheostat2_b[7]                                 
right_rheostat1_b[0]                                |right_rheostat1_b[0]                                
right_rheostat2_b[0]                                |right_rheostat2_b[0]                                
left_rheostat1_b[0]                                 |left_rheostat1_b[0]                                 
right_rheostat1_b[1]                                |right_rheostat1_b[1]                                
right_rheostat2_b[1]                                |right_rheostat2_b[1]                                
left_rheostat1_b[1]                                 |left_rheostat1_b[1]                                 
right_rheostat1_b[2]                                |right_rheostat1_b[2]                                
right_rheostat2_b[2]                                |right_rheostat2_b[2]                                
left_rheostat1_b[2]                                 |left_rheostat1_b[2]                                 
right_rheostat1_b[3]                                |right_rheostat1_b[3]                                
right_rheostat2_b[3]                                |right_rheostat2_b[3]                                
left_rheostat1_b[3]                                 |left_rheostat1_b[3]                                 
right_rheostat1_b[4]                                |right_rheostat1_b[4]                                
right_rheostat2_b[4]                                |right_rheostat2_b[4]                                
left_rheostat1_b[4]                                 |left_rheostat1_b[4]                                 
right_rheostat1_b[5]                                |right_rheostat1_b[5]                                
right_rheostat2_b[5]                                |right_rheostat2_b[5]                                
left_rheostat1_b[5]                                 |left_rheostat1_b[5]                                 
right_rheostat1_b[6]                                |right_rheostat1_b[6]                                
right_rheostat2_b[6]                                |right_rheostat2_b[6]                                
left_rheostat1_b[6]                                 |left_rheostat1_b[6]                                 
right_rheostat1_b[7]                                |right_rheostat1_b[7]                                
right_rheostat2_b[7]                                |right_rheostat2_b[7]                                
left_rheostat1_b[7]                                 |left_rheostat1_b[7]                                 
vdda2                                               |vdda2                                               
vdda2_pwr_good                                      |vdda2_pwr_good                                      
vccd2_pwr_good                                      |vccd2_pwr_good                                      
vccd2                                               |vccd2                                               
vssd2                                               |vssd2                                               
rdac1_value[0]                                      |rdac1_value[0]                                      
rdac0_value[0]                                      |rdac0_value[0]                                      
rdac1_value[1]                                      |rdac1_value[1]                                      
rdac0_value[1]                                      |rdac0_value[1]                                      
rdac1_value[2]                                      |rdac1_value[2]                                      
rdac0_value[2]                                      |rdac0_value[2]                                      
rdac1_value[3]                                      |rdac1_value[3]                                      
rdac0_value[3]                                      |rdac0_value[3]                                      
rdac1_value[4]                                      |rdac1_value[4]                                      
rdac0_value[4]                                      |rdac0_value[4]                                      
rdac1_value[5]                                      |rdac1_value[5]                                      
rdac0_value[5]                                      |rdac0_value[5]                                      
rdac1_ena                                           |rdac1_ena                                           
rdac0_ena                                           |rdac0_ena                                           
rdac1_value[6]                                      |rdac1_value[6]                                      
rdac0_value[6]                                      |rdac0_value[6]                                      
rdac1_value[7]                                      |rdac1_value[7]                                      
rdac0_value[7]                                      |rdac0_value[7]                                      
adc0_dac_val[0]                                     |adc0_dac_val[0]                                     
adc0_dac_val[1]                                     |adc0_dac_val[1]                                     
adc0_dac_val[2]                                     |adc0_dac_val[2]                                     
adc0_dac_val[3]                                     |adc0_dac_val[3]                                     
adc0_dac_val[4]                                     |adc0_dac_val[4]                                     
adc0_dac_val[5]                                     |adc0_dac_val[5]                                     
adc0_dac_val[6]                                     |adc0_dac_val[6]                                     
adc0_dac_val[7]                                     |adc0_dac_val[7]                                     
adc0_dac_val[8]                                     |adc0_dac_val[8]                                     
adc0_dac_val[9]                                     |adc0_dac_val[9]                                     
adc0_reset                                          |adc0_reset                                          
adc0_dac_val[10]                                    |adc0_dac_val[10]                                    
adc0_dac_val[11]                                    |adc0_dac_val[11]                                    
adc0_hold                                           |adc0_hold                                           
right_instramp_to_ulpcomp_n[1]                      |right_instramp_to_ulpcomp_n[1]                      
right_instramp_to_ulpcomp_n[0]                      |right_instramp_to_ulpcomp_n[0]                      
right_hgbw_opamp_to_ulpcomp_n[1]                    |right_hgbw_opamp_to_ulpcomp_n[1]                    
right_hgbw_opamp_to_ulpcomp_n[0]                    |right_hgbw_opamp_to_ulpcomp_n[0]                    
right_lp_opamp_to_ulpcomp_p[1]                      |right_lp_opamp_to_ulpcomp_p[1]                      
right_lp_opamp_to_ulpcomp_p[0]                      |right_lp_opamp_to_ulpcomp_p[0]                      
left_lp_opamp_to_ulpcomp_n[1]                       |left_lp_opamp_to_ulpcomp_n[1]                       
left_lp_opamp_to_ulpcomp_n[0]                       |left_lp_opamp_to_ulpcomp_n[0]                       
left_hgbw_opamp_to_ulpcomp_p[1]                     |left_hgbw_opamp_to_ulpcomp_p[1]                     
left_hgbw_opamp_to_ulpcomp_p[0]                     |left_hgbw_opamp_to_ulpcomp_p[0]                     
left_instramp_to_ulpcomp_p[1]                       |left_instramp_to_ulpcomp_p[1]                       
left_instramp_to_ulpcomp_p[0]                       |left_instramp_to_ulpcomp_p[0]                       
right_instramp_to_comp_n[1]                         |right_instramp_to_comp_n[1]                         
right_instramp_to_comp_n[0]                         |right_instramp_to_comp_n[0]                         
right_hgbw_opamp_to_comp_n[1]                       |right_hgbw_opamp_to_comp_n[1]                       
right_hgbw_opamp_to_comp_n[0]                       |right_hgbw_opamp_to_comp_n[0]                       
right_lp_opamp_to_comp_p[1]                         |right_lp_opamp_to_comp_p[1]                         
right_lp_opamp_to_comp_p[0]                         |right_lp_opamp_to_comp_p[0]                         
left_lp_opamp_to_comp_n[1]                          |left_lp_opamp_to_comp_n[1]                          
left_lp_opamp_to_comp_n[0]                          |left_lp_opamp_to_comp_n[0]                          
left_hgbw_opamp_to_comp_p[1]                        |left_hgbw_opamp_to_comp_p[1]                        
left_hgbw_opamp_to_comp_p[0]                        |left_hgbw_opamp_to_comp_p[0]                        
left_instramp_to_comp_p[1]                          |left_instramp_to_comp_p[1]                          
left_instramp_to_comp_p[0]                          |left_instramp_to_comp_p[0]                          
right_instramp_to_adc1[1]                           |right_instramp_to_adc1[1]                           
right_instramp_to_adc1[0]                           |right_instramp_to_adc1[0]                           
right_hgbw_opamp_to_adc1[1]                         |right_hgbw_opamp_to_adc1[1]                         
right_hgbw_opamp_to_adc1[0]                         |right_hgbw_opamp_to_adc1[0]                         
right_lp_opamp_to_adc0[1]                           |right_lp_opamp_to_adc0[1]                           
right_lp_opamp_to_adc0[0]                           |right_lp_opamp_to_adc0[0]                           
left_lp_opamp_to_adc1[1]                            |left_lp_opamp_to_adc1[1]                            
left_lp_opamp_to_adc1[0]                            |left_lp_opamp_to_adc1[0]                            
left_hgbw_opamp_to_adc0[1]                          |left_hgbw_opamp_to_adc0[1]                          
left_hgbw_opamp_to_adc0[0]                          |left_hgbw_opamp_to_adc0[0]                          
left_instramp_to_adc0[1]                            |left_instramp_to_adc0[1]                            
left_instramp_to_adc0[0]                            |left_instramp_to_adc0[0]                            
right_instramp_to_amuxbusA[1]                       |right_instramp_to_amuxbusA[1]                       
right_instramp_to_amuxbusA[0]                       |right_instramp_to_amuxbusA[0]                       
left_hgbw_opamp_to_amuxbusB[1]                      |left_hgbw_opamp_to_amuxbusB[1]                      
left_hgbw_opamp_to_amuxbusB[0]                      |left_hgbw_opamp_to_amuxbusB[0]                      
left_lp_opamp_to_amuxbusA[1]                        |left_lp_opamp_to_amuxbusA[1]                        
left_lp_opamp_to_amuxbusA[0]                        |left_lp_opamp_to_amuxbusA[0]                        
right_lp_opamp_to_amuxbusB[1]                       |right_lp_opamp_to_amuxbusB[1]                       
right_lp_opamp_to_amuxbusB[0]                       |right_lp_opamp_to_amuxbusB[0]                       
right_hgbw_opamp_to_amuxbusA[1]                     |right_hgbw_opamp_to_amuxbusA[1]                     
right_hgbw_opamp_to_amuxbusA[0]                     |right_hgbw_opamp_to_amuxbusA[0]                     
left_instramp_to_amuxbusB[1]                        |left_instramp_to_amuxbusB[1]                        
left_instramp_to_amuxbusB[0]                        |left_instramp_to_amuxbusB[0]                        
right_instramp_to_analog0[1]                        |right_instramp_to_analog0[1]                        
right_instramp_to_analog0[0]                        |right_instramp_to_analog0[0]                        
left_hgbw_opamp_to_analog1[1]                       |left_hgbw_opamp_to_analog1[1]                       
left_hgbw_opamp_to_analog1[0]                       |left_hgbw_opamp_to_analog1[0]                       
left_lp_opamp_to_analog0[1]                         |left_lp_opamp_to_analog0[1]                         
left_lp_opamp_to_analog0[0]                         |left_lp_opamp_to_analog0[0]                         
right_lp_opamp_to_analog1[1]                        |right_lp_opamp_to_analog1[1]                        
right_lp_opamp_to_analog1[0]                        |right_lp_opamp_to_analog1[0]                        
right_hgbw_opamp_to_analog0[1]                      |right_hgbw_opamp_to_analog0[1]                      
right_hgbw_opamp_to_analog0[0]                      |right_hgbw_opamp_to_analog0[0]                      
left_instramp_to_analog1[1]                         |left_instramp_to_analog1[1]                         
left_instramp_to_analog1[0]                         |left_instramp_to_analog1[0]                         
analog1                                             |analog1                                             
analog0                                             |analog0                                             
analog1_connect[1]                                  |analog1_connect[1]                                  
analog1_connect[0]                                  |analog1_connect[0]                                  
analog0_connect[1]                                  |analog0_connect[1]                                  
analog0_connect[0]                                  |analog0_connect[0]                                  
left_instramp_to_gpio4_4[1]                         |left_instramp_to_gpio4_4[1]                         
left_instramp_to_gpio4_4[0]                         |left_instramp_to_gpio4_4[0]                         
left_hgbw_opamp_to_gpio4_5[1]                       |left_hgbw_opamp_to_gpio4_5[1]                       
left_hgbw_opamp_to_gpio4_5[0]                       |left_hgbw_opamp_to_gpio4_5[0]                       
right_lp_opamp_to_gpio4_7[1]                        |right_lp_opamp_to_gpio4_7[1]                        
right_lp_opamp_to_gpio4_7[0]                        |right_lp_opamp_to_gpio4_7[0]                        
right_hgbw_opamp_to_gpio4_6[1]                      |right_hgbw_opamp_to_gpio4_6[1]                      
right_hgbw_opamp_to_gpio4_6[0]                      |right_hgbw_opamp_to_gpio4_6[0]                      
left_lp_opamp_to_gpio3_4[1]                         |left_lp_opamp_to_gpio3_4[1]                         
left_lp_opamp_to_gpio4_0[1]                         |left_lp_opamp_to_gpio4_0[1]                         
left_lp_opamp_to_gpio3_4[0]                         |left_lp_opamp_to_gpio3_4[0]                         
left_lp_opamp_to_gpio4_0[0]                         |left_lp_opamp_to_gpio4_0[0]                         
left_hgbw_opamp_to_gpio3_5[1]                       |left_hgbw_opamp_to_gpio3_5[1]                       
left_hgbw_opamp_to_gpio4_1[1]                       |left_hgbw_opamp_to_gpio4_1[1]                       
left_hgbw_opamp_to_gpio3_5[0]                       |left_hgbw_opamp_to_gpio3_5[0]                       
left_hgbw_opamp_to_gpio4_1[0]                       |left_hgbw_opamp_to_gpio4_1[0]                       
right_lp_opamp_to_gpio3_7[1]                        |right_lp_opamp_to_gpio3_7[1]                        
right_lp_opamp_to_gpio4_3[1]                        |right_lp_opamp_to_gpio4_3[1]                        
right_lp_opamp_to_gpio3_7[0]                        |right_lp_opamp_to_gpio3_7[0]                        
right_lp_opamp_to_gpio4_3[0]                        |right_lp_opamp_to_gpio4_3[0]                        
right_hgbw_opamp_to_gpio3_6[1]                      |right_hgbw_opamp_to_gpio3_6[1]                      
right_hgbw_opamp_to_gpio4_2[1]                      |right_hgbw_opamp_to_gpio4_2[1]                      
right_hgbw_opamp_to_gpio3_6[0]                      |right_hgbw_opamp_to_gpio3_6[0]                      
right_hgbw_opamp_to_gpio4_2[0]                      |right_hgbw_opamp_to_gpio4_2[0]                      
right_lp_opamp_to_gpio3_3[1]                        |right_lp_opamp_to_gpio3_3[1]                        
right_lp_opamp_to_gpio3_3[0]                        |right_lp_opamp_to_gpio3_3[0]                        
right_hgbw_opamp_to_gpio3_2[1]                      |right_hgbw_opamp_to_gpio3_2[1]                      
right_hgbw_opamp_to_gpio3_2[0]                      |right_hgbw_opamp_to_gpio3_2[0]                      
right_instramp_to_gpio3_0[1]                        |right_instramp_to_gpio3_0[1]                        
right_instramp_to_gpio3_0[0]                        |right_instramp_to_gpio3_0[0]                        
left_hgbw_opamp_to_gpio3_1[1]                       |left_hgbw_opamp_to_gpio3_1[1]                       
left_hgbw_opamp_to_gpio3_1[0]                       |left_hgbw_opamp_to_gpio3_1[0]                       
gpio5_5                                             |gpio5_5                                             
left_lp_opamp_n_to_gpio5_5[1]                       |left_lp_opamp_n_to_gpio5_5[1]                       
left_lp_opamp_n_to_gpio5_5[0]                       |left_lp_opamp_n_to_gpio5_5[0]                       
left_lp_opamp_p_to_gpio5_4[1]                       |left_lp_opamp_p_to_gpio5_4[1]                       
left_lp_opamp_p_to_gpio5_4[0]                       |left_lp_opamp_p_to_gpio5_4[0]                       
left_instramp_p_to_gpio5_6[1]                       |left_instramp_p_to_gpio5_6[1]                       
left_instramp_p_to_gpio5_6[0]                       |left_instramp_p_to_gpio5_6[0]                       
left_instramp_n_to_gpio5_7[1]                       |left_instramp_n_to_gpio5_7[1]                       
left_instramp_n_to_gpio5_7[0]                       |left_instramp_n_to_gpio5_7[0]                       
gpio5_4                                             |gpio5_4                                             
gpio5_6                                             |gpio5_6                                             
gpio5_7                                             |gpio5_7                                             
gpio6_1                                             |gpio6_1                                             
ulpcomp_n_to_gpio6_1[1]                             |ulpcomp_n_to_gpio6_1[1]                             
ulpcomp_n_to_gpio6_1[0]                             |ulpcomp_n_to_gpio6_1[0]                             
ulpcomp_p_to_gpio6_0[1]                             |ulpcomp_p_to_gpio6_0[1]                             
ulpcomp_p_to_gpio6_0[0]                             |ulpcomp_p_to_gpio6_0[0]                             
comp_p_to_gpio6_2[1]                                |comp_p_to_gpio6_2[1]                                
comp_p_to_gpio6_2[0]                                |comp_p_to_gpio6_2[0]                                
comp_n_to_gpio6_3[1]                                |comp_n_to_gpio6_3[1]                                
comp_n_to_gpio6_3[0]                                |comp_n_to_gpio6_3[0]                                
gpio6_0                                             |gpio6_0                                             
gpio6_2                                             |gpio6_2                                             
gpio6_3                                             |gpio6_3                                             
gpio6_5                                             |gpio6_5                                             
adc1_to_gpio6_5[1]                                  |adc1_to_gpio6_5[1]                                  
adc1_to_gpio6_5[0]                                  |adc1_to_gpio6_5[0]                                  
adc0_to_gpio6_4[1]                                  |adc0_to_gpio6_4[1]                                  
adc0_to_gpio6_4[0]                                  |adc0_to_gpio6_4[0]                                  
adc_refh_to_gpio6_6[1]                              |adc_refh_to_gpio6_6[1]                              
adc_refh_to_gpio6_6[0]                              |adc_refh_to_gpio6_6[0]                              
adc_refl_to_gpio6_7[1]                              |adc_refl_to_gpio6_7[1]                              
adc_refl_to_gpio6_7[0]                              |adc_refl_to_gpio6_7[0]                              
gpio6_4                                             |gpio6_4                                             
gpio6_6                                             |gpio6_6                                             
gpio6_7                                             |gpio6_7                                             
gpio5_1                                             |gpio5_1                                             
right_hgbw_opamp_n_to_gpio5_1[1]                    |right_hgbw_opamp_n_to_gpio5_1[1]                    
right_hgbw_opamp_n_to_gpio5_1[0]                    |right_hgbw_opamp_n_to_gpio5_1[0]                    
right_hgbw_opamp_p_to_gpio5_0[1]                    |right_hgbw_opamp_p_to_gpio5_0[1]                    
right_hgbw_opamp_p_to_gpio5_0[0]                    |right_hgbw_opamp_p_to_gpio5_0[0]                    
left_hgbw_opamp_p_to_gpio5_2[1]                     |left_hgbw_opamp_p_to_gpio5_2[1]                     
left_hgbw_opamp_p_to_gpio5_2[0]                     |left_hgbw_opamp_p_to_gpio5_2[0]                     
left_hgbw_opamp_n_to_gpio5_3[1]                     |left_hgbw_opamp_n_to_gpio5_3[1]                     
left_hgbw_opamp_n_to_gpio5_3[0]                     |left_hgbw_opamp_n_to_gpio5_3[0]                     
gpio5_0                                             |gpio5_0                                             
gpio5_2                                             |gpio5_2                                             
gpio5_3                                             |gpio5_3                                             
gpio2_2                                             |gpio2_2                                             
right_hgbw_opamp_n_to_gpio2_2[1]                    |right_hgbw_opamp_n_to_gpio2_2[1]                    
right_hgbw_opamp_n_to_gpio2_2[0]                    |right_hgbw_opamp_n_to_gpio2_2[0]                    
right_hgbw_opamp_p_to_gpio2_3[1]                    |right_hgbw_opamp_p_to_gpio2_3[1]                    
right_hgbw_opamp_p_to_gpio2_3[0]                    |right_hgbw_opamp_p_to_gpio2_3[0]                    
dac_refl_to_gpio1_0[1]                              |dac_refl_to_gpio1_0[1]                              
dac_refl_to_gpio1_0[0]                              |dac_refl_to_gpio1_0[0]                              
dac_refh_to_gpio1_1[1]                              |dac_refh_to_gpio1_1[1]                              
dac_refh_to_gpio1_1[0]                              |dac_refh_to_gpio1_1[0]                              
gpio2_3                                             |gpio2_3                                             
gpio1_0                                             |gpio1_0                                             
gpio1_6                                             |gpio1_6                                             
ulpcomp_n_to_gpio1_6[1]                             |ulpcomp_n_to_gpio1_6[1]                             
ulpcomp_n_to_gpio1_6[0]                             |ulpcomp_n_to_gpio1_6[0]                             
ulpcomp_p_to_gpio1_7[1]                             |ulpcomp_p_to_gpio1_7[1]                             
ulpcomp_p_to_gpio1_7[0]                             |ulpcomp_p_to_gpio1_7[0]                             
left_hgbw_opamp_n_to_gpio2_0[1]                     |left_hgbw_opamp_n_to_gpio2_0[1]                     
left_hgbw_opamp_n_to_gpio2_0[0]                     |left_hgbw_opamp_n_to_gpio2_0[0]                     
left_hgbw_opamp_p_to_gpio2_1[1]                     |left_hgbw_opamp_p_to_gpio2_1[1]                     
left_hgbw_opamp_p_to_gpio2_1[0]                     |left_hgbw_opamp_p_to_gpio2_1[0]                     
gpio1_7                                             |gpio1_7                                             
gpio2_0                                             |gpio2_0                                             
gpio2_1                                             |gpio2_1                                             
adc1_to_gpio1_2[1]                                  |adc1_to_gpio1_2[1]                                  
adc1_to_gpio1_2[0]                                  |adc1_to_gpio1_2[0]                                  
adc0_to_gpio1_3[1]                                  |adc0_to_gpio1_3[1]                                  
adc0_to_gpio1_3[0]                                  |adc0_to_gpio1_3[0]                                  
comp_n_to_gpio1_4[1]                                |comp_n_to_gpio1_4[1]                                
comp_n_to_gpio1_4[0]                                |comp_n_to_gpio1_4[0]                                
comp_p_to_gpio1_5[1]                                |comp_p_to_gpio1_5[1]                                
comp_p_to_gpio1_5[0]                                |comp_p_to_gpio1_5[0]                                
gpio1_4                                             |gpio1_4                                             
gpio1_5                                             |gpio1_5                                             
gpio2_7                                             |gpio2_7                                             
right_instramp_p_to_gpio2_7[1]                      |right_instramp_p_to_gpio2_7[1]                      
right_instramp_p_to_gpio2_7[0]                      |right_instramp_p_to_gpio2_7[0]                      
right_instramp_n_to_gpio2_6[1]                      |right_instramp_n_to_gpio2_6[1]                      
right_instramp_n_to_gpio2_6[0]                      |right_instramp_n_to_gpio2_6[0]                      
right_lp_opamp_p_to_gpio2_5[1]                      |right_lp_opamp_p_to_gpio2_5[1]                      
right_lp_opamp_p_to_gpio2_5[0]                      |right_lp_opamp_p_to_gpio2_5[0]                      
right_lp_opamp_n_to_gpio2_4[1]                      |right_lp_opamp_n_to_gpio2_4[1]                      
right_lp_opamp_n_to_gpio2_4[0]                      |right_lp_opamp_n_to_gpio2_4[0]                      
gpio2_6                                             |gpio2_6                                             
gpio2_5                                             |gpio2_5                                             
gpio2_4                                             |gpio2_4                                             
right_instramp_n_to_analog1                         |right_instramp_n_to_analog1                         
right_instramp_p_to_amuxbusA                        |right_instramp_p_to_amuxbusA                        
right_instramp_n_to_amuxbusB                        |right_instramp_n_to_amuxbusB                        
right_instramp_p_to_analog0                         |right_instramp_p_to_analog0                         
right_hgbw_opamp_n_to_analog1                       |right_hgbw_opamp_n_to_analog1                       
right_hgbw_opamp_n_to_amuxbusB                      |right_hgbw_opamp_n_to_amuxbusB                      
right_hgbw_opamp_p_to_amuxbusA                      |right_hgbw_opamp_p_to_amuxbusA                      
right_hgbw_opamp_p_to_analog0                       |right_hgbw_opamp_p_to_analog0                       
right_lp_opamp_n_to_analog1                         |right_lp_opamp_n_to_analog1                         
right_lp_opamp_p_to_amuxbusA                        |right_lp_opamp_p_to_amuxbusA                        
right_lp_opamp_p_to_analog0                         |right_lp_opamp_p_to_analog0                         
right_lp_opamp_n_to_amuxbusB                        |right_lp_opamp_n_to_amuxbusB                        
left_lp_opamp_n_to_analog1                          |left_lp_opamp_n_to_analog1                          
left_lp_opamp_p_to_amuxbusA                         |left_lp_opamp_p_to_amuxbusA                         
left_lp_opamp_n_to_amuxbusB                         |left_lp_opamp_n_to_amuxbusB                         
left_lp_opamp_p_to_analog0                          |left_lp_opamp_p_to_analog0                          
left_hgbw_opamp_n_to_analog1                        |left_hgbw_opamp_n_to_analog1                        
left_hgbw_opamp_p_to_analog0                        |left_hgbw_opamp_p_to_analog0                        
left_hgbw_opamp_n_to_amuxbusB                       |left_hgbw_opamp_n_to_amuxbusB                       
left_hgbw_opamp_p_to_amuxbusA                       |left_hgbw_opamp_p_to_amuxbusA                       
left_instramp_n_to_analog1                          |left_instramp_n_to_analog1                          
left_instramp_p_to_analog0                          |left_instramp_p_to_analog0                          
left_instramp_n_to_amuxbusB                         |left_instramp_n_to_amuxbusB                         
left_instramp_p_to_amuxbusA                         |left_instramp_p_to_amuxbusA                         
ulpcomp_p_to_analog1                                |ulpcomp_p_to_analog1                                
ulpcomp_n_to_analog0                                |ulpcomp_n_to_analog0                                
comp_p_to_analog1                                   |comp_p_to_analog1                                   
comp_n_to_analog0                                   |comp_n_to_analog0                                   
adc0_to_analog1                                     |adc0_to_analog1                                     
adc1_to_analog0                                     |adc1_to_analog0                                     
dac0_to_analog1                                     |dac0_to_analog1                                     
dac1_to_analog0                                     |dac1_to_analog0                                     
left_lp_opamp_n_to_vbgsc                            |left_lp_opamp_n_to_vbgsc                            
right_lp_opamp_n_to_vbgtc                           |right_lp_opamp_n_to_vbgtc                           
right_lp_opamp_p_to_tempsense                       |right_lp_opamp_p_to_tempsense                       
left_lp_opamp_p_to_left_vref                        |left_lp_opamp_p_to_left_vref                        
left_lp_opamp_p_to_voutref                          |left_lp_opamp_p_to_voutref                          
right_instramp_n_to_right_vref                      |right_instramp_n_to_right_vref                      
right_lp_opamp_p_to_left_vref                       |right_lp_opamp_p_to_left_vref                       
left_instramp_n_to_right_vref                       |left_instramp_n_to_right_vref                       
right_hgbw_opamp_p_to_left_vref                     |right_hgbw_opamp_p_to_left_vref                     
left_instramp_p_to_tempsense                        |left_instramp_p_to_tempsense                        
right_instramp_p_to_tempsense                       |right_instramp_p_to_tempsense                       
left_hgbw_opamp_p_to_tempsense                      |left_hgbw_opamp_p_to_tempsense                      
left_hgbw_opamp_p_to_left_vref                      |left_hgbw_opamp_p_to_left_vref                      
left_lp_opamp_n_to_right_vref                       |left_lp_opamp_n_to_right_vref                       
right_instramp_p_to_left_vref                       |right_instramp_p_to_left_vref                       
left_instramp_p_to_left_vref                        |left_instramp_p_to_left_vref                        
right_lp_opamp_n_to_right_vref                      |right_lp_opamp_n_to_right_vref                      
left_hgbw_opamp_p_to_voutref                        |left_hgbw_opamp_p_to_voutref                        
right_instramp_p_to_voutref                         |right_instramp_p_to_voutref                         
left_lp_opamp_n_to_vinref                           |left_lp_opamp_n_to_vinref                           
left_instramp_p_to_voutref                          |left_instramp_p_to_voutref                          
right_lp_opamp_n_to_vinref                          |right_lp_opamp_n_to_vinref                          
right_instramp_n_to_vinref                          |right_instramp_n_to_vinref                          
right_lp_opamp_p_to_voutref                         |right_lp_opamp_p_to_voutref                         
left_instramp_n_to_vinref                           |left_instramp_n_to_vinref                           
right_hgbw_opamp_p_to_voutref                       |right_hgbw_opamp_p_to_voutref                       
ulpcomp_p_to_vbgtc                                  |ulpcomp_p_to_vbgtc                                  
comp_p_to_vbgtc                                     |comp_p_to_vbgtc                                     
comp_p_to_left_vref                                 |comp_p_to_left_vref                                 
ulpcomp_p_to_left_vref                              |ulpcomp_p_to_left_vref                              
ulpcomp_p_to_tempsense                              |ulpcomp_p_to_tempsense                              
comp_p_to_tempsense                                 |comp_p_to_tempsense                                 
comp_p_to_voutref                                   |comp_p_to_voutref                                   
ulpcomp_p_to_voutref                                |ulpcomp_p_to_voutref                                
ulpcomp_n_to_vbgsc                                  |ulpcomp_n_to_vbgsc                                  
comp_n_to_vbgsc                                     |comp_n_to_vbgsc                                     
adc0_to_vbgtc                                       |adc0_to_vbgtc                                       
left_hgbw_opamp_n_to_vinref                         |left_hgbw_opamp_n_to_vinref                         
adc1_to_vinref                                      |adc1_to_vinref                                      
right_hgbw_opamp_n_to_vinref                        |right_hgbw_opamp_n_to_vinref                        
left_hgbw_opamp_n_to_right_vref                     |left_hgbw_opamp_n_to_right_vref                     
right_hgbw_opamp_n_to_right_vref                    |right_hgbw_opamp_n_to_right_vref                    
adc1_to_right_vref                                  |adc1_to_right_vref                                  
ulpcomp_n_to_right_vref                             |ulpcomp_n_to_right_vref                             
adc0_to_left_vref                                   |adc0_to_left_vref                                   
comp_n_to_right_vref                                |comp_n_to_right_vref                                
adc0_to_tempsense                                   |adc0_to_tempsense                                   
ulpcomp_n_to_vinref                                 |ulpcomp_n_to_vinref                                 
adc0_to_voutref                                     |adc0_to_voutref                                     
comp_n_to_vinref                                    |comp_n_to_vinref                                    
left_hgbw_opamp_n_to_vbgtc                          |left_hgbw_opamp_n_to_vbgtc                          
right_hgbw_opamp_n_to_vbgsc                         |right_hgbw_opamp_n_to_vbgsc                         
adc1_to_vbgsc                                       |adc1_to_vbgsc                                       
right_lp_opamp_p_to_dac0                            |right_lp_opamp_p_to_dac0                            
right_hgbw_opamp_p_to_dac0                          |right_hgbw_opamp_p_to_dac0                          
left_lp_opamp_p_to_dac0                             |left_lp_opamp_p_to_dac0                             
left_lp_opamp_n_to_dac1                             |left_lp_opamp_n_to_dac1                             
left_hgbw_opamp_p_to_dac0                           |left_hgbw_opamp_p_to_dac0                           
right_lp_opamp_n_to_dac1                            |right_lp_opamp_n_to_dac1                            
comp_p_to_dac0                                      |comp_p_to_dac0                                      
ulpcomp_p_to_dac0                                   |ulpcomp_p_to_dac0                                   
left_hgbw_opamp_n_to_dac1                           |left_hgbw_opamp_n_to_dac1                           
adc1_to_dac1                                        |adc1_to_dac1                                        
right_hgbw_opamp_n_to_dac1                          |right_hgbw_opamp_n_to_dac1                          
adc0_to_dac0                                        |adc0_to_dac0                                        
ulpcomp_n_to_dac1                                   |ulpcomp_n_to_dac1                                   
comp_n_to_dac1                                      |comp_n_to_dac1                                      
right_instramp_n_to_sio1                            |right_instramp_n_to_sio1                            
right_instramp_p_to_sio0                            |right_instramp_p_to_sio0                            
right_hgbw_opamp_n_to_sio1                          |right_hgbw_opamp_n_to_sio1                          
right_hgbw_opamp_p_to_sio0                          |right_hgbw_opamp_p_to_sio0                          
right_lp_opamp_n_to_sio1                            |right_lp_opamp_n_to_sio1                            
right_lp_opamp_p_to_sio0                            |right_lp_opamp_p_to_sio0                            
left_lp_opamp_n_to_sio1                             |left_lp_opamp_n_to_sio1                             
left_lp_opamp_p_to_sio0                             |left_lp_opamp_p_to_sio0                             
left_hgbw_opamp_n_to_sio1                           |left_hgbw_opamp_n_to_sio1                           
left_hgbw_opamp_p_to_sio0                           |left_hgbw_opamp_p_to_sio0                           
left_instramp_n_to_sio1                             |left_instramp_n_to_sio1                             
left_instramp_p_to_sio0                             |left_instramp_p_to_sio0                             
ulpcomp_n_to_sio1                                   |ulpcomp_n_to_sio1                                   
ulpcomp_p_to_sio0                                   |ulpcomp_p_to_sio0                                   
comp_n_to_sio1                                      |comp_n_to_sio1                                      
comp_p_to_sio0                                      |comp_p_to_sio0                                      
user_to_ulpcomp_p[1]                                |user_to_ulpcomp_p[1]                                
user_to_comp_p[1]                                   |user_to_comp_p[1]                                   
user_to_comp_p[0]                                   |user_to_comp_p[0]                                   
user_to_ulpcomp_p[0]                                |user_to_ulpcomp_p[0]                                
user_to_comp_n[1]                                   |user_to_comp_n[1]                                   
user_to_adc0[1]                                     |user_to_adc0[1]                                     
user_to_ulpcomp_n[1]                                |user_to_ulpcomp_n[1]                                
user_to_adc0[0]                                     |user_to_adc0[0]                                     
user_to_ulpcomp_n[0]                                |user_to_ulpcomp_n[0]                                
user_to_comp_n[0]                                   |user_to_comp_n[0]                                   
user_to_adc1[1]                                     |user_to_adc1[1]                                     
user_to_adc1[0]                                     |user_to_adc1[0]                                     
vbgsc_to_user                                       |vbgsc_to_user                                       
vbgtc_to_user                                       |vbgtc_to_user                                       
user_vbgtc                                          |user_vbgtc                                          
user_vbgsc                                          |user_vbgsc                                          
dac1_to_user                                        |dac1_to_user                                        
dac0_to_user                                        |dac0_to_user                                        
user_ulpcomp_p                                      |user_ulpcomp_p                                      
user_comp_p                                         |user_comp_p                                         
user_dac0                                           |user_dac0                                           
user_dac1                                           |user_dac1                                           
tempsense_to_user                                   |tempsense_to_user                                   
user_ulpcomp_n                                      |user_ulpcomp_n                                      
user_comp_n                                         |user_comp_n                                         
user_adc0                                           |user_adc0                                           
user_tempsense                                      |user_tempsense                                      
user_adc1                                           |user_adc1                                           
left_vref_to_user                                   |left_vref_to_user                                   
right_vref_to_user                                  |right_vref_to_user                                  
user_right_vref                                     |user_right_vref                                     
user_left_vref                                      |user_left_vref                                      
voutref_to_user                                     |voutref_to_user                                     
vinref_to_user                                      |vinref_to_user                                      
user_voutref                                        |user_voutref                                        
user_vinref                                         |user_vinref                                         
right_instramp_p_to_right_rheostat1_out             |right_instramp_p_to_right_rheostat1_out             
left_instramp_p_to_left_rheostat1_out               |left_instramp_p_to_left_rheostat1_out               
left_instramp_p_to_right_rheostat2_out              |left_instramp_p_to_right_rheostat2_out              
right_instramp_p_to_left_rheostat2_out              |right_instramp_p_to_left_rheostat2_out              
right_lp_opamp_n_to_rheostat_tap                    |right_lp_opamp_n_to_rheostat_tap                    
left_lp_opamp_n_to_rheostat_tap                     |left_lp_opamp_n_to_rheostat_tap                     
right_instramp_n_to_right_rheostat1_out             |right_instramp_n_to_right_rheostat1_out             
left_instramp_n_to_left_rheostat1_out               |left_instramp_n_to_left_rheostat1_out               
left_instramp_n_to_right_rheostat2_out              |left_instramp_n_to_right_rheostat2_out              
right_instramp_n_to_left_rheostat2_out              |right_instramp_n_to_left_rheostat2_out              
right_hgbw_opamp_n_to_rheostat_tap                  |right_hgbw_opamp_n_to_rheostat_tap                  
left_hgbw_opamp_n_to_rheostat_tap                   |left_hgbw_opamp_n_to_rheostat_tap                   
ibias_test_to_gpio1_2[1]                            |ibias_test_to_gpio1_2[1]                            
ibias_test_to_gpio1_2[0]                            |ibias_test_to_gpio1_2[0]                            
vbg_test_to_gpio1_1[1]                              |vbg_test_to_gpio1_1[1]                              
vbg_test_to_gpio1_1[0]                              |vbg_test_to_gpio1_1[0]                              
idac_to_gpio1_3[1]                                  |idac_to_gpio1_3[1]                                  
idac_to_gpio1_3[0]                                  |idac_to_gpio1_3[0]                                  
idac_to_gpio1_2[1]                                  |idac_to_gpio1_2[1]                                  
idac_to_gpio1_2[0]                                  |idac_to_gpio1_2[0]                                  
sio1                                                |sio1                                                
sio1_connect[1]                                     |sio1_connect[1]                                     
sio1_connect[0]                                     |sio1_connect[0]                                     
sio0_connect[1]                                     |sio0_connect[1]                                     
sio0_connect[0]                                     |sio0_connect[0]                                     
sio0                                                |sio0                                                
audiodac_out_to_analog1[1]                          |audiodac_out_to_analog1[1]                          
audiodac_out_to_analog1[0]                          |audiodac_out_to_analog1[0]                          
audiodac_outb_to_analog0[1]                         |audiodac_outb_to_analog0[1]                         
audiodac_outb_to_analog0[0]                         |audiodac_outb_to_analog0[0]                         
tempsense_sel                                       |tempsense_sel                                       
bandgap_sel                                         |bandgap_sel                                         
idac_ena                                            |idac_ena                                            
idac_value[7]                                       |idac_value[7]                                       
idac_value[6]                                       |idac_value[6]                                       
idac_value[5]                                       |idac_value[5]                                       
idac_value[4]                                       |idac_value[4]                                       
idac_value[3]                                       |idac_value[3]                                       
idac_value[2]                                       |idac_value[2]                                       
idac_value[1]                                       |idac_value[1]                                       
idac_value[0]                                       |idac_value[0]                                       
brownout_unfilt                                     |brownout_unfilt                                     
brownout_otrip[2]                                   |brownout_otrip[2]                                   
brownout_otrip[1]                                   |brownout_otrip[1]                                   
brownout_otrip[0]                                   |brownout_otrip[0]                                   
brownout_filt                                       |brownout_filt                                       
brownout_vtrip[2]                                   |brownout_vtrip[2]                                   
brownout_vtrip[1]                                   |brownout_vtrip[1]                                   
brownout_vtrip[0]                                   |brownout_vtrip[0]                                   
brownout_ena                                        |brownout_ena                                        
brownout_rc_ena                                     |brownout_rc_ena                                     
brownout_rc_dis                                     |brownout_rc_dis                                     
brownout_timeout                                    |brownout_timeout                                    
brownout_vunder                                     |brownout_vunder                                     
brownout_oneshot                                    |brownout_oneshot                                    
brownout_isrc_sel                                   |brownout_isrc_sel                                   
user_gpio4_5_analog                                 |user_gpio4_5_analog                                 
user_gpio3_3_analog                                 |user_gpio3_3_analog                                 
user_gpio3_0_analog                                 |user_gpio3_0_analog                                 
user_gpio4_7_analog                                 |user_gpio4_7_analog                                 
user_gpio3_2_analog                                 |user_gpio3_2_analog                                 
user_gpio4_4_analog                                 |user_gpio4_4_analog                                 
user_gpio4_2_analog                                 |user_gpio4_2_analog                                 
user_gpio3_6_analog                                 |user_gpio3_6_analog                                 
user_gpio3_7_analog                                 |user_gpio3_7_analog                                 
user_gpio4_3_analog                                 |user_gpio4_3_analog                                 
user_gpio4_1_analog                                 |user_gpio4_1_analog                                 
user_gpio3_5_analog                                 |user_gpio3_5_analog                                 
user_gpio4_6_analog                                 |user_gpio4_6_analog                                 
user_gpio3_1_analog                                 |user_gpio3_1_analog                                 
user_gpio4_0_analog                                 |user_gpio4_0_analog                                 
user_gpio3_4_analog                                 |user_gpio3_4_analog                                 
audiodac_in                                         |audiodac_in                                         
audiodac_inb                                        |audiodac_inb                                        
left_instramp_G2[4]                                 |left_instramp_G2[4]                                 
right_instramp_G2[4]                                |right_instramp_G2[4]                                
left_instramp_G2[3]                                 |left_instramp_G2[3]                                 
right_instramp_G2[3]                                |right_instramp_G2[3]                                
left_instramp_G2[2]                                 |left_instramp_G2[2]                                 
right_instramp_G2[2]                                |right_instramp_G2[2]                                
left_instramp_G2[1]                                 |left_instramp_G2[1]                                 
right_instramp_G2[1]                                |right_instramp_G2[1]                                
left_instramp_G2[0]                                 |left_instramp_G2[0]                                 
right_instramp_G2[0]                                |right_instramp_G2[0]                                
left_instramp_G1[4]                                 |left_instramp_G1[4]                                 
right_instramp_G1[4]                                |right_instramp_G1[4]                                
left_instramp_G1[3]                                 |left_instramp_G1[3]                                 
right_instramp_G1[3]                                |right_instramp_G1[3]                                
left_instramp_G1[2]                                 |left_instramp_G1[2]                                 
right_instramp_G1[2]                                |right_instramp_G1[2]                                
left_instramp_G1[1]                                 |left_instramp_G1[1]                                 
right_instramp_G1[1]                                |right_instramp_G1[1]                                
left_instramp_G1[0]                                 |left_instramp_G1[0]                                 
right_instramp_G1[0]                                |right_instramp_G1[0]                                
adc0_comp_out                                       |adc0_comp_out                                       
adc1_comp_out                                       |adc1_comp_out                                       
adc0_ena                                            |adc0_ena                                            
adc1_ena                                            |adc1_ena                                            
left_hgbw_opamp_ena                                 |left_hgbw_opamp_ena                                 
left_lp_opamp_ena                                   |left_lp_opamp_ena                                   
right_lp_opamp_ena                                  |right_lp_opamp_ena                                  
right_hgbw_opamp_ena                                |right_hgbw_opamp_ena                                
bandgap_trim[15]                                    |bandgap_trim[15]                                    
bandgap_trim[14]                                    |bandgap_trim[14]                                    
bandgap_trim[13]                                    |bandgap_trim[13]                                    
bandgap_trim[12]                                    |bandgap_trim[12]                                    
bandgap_trim[11]                                    |bandgap_trim[11]                                    
bandgap_trim[10]                                    |bandgap_trim[10]                                    
bandgap_trim[9]                                     |bandgap_trim[9]                                     
bandgap_trim[8]                                     |bandgap_trim[8]                                     
bandgap_trim[7]                                     |bandgap_trim[7]                                     
bandgap_trim[6]                                     |bandgap_trim[6]                                     
bandgap_trim[5]                                     |bandgap_trim[5]                                     
bandgap_trim[4]                                     |bandgap_trim[4]                                     
ibias_ena                                           |ibias_ena                                           
ibias_src_ena[0]                                    |ibias_src_ena[0]                                    
ibias_src_ena[1]                                    |ibias_src_ena[1]                                    
ibias_src_ena[2]                                    |ibias_src_ena[2]                                    
ibias_src_ena[3]                                    |ibias_src_ena[3]                                    
ibias_src_ena[4]                                    |ibias_src_ena[4]                                    
ibias_src_ena[5]                                    |ibias_src_ena[5]                                    
ibias_src_ena[6]                                    |ibias_src_ena[6]                                    
ibias_src_ena[7]                                    |ibias_src_ena[7]                                    
ibias_src_ena[8]                                    |ibias_src_ena[8]                                    
ibias_src_ena[9]                                    |ibias_src_ena[9]                                    
ibias_src_ena[10]                                   |ibias_src_ena[10]                                   
ibias_src_ena[11]                                   |ibias_src_ena[11]                                   
ibias_lsxo                                          |ibias_lsxo                                          
ibias_src_ena[12]                                   |ibias_src_ena[12]                                   
ibias_hsxo                                          |ibias_hsxo                                          
ibias_src_ena[13]                                   |ibias_src_ena[13]                                   
ibias_src_ena[14]                                   |ibias_src_ena[14]                                   
ibias_snk_ena[0]                                    |ibias_snk_ena[0]                                    
ibias_src_ena[15]                                   |ibias_src_ena[15]                                   
ibias_src_ena[16]                                   |ibias_src_ena[16]                                   
ibias_snk_ena[1]                                    |ibias_snk_ena[1]                                    
ibias_src_ena[17]                                   |ibias_src_ena[17]                                   
ibias_src_ena[18]                                   |ibias_src_ena[18]                                   
ibias_src_ena[19]                                   |ibias_src_ena[19]                                   
ibias_src_ena[20]                                   |ibias_src_ena[20]                                   
user_ibias50                                        |user_ibias50                                        
ibias_src_ena[21]                                   |ibias_src_ena[21]                                   
user_ibias100                                       |user_ibias100                                       
ibias_src_ena[22]                                   |ibias_src_ena[22]                                   
ibias_snk_ena[2]                                    |ibias_snk_ena[2]                                    
ibias_src_ena[23]                                   |ibias_src_ena[23]                                   
ibias_snk_ena[3]                                    |ibias_snk_ena[3]                                    
por                                                 |por                                                 
porb                                                |porb                                                
porb_h[1]                                           |porb_h[1]                                           
adc0_dac_val[15]                                    |adc0_dac_val[15]                                    
adc1_dac_val[15]                                    |adc1_dac_val[15]                                    
rdac0_value[11]                                     |rdac0_value[11]                                     
rdac0_value[10]                                     |rdac0_value[10]                                     
rdac0_value[9]                                      |rdac0_value[9]                                      
rdac0_value[8]                                      |rdac0_value[8]                                      
rdac1_value[11]                                     |rdac1_value[11]                                     
rdac1_value[10]                                     |rdac1_value[10]                                     
rdac1_value[9]                                      |rdac1_value[9]                                      
rdac1_value[8]                                      |rdac1_value[8]                                      
left_instramp_ena                                   |left_instramp_ena                                   
idac_value[11]                                      |idac_value[11]                                      
idac_value[10]                                      |idac_value[10]                                      
idac_value[9]                                       |idac_value[9]                                       
idac_value[8]                                       |idac_value[8]                                       
right_instramp_ena                                  |right_instramp_ena                                  
adc1_dac_val[14]                                    |adc1_dac_val[14]                                    
adc1_dac_val[13]                                    |adc1_dac_val[13]                                    
adc1_dac_val[12]                                    |adc1_dac_val[12]                                    
adc0_dac_val[14]                                    |adc0_dac_val[14]                                    
adc0_dac_val[13]                                    |adc0_dac_val[13]                                    
adc0_dac_val[12]                                    |adc0_dac_val[12]                                    
---------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes frigate_analog and frigate_analog are equivalent.

Final result: Circuits match uniquely.
.
