{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700028578497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700028578512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 13:09:37 2023 " "Processing started: Wed Nov 15 13:09:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700028578512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700028578512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map FIFO -c FIFO --generate_functional_sim_netlist " "Command: quartus_map FIFO -c FIFO --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700028578512 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1700028578828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.v" "" { Text "D:/TKHDL/FIFO/Testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700028578859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700028578859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "D:/TKHDL/FIFO/FIFO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700028578859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700028578859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc.v 1 1 " "Found 1 design units, including 1 entities, in source file mc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MC " "Found entity 1: MC" {  } { { "MC.v" "" { Text "D:/TKHDL/FIFO/MC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700028578859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700028578859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 2 2 " "Found 2 design units, including 2 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "counter.v" "" { Text "D:/TKHDL/FIFO/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700028578859 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "counter.v" "" { Text "D:/TKHDL/FIFO/counter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700028578859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700028578859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 2 2 " "Found 2 design units, including 2 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode2_4 " "Found entity 1: decode2_4" {  } { { "RAM.v" "" { Text "D:/TKHDL/FIFO/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700028578859 ""} { "Info" "ISGN_ENTITY_NAME" "2 RAM " "Found entity 2: RAM" {  } { { "RAM.v" "" { Text "D:/TKHDL/FIFO/RAM.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700028578859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700028578859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_to_1 " "Found entity 1: mux4_to_1" {  } { { "mux4_to_1.v" "" { Text "D:/TKHDL/FIFO/mux4_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700028578884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700028578884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_dff " "Found entity 1: edge_dff" {  } { { "edge_dff.v" "" { Text "D:/TKHDL/FIFO/edge_dff.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700028578884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700028578884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_to_1 " "Found entity 1: mux2_to_1" {  } { { "mux2_to_1.v" "" { Text "D:/TKHDL/FIFO/mux2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700028578884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700028578884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp.v 1 1 " "Found 1 design units, including 1 entities, in source file cmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMP " "Found entity 1: CMP" {  } { { "CMP.v" "" { Text "D:/TKHDL/FIFO/CMP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700028578884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700028578884 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIFO " "Elaborating entity \"FIFO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700028578891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:Front " "Elaborating entity \"counter\" for hierarchy \"counter:Front\"" {  } { { "FIFO.v" "Front" { Text "D:/TKHDL/FIFO/FIFO.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700028578908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA counter:Front\|HA:H0 " "Elaborating entity \"HA\" for hierarchy \"counter:Front\|HA:H0\"" {  } { { "counter.v" "H0" { Text "D:/TKHDL/FIFO/counter.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700028578908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_dff counter:Front\|edge_dff:dff0 " "Elaborating entity \"edge_dff\" for hierarchy \"counter:Front\|edge_dff:dff0\"" {  } { { "counter.v" "dff0" { Text "D:/TKHDL/FIFO/counter.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700028578908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMP CMP:Comparator " "Elaborating entity \"CMP\" for hierarchy \"CMP:Comparator\"" {  } { { "FIFO.v" "Comparator" { Text "D:/TKHDL/FIFO/FIFO.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700028578908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_to_1 mux2_to_1:Selector " "Elaborating entity \"mux2_to_1\" for hierarchy \"mux2_to_1:Selector\"" {  } { { "FIFO.v" "Selector" { Text "D:/TKHDL/FIFO/FIFO.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700028578908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:R " "Elaborating entity \"RAM\" for hierarchy \"RAM:R\"" {  } { { "FIFO.v" "R" { Text "D:/TKHDL/FIFO/FIFO.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700028578908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode2_4 RAM:R\|decode2_4:U1 " "Elaborating entity \"decode2_4\" for hierarchy \"RAM:R\|decode2_4:U1\"" {  } { { "RAM.v" "U1" { Text "D:/TKHDL/FIFO/RAM.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700028578922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MC RAM:R\|MC:M0 " "Elaborating entity \"MC\" for hierarchy \"RAM:R\|MC:M0\"" {  } { { "RAM.v" "M0" { Text "D:/TKHDL/FIFO/RAM.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700028578923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700028578969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 15 13:09:38 2023 " "Processing ended: Wed Nov 15 13:09:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700028578969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700028578969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700028578969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700028578969 ""}
