Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Mon Mar  7 15:06:43 2016
| Host         : roba-OptiPlex-7010 running 64-bit Ubuntu 15.04
| Command      : report_timing_summary -file ./rpt/post_synth_timing_summary.rpt
| Design       : nanorv32_simpleahb
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/irq_bypass_inst_reg_r_reg/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[1]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[2]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[3]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[4]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[5]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[1][0]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[1][12]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[1][13]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[1][14]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[1][15]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[1][16]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[1][17]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[1][18]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[1][19]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[1][1]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[1][21]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[1][22]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[1][23]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[1][24]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[1][25]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[1][26]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[1][27]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[1][28]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[1][29]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[1][2]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[1][30]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[1][31]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[1][3]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[1][4]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[1][5]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[1][6]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[2][0]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[2][12]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[2][13]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[2][14]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[2][15]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[2][16]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[2][17]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[2][18]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[2][19]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[2][1]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[2][21]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[2][22]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[2][23]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[2][24]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[2][25]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[2][26]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[2][27]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[2][28]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[2][29]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[2][2]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[2][30]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[2][31]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[2][3]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[2][4]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[2][5]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[2][6]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[3][0]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[3][12]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[3][13]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[3][14]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[3][15]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[3][16]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[3][17]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[3][18]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[3][19]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[3][1]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[3][21]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[3][22]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[3][23]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[3][24]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[3][25]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[3][26]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[3][27]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[3][28]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[3][29]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[3][2]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[3][30]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[3][31]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[3][3]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[3][4]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[3][5]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[3][6]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/iq_reg[0][0]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/iq_reg[0][12]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/iq_reg[0][13]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/iq_reg[0][14]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/iq_reg[0][15]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/iq_reg[0][16]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/iq_reg[0][17]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/iq_reg[0][18]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/iq_reg[0][19]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/iq_reg[0][1]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/iq_reg[0][21]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/iq_reg[0][22]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/iq_reg[0][23]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/iq_reg[0][24]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/iq_reg[0][25]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/iq_reg[0][26]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/iq_reg[0][27]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/iq_reg[0][28]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/iq_reg[0][29]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/iq_reg[0][2]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/iq_reg[0][30]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/iq_reg[0][31]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/iq_reg[0][3]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/iq_reg[0][4]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/iq_reg[0][5]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/iq_reg[0][6]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.322        0.000                      0                 4357        0.074        0.000                      0                 4357        3.000        0.000                       0                  2005  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_in                {0.000 5.000}      10.000          100.000         
  clk_50m_arty_mmcm   {0.000 10.000}     20.000          50.000          
  clkfbout_arty_mmcm  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_50m_arty_mmcm         1.322        0.000                      0                 4357        0.074        0.000                      0                 4357        9.500        0.000                       0                  2001  
  clkfbout_arty_mmcm                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50m_arty_mmcm
  To Clock:  clk_50m_arty_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        1.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50m_arty_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50m_arty_mmcm rise@20.000ns - clk_50m_arty_mmcm rise@0.000ns)
  Data Path Delay:        18.480ns  (logic 5.068ns (27.424%)  route 13.412ns (72.576%))
  Logic Levels:           24  (CARRY4=8 LUT1=1 LUT2=1 LUT3=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 17.769 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_arty_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=1999, unplaced)      0.584    -1.555    U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/clk
                         FDCE                                         r  U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -1.099 r  U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[3]/Q
                         net (fo=22, unplaced)        1.027    -0.072    U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/U_MICRO_ROM/addr[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.223 r  U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/U_MICRO_ROM/dout[28]_INST_0/O
                         net (fo=20, unplaced)        0.509     0.732    U_NANORV32_PIL/U_CPU/inst_irq[28]
                         LUT3 (Prop_lut3_I2_O)        0.124     0.856 r  U_NANORV32_PIL/U_CPU/U_DECODER_i_3/O
                         net (fo=5, unplaced)         1.139     1.995    U_NANORV32_PIL/U_CPU/U_DECODER/instruction_r[29]
                         LUT5 (Prop_lut5_I0_O)        0.124     2.119 r  U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[0]_INST_0_i_2/O
                         net (fo=4, unplaced)         0.926     3.045    U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[0]_INST_0_i_2_n_1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.169 r  U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[2]_INST_0_i_1/O
                         net (fo=2, unplaced)         0.430     3.599    U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[2]_INST_0_i_1_n_1
                         LUT5 (Prop_lut5_I3_O)        0.124     3.723 r  U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[2]_INST_0/O
                         net (fo=26, unplaced)        0.968     4.691    U_NANORV32_PIL/U_CPU/alu_portb_sel[2]
                         LUT6 (Prop_lut6_I4_O)        0.124     4.815 f  U_NANORV32_PIL/U_CPU/U_ALU_i_64/O
                         net (fo=120, unplaced)       0.553     5.368    U_NANORV32_PIL/U_CPU/U_ALU/u_div/req_in_2[0]
                         LUT1 (Prop_lut1_I0_O)        0.124     5.492 r  U_NANORV32_PIL/U_CPU/U_ALU/u_div/result[31]_i_59/O
                         net (fo=1, unplaced)         0.334     5.826    U_NANORV32_PIL/U_CPU/U_ALU/u_div/result[31]_i_59_n_1
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.406 r  U_NANORV32_PIL/U_CPU/U_ALU/u_div/result_reg[31]_i_27/CO[3]
                         net (fo=1, unplaced)         0.009     6.415    U_NANORV32_PIL/U_CPU/U_ALU/u_div/result_reg[31]_i_27_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.529 r  U_NANORV32_PIL/U_CPU/U_ALU/u_div/result_reg[31]_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     6.529    U_NANORV32_PIL/U_CPU/U_ALU/u_div/result_reg[31]_i_50_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.643 r  U_NANORV32_PIL/U_CPU/U_ALU/u_div/result_reg[31]_i_24/CO[3]
                         net (fo=1, unplaced)         0.000     6.643    U_NANORV32_PIL/U_CPU/U_ALU/u_div/result_reg[31]_i_24_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.757 r  U_NANORV32_PIL/U_CPU/U_ALU/u_div/result_reg[31]_i_25/CO[3]
                         net (fo=1, unplaced)         0.000     6.757    U_NANORV32_PIL/U_CPU/U_ALU/u_div/result_reg[31]_i_25_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.871 r  U_NANORV32_PIL/U_CPU/U_ALU/u_div/result_reg[31]_i_65/CO[3]
                         net (fo=1, unplaced)         0.000     6.871    U_NANORV32_PIL/U_CPU/U_ALU/u_div/result_reg[31]_i_65_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.985 r  U_NANORV32_PIL/U_CPU/U_ALU/u_div/result_reg[31]_i_66/CO[3]
                         net (fo=1, unplaced)         0.000     6.985    U_NANORV32_PIL/U_CPU/U_ALU/u_div/result_reg[31]_i_66_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.333 f  U_NANORV32_PIL/U_CPU/U_ALU/u_div/counter_reg[3]_i_70/O[1]
                         net (fo=7, unplaced)         0.646     7.979    U_NANORV32_PIL/U_CPU/U_ALU/u_div/abs_input0_return0[26]
                         LUT6 (Prop_lut6_I0_O)        0.306     8.285 f  U_NANORV32_PIL/U_CPU/U_ALU/u_div/counter[3]_i_199/O
                         net (fo=3, unplaced)         0.920     9.205    U_NANORV32_PIL/U_CPU/U_ALU/u_div/counter[3]_i_199_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     9.329 f  U_NANORV32_PIL/U_CPU/U_ALU/u_div/counter[3]_i_92/O
                         net (fo=8, unplaced)         0.487     9.816    U_NANORV32_PIL/U_CPU/U_ALU/u_div/counter[3]_i_92_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     9.940 r  U_NANORV32_PIL/U_CPU/U_ALU/u_div/counter[3]_i_120/O
                         net (fo=1, unplaced)         1.111    11.051    U_NANORV32_PIL/U_CPU/U_ALU/u_div/counter[3]_i_120_n_1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.175 r  U_NANORV32_PIL/U_CPU/U_ALU/u_div/counter[3]_i_38/O
                         net (fo=2, unplaced)         1.122    12.297    U_NANORV32_PIL/U_CPU/U_ALU/u_div/counter[3]_i_38_n_1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.421 r  U_NANORV32_PIL/U_CPU/U_ALU/u_div/counter[3]_i_11/O
                         net (fo=1, unplaced)         0.000    12.421    U_NANORV32_PIL/U_CPU/U_ALU/u_div/counter[3]_i_11_n_1
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.027 f  U_NANORV32_PIL/U_CPU/U_ALU/u_div/counter_reg[3]_i_2/O[3]
                         net (fo=39, unplaced)        0.694    13.721    U_NANORV32_PIL/U_CPU/U_ALU/u_div/counter_reg[3]_i_2_n_5
                         LUT2 (Prop_lut2_I0_O)        0.301    14.022 f  U_NANORV32_PIL/U_CPU/U_ALU/u_div/b[63]_i_13/O
                         net (fo=24, unplaced)        1.175    15.197    U_NANORV32_PIL/U_CPU/U_ALU/u_div/b[63]_i_13_n_1
                         LUT6 (Prop_lut6_I0_O)        0.124    15.321 f  U_NANORV32_PIL/U_CPU/U_ALU/u_div/b[2]_i_2/O
                         net (fo=2, unplaced)         0.913    16.234    U_NANORV32_PIL/U_CPU/U_ALU/u_div/b[2]_i_2_n_1
                         LUT6 (Prop_lut6_I0_O)        0.124    16.358 r  U_NANORV32_PIL/U_CPU/U_ALU/u_div/b[34]_i_2/O
                         net (fo=1, unplaced)         0.449    16.807    U_NANORV32_PIL/U_CPU/U_ALU/u_div/b[34]_i_2_n_1
                         LUT3 (Prop_lut3_I2_O)        0.118    16.925 r  U_NANORV32_PIL/U_CPU/U_ALU/u_div/b[34]_i_1/O
                         net (fo=1, unplaced)         0.000    16.925    U_NANORV32_PIL/U_CPU/U_ALU/u_div/p_1_in[34]
                         FDRE                                         r  U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_arty_mmcm rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.857    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.479 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.239    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.091    17.330 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=1999, unplaced)      0.439    17.769    U_NANORV32_PIL/U_CPU/U_ALU/u_div/clk
                         FDRE                                         r  U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[34]/C
                         clock pessimism              0.531    18.300    
                         clock uncertainty           -0.082    18.218    
                         FDRE (Setup_fdre_C_D)        0.029    18.247    U_NANORV32_PIL/U_CPU/U_ALU/u_div/b_reg[34]
  -------------------------------------------------------------------
                         required time                         18.247    
                         arrival time                         -16.925    
  -------------------------------------------------------------------
                         slack                                  1.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 U_TIMER/U_TIMER/systick_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_TIMER/U_TIMER/systick_clk_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50m_arty_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_arty_mmcm rise@0.000ns - clk_50m_arty_mmcm rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.235ns (72.544%)  route 0.089ns (27.456%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_arty_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.371    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.405 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.068    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.026    -1.042 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=1999, unplaced)      0.114    -0.928    U_TIMER/U_TIMER/clk_i
                         FDCE                                         r  U_TIMER/U_TIMER/systick_clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141    -0.787 r  U_TIMER/U_TIMER/systick_clk_count_reg[0]/Q
                         net (fo=3, unplaced)         0.089    -0.698    U_TIMER/U_TIMER/systick_clk_count_reg[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094    -0.604 r  U_TIMER/U_TIMER/systick_clk_count_reg[0]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.604    U_TIMER/U_TIMER/systick_clk_count_reg[0]_i_1_n_7
                         FDCE                                         r  U_TIMER/U_TIMER/systick_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_arty_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=1999, unplaced)      0.259    -1.063    U_TIMER/U_TIMER/clk_i
                         FDCE                                         r  U_TIMER/U_TIMER/systick_clk_count_reg[1]/C
                         clock pessimism              0.280    -0.783    
                         FDCE (Hold_fdce_C_D)         0.105    -0.678    U_TIMER/U_TIMER/systick_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50m_arty_mmcm
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424               u_tcm0/U_RAM/RAM_reg_1_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360              U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500                U_APB_BRIDGE/bridge/haddr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500                U_APB_BRIDGE/bridge/haddr_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_arty_mmcm
  To Clock:  clkfbout_arty_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_arty_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845                U_CLK_GEN/U_MCM/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000               U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKFBIN



