<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>C. Myers | Genetic Logic Lab</title><link>/author/c.-myers/</link><atom:link href="/author/c.-myers/index.xml" rel="self" type="application/rss+xml"/><description>C. Myers</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Sun, 27 Sep 2020 19:54:54 +0000</lastBuildDate><image><url>/images/icon_hu98f8dd200ffb525419093529eb1e5d7e_937188_512x512_fill_lanczos_center_2.png</url><title>C. Myers</title><link>/author/c.-myers/</link></image><item><title>The Case for Analog Circuit Verification</title><link>/publication/case-analog-circuit-myers-/</link><pubDate>Sun, 27 Sep 2020 19:54:54 +0000</pubDate><guid>/publication/case-analog-circuit-myers-/</guid><description/></item><item><title>Approximation Techniques for Stochastic Analysis of Biological Systems</title><link>/publication/approximation-techniques-stochastic-neupane-2019/</link><pubDate>Tue, 01 Jan 2019 00:00:00 +0000</pubDate><guid>/publication/approximation-techniques-stochastic-neupane-2019/</guid><description/></item><item><title>A New Assertion Property Language for Analog/Mixed-Signal Circuits</title><link>/publication/new-assertion-property-fisher-2015/</link><pubDate>Thu, 01 Jan 2015 00:00:00 +0000</pubDate><guid>/publication/new-assertion-property-fisher-2015/</guid><description/></item><item><title>Efficient Analysis Methods in Synthetic Biology</title><link>/publication/efficient-analysis-methods-madsen-2015/</link><pubDate>Thu, 01 Jan 2015 00:00:00 +0000</pubDate><guid>/publication/efficient-analysis-methods-madsen-2015/</guid><description/></item><item><title>The Synthetic Biology Open Language</title><link>/publication/synthetic-biology-open-myers-2015/</link><pubDate>Thu, 01 Jan 2015 00:00:00 +0000</pubDate><guid>/publication/synthetic-biology-open-myers-2015/</guid><description/></item><item><title>QDI Logic for Signaling Data Validity in Bundled-Data Design: A Kogge-Stone Case Study</title><link>/publication/qdi-logic-signaling-butzke-2014/</link><pubDate>Thu, 01 May 2014 00:00:00 +0000</pubDate><guid>/publication/qdi-logic-signaling-butzke-2014/</guid><description/></item><item><title>Scheduling Methods for Asynchronous Circuits with Bundled-Data Implementations Based on the Approximation of Start Times</title><link>/publication/scheduling-methods-asynchronous-saito-2007/</link><pubDate>Sat, 01 Dec 2007 00:00:00 +0000</pubDate><guid>/publication/scheduling-methods-asynchronous-saito-2007/</guid><description/></item><item><title>A Scheduling Method for Asynchronous Bundled-Data Implementations Based on The Completion of Data Operations</title><link>/publication/scheduling-method-asynchronous-saito-2005/</link><pubDate>Fri, 01 Jul 2005 00:00:00 +0000</pubDate><guid>/publication/scheduling-method-asynchronous-saito-2005/</guid><description/></item><item><title>High Level Synthesis of Timed Asynchronous Circuits</title><link>/publication/high-level-synthesis-yoneda-2005-a/</link><pubDate>Tue, 01 Mar 2005 00:00:00 +0000</pubDate><guid>/publication/high-level-synthesis-yoneda-2005-a/</guid><description/></item><item><title>High Level Synthesis of Timed Asynchronous Circuits</title><link>/publication/high-level-synthesis-yoneda-2005/</link><pubDate>Tue, 01 Mar 2005 00:00:00 +0000</pubDate><guid>/publication/high-level-synthesis-yoneda-2005/</guid><description/></item><item><title>Synthesis of Speed Independent Circuits Based on Decomposition</title><link>/publication/synthesis-speed-independent-yoneda-2004/</link><pubDate>Thu, 01 Apr 2004 00:00:00 +0000</pubDate><guid>/publication/synthesis-speed-independent-yoneda-2004/</guid><description/></item><item><title>CMOS Analog MAP Decoder for (8,4) Hamming Code</title><link>/publication/cmos-analog-map-winstead-2004/</link><pubDate>Thu, 01 Jan 2004 00:00:00 +0000</pubDate><guid>/publication/cmos-analog-map-winstead-2004/</guid><description/></item><item><title>Modular Verification of Timed Circuits Using Automatic Abstraction</title><link>/publication/modular-verification-timed-haozheng-2003/</link><pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate><guid>/publication/modular-verification-timed-haozheng-2003/</guid><description/></item><item><title>Level Oriented Formal Model for Asynchronous Circuit Verification and Its Efficient Analysis Method</title><link>/publication/level-oriented-formal-kitai-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/level-oriented-formal-kitai-2002/</guid><description/></item><item><title>Analog Decoding of Product Codes</title><link>/publication/analog-decoding-product-winstead-2002/</link><pubDate>Sat, 01 Jun 2002 00:00:00 +0000</pubDate><guid>/publication/analog-decoding-product-winstead-2002/</guid><description/></item><item><title>Analog Decoding of Product Codes</title><link>/publication/analog-decoding-product-winstead-2001/</link><pubDate>Sat, 01 Sep 2001 00:00:00 +0000</pubDate><guid>/publication/analog-decoding-product-winstead-2001/</guid><description/></item><item><title>2001 Conference on Advanced Research in VLSI</title><link>/publication/2001-conference-advanced-brunvand-2001/</link><pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate><guid>/publication/2001-conference-advanced-brunvand-2001/</guid><description/></item><item><title>Efficient Exact Two-Level Hazard-Free Logic Minimization</title><link>/publication/efficient-exact-twolevel-myers-2001/</link><pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate><guid>/publication/efficient-exact-twolevel-myers-2001/</guid><description/></item><item><title>Achieving Fast and Exact Hazard-Free Logic Minimization of Extended Burst-Mode gC Finite State Machines</title><link>/publication/achieving-fast-exact-jacobson-2000-a/</link><pubDate>Wed, 01 Nov 2000 00:00:00 +0000</pubDate><guid>/publication/achieving-fast-exact-jacobson-2000-a/</guid><description/></item><item><title>Achieving Fast and Exact Hazard-Free Logic Minimization of Extended Burst-Mode gC Finite State Machines</title><link>/publication/achieving-fast-exact-jacobson-2000/</link><pubDate>Wed, 01 Nov 2000 00:00:00 +0000</pubDate><guid>/publication/achieving-fast-exact-jacobson-2000/</guid><description/></item><item><title>RAPPID: An Asynchronous Instruction Length Decoder</title><link>/publication/rappid-asynchronous-instruction-rotem-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/rappid-asynchronous-instruction-rotem-1999/</guid><description/></item><item><title>Synthesis of Timed Asynchronous Circuits</title><link>/publication/synthesis-timed-asynchronous-myers-1992/</link><pubDate>Thu, 01 Oct 1992 00:00:00 +0000</pubDate><guid>/publication/synthesis-timed-asynchronous-myers-1992/</guid><description/></item></channel></rss>