{"vcs1":{"timestamp_begin":1700274376.561561895, "rt":9.46, "ut":8.64, "st":0.57}}
{"vcselab":{"timestamp_begin":1700274386.114667770, "rt":1.20, "ut":0.41, "st":0.23}}
{"link":{"timestamp_begin":1700274387.404332093, "rt":0.45, "ut":0.18, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700274375.714107981}
{"VCS_COMP_START_TIME": 1700274375.714107981}
{"VCS_COMP_END_TIME": 1700274396.384441982}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 370204}}
{"stitch_vcselab": {"peak_mem": 240020}}
