<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module.lpf(12): Semantic error in &quot;LOCATE COMP &quot;RxD_PIN&quot; SITE &quot;112&quot; ;&quot;: </Dynamic>
            <Dynamic>RxD_PIN</Dynamic>
            <Navigation>E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module.lpf</Navigation>
            <Navigation>12</Navigation>
        </Message>
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module.lpf(13): Semantic error in &quot;LOCATE COMP &quot;TxD_PIN&quot; SITE &quot;114&quot; ;&quot;: </Dynamic>
            <Dynamic>TxD_PIN</Dynamic>
            <Navigation>E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module.lpf</Navigation>
            <Navigation>13</Navigation>
        </Message>
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>RESET_c</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>RxD</Dynamic>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>61061008</ID>
            <Severity>Warning</Severity>
            <Dynamic>CLOCK50_c</Dynamic>
            <Dynamic>Primary</Dynamic>
            <Dynamic>CLOCK50</Dynamic>
            <Dynamic>105</Dynamic>
            <Dynamic>Primary</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>counter_40</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>counter_8</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>divider</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BITS_TOTAL</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DIV_C</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CLK_MHZ</Dynamic>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RxD</Dynamic>
            <Navigation>RxD</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL265 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_rx.v&quot;:42:0:42:5|Removing unused bit 0 of rxreg[9:0]. Either assign all bits or reduce the width of the signal.</Dynamic>
            <Navigation>CL265</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_rx.v</Navigation>
            <Navigation>42</Navigation>
            <Navigation>0</Navigation>
            <Navigation>42</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing unused bit 0 of rxreg[9:0]. Either assign all bits or reduce the width of the signal.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_tx.v&quot;:41:0:41:5|Optimizing register bit txreg[9] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_tx.v</Navigation>
            <Navigation>41</Navigation>
            <Navigation>0</Navigation>
            <Navigation>41</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit txreg[9] to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_tx.v&quot;:41:0:41:5|Pruning register bit 9 of txreg[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\dev_uart_tx.v</Navigation>
            <Navigation>41</Navigation>
            <Navigation>0</Navigation>
            <Navigation>41</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bit 9 of txreg[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v&quot;:9:12:9:17|Object WR_ACK is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v</Navigation>
            <Navigation>9</Navigation>
            <Navigation>12</Navigation>
            <Navigation>9</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Object WR_ACK is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v&quot;:18:15:18:20|Object RD_ACK is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v</Navigation>
            <Navigation>18</Navigation>
            <Navigation>15</Navigation>
            <Navigation>18</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Object RD_ACK is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v&quot;:37:10:37:14|Object count is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v</Navigation>
            <Navigation>37</Navigation>
            <Navigation>10</Navigation>
            <Navigation>37</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Object count is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v&quot;:91:0:91:5|Pruning unused register period_48[3:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v</Navigation>
            <Navigation>91</Navigation>
            <Navigation>0</Navigation>
            <Navigation>91</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register period_48[3:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:16:5:16:10|Removing wire WR_STB, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>16</Navigation>
            <Navigation>5</Navigation>
            <Navigation>16</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing wire WR_STB, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:17:12:17:18|Removing wire WR_ADDR, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>17</Navigation>
            <Navigation>12</Navigation>
            <Navigation>17</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Removing wire WR_ADDR, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:24:5:24:10|Removing wire RD_STB, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>24</Navigation>
            <Navigation>5</Navigation>
            <Navigation>24</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing wire RD_STB, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:25:12:25:18|Removing wire RD_ADDR, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>25</Navigation>
            <Navigation>12</Navigation>
            <Navigation>25</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Removing wire RD_ADDR, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:34:12:34:17|Object RX_STB is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>34</Navigation>
            <Navigation>12</Navigation>
            <Navigation>34</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Object RX_STB is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:35:12:35:17|Object RX_DAT is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>35</Navigation>
            <Navigation>12</Navigation>
            <Navigation>35</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Object RX_DAT is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:36:12:36:17|Removing wire RX_ACK, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>36</Navigation>
            <Navigation>12</Navigation>
            <Navigation>36</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing wire RX_ACK, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:38:12:38:17|Removing wire TX_STB, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>38</Navigation>
            <Navigation>12</Navigation>
            <Navigation>38</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing wire TX_STB, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:39:12:39:17|Removing wire TX_DAT, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>39</Navigation>
            <Navigation>12</Navigation>
            <Navigation>39</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing wire TX_DAT, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:40:12:40:17|Object TX_ACK is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>40</Navigation>
            <Navigation>12</Navigation>
            <Navigation>40</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Object TX_ACK is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:41:12:41:17|Object TX_RDY is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>41</Navigation>
            <Navigation>12</Navigation>
            <Navigation>41</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Object TX_RDY is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:16:5:16:10|*Input WR_STB to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>16</Navigation>
            <Navigation>5</Navigation>
            <Navigation>16</Navigation>
            <Navigation>10</Navigation>
            <Navigation>*Input WR_STB to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:17:12:17:18|*Input WR_ADDR[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>17</Navigation>
            <Navigation>12</Navigation>
            <Navigation>17</Navigation>
            <Navigation>18</Navigation>
            <Navigation>*Input WR_ADDR[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:24:5:24:10|*Input RD_STB to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>24</Navigation>
            <Navigation>5</Navigation>
            <Navigation>24</Navigation>
            <Navigation>10</Navigation>
            <Navigation>*Input RD_STB to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v&quot;:25:12:25:18|*Input RD_ADDR[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v</Navigation>
            <Navigation>25</Navigation>
            <Navigation>12</Navigation>
            <Navigation>25</Navigation>
            <Navigation>18</Navigation>
            <Navigation>*Input RD_ADDR[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v&quot;:100:0:100:5|Pruning register bit 3 of count_CS[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>0</Navigation>
            <Navigation>100</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bit 3 of count_CS[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v&quot;:100:0:100:5|Pruning register bits 6 to 5 of reset[47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>0</Navigation>
            <Navigation>100</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bits 6 to 5 of reset[47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v&quot;:100:0:100:5|Pruning register bit 3 of reset[47:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>0</Navigation>
            <Navigation>100</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bit 3 of reset[47:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v&quot;:100:0:100:5|Pruning register bit 1 of reset[47:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>0</Navigation>
            <Navigation>100</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bit 1 of reset[47:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v&quot;:100:0:100:5|Pruning register bit 2 of count_CS[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>0</Navigation>
            <Navigation>100</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bit 2 of count_CS[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v&quot;:100:0:100:5|Pruning register bits 14 to 13 of reset[47:7]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>0</Navigation>
            <Navigation>100</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bits 14 to 13 of reset[47:7]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v&quot;:100:0:100:5|Pruning register bit 11 of reset[47:7]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>0</Navigation>
            <Navigation>100</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bit 11 of reset[47:7]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v&quot;:100:0:100:5|Pruning register bit 9 of reset[47:7]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>0</Navigation>
            <Navigation>100</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bit 9 of reset[47:7]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v&quot;:100:0:100:5|Pruning register bit 1 of count_CS[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>0</Navigation>
            <Navigation>100</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bit 1 of count_CS[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v&quot;:100:0:100:5|Pruning register bits 22 to 21 of reset[47:15]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>0</Navigation>
            <Navigation>100</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bits 22 to 21 of reset[47:15]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v&quot;:100:0:100:5|Pruning register bit 19 of reset[47:15]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>0</Navigation>
            <Navigation>100</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bit 19 of reset[47:15]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v&quot;:100:0:100:5|Pruning register bit 17 of reset[47:15]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>0</Navigation>
            <Navigation>100</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bit 17 of reset[47:15]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v&quot;:100:0:100:5|Pruning register bits 30 to 29 of reset[47:23]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>0</Navigation>
            <Navigation>100</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bits 30 to 29 of reset[47:23]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v&quot;:100:0:100:5|Pruning register bit 27 of reset[47:23]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>0</Navigation>
            <Navigation>100</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bit 27 of reset[47:23]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v&quot;:100:0:100:5|Pruning register bit 25 of reset[47:23]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>0</Navigation>
            <Navigation>100</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bit 25 of reset[47:23]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;e:\git\my_projects\fpga\verilog\tester_module\dev_uart_tx.v&quot;:41:0:41:5|Found inferred clock tester_module|CLOCK50 which controls 54 sequential elements including uart.tx.txack. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>e:\git\my_projects\fpga\verilog\tester_module\dev_uart_tx.v</Navigation>
            <Navigation>41</Navigation>
            <Navigation>0</Navigation>
            <Navigation>41</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock tester_module|CLOCK50 which controls 54 sequential elements including uart.tx.txack. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;e:\git\my_projects\fpga\verilog\tester_module\card_driver.v&quot;:100:0:100:5|Removing instance driver.reset[2] because it is equivalent to instance driver.reset[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>e:\git\my_projects\fpga\verilog\tester_module\card_driver.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>0</Navigation>
            <Navigation>100</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing instance driver.reset[2] because it is equivalent to instance driver.reset[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;e:\git\my_projects\fpga\verilog\tester_module\card_driver.v&quot;:100:0:100:5|Removing instance driver.reset[4] because it is equivalent to instance driver.reset[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>e:\git\my_projects\fpga\verilog\tester_module\card_driver.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>0</Navigation>
            <Navigation>100</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing instance driver.reset[4] because it is equivalent to instance driver.reset[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;e:\git\my_projects\fpga\verilog\tester_module\card_driver.v&quot;:100:0:100:5|Removing instance driver.reset[12] because it is equivalent to instance driver.reset[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>e:\git\my_projects\fpga\verilog\tester_module\card_driver.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>0</Navigation>
            <Navigation>100</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing instance driver.reset[12] because it is equivalent to instance driver.reset[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;e:\git\my_projects\fpga\verilog\tester_module\card_driver.v&quot;:100:0:100:5|Removing instance driver.reset[8] because it is equivalent to instance driver.reset[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>e:\git\my_projects\fpga\verilog\tester_module\card_driver.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>0</Navigation>
            <Navigation>100</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing instance driver.reset[8] because it is equivalent to instance driver.reset[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;e:\git\my_projects\fpga\verilog\tester_module\card_driver.v&quot;:100:0:100:5|Removing instance driver.reset[20] because it is equivalent to instance driver.reset[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>e:\git\my_projects\fpga\verilog\tester_module\card_driver.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>0</Navigation>
            <Navigation>100</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing instance driver.reset[20] because it is equivalent to instance driver.reset[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;e:\git\my_projects\fpga\verilog\tester_module\card_driver.v&quot;:100:0:100:5|Removing instance driver.reset[18] because it is equivalent to instance driver.reset[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>e:\git\my_projects\fpga\verilog\tester_module\card_driver.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>0</Navigation>
            <Navigation>100</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing instance driver.reset[18] because it is equivalent to instance driver.reset[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;e:\git\my_projects\fpga\verilog\tester_module\card_driver.v&quot;:100:0:100:5|Removing instance driver.reset[37] because it is equivalent to instance driver.reset[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>e:\git\my_projects\fpga\verilog\tester_module\card_driver.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>0</Navigation>
            <Navigation>100</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing instance driver.reset[37] because it is equivalent to instance driver.reset[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;e:\git\my_projects\fpga\verilog\tester_module\card_driver.v&quot;:100:0:100:5|Removing instance driver.reset[35] because it is equivalent to instance driver.reset[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>e:\git\my_projects\fpga\verilog\tester_module\card_driver.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>0</Navigation>
            <Navigation>100</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing instance driver.reset[35] because it is equivalent to instance driver.reset[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;e:\git\my_projects\fpga\verilog\tester_module\card_driver.v&quot;:100:0:100:5|Removing instance driver.reset[38] because it is equivalent to instance driver.reset[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>e:\git\my_projects\fpga\verilog\tester_module\card_driver.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>0</Navigation>
            <Navigation>100</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing instance driver.reset[38] because it is equivalent to instance driver.reset[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;e:\git\my_projects\fpga\verilog\tester_module\card_driver.v&quot;:100:0:100:5|Removing instance driver.reset[26] because it is equivalent to instance driver.reset[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>e:\git\my_projects\fpga\verilog\tester_module\card_driver.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>0</Navigation>
            <Navigation>100</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing instance driver.reset[26] because it is equivalent to instance driver.reset[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock tester_module|CLOCK50 with period 1000.00ns. Please declare a user-defined clock on object &quot;p:CLOCK50&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock tester_module|CLOCK50 with period 1000.00ns. Please declare a user-defined clock on object &quot;p:CLOCK50&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>