{
  "module_name": "pinctrl-amd.h",
  "hash_id": "e984bc75e0b12cb93b168a923a5d5ef707a19fa10ecabd8e735ac2b82d1a29cc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/pinctrl-amd.h",
  "human_readable_source": " \n \n\n#ifndef _PINCTRL_AMD_H\n#define _PINCTRL_AMD_H\n\n#define AMD_GPIO_PINS_PER_BANK  64\n\n#define AMD_GPIO_PINS_BANK0     63\n#define AMD_GPIO_PINS_BANK1     64\n#define AMD_GPIO_PINS_BANK2     56\n#define AMD_GPIO_PINS_BANK3     32\n\n#define WAKE_INT_MASTER_REG 0xfc\n#define INTERNAL_GPIO0_DEBOUNCE (1 << 15)\n#define EOI_MASK (1 << 29)\n\n#define WAKE_INT_STATUS_REG0 0x2f8\n#define WAKE_INT_STATUS_REG1 0x2fc\n\n#define DB_TMR_OUT_OFF\t\t\t0\n#define DB_TMR_OUT_UNIT_OFF\t\t4\n#define DB_CNTRL_OFF\t\t\t5\n#define DB_TMR_LARGE_OFF\t\t7\n#define LEVEL_TRIG_OFF\t\t\t8\n#define ACTIVE_LEVEL_OFF\t\t9\n#define INTERRUPT_ENABLE_OFF\t\t11\n#define INTERRUPT_MASK_OFF\t\t12\n#define WAKE_CNTRL_OFF_S0I3             13\n#define WAKE_CNTRL_OFF_S3               14\n#define WAKE_CNTRL_OFF_S4               15\n#define PIN_STS_OFF\t\t\t16\n#define DRV_STRENGTH_SEL_OFF\t\t17\n#define PULL_UP_ENABLE_OFF\t\t20\n#define PULL_DOWN_ENABLE_OFF\t\t21\n#define OUTPUT_VALUE_OFF\t\t22\n#define OUTPUT_ENABLE_OFF\t\t23\n#define SW_CNTRL_IN_OFF\t\t\t24\n#define SW_CNTRL_EN_OFF\t\t\t25\n#define WAKECNTRL_Z_OFF\t\t\t27\n#define INTERRUPT_STS_OFF\t\t28\n#define WAKE_STS_OFF\t\t\t29\n\n#define DB_TMR_OUT_MASK\t0xFUL\n#define DB_CNTRl_MASK\t0x3UL\n#define ACTIVE_LEVEL_MASK\t0x3UL\n#define DRV_STRENGTH_SEL_MASK\t0x3UL\n\n#define ACTIVE_LEVEL_HIGH\t0x0UL\n#define ACTIVE_LEVEL_LOW\t0x1UL\n#define ACTIVE_LEVEL_BOTH\t0x2UL\n\n#define DB_TYPE_NO_DEBOUNCE               0x0UL\n#define DB_TYPE_PRESERVE_LOW_GLITCH       0x1UL\n#define DB_TYPE_PRESERVE_HIGH_GLITCH      0x2UL\n#define DB_TYPE_REMOVE_GLITCH             0x3UL\n\n#define EDGE_TRAGGER\t0x0UL\n#define LEVEL_TRIGGER\t0x1UL\n\n#define ACTIVE_HIGH\t0x0UL\n#define ACTIVE_LOW\t0x1UL\n#define BOTH_EADGE\t0x2UL\n\n#define ENABLE_INTERRUPT\t0x1UL\n#define DISABLE_INTERRUPT\t0x0UL\n\n#define ENABLE_INTERRUPT_MASK\t0x0UL\n#define DISABLE_INTERRUPT_MASK\t0x1UL\n\n#define CLR_INTR_STAT\t0x1UL\n\n#define NSELECTS\t0x4\n\n#define FUNCTION_MASK\t\tGENMASK(1, 0)\n#define FUNCTION_INVALID\tGENMASK(7, 0)\n\n#define WAKE_SOURCE\t(BIT(WAKE_CNTRL_OFF_S0I3) | \\\n\t\t\t BIT(WAKE_CNTRL_OFF_S3)   | \\\n\t\t\t BIT(WAKE_CNTRL_OFF_S4)   | \\\n\t\t\t BIT(WAKECNTRL_Z_OFF))\n\nstruct amd_function {\n\tconst char *name;\n\tconst char * const groups[NSELECTS];\n\tunsigned ngroups;\n\tint index;\n};\n\nstruct amd_gpio {\n\traw_spinlock_t          lock;\n\tvoid __iomem            *base;\n\tvoid __iomem            *iomux_base;\n\n\tconst struct pingroup *groups;\n\tu32 ngroups;\n\tstruct pinctrl_dev *pctrl;\n\tstruct gpio_chip        gc;\n\tunsigned int            hwbank_num;\n\tstruct resource         *res;\n\tstruct platform_device  *pdev;\n\tu32\t\t\t*saved_regs;\n\tint\t\t\tirq;\n};\n\n \nstatic const struct pinctrl_pin_desc kerncz_pins[] = {\n\tPINCTRL_PIN(0, \"GPIO_0\"),\n\tPINCTRL_PIN(1, \"GPIO_1\"),\n\tPINCTRL_PIN(2, \"GPIO_2\"),\n\tPINCTRL_PIN(3, \"GPIO_3\"),\n\tPINCTRL_PIN(4, \"GPIO_4\"),\n\tPINCTRL_PIN(5, \"GPIO_5\"),\n\tPINCTRL_PIN(6, \"GPIO_6\"),\n\tPINCTRL_PIN(7, \"GPIO_7\"),\n\tPINCTRL_PIN(8, \"GPIO_8\"),\n\tPINCTRL_PIN(9, \"GPIO_9\"),\n\tPINCTRL_PIN(10, \"GPIO_10\"),\n\tPINCTRL_PIN(11, \"GPIO_11\"),\n\tPINCTRL_PIN(12, \"GPIO_12\"),\n\tPINCTRL_PIN(13, \"GPIO_13\"),\n\tPINCTRL_PIN(14, \"GPIO_14\"),\n\tPINCTRL_PIN(15, \"GPIO_15\"),\n\tPINCTRL_PIN(16, \"GPIO_16\"),\n\tPINCTRL_PIN(17, \"GPIO_17\"),\n\tPINCTRL_PIN(18, \"GPIO_18\"),\n\tPINCTRL_PIN(19, \"GPIO_19\"),\n\tPINCTRL_PIN(20, \"GPIO_20\"),\n\tPINCTRL_PIN(21, \"GPIO_21\"),\n\tPINCTRL_PIN(22, \"GPIO_22\"),\n\tPINCTRL_PIN(23, \"GPIO_23\"),\n\tPINCTRL_PIN(24, \"GPIO_24\"),\n\tPINCTRL_PIN(25, \"GPIO_25\"),\n\tPINCTRL_PIN(26, \"GPIO_26\"),\n\tPINCTRL_PIN(27, \"GPIO_27\"),\n\tPINCTRL_PIN(28, \"GPIO_28\"),\n\tPINCTRL_PIN(29, \"GPIO_29\"),\n\tPINCTRL_PIN(30, \"GPIO_30\"),\n\tPINCTRL_PIN(31, \"GPIO_31\"),\n\tPINCTRL_PIN(32, \"GPIO_32\"),\n\tPINCTRL_PIN(33, \"GPIO_33\"),\n\tPINCTRL_PIN(34, \"GPIO_34\"),\n\tPINCTRL_PIN(35, \"GPIO_35\"),\n\tPINCTRL_PIN(36, \"GPIO_36\"),\n\tPINCTRL_PIN(37, \"GPIO_37\"),\n\tPINCTRL_PIN(38, \"GPIO_38\"),\n\tPINCTRL_PIN(39, \"GPIO_39\"),\n\tPINCTRL_PIN(40, \"GPIO_40\"),\n\tPINCTRL_PIN(41, \"GPIO_41\"),\n\tPINCTRL_PIN(42, \"GPIO_42\"),\n\tPINCTRL_PIN(43, \"GPIO_43\"),\n\tPINCTRL_PIN(44, \"GPIO_44\"),\n\tPINCTRL_PIN(45, \"GPIO_45\"),\n\tPINCTRL_PIN(46, \"GPIO_46\"),\n\tPINCTRL_PIN(47, \"GPIO_47\"),\n\tPINCTRL_PIN(48, \"GPIO_48\"),\n\tPINCTRL_PIN(49, \"GPIO_49\"),\n\tPINCTRL_PIN(50, \"GPIO_50\"),\n\tPINCTRL_PIN(51, \"GPIO_51\"),\n\tPINCTRL_PIN(52, \"GPIO_52\"),\n\tPINCTRL_PIN(53, \"GPIO_53\"),\n\tPINCTRL_PIN(54, \"GPIO_54\"),\n\tPINCTRL_PIN(55, \"GPIO_55\"),\n\tPINCTRL_PIN(56, \"GPIO_56\"),\n\tPINCTRL_PIN(57, \"GPIO_57\"),\n\tPINCTRL_PIN(58, \"GPIO_58\"),\n\tPINCTRL_PIN(59, \"GPIO_59\"),\n\tPINCTRL_PIN(60, \"GPIO_60\"),\n\tPINCTRL_PIN(61, \"GPIO_61\"),\n\tPINCTRL_PIN(62, \"GPIO_62\"),\n\tPINCTRL_PIN(64, \"GPIO_64\"),\n\tPINCTRL_PIN(65, \"GPIO_65\"),\n\tPINCTRL_PIN(66, \"GPIO_66\"),\n\tPINCTRL_PIN(67, \"GPIO_67\"),\n\tPINCTRL_PIN(68, \"GPIO_68\"),\n\tPINCTRL_PIN(69, \"GPIO_69\"),\n\tPINCTRL_PIN(70, \"GPIO_70\"),\n\tPINCTRL_PIN(71, \"GPIO_71\"),\n\tPINCTRL_PIN(72, \"GPIO_72\"),\n\tPINCTRL_PIN(73, \"GPIO_73\"),\n\tPINCTRL_PIN(74, \"GPIO_74\"),\n\tPINCTRL_PIN(75, \"GPIO_75\"),\n\tPINCTRL_PIN(76, \"GPIO_76\"),\n\tPINCTRL_PIN(77, \"GPIO_77\"),\n\tPINCTRL_PIN(78, \"GPIO_78\"),\n\tPINCTRL_PIN(79, \"GPIO_79\"),\n\tPINCTRL_PIN(80, \"GPIO_80\"),\n\tPINCTRL_PIN(81, \"GPIO_81\"),\n\tPINCTRL_PIN(82, \"GPIO_82\"),\n\tPINCTRL_PIN(83, \"GPIO_83\"),\n\tPINCTRL_PIN(84, \"GPIO_84\"),\n\tPINCTRL_PIN(85, \"GPIO_85\"),\n\tPINCTRL_PIN(86, \"GPIO_86\"),\n\tPINCTRL_PIN(87, \"GPIO_87\"),\n\tPINCTRL_PIN(88, \"GPIO_88\"),\n\tPINCTRL_PIN(89, \"GPIO_89\"),\n\tPINCTRL_PIN(90, \"GPIO_90\"),\n\tPINCTRL_PIN(91, \"GPIO_91\"),\n\tPINCTRL_PIN(92, \"GPIO_92\"),\n\tPINCTRL_PIN(93, \"GPIO_93\"),\n\tPINCTRL_PIN(94, \"GPIO_94\"),\n\tPINCTRL_PIN(95, \"GPIO_95\"),\n\tPINCTRL_PIN(96, \"GPIO_96\"),\n\tPINCTRL_PIN(97, \"GPIO_97\"),\n\tPINCTRL_PIN(98, \"GPIO_98\"),\n\tPINCTRL_PIN(99, \"GPIO_99\"),\n\tPINCTRL_PIN(100, \"GPIO_100\"),\n\tPINCTRL_PIN(101, \"GPIO_101\"),\n\tPINCTRL_PIN(102, \"GPIO_102\"),\n\tPINCTRL_PIN(103, \"GPIO_103\"),\n\tPINCTRL_PIN(104, \"GPIO_104\"),\n\tPINCTRL_PIN(105, \"GPIO_105\"),\n\tPINCTRL_PIN(106, \"GPIO_106\"),\n\tPINCTRL_PIN(107, \"GPIO_107\"),\n\tPINCTRL_PIN(108, \"GPIO_108\"),\n\tPINCTRL_PIN(109, \"GPIO_109\"),\n\tPINCTRL_PIN(110, \"GPIO_110\"),\n\tPINCTRL_PIN(111, \"GPIO_111\"),\n\tPINCTRL_PIN(112, \"GPIO_112\"),\n\tPINCTRL_PIN(113, \"GPIO_113\"),\n\tPINCTRL_PIN(114, \"GPIO_114\"),\n\tPINCTRL_PIN(115, \"GPIO_115\"),\n\tPINCTRL_PIN(116, \"GPIO_116\"),\n\tPINCTRL_PIN(117, \"GPIO_117\"),\n\tPINCTRL_PIN(118, \"GPIO_118\"),\n\tPINCTRL_PIN(119, \"GPIO_119\"),\n\tPINCTRL_PIN(120, \"GPIO_120\"),\n\tPINCTRL_PIN(121, \"GPIO_121\"),\n\tPINCTRL_PIN(122, \"GPIO_122\"),\n\tPINCTRL_PIN(123, \"GPIO_123\"),\n\tPINCTRL_PIN(124, \"GPIO_124\"),\n\tPINCTRL_PIN(125, \"GPIO_125\"),\n\tPINCTRL_PIN(126, \"GPIO_126\"),\n\tPINCTRL_PIN(127, \"GPIO_127\"),\n\tPINCTRL_PIN(128, \"GPIO_128\"),\n\tPINCTRL_PIN(129, \"GPIO_129\"),\n\tPINCTRL_PIN(130, \"GPIO_130\"),\n\tPINCTRL_PIN(131, \"GPIO_131\"),\n\tPINCTRL_PIN(132, \"GPIO_132\"),\n\tPINCTRL_PIN(133, \"GPIO_133\"),\n\tPINCTRL_PIN(134, \"GPIO_134\"),\n\tPINCTRL_PIN(135, \"GPIO_135\"),\n\tPINCTRL_PIN(136, \"GPIO_136\"),\n\tPINCTRL_PIN(137, \"GPIO_137\"),\n\tPINCTRL_PIN(138, \"GPIO_138\"),\n\tPINCTRL_PIN(139, \"GPIO_139\"),\n\tPINCTRL_PIN(140, \"GPIO_140\"),\n\tPINCTRL_PIN(141, \"GPIO_141\"),\n\tPINCTRL_PIN(142, \"GPIO_142\"),\n\tPINCTRL_PIN(143, \"GPIO_143\"),\n\tPINCTRL_PIN(144, \"GPIO_144\"),\n\tPINCTRL_PIN(145, \"GPIO_145\"),\n\tPINCTRL_PIN(146, \"GPIO_146\"),\n\tPINCTRL_PIN(147, \"GPIO_147\"),\n\tPINCTRL_PIN(148, \"GPIO_148\"),\n\tPINCTRL_PIN(149, \"GPIO_149\"),\n\tPINCTRL_PIN(150, \"GPIO_150\"),\n\tPINCTRL_PIN(151, \"GPIO_151\"),\n\tPINCTRL_PIN(152, \"GPIO_152\"),\n\tPINCTRL_PIN(153, \"GPIO_153\"),\n\tPINCTRL_PIN(154, \"GPIO_154\"),\n\tPINCTRL_PIN(155, \"GPIO_155\"),\n\tPINCTRL_PIN(156, \"GPIO_156\"),\n\tPINCTRL_PIN(157, \"GPIO_157\"),\n\tPINCTRL_PIN(158, \"GPIO_158\"),\n\tPINCTRL_PIN(159, \"GPIO_159\"),\n\tPINCTRL_PIN(160, \"GPIO_160\"),\n\tPINCTRL_PIN(161, \"GPIO_161\"),\n\tPINCTRL_PIN(162, \"GPIO_162\"),\n\tPINCTRL_PIN(163, \"GPIO_163\"),\n\tPINCTRL_PIN(164, \"GPIO_164\"),\n\tPINCTRL_PIN(165, \"GPIO_165\"),\n\tPINCTRL_PIN(166, \"GPIO_166\"),\n\tPINCTRL_PIN(167, \"GPIO_167\"),\n\tPINCTRL_PIN(168, \"GPIO_168\"),\n\tPINCTRL_PIN(169, \"GPIO_169\"),\n\tPINCTRL_PIN(170, \"GPIO_170\"),\n\tPINCTRL_PIN(171, \"GPIO_171\"),\n\tPINCTRL_PIN(172, \"GPIO_172\"),\n\tPINCTRL_PIN(173, \"GPIO_173\"),\n\tPINCTRL_PIN(174, \"GPIO_174\"),\n\tPINCTRL_PIN(175, \"GPIO_175\"),\n\tPINCTRL_PIN(176, \"GPIO_176\"),\n\tPINCTRL_PIN(177, \"GPIO_177\"),\n\tPINCTRL_PIN(178, \"GPIO_178\"),\n\tPINCTRL_PIN(179, \"GPIO_179\"),\n\tPINCTRL_PIN(180, \"GPIO_180\"),\n\tPINCTRL_PIN(181, \"GPIO_181\"),\n\tPINCTRL_PIN(182, \"GPIO_182\"),\n\tPINCTRL_PIN(183, \"GPIO_183\"),\n};\n\n#define AMD_PINS(...) (const unsigned int []){__VA_ARGS__}\n\nenum amd_functions {\n\tIMX_F0_GPIO0,\n\tIMX_F1_GPIO0,\n\tIMX_F2_GPIO0,\n\tIMX_F3_GPIO0,\n\tIMX_F0_GPIO1,\n\tIMX_F1_GPIO1,\n\tIMX_F2_GPIO1,\n\tIMX_F3_GPIO1,\n\tIMX_F0_GPIO2,\n\tIMX_F1_GPIO2,\n\tIMX_F2_GPIO2,\n\tIMX_F3_GPIO2,\n\tIMX_F0_GPIO3,\n\tIMX_F1_GPIO3,\n\tIMX_F2_GPIO3,\n\tIMX_F3_GPIO3,\n\tIMX_F0_GPIO4,\n\tIMX_F1_GPIO4,\n\tIMX_F2_GPIO4,\n\tIMX_F3_GPIO4,\n\tIMX_F0_GPIO5,\n\tIMX_F1_GPIO5,\n\tIMX_F2_GPIO5,\n\tIMX_F3_GPIO5,\n\tIMX_F0_GPIO6,\n\tIMX_F1_GPIO6,\n\tIMX_F2_GPIO6,\n\tIMX_F3_GPIO6,\n\tIMX_F0_GPIO7,\n\tIMX_F1_GPIO7,\n\tIMX_F2_GPIO7,\n\tIMX_F3_GPIO7,\n\tIMX_F0_GPIO8,\n\tIMX_F1_GPIO8,\n\tIMX_F2_GPIO8,\n\tIMX_F3_GPIO8,\n\tIMX_F0_GPIO9,\n\tIMX_F1_GPIO9,\n\tIMX_F2_GPIO9,\n\tIMX_F3_GPIO9,\n\tIMX_F0_GPIO10,\n\tIMX_F1_GPIO10,\n\tIMX_F2_GPIO10,\n\tIMX_F3_GPIO10,\n\tIMX_F0_GPIO11,\n\tIMX_F1_GPIO11,\n\tIMX_F2_GPIO11,\n\tIMX_F3_GPIO11,\n\tIMX_F0_GPIO12,\n\tIMX_F1_GPIO12,\n\tIMX_F2_GPIO12,\n\tIMX_F3_GPIO12,\n\tIMX_F0_GPIO13,\n\tIMX_F1_GPIO13,\n\tIMX_F2_GPIO13,\n\tIMX_F3_GPIO13,\n\tIMX_F0_GPIO14,\n\tIMX_F1_GPIO14,\n\tIMX_F2_GPIO14,\n\tIMX_F3_GPIO14,\n\tIMX_F0_GPIO15,\n\tIMX_F1_GPIO15,\n\tIMX_F2_GPIO15,\n\tIMX_F3_GPIO15,\n\tIMX_F0_GPIO16,\n\tIMX_F1_GPIO16,\n\tIMX_F2_GPIO16,\n\tIMX_F3_GPIO16,\n\tIMX_F0_GPIO17,\n\tIMX_F1_GPIO17,\n\tIMX_F2_GPIO17,\n\tIMX_F3_GPIO17,\n\tIMX_F0_GPIO18,\n\tIMX_F1_GPIO18,\n\tIMX_F2_GPIO18,\n\tIMX_F3_GPIO18,\n\tIMX_F0_GPIO19,\n\tIMX_F1_GPIO19,\n\tIMX_F2_GPIO19,\n\tIMX_F3_GPIO19,\n\tIMX_F0_GPIO20,\n\tIMX_F1_GPIO20,\n\tIMX_F2_GPIO20,\n\tIMX_F3_GPIO20,\n\tIMX_F0_GPIO21,\n\tIMX_F1_GPIO21,\n\tIMX_F2_GPIO21,\n\tIMX_F3_GPIO21,\n\tIMX_F0_GPIO22,\n\tIMX_F1_GPIO22,\n\tIMX_F2_GPIO22,\n\tIMX_F3_GPIO22,\n\tIMX_F0_GPIO23,\n\tIMX_F1_GPIO23,\n\tIMX_F2_GPIO23,\n\tIMX_F3_GPIO23,\n\tIMX_F0_GPIO24,\n\tIMX_F1_GPIO24,\n\tIMX_F2_GPIO24,\n\tIMX_F3_GPIO24,\n\tIMX_F0_GPIO25,\n\tIMX_F1_GPIO25,\n\tIMX_F2_GPIO25,\n\tIMX_F3_GPIO25,\n\tIMX_F0_GPIO26,\n\tIMX_F1_GPIO26,\n\tIMX_F2_GPIO26,\n\tIMX_F3_GPIO26,\n\tIMX_F0_GPIO27,\n\tIMX_F1_GPIO27,\n\tIMX_F2_GPIO27,\n\tIMX_F3_GPIO27,\n\tIMX_F0_GPIO28,\n\tIMX_F1_GPIO28,\n\tIMX_F2_GPIO28,\n\tIMX_F3_GPIO28,\n\tIMX_F0_GPIO29,\n\tIMX_F1_GPIO29,\n\tIMX_F2_GPIO29,\n\tIMX_F3_GPIO29,\n\tIMX_F0_GPIO30,\n\tIMX_F1_GPIO30,\n\tIMX_F2_GPIO30,\n\tIMX_F3_GPIO30,\n\tIMX_F0_GPIO31,\n\tIMX_F1_GPIO31,\n\tIMX_F2_GPIO31,\n\tIMX_F3_GPIO31,\n\tIMX_F0_GPIO32,\n\tIMX_F1_GPIO32,\n\tIMX_F2_GPIO32,\n\tIMX_F3_GPIO32,\n\tIMX_F0_GPIO33,\n\tIMX_F1_GPIO33,\n\tIMX_F2_GPIO33,\n\tIMX_F3_GPIO33,\n\tIMX_F0_GPIO34,\n\tIMX_F1_GPIO34,\n\tIMX_F2_GPIO34,\n\tIMX_F3_GPIO34,\n\tIMX_F0_GPIO35,\n\tIMX_F1_GPIO35,\n\tIMX_F2_GPIO35,\n\tIMX_F3_GPIO35,\n\tIMX_F0_GPIO36,\n\tIMX_F1_GPIO36,\n\tIMX_F2_GPIO36,\n\tIMX_F3_GPIO36,\n\tIMX_F0_GPIO37,\n\tIMX_F1_GPIO37,\n\tIMX_F2_GPIO37,\n\tIMX_F3_GPIO37,\n\tIMX_F0_GPIO38,\n\tIMX_F1_GPIO38,\n\tIMX_F2_GPIO38,\n\tIMX_F3_GPIO38,\n\tIMX_F0_GPIO39,\n\tIMX_F1_GPIO39,\n\tIMX_F2_GPIO39,\n\tIMX_F3_GPIO39,\n\tIMX_F0_GPIO40,\n\tIMX_F1_GPIO40,\n\tIMX_F2_GPIO40,\n\tIMX_F3_GPIO40,\n\tIMX_F0_GPIO41,\n\tIMX_F1_GPIO41,\n\tIMX_F2_GPIO41,\n\tIMX_F3_GPIO41,\n\tIMX_F0_GPIO42,\n\tIMX_F1_GPIO42,\n\tIMX_F2_GPIO42,\n\tIMX_F3_GPIO42,\n\tIMX_F0_GPIO43,\n\tIMX_F1_GPIO43,\n\tIMX_F2_GPIO43,\n\tIMX_F3_GPIO43,\n\tIMX_F0_GPIO44,\n\tIMX_F1_GPIO44,\n\tIMX_F2_GPIO44,\n\tIMX_F3_GPIO44,\n\tIMX_F0_GPIO45,\n\tIMX_F1_GPIO45,\n\tIMX_F2_GPIO45,\n\tIMX_F3_GPIO45,\n\tIMX_F0_GPIO46,\n\tIMX_F1_GPIO46,\n\tIMX_F2_GPIO46,\n\tIMX_F3_GPIO46,\n\tIMX_F0_GPIO47,\n\tIMX_F1_GPIO47,\n\tIMX_F2_GPIO47,\n\tIMX_F3_GPIO47,\n\tIMX_F0_GPIO48,\n\tIMX_F1_GPIO48,\n\tIMX_F2_GPIO48,\n\tIMX_F3_GPIO48,\n\tIMX_F0_GPIO49,\n\tIMX_F1_GPIO49,\n\tIMX_F2_GPIO49,\n\tIMX_F3_GPIO49,\n\tIMX_F0_GPIO50,\n\tIMX_F1_GPIO50,\n\tIMX_F2_GPIO50,\n\tIMX_F3_GPIO50,\n\tIMX_F0_GPIO51,\n\tIMX_F1_GPIO51,\n\tIMX_F2_GPIO51,\n\tIMX_F3_GPIO51,\n\tIMX_F0_GPIO52,\n\tIMX_F1_GPIO52,\n\tIMX_F2_GPIO52,\n\tIMX_F3_GPIO52,\n\tIMX_F0_GPIO53,\n\tIMX_F1_GPIO53,\n\tIMX_F2_GPIO53,\n\tIMX_F3_GPIO53,\n\tIMX_F0_GPIO54,\n\tIMX_F1_GPIO54,\n\tIMX_F2_GPIO54,\n\tIMX_F3_GPIO54,\n\tIMX_F0_GPIO55,\n\tIMX_F1_GPIO55,\n\tIMX_F2_GPIO55,\n\tIMX_F3_GPIO55,\n\tIMX_F0_GPIO56,\n\tIMX_F1_GPIO56,\n\tIMX_F2_GPIO56,\n\tIMX_F3_GPIO56,\n\tIMX_F0_GPIO57,\n\tIMX_F1_GPIO57,\n\tIMX_F2_GPIO57,\n\tIMX_F3_GPIO57,\n\tIMX_F0_GPIO58,\n\tIMX_F1_GPIO58,\n\tIMX_F2_GPIO58,\n\tIMX_F3_GPIO58,\n\tIMX_F0_GPIO59,\n\tIMX_F1_GPIO59,\n\tIMX_F2_GPIO59,\n\tIMX_F3_GPIO59,\n\tIMX_F0_GPIO60,\n\tIMX_F1_GPIO60,\n\tIMX_F2_GPIO60,\n\tIMX_F3_GPIO60,\n\tIMX_F0_GPIO61,\n\tIMX_F1_GPIO61,\n\tIMX_F2_GPIO61,\n\tIMX_F3_GPIO61,\n\tIMX_F0_GPIO62,\n\tIMX_F1_GPIO62,\n\tIMX_F2_GPIO62,\n\tIMX_F3_GPIO62,\n\tIMX_F0_GPIO64,\n\tIMX_F1_GPIO64,\n\tIMX_F2_GPIO64,\n\tIMX_F3_GPIO64,\n\tIMX_F0_GPIO65,\n\tIMX_F1_GPIO65,\n\tIMX_F2_GPIO65,\n\tIMX_F3_GPIO65,\n\tIMX_F0_GPIO66,\n\tIMX_F1_GPIO66,\n\tIMX_F2_GPIO66,\n\tIMX_F3_GPIO66,\n\tIMX_F0_GPIO67,\n\tIMX_F1_GPIO67,\n\tIMX_F2_GPIO67,\n\tIMX_F3_GPIO67,\n\tIMX_F0_GPIO68,\n\tIMX_F1_GPIO68,\n\tIMX_F2_GPIO68,\n\tIMX_F3_GPIO68,\n\tIMX_F0_GPIO69,\n\tIMX_F1_GPIO69,\n\tIMX_F2_GPIO69,\n\tIMX_F3_GPIO69,\n\tIMX_F0_GPIO70,\n\tIMX_F1_GPIO70,\n\tIMX_F2_GPIO70,\n\tIMX_F3_GPIO70,\n\tIMX_F0_GPIO71,\n\tIMX_F1_GPIO71,\n\tIMX_F2_GPIO71,\n\tIMX_F3_GPIO71,\n\tIMX_F0_GPIO72,\n\tIMX_F1_GPIO72,\n\tIMX_F2_GPIO72,\n\tIMX_F3_GPIO72,\n\tIMX_F0_GPIO73,\n\tIMX_F1_GPIO73,\n\tIMX_F2_GPIO73,\n\tIMX_F3_GPIO73,\n\tIMX_F0_GPIO74,\n\tIMX_F1_GPIO74,\n\tIMX_F2_GPIO74,\n\tIMX_F3_GPIO74,\n\tIMX_F0_GPIO75,\n\tIMX_F1_GPIO75,\n\tIMX_F2_GPIO75,\n\tIMX_F3_GPIO75,\n\tIMX_F0_GPIO76,\n\tIMX_F1_GPIO76,\n\tIMX_F2_GPIO76,\n\tIMX_F3_GPIO76,\n\tIMX_F0_GPIO77,\n\tIMX_F1_GPIO77,\n\tIMX_F2_GPIO77,\n\tIMX_F3_GPIO77,\n\tIMX_F0_GPIO78,\n\tIMX_F1_GPIO78,\n\tIMX_F2_GPIO78,\n\tIMX_F3_GPIO78,\n\tIMX_F0_GPIO79,\n\tIMX_F1_GPIO79,\n\tIMX_F2_GPIO79,\n\tIMX_F3_GPIO79,\n\tIMX_F0_GPIO80,\n\tIMX_F1_GPIO80,\n\tIMX_F2_GPIO80,\n\tIMX_F3_GPIO80,\n\tIMX_F0_GPIO81,\n\tIMX_F1_GPIO81,\n\tIMX_F2_GPIO81,\n\tIMX_F3_GPIO81,\n\tIMX_F0_GPIO82,\n\tIMX_F1_GPIO82,\n\tIMX_F2_GPIO82,\n\tIMX_F3_GPIO82,\n\tIMX_F0_GPIO83,\n\tIMX_F1_GPIO83,\n\tIMX_F2_GPIO83,\n\tIMX_F3_GPIO83,\n\tIMX_F0_GPIO84,\n\tIMX_F1_GPIO84,\n\tIMX_F2_GPIO84,\n\tIMX_F3_GPIO84,\n\tIMX_F0_GPIO85,\n\tIMX_F1_GPIO85,\n\tIMX_F2_GPIO85,\n\tIMX_F3_GPIO85,\n\tIMX_F0_GPIO86,\n\tIMX_F1_GPIO86,\n\tIMX_F2_GPIO86,\n\tIMX_F3_GPIO86,\n\tIMX_F0_GPIO87,\n\tIMX_F1_GPIO87,\n\tIMX_F2_GPIO87,\n\tIMX_F3_GPIO87,\n\tIMX_F0_GPIO88,\n\tIMX_F1_GPIO88,\n\tIMX_F2_GPIO88,\n\tIMX_F3_GPIO88,\n\tIMX_F0_GPIO89,\n\tIMX_F1_GPIO89,\n\tIMX_F2_GPIO89,\n\tIMX_F3_GPIO89,\n\tIMX_F0_GPIO90,\n\tIMX_F1_GPIO90,\n\tIMX_F2_GPIO90,\n\tIMX_F3_GPIO90,\n\tIMX_F0_GPIO91,\n\tIMX_F1_GPIO91,\n\tIMX_F2_GPIO91,\n\tIMX_F3_GPIO91,\n\tIMX_F0_GPIO92,\n\tIMX_F1_GPIO92,\n\tIMX_F2_GPIO92,\n\tIMX_F3_GPIO92,\n\tIMX_F0_GPIO93,\n\tIMX_F1_GPIO93,\n\tIMX_F2_GPIO93,\n\tIMX_F3_GPIO93,\n\tIMX_F0_GPIO94,\n\tIMX_F1_GPIO94,\n\tIMX_F2_GPIO94,\n\tIMX_F3_GPIO94,\n\tIMX_F0_GPIO95,\n\tIMX_F1_GPIO95,\n\tIMX_F2_GPIO95,\n\tIMX_F3_GPIO95,\n\tIMX_F0_GPIO96,\n\tIMX_F1_GPIO96,\n\tIMX_F2_GPIO96,\n\tIMX_F3_GPIO96,\n\tIMX_F0_GPIO97,\n\tIMX_F1_GPIO97,\n\tIMX_F2_GPIO97,\n\tIMX_F3_GPIO97,\n\tIMX_F0_GPIO98,\n\tIMX_F1_GPIO98,\n\tIMX_F2_GPIO98,\n\tIMX_F3_GPIO98,\n\tIMX_F0_GPIO99,\n\tIMX_F1_GPIO99,\n\tIMX_F2_GPIO99,\n\tIMX_F3_GPIO99,\n\tIMX_F0_GPIO100,\n\tIMX_F1_GPIO100,\n\tIMX_F2_GPIO100,\n\tIMX_F3_GPIO100,\n\tIMX_F0_GPIO101,\n\tIMX_F1_GPIO101,\n\tIMX_F2_GPIO101,\n\tIMX_F3_GPIO101,\n\tIMX_F0_GPIO102,\n\tIMX_F1_GPIO102,\n\tIMX_F2_GPIO102,\n\tIMX_F3_GPIO102,\n\tIMX_F0_GPIO103,\n\tIMX_F1_GPIO103,\n\tIMX_F2_GPIO103,\n\tIMX_F3_GPIO103,\n\tIMX_F0_GPIO104,\n\tIMX_F1_GPIO104,\n\tIMX_F2_GPIO104,\n\tIMX_F3_GPIO104,\n\tIMX_F0_GPIO105,\n\tIMX_F1_GPIO105,\n\tIMX_F2_GPIO105,\n\tIMX_F3_GPIO105,\n\tIMX_F0_GPIO106,\n\tIMX_F1_GPIO106,\n\tIMX_F2_GPIO106,\n\tIMX_F3_GPIO106,\n\tIMX_F0_GPIO107,\n\tIMX_F1_GPIO107,\n\tIMX_F2_GPIO107,\n\tIMX_F3_GPIO107,\n\tIMX_F0_GPIO108,\n\tIMX_F1_GPIO108,\n\tIMX_F2_GPIO108,\n\tIMX_F3_GPIO108,\n\tIMX_F0_GPIO109,\n\tIMX_F1_GPIO109,\n\tIMX_F2_GPIO109,\n\tIMX_F3_GPIO109,\n\tIMX_F0_GPIO110,\n\tIMX_F1_GPIO110,\n\tIMX_F2_GPIO110,\n\tIMX_F3_GPIO110,\n\tIMX_F0_GPIO111,\n\tIMX_F1_GPIO111,\n\tIMX_F2_GPIO111,\n\tIMX_F3_GPIO111,\n\tIMX_F0_GPIO112,\n\tIMX_F1_GPIO112,\n\tIMX_F2_GPIO112,\n\tIMX_F3_GPIO112,\n\tIMX_F0_GPIO113,\n\tIMX_F1_GPIO113,\n\tIMX_F2_GPIO113,\n\tIMX_F3_GPIO113,\n\tIMX_F0_GPIO114,\n\tIMX_F1_GPIO114,\n\tIMX_F2_GPIO114,\n\tIMX_F3_GPIO114,\n\tIMX_F0_GPIO115,\n\tIMX_F1_GPIO115,\n\tIMX_F2_GPIO115,\n\tIMX_F3_GPIO115,\n\tIMX_F0_GPIO116,\n\tIMX_F1_GPIO116,\n\tIMX_F2_GPIO116,\n\tIMX_F3_GPIO116,\n\tIMX_F0_GPIO117,\n\tIMX_F1_GPIO117,\n\tIMX_F2_GPIO117,\n\tIMX_F3_GPIO117,\n\tIMX_F0_GPIO118,\n\tIMX_F1_GPIO118,\n\tIMX_F2_GPIO118,\n\tIMX_F3_GPIO118,\n\tIMX_F0_GPIO119,\n\tIMX_F1_GPIO119,\n\tIMX_F2_GPIO119,\n\tIMX_F3_GPIO119,\n\tIMX_F0_GPIO120,\n\tIMX_F1_GPIO120,\n\tIMX_F2_GPIO120,\n\tIMX_F3_GPIO120,\n\tIMX_F0_GPIO121,\n\tIMX_F1_GPIO121,\n\tIMX_F2_GPIO121,\n\tIMX_F3_GPIO121,\n\tIMX_F0_GPIO122,\n\tIMX_F1_GPIO122,\n\tIMX_F2_GPIO122,\n\tIMX_F3_GPIO122,\n\tIMX_F0_GPIO123,\n\tIMX_F1_GPIO123,\n\tIMX_F2_GPIO123,\n\tIMX_F3_GPIO123,\n\tIMX_F0_GPIO124,\n\tIMX_F1_GPIO124,\n\tIMX_F2_GPIO124,\n\tIMX_F3_GPIO124,\n\tIMX_F0_GPIO125,\n\tIMX_F1_GPIO125,\n\tIMX_F2_GPIO125,\n\tIMX_F3_GPIO125,\n\tIMX_F0_GPIO126,\n\tIMX_F1_GPIO126,\n\tIMX_F2_GPIO126,\n\tIMX_F3_GPIO126,\n\tIMX_F0_GPIO127,\n\tIMX_F1_GPIO127,\n\tIMX_F2_GPIO127,\n\tIMX_F3_GPIO127,\n\tIMX_F0_GPIO128,\n\tIMX_F1_GPIO128,\n\tIMX_F2_GPIO128,\n\tIMX_F3_GPIO128,\n\tIMX_F0_GPIO129,\n\tIMX_F1_GPIO129,\n\tIMX_F2_GPIO129,\n\tIMX_F3_GPIO129,\n\tIMX_F0_GPIO130,\n\tIMX_F1_GPIO130,\n\tIMX_F2_GPIO130,\n\tIMX_F3_GPIO130,\n\tIMX_F0_GPIO131,\n\tIMX_F1_GPIO131,\n\tIMX_F2_GPIO131,\n\tIMX_F3_GPIO131,\n\tIMX_F0_GPIO132,\n\tIMX_F1_GPIO132,\n\tIMX_F2_GPIO132,\n\tIMX_F3_GPIO132,\n\tIMX_F0_GPIO133,\n\tIMX_F1_GPIO133,\n\tIMX_F2_GPIO133,\n\tIMX_F3_GPIO133,\n\tIMX_F0_GPIO134,\n\tIMX_F1_GPIO134,\n\tIMX_F2_GPIO134,\n\tIMX_F3_GPIO134,\n\tIMX_F0_GPIO135,\n\tIMX_F1_GPIO135,\n\tIMX_F2_GPIO135,\n\tIMX_F3_GPIO135,\n\tIMX_F0_GPIO136,\n\tIMX_F1_GPIO136,\n\tIMX_F2_GPIO136,\n\tIMX_F3_GPIO136,\n\tIMX_F0_GPIO137,\n\tIMX_F1_GPIO137,\n\tIMX_F2_GPIO137,\n\tIMX_F3_GPIO137,\n\tIMX_F0_GPIO138,\n\tIMX_F1_GPIO138,\n\tIMX_F2_GPIO138,\n\tIMX_F3_GPIO138,\n\tIMX_F0_GPIO139,\n\tIMX_F1_GPIO139,\n\tIMX_F2_GPIO139,\n\tIMX_F3_GPIO139,\n\tIMX_F0_GPIO140,\n\tIMX_F1_GPIO140,\n\tIMX_F2_GPIO140,\n\tIMX_F3_GPIO140,\n\tIMX_F0_GPIO141,\n\tIMX_F1_GPIO141,\n\tIMX_F2_GPIO141,\n\tIMX_F3_GPIO141,\n\tIMX_F0_GPIO142,\n\tIMX_F1_GPIO142,\n\tIMX_F2_GPIO142,\n\tIMX_F3_GPIO142,\n\tIMX_F0_GPIO143,\n\tIMX_F1_GPIO143,\n\tIMX_F2_GPIO143,\n\tIMX_F3_GPIO143,\n\tIMX_F0_GPIO144,\n\tIMX_F1_GPIO144,\n\tIMX_F2_GPIO144,\n\tIMX_F3_GPIO144,\n};\n\n#define AMD_PINCTRL_FUNC_GRP(_number, _func)\t\t\t\t\t\t\\\n\t[IMX_F##_func##_GPIO##_number] =\t\t\t\t\t\t\\\n\t\tPINCTRL_PINGROUP(\"IMX_F\"#_func \"_GPIO\"#_number,\tAMD_PINS(_number), 1)\n\nstatic const struct pingroup kerncz_groups[] = {\n\tAMD_PINCTRL_FUNC_GRP(0, 0),\n\tAMD_PINCTRL_FUNC_GRP(0, 1),\n\tAMD_PINCTRL_FUNC_GRP(0, 2),\n\tAMD_PINCTRL_FUNC_GRP(0, 3),\n\tAMD_PINCTRL_FUNC_GRP(1, 0),\n\tAMD_PINCTRL_FUNC_GRP(1, 1),\n\tAMD_PINCTRL_FUNC_GRP(1, 2),\n\tAMD_PINCTRL_FUNC_GRP(1, 3),\n\tAMD_PINCTRL_FUNC_GRP(2, 0),\n\tAMD_PINCTRL_FUNC_GRP(2, 1),\n\tAMD_PINCTRL_FUNC_GRP(2, 2),\n\tAMD_PINCTRL_FUNC_GRP(2, 3),\n\tAMD_PINCTRL_FUNC_GRP(3, 0),\n\tAMD_PINCTRL_FUNC_GRP(3, 1),\n\tAMD_PINCTRL_FUNC_GRP(3, 2),\n\tAMD_PINCTRL_FUNC_GRP(3, 3),\n\tAMD_PINCTRL_FUNC_GRP(4, 0),\n\tAMD_PINCTRL_FUNC_GRP(4, 1),\n\tAMD_PINCTRL_FUNC_GRP(4, 2),\n\tAMD_PINCTRL_FUNC_GRP(4, 3),\n\tAMD_PINCTRL_FUNC_GRP(5, 0),\n\tAMD_PINCTRL_FUNC_GRP(5, 1),\n\tAMD_PINCTRL_FUNC_GRP(5, 2),\n\tAMD_PINCTRL_FUNC_GRP(5, 3),\n\tAMD_PINCTRL_FUNC_GRP(6, 0),\n\tAMD_PINCTRL_FUNC_GRP(6, 1),\n\tAMD_PINCTRL_FUNC_GRP(6, 2),\n\tAMD_PINCTRL_FUNC_GRP(6, 3),\n\tAMD_PINCTRL_FUNC_GRP(7, 0),\n\tAMD_PINCTRL_FUNC_GRP(7, 1),\n\tAMD_PINCTRL_FUNC_GRP(7, 2),\n\tAMD_PINCTRL_FUNC_GRP(7, 3),\n\tAMD_PINCTRL_FUNC_GRP(8, 0),\n\tAMD_PINCTRL_FUNC_GRP(8, 1),\n\tAMD_PINCTRL_FUNC_GRP(8, 2),\n\tAMD_PINCTRL_FUNC_GRP(8, 3),\n\tAMD_PINCTRL_FUNC_GRP(9, 0),\n\tAMD_PINCTRL_FUNC_GRP(9, 1),\n\tAMD_PINCTRL_FUNC_GRP(9, 2),\n\tAMD_PINCTRL_FUNC_GRP(9, 3),\n\tAMD_PINCTRL_FUNC_GRP(10, 0),\n\tAMD_PINCTRL_FUNC_GRP(10, 1),\n\tAMD_PINCTRL_FUNC_GRP(10, 2),\n\tAMD_PINCTRL_FUNC_GRP(10, 3),\n\tAMD_PINCTRL_FUNC_GRP(11, 0),\n\tAMD_PINCTRL_FUNC_GRP(11, 1),\n\tAMD_PINCTRL_FUNC_GRP(11, 2),\n\tAMD_PINCTRL_FUNC_GRP(11, 3),\n\tAMD_PINCTRL_FUNC_GRP(12, 0),\n\tAMD_PINCTRL_FUNC_GRP(12, 1),\n\tAMD_PINCTRL_FUNC_GRP(12, 2),\n\tAMD_PINCTRL_FUNC_GRP(12, 3),\n\tAMD_PINCTRL_FUNC_GRP(13, 0),\n\tAMD_PINCTRL_FUNC_GRP(13, 1),\n\tAMD_PINCTRL_FUNC_GRP(13, 2),\n\tAMD_PINCTRL_FUNC_GRP(13, 3),\n\tAMD_PINCTRL_FUNC_GRP(14, 0),\n\tAMD_PINCTRL_FUNC_GRP(14, 1),\n\tAMD_PINCTRL_FUNC_GRP(14, 2),\n\tAMD_PINCTRL_FUNC_GRP(14, 3),\n\tAMD_PINCTRL_FUNC_GRP(15, 0),\n\tAMD_PINCTRL_FUNC_GRP(15, 1),\n\tAMD_PINCTRL_FUNC_GRP(15, 2),\n\tAMD_PINCTRL_FUNC_GRP(15, 3),\n\tAMD_PINCTRL_FUNC_GRP(16, 0),\n\tAMD_PINCTRL_FUNC_GRP(16, 1),\n\tAMD_PINCTRL_FUNC_GRP(16, 2),\n\tAMD_PINCTRL_FUNC_GRP(16, 3),\n\tAMD_PINCTRL_FUNC_GRP(17, 0),\n\tAMD_PINCTRL_FUNC_GRP(17, 1),\n\tAMD_PINCTRL_FUNC_GRP(17, 2),\n\tAMD_PINCTRL_FUNC_GRP(17, 3),\n\tAMD_PINCTRL_FUNC_GRP(18, 0),\n\tAMD_PINCTRL_FUNC_GRP(18, 1),\n\tAMD_PINCTRL_FUNC_GRP(18, 2),\n\tAMD_PINCTRL_FUNC_GRP(18, 3),\n\tAMD_PINCTRL_FUNC_GRP(19, 0),\n\tAMD_PINCTRL_FUNC_GRP(19, 1),\n\tAMD_PINCTRL_FUNC_GRP(19, 2),\n\tAMD_PINCTRL_FUNC_GRP(19, 3),\n\tAMD_PINCTRL_FUNC_GRP(20, 0),\n\tAMD_PINCTRL_FUNC_GRP(20, 1),\n\tAMD_PINCTRL_FUNC_GRP(20, 2),\n\tAMD_PINCTRL_FUNC_GRP(20, 3),\n\tAMD_PINCTRL_FUNC_GRP(21, 0),\n\tAMD_PINCTRL_FUNC_GRP(21, 1),\n\tAMD_PINCTRL_FUNC_GRP(21, 2),\n\tAMD_PINCTRL_FUNC_GRP(21, 3),\n\tAMD_PINCTRL_FUNC_GRP(22, 0),\n\tAMD_PINCTRL_FUNC_GRP(22, 1),\n\tAMD_PINCTRL_FUNC_GRP(22, 2),\n\tAMD_PINCTRL_FUNC_GRP(22, 3),\n\tAMD_PINCTRL_FUNC_GRP(23, 0),\n\tAMD_PINCTRL_FUNC_GRP(23, 1),\n\tAMD_PINCTRL_FUNC_GRP(23, 2),\n\tAMD_PINCTRL_FUNC_GRP(23, 3),\n\tAMD_PINCTRL_FUNC_GRP(24, 0),\n\tAMD_PINCTRL_FUNC_GRP(24, 1),\n\tAMD_PINCTRL_FUNC_GRP(24, 2),\n\tAMD_PINCTRL_FUNC_GRP(24, 3),\n\tAMD_PINCTRL_FUNC_GRP(25, 0),\n\tAMD_PINCTRL_FUNC_GRP(25, 1),\n\tAMD_PINCTRL_FUNC_GRP(25, 2),\n\tAMD_PINCTRL_FUNC_GRP(25, 3),\n\tAMD_PINCTRL_FUNC_GRP(26, 0),\n\tAMD_PINCTRL_FUNC_GRP(26, 1),\n\tAMD_PINCTRL_FUNC_GRP(26, 2),\n\tAMD_PINCTRL_FUNC_GRP(26, 3),\n\tAMD_PINCTRL_FUNC_GRP(27, 0),\n\tAMD_PINCTRL_FUNC_GRP(27, 1),\n\tAMD_PINCTRL_FUNC_GRP(27, 2),\n\tAMD_PINCTRL_FUNC_GRP(27, 3),\n\tAMD_PINCTRL_FUNC_GRP(28, 0),\n\tAMD_PINCTRL_FUNC_GRP(28, 1),\n\tAMD_PINCTRL_FUNC_GRP(28, 2),\n\tAMD_PINCTRL_FUNC_GRP(28, 3),\n\tAMD_PINCTRL_FUNC_GRP(29, 0),\n\tAMD_PINCTRL_FUNC_GRP(29, 1),\n\tAMD_PINCTRL_FUNC_GRP(29, 2),\n\tAMD_PINCTRL_FUNC_GRP(29, 3),\n\tAMD_PINCTRL_FUNC_GRP(30, 0),\n\tAMD_PINCTRL_FUNC_GRP(30, 1),\n\tAMD_PINCTRL_FUNC_GRP(30, 2),\n\tAMD_PINCTRL_FUNC_GRP(30, 3),\n\tAMD_PINCTRL_FUNC_GRP(31, 0),\n\tAMD_PINCTRL_FUNC_GRP(31, 1),\n\tAMD_PINCTRL_FUNC_GRP(31, 2),\n\tAMD_PINCTRL_FUNC_GRP(31, 3),\n\tAMD_PINCTRL_FUNC_GRP(32, 0),\n\tAMD_PINCTRL_FUNC_GRP(32, 1),\n\tAMD_PINCTRL_FUNC_GRP(32, 2),\n\tAMD_PINCTRL_FUNC_GRP(32, 3),\n\tAMD_PINCTRL_FUNC_GRP(33, 0),\n\tAMD_PINCTRL_FUNC_GRP(33, 1),\n\tAMD_PINCTRL_FUNC_GRP(33, 2),\n\tAMD_PINCTRL_FUNC_GRP(33, 3),\n\tAMD_PINCTRL_FUNC_GRP(34, 0),\n\tAMD_PINCTRL_FUNC_GRP(34, 1),\n\tAMD_PINCTRL_FUNC_GRP(34, 2),\n\tAMD_PINCTRL_FUNC_GRP(34, 3),\n\tAMD_PINCTRL_FUNC_GRP(35, 0),\n\tAMD_PINCTRL_FUNC_GRP(35, 1),\n\tAMD_PINCTRL_FUNC_GRP(35, 2),\n\tAMD_PINCTRL_FUNC_GRP(35, 3),\n\tAMD_PINCTRL_FUNC_GRP(36, 0),\n\tAMD_PINCTRL_FUNC_GRP(36, 1),\n\tAMD_PINCTRL_FUNC_GRP(36, 2),\n\tAMD_PINCTRL_FUNC_GRP(36, 3),\n\tAMD_PINCTRL_FUNC_GRP(37, 0),\n\tAMD_PINCTRL_FUNC_GRP(37, 1),\n\tAMD_PINCTRL_FUNC_GRP(37, 2),\n\tAMD_PINCTRL_FUNC_GRP(37, 3),\n\tAMD_PINCTRL_FUNC_GRP(38, 0),\n\tAMD_PINCTRL_FUNC_GRP(38, 1),\n\tAMD_PINCTRL_FUNC_GRP(38, 2),\n\tAMD_PINCTRL_FUNC_GRP(38, 3),\n\tAMD_PINCTRL_FUNC_GRP(39, 0),\n\tAMD_PINCTRL_FUNC_GRP(39, 1),\n\tAMD_PINCTRL_FUNC_GRP(39, 2),\n\tAMD_PINCTRL_FUNC_GRP(39, 3),\n\tAMD_PINCTRL_FUNC_GRP(40, 0),\n\tAMD_PINCTRL_FUNC_GRP(40, 1),\n\tAMD_PINCTRL_FUNC_GRP(40, 2),\n\tAMD_PINCTRL_FUNC_GRP(40, 3),\n\tAMD_PINCTRL_FUNC_GRP(41, 0),\n\tAMD_PINCTRL_FUNC_GRP(41, 1),\n\tAMD_PINCTRL_FUNC_GRP(41, 2),\n\tAMD_PINCTRL_FUNC_GRP(41, 3),\n\tAMD_PINCTRL_FUNC_GRP(42, 0),\n\tAMD_PINCTRL_FUNC_GRP(42, 1),\n\tAMD_PINCTRL_FUNC_GRP(42, 2),\n\tAMD_PINCTRL_FUNC_GRP(42, 3),\n\tAMD_PINCTRL_FUNC_GRP(43, 0),\n\tAMD_PINCTRL_FUNC_GRP(43, 1),\n\tAMD_PINCTRL_FUNC_GRP(43, 2),\n\tAMD_PINCTRL_FUNC_GRP(43, 3),\n\tAMD_PINCTRL_FUNC_GRP(44, 0),\n\tAMD_PINCTRL_FUNC_GRP(44, 1),\n\tAMD_PINCTRL_FUNC_GRP(44, 2),\n\tAMD_PINCTRL_FUNC_GRP(44, 3),\n\tAMD_PINCTRL_FUNC_GRP(45, 0),\n\tAMD_PINCTRL_FUNC_GRP(45, 1),\n\tAMD_PINCTRL_FUNC_GRP(45, 2),\n\tAMD_PINCTRL_FUNC_GRP(45, 3),\n\tAMD_PINCTRL_FUNC_GRP(46, 0),\n\tAMD_PINCTRL_FUNC_GRP(46, 1),\n\tAMD_PINCTRL_FUNC_GRP(46, 2),\n\tAMD_PINCTRL_FUNC_GRP(46, 3),\n\tAMD_PINCTRL_FUNC_GRP(47, 0),\n\tAMD_PINCTRL_FUNC_GRP(47, 1),\n\tAMD_PINCTRL_FUNC_GRP(47, 2),\n\tAMD_PINCTRL_FUNC_GRP(47, 3),\n\tAMD_PINCTRL_FUNC_GRP(48, 0),\n\tAMD_PINCTRL_FUNC_GRP(48, 1),\n\tAMD_PINCTRL_FUNC_GRP(48, 2),\n\tAMD_PINCTRL_FUNC_GRP(48, 3),\n\tAMD_PINCTRL_FUNC_GRP(49, 0),\n\tAMD_PINCTRL_FUNC_GRP(49, 1),\n\tAMD_PINCTRL_FUNC_GRP(49, 2),\n\tAMD_PINCTRL_FUNC_GRP(49, 3),\n\tAMD_PINCTRL_FUNC_GRP(50, 0),\n\tAMD_PINCTRL_FUNC_GRP(50, 1),\n\tAMD_PINCTRL_FUNC_GRP(50, 2),\n\tAMD_PINCTRL_FUNC_GRP(50, 3),\n\tAMD_PINCTRL_FUNC_GRP(51, 0),\n\tAMD_PINCTRL_FUNC_GRP(51, 1),\n\tAMD_PINCTRL_FUNC_GRP(51, 2),\n\tAMD_PINCTRL_FUNC_GRP(51, 3),\n\tAMD_PINCTRL_FUNC_GRP(52, 0),\n\tAMD_PINCTRL_FUNC_GRP(52, 1),\n\tAMD_PINCTRL_FUNC_GRP(52, 2),\n\tAMD_PINCTRL_FUNC_GRP(52, 3),\n\tAMD_PINCTRL_FUNC_GRP(53, 0),\n\tAMD_PINCTRL_FUNC_GRP(53, 1),\n\tAMD_PINCTRL_FUNC_GRP(53, 2),\n\tAMD_PINCTRL_FUNC_GRP(53, 3),\n\tAMD_PINCTRL_FUNC_GRP(54, 0),\n\tAMD_PINCTRL_FUNC_GRP(54, 1),\n\tAMD_PINCTRL_FUNC_GRP(54, 2),\n\tAMD_PINCTRL_FUNC_GRP(54, 3),\n\tAMD_PINCTRL_FUNC_GRP(55, 0),\n\tAMD_PINCTRL_FUNC_GRP(55, 1),\n\tAMD_PINCTRL_FUNC_GRP(55, 2),\n\tAMD_PINCTRL_FUNC_GRP(55, 3),\n\tAMD_PINCTRL_FUNC_GRP(56, 0),\n\tAMD_PINCTRL_FUNC_GRP(56, 1),\n\tAMD_PINCTRL_FUNC_GRP(56, 2),\n\tAMD_PINCTRL_FUNC_GRP(56, 3),\n\tAMD_PINCTRL_FUNC_GRP(57, 0),\n\tAMD_PINCTRL_FUNC_GRP(57, 1),\n\tAMD_PINCTRL_FUNC_GRP(57, 2),\n\tAMD_PINCTRL_FUNC_GRP(57, 3),\n\tAMD_PINCTRL_FUNC_GRP(58, 0),\n\tAMD_PINCTRL_FUNC_GRP(58, 1),\n\tAMD_PINCTRL_FUNC_GRP(58, 2),\n\tAMD_PINCTRL_FUNC_GRP(58, 3),\n\tAMD_PINCTRL_FUNC_GRP(59, 0),\n\tAMD_PINCTRL_FUNC_GRP(59, 1),\n\tAMD_PINCTRL_FUNC_GRP(59, 2),\n\tAMD_PINCTRL_FUNC_GRP(59, 3),\n\tAMD_PINCTRL_FUNC_GRP(60, 0),\n\tAMD_PINCTRL_FUNC_GRP(60, 1),\n\tAMD_PINCTRL_FUNC_GRP(60, 2),\n\tAMD_PINCTRL_FUNC_GRP(60, 3),\n\tAMD_PINCTRL_FUNC_GRP(61, 0),\n\tAMD_PINCTRL_FUNC_GRP(61, 1),\n\tAMD_PINCTRL_FUNC_GRP(61, 2),\n\tAMD_PINCTRL_FUNC_GRP(61, 3),\n\tAMD_PINCTRL_FUNC_GRP(62, 0),\n\tAMD_PINCTRL_FUNC_GRP(62, 1),\n\tAMD_PINCTRL_FUNC_GRP(62, 2),\n\tAMD_PINCTRL_FUNC_GRP(62, 3),\n\tAMD_PINCTRL_FUNC_GRP(64, 0),\n\tAMD_PINCTRL_FUNC_GRP(64, 1),\n\tAMD_PINCTRL_FUNC_GRP(64, 2),\n\tAMD_PINCTRL_FUNC_GRP(64, 3),\n\tAMD_PINCTRL_FUNC_GRP(65, 0),\n\tAMD_PINCTRL_FUNC_GRP(65, 1),\n\tAMD_PINCTRL_FUNC_GRP(65, 2),\n\tAMD_PINCTRL_FUNC_GRP(65, 3),\n\tAMD_PINCTRL_FUNC_GRP(66, 0),\n\tAMD_PINCTRL_FUNC_GRP(66, 1),\n\tAMD_PINCTRL_FUNC_GRP(66, 2),\n\tAMD_PINCTRL_FUNC_GRP(66, 3),\n\tAMD_PINCTRL_FUNC_GRP(67, 0),\n\tAMD_PINCTRL_FUNC_GRP(67, 1),\n\tAMD_PINCTRL_FUNC_GRP(67, 2),\n\tAMD_PINCTRL_FUNC_GRP(67, 3),\n\tAMD_PINCTRL_FUNC_GRP(68, 0),\n\tAMD_PINCTRL_FUNC_GRP(68, 1),\n\tAMD_PINCTRL_FUNC_GRP(68, 2),\n\tAMD_PINCTRL_FUNC_GRP(68, 3),\n\tAMD_PINCTRL_FUNC_GRP(69, 0),\n\tAMD_PINCTRL_FUNC_GRP(69, 1),\n\tAMD_PINCTRL_FUNC_GRP(69, 2),\n\tAMD_PINCTRL_FUNC_GRP(69, 3),\n\tAMD_PINCTRL_FUNC_GRP(70, 0),\n\tAMD_PINCTRL_FUNC_GRP(70, 1),\n\tAMD_PINCTRL_FUNC_GRP(70, 2),\n\tAMD_PINCTRL_FUNC_GRP(70, 3),\n\tAMD_PINCTRL_FUNC_GRP(71, 0),\n\tAMD_PINCTRL_FUNC_GRP(71, 1),\n\tAMD_PINCTRL_FUNC_GRP(71, 2),\n\tAMD_PINCTRL_FUNC_GRP(71, 3),\n\tAMD_PINCTRL_FUNC_GRP(72, 0),\n\tAMD_PINCTRL_FUNC_GRP(72, 1),\n\tAMD_PINCTRL_FUNC_GRP(72, 2),\n\tAMD_PINCTRL_FUNC_GRP(72, 3),\n\tAMD_PINCTRL_FUNC_GRP(73, 0),\n\tAMD_PINCTRL_FUNC_GRP(73, 1),\n\tAMD_PINCTRL_FUNC_GRP(73, 2),\n\tAMD_PINCTRL_FUNC_GRP(73, 3),\n\tAMD_PINCTRL_FUNC_GRP(74, 0),\n\tAMD_PINCTRL_FUNC_GRP(74, 1),\n\tAMD_PINCTRL_FUNC_GRP(74, 2),\n\tAMD_PINCTRL_FUNC_GRP(74, 3),\n\tAMD_PINCTRL_FUNC_GRP(75, 0),\n\tAMD_PINCTRL_FUNC_GRP(75, 1),\n\tAMD_PINCTRL_FUNC_GRP(75, 2),\n\tAMD_PINCTRL_FUNC_GRP(75, 3),\n\tAMD_PINCTRL_FUNC_GRP(76, 0),\n\tAMD_PINCTRL_FUNC_GRP(76, 1),\n\tAMD_PINCTRL_FUNC_GRP(76, 2),\n\tAMD_PINCTRL_FUNC_GRP(76, 3),\n\tAMD_PINCTRL_FUNC_GRP(77, 0),\n\tAMD_PINCTRL_FUNC_GRP(77, 1),\n\tAMD_PINCTRL_FUNC_GRP(77, 2),\n\tAMD_PINCTRL_FUNC_GRP(77, 3),\n\tAMD_PINCTRL_FUNC_GRP(78, 0),\n\tAMD_PINCTRL_FUNC_GRP(78, 1),\n\tAMD_PINCTRL_FUNC_GRP(78, 2),\n\tAMD_PINCTRL_FUNC_GRP(78, 3),\n\tAMD_PINCTRL_FUNC_GRP(79, 0),\n\tAMD_PINCTRL_FUNC_GRP(79, 1),\n\tAMD_PINCTRL_FUNC_GRP(79, 2),\n\tAMD_PINCTRL_FUNC_GRP(79, 3),\n\tAMD_PINCTRL_FUNC_GRP(80, 0),\n\tAMD_PINCTRL_FUNC_GRP(80, 1),\n\tAMD_PINCTRL_FUNC_GRP(80, 2),\n\tAMD_PINCTRL_FUNC_GRP(80, 3),\n\tAMD_PINCTRL_FUNC_GRP(81, 0),\n\tAMD_PINCTRL_FUNC_GRP(81, 1),\n\tAMD_PINCTRL_FUNC_GRP(81, 2),\n\tAMD_PINCTRL_FUNC_GRP(81, 3),\n\tAMD_PINCTRL_FUNC_GRP(82, 0),\n\tAMD_PINCTRL_FUNC_GRP(82, 1),\n\tAMD_PINCTRL_FUNC_GRP(82, 2),\n\tAMD_PINCTRL_FUNC_GRP(82, 3),\n\tAMD_PINCTRL_FUNC_GRP(83, 0),\n\tAMD_PINCTRL_FUNC_GRP(83, 1),\n\tAMD_PINCTRL_FUNC_GRP(83, 2),\n\tAMD_PINCTRL_FUNC_GRP(83, 3),\n\tAMD_PINCTRL_FUNC_GRP(84, 0),\n\tAMD_PINCTRL_FUNC_GRP(84, 1),\n\tAMD_PINCTRL_FUNC_GRP(84, 2),\n\tAMD_PINCTRL_FUNC_GRP(84, 3),\n\tAMD_PINCTRL_FUNC_GRP(85, 0),\n\tAMD_PINCTRL_FUNC_GRP(85, 1),\n\tAMD_PINCTRL_FUNC_GRP(85, 2),\n\tAMD_PINCTRL_FUNC_GRP(85, 3),\n\tAMD_PINCTRL_FUNC_GRP(86, 0),\n\tAMD_PINCTRL_FUNC_GRP(86, 1),\n\tAMD_PINCTRL_FUNC_GRP(86, 2),\n\tAMD_PINCTRL_FUNC_GRP(86, 3),\n\tAMD_PINCTRL_FUNC_GRP(87, 0),\n\tAMD_PINCTRL_FUNC_GRP(87, 1),\n\tAMD_PINCTRL_FUNC_GRP(87, 2),\n\tAMD_PINCTRL_FUNC_GRP(87, 3),\n\tAMD_PINCTRL_FUNC_GRP(88, 0),\n\tAMD_PINCTRL_FUNC_GRP(88, 1),\n\tAMD_PINCTRL_FUNC_GRP(88, 2),\n\tAMD_PINCTRL_FUNC_GRP(88, 3),\n\tAMD_PINCTRL_FUNC_GRP(89, 0),\n\tAMD_PINCTRL_FUNC_GRP(89, 1),\n\tAMD_PINCTRL_FUNC_GRP(89, 2),\n\tAMD_PINCTRL_FUNC_GRP(89, 3),\n\tAMD_PINCTRL_FUNC_GRP(90, 0),\n\tAMD_PINCTRL_FUNC_GRP(90, 1),\n\tAMD_PINCTRL_FUNC_GRP(90, 2),\n\tAMD_PINCTRL_FUNC_GRP(90, 3),\n\tAMD_PINCTRL_FUNC_GRP(91, 0),\n\tAMD_PINCTRL_FUNC_GRP(91, 1),\n\tAMD_PINCTRL_FUNC_GRP(91, 2),\n\tAMD_PINCTRL_FUNC_GRP(91, 3),\n\tAMD_PINCTRL_FUNC_GRP(92, 0),\n\tAMD_PINCTRL_FUNC_GRP(92, 1),\n\tAMD_PINCTRL_FUNC_GRP(92, 2),\n\tAMD_PINCTRL_FUNC_GRP(92, 3),\n\tAMD_PINCTRL_FUNC_GRP(93, 0),\n\tAMD_PINCTRL_FUNC_GRP(93, 1),\n\tAMD_PINCTRL_FUNC_GRP(93, 2),\n\tAMD_PINCTRL_FUNC_GRP(93, 3),\n\tAMD_PINCTRL_FUNC_GRP(94, 0),\n\tAMD_PINCTRL_FUNC_GRP(94, 1),\n\tAMD_PINCTRL_FUNC_GRP(94, 2),\n\tAMD_PINCTRL_FUNC_GRP(94, 3),\n\tAMD_PINCTRL_FUNC_GRP(95, 0),\n\tAMD_PINCTRL_FUNC_GRP(95, 1),\n\tAMD_PINCTRL_FUNC_GRP(95, 2),\n\tAMD_PINCTRL_FUNC_GRP(95, 3),\n\tAMD_PINCTRL_FUNC_GRP(96, 0),\n\tAMD_PINCTRL_FUNC_GRP(96, 1),\n\tAMD_PINCTRL_FUNC_GRP(96, 2),\n\tAMD_PINCTRL_FUNC_GRP(96, 3),\n\tAMD_PINCTRL_FUNC_GRP(97, 0),\n\tAMD_PINCTRL_FUNC_GRP(97, 1),\n\tAMD_PINCTRL_FUNC_GRP(97, 2),\n\tAMD_PINCTRL_FUNC_GRP(97, 3),\n\tAMD_PINCTRL_FUNC_GRP(98, 0),\n\tAMD_PINCTRL_FUNC_GRP(98, 1),\n\tAMD_PINCTRL_FUNC_GRP(98, 2),\n\tAMD_PINCTRL_FUNC_GRP(98, 3),\n\tAMD_PINCTRL_FUNC_GRP(99, 0),\n\tAMD_PINCTRL_FUNC_GRP(99, 1),\n\tAMD_PINCTRL_FUNC_GRP(99, 2),\n\tAMD_PINCTRL_FUNC_GRP(99, 3),\n\tAMD_PINCTRL_FUNC_GRP(100, 0),\n\tAMD_PINCTRL_FUNC_GRP(100, 1),\n\tAMD_PINCTRL_FUNC_GRP(100, 2),\n\tAMD_PINCTRL_FUNC_GRP(100, 3),\n\tAMD_PINCTRL_FUNC_GRP(101, 0),\n\tAMD_PINCTRL_FUNC_GRP(101, 1),\n\tAMD_PINCTRL_FUNC_GRP(101, 2),\n\tAMD_PINCTRL_FUNC_GRP(101, 3),\n\tAMD_PINCTRL_FUNC_GRP(102, 0),\n\tAMD_PINCTRL_FUNC_GRP(102, 1),\n\tAMD_PINCTRL_FUNC_GRP(102, 2),\n\tAMD_PINCTRL_FUNC_GRP(102, 3),\n\tAMD_PINCTRL_FUNC_GRP(103, 0),\n\tAMD_PINCTRL_FUNC_GRP(103, 1),\n\tAMD_PINCTRL_FUNC_GRP(103, 2),\n\tAMD_PINCTRL_FUNC_GRP(103, 3),\n\tAMD_PINCTRL_FUNC_GRP(104, 0),\n\tAMD_PINCTRL_FUNC_GRP(104, 1),\n\tAMD_PINCTRL_FUNC_GRP(104, 2),\n\tAMD_PINCTRL_FUNC_GRP(104, 3),\n\tAMD_PINCTRL_FUNC_GRP(105, 0),\n\tAMD_PINCTRL_FUNC_GRP(105, 1),\n\tAMD_PINCTRL_FUNC_GRP(105, 2),\n\tAMD_PINCTRL_FUNC_GRP(105, 3),\n\tAMD_PINCTRL_FUNC_GRP(106, 0),\n\tAMD_PINCTRL_FUNC_GRP(106, 1),\n\tAMD_PINCTRL_FUNC_GRP(106, 2),\n\tAMD_PINCTRL_FUNC_GRP(106, 3),\n\tAMD_PINCTRL_FUNC_GRP(107, 0),\n\tAMD_PINCTRL_FUNC_GRP(107, 1),\n\tAMD_PINCTRL_FUNC_GRP(107, 2),\n\tAMD_PINCTRL_FUNC_GRP(107, 3),\n\tAMD_PINCTRL_FUNC_GRP(108, 0),\n\tAMD_PINCTRL_FUNC_GRP(108, 1),\n\tAMD_PINCTRL_FUNC_GRP(108, 2),\n\tAMD_PINCTRL_FUNC_GRP(108, 3),\n\tAMD_PINCTRL_FUNC_GRP(109, 0),\n\tAMD_PINCTRL_FUNC_GRP(109, 1),\n\tAMD_PINCTRL_FUNC_GRP(109, 2),\n\tAMD_PINCTRL_FUNC_GRP(109, 3),\n\tAMD_PINCTRL_FUNC_GRP(110, 0),\n\tAMD_PINCTRL_FUNC_GRP(110, 1),\n\tAMD_PINCTRL_FUNC_GRP(110, 2),\n\tAMD_PINCTRL_FUNC_GRP(110, 3),\n\tAMD_PINCTRL_FUNC_GRP(111, 0),\n\tAMD_PINCTRL_FUNC_GRP(111, 1),\n\tAMD_PINCTRL_FUNC_GRP(111, 2),\n\tAMD_PINCTRL_FUNC_GRP(111, 3),\n\tAMD_PINCTRL_FUNC_GRP(112, 0),\n\tAMD_PINCTRL_FUNC_GRP(112, 1),\n\tAMD_PINCTRL_FUNC_GRP(112, 2),\n\tAMD_PINCTRL_FUNC_GRP(112, 3),\n\tAMD_PINCTRL_FUNC_GRP(113, 0),\n\tAMD_PINCTRL_FUNC_GRP(113, 1),\n\tAMD_PINCTRL_FUNC_GRP(113, 2),\n\tAMD_PINCTRL_FUNC_GRP(113, 3),\n\tAMD_PINCTRL_FUNC_GRP(114, 0),\n\tAMD_PINCTRL_FUNC_GRP(114, 1),\n\tAMD_PINCTRL_FUNC_GRP(114, 2),\n\tAMD_PINCTRL_FUNC_GRP(114, 3),\n\tAMD_PINCTRL_FUNC_GRP(115, 0),\n\tAMD_PINCTRL_FUNC_GRP(115, 1),\n\tAMD_PINCTRL_FUNC_GRP(115, 2),\n\tAMD_PINCTRL_FUNC_GRP(115, 3),\n\tAMD_PINCTRL_FUNC_GRP(116, 0),\n\tAMD_PINCTRL_FUNC_GRP(116, 1),\n\tAMD_PINCTRL_FUNC_GRP(116, 2),\n\tAMD_PINCTRL_FUNC_GRP(116, 3),\n\tAMD_PINCTRL_FUNC_GRP(117, 0),\n\tAMD_PINCTRL_FUNC_GRP(117, 1),\n\tAMD_PINCTRL_FUNC_GRP(117, 2),\n\tAMD_PINCTRL_FUNC_GRP(117, 3),\n\tAMD_PINCTRL_FUNC_GRP(118, 0),\n\tAMD_PINCTRL_FUNC_GRP(118, 1),\n\tAMD_PINCTRL_FUNC_GRP(118, 2),\n\tAMD_PINCTRL_FUNC_GRP(118, 3),\n\tAMD_PINCTRL_FUNC_GRP(119, 0),\n\tAMD_PINCTRL_FUNC_GRP(119, 1),\n\tAMD_PINCTRL_FUNC_GRP(119, 2),\n\tAMD_PINCTRL_FUNC_GRP(119, 3),\n\tAMD_PINCTRL_FUNC_GRP(120, 0),\n\tAMD_PINCTRL_FUNC_GRP(120, 1),\n\tAMD_PINCTRL_FUNC_GRP(120, 2),\n\tAMD_PINCTRL_FUNC_GRP(120, 3),\n\tAMD_PINCTRL_FUNC_GRP(121, 0),\n\tAMD_PINCTRL_FUNC_GRP(121, 1),\n\tAMD_PINCTRL_FUNC_GRP(121, 2),\n\tAMD_PINCTRL_FUNC_GRP(121, 3),\n\tAMD_PINCTRL_FUNC_GRP(122, 0),\n\tAMD_PINCTRL_FUNC_GRP(122, 1),\n\tAMD_PINCTRL_FUNC_GRP(122, 2),\n\tAMD_PINCTRL_FUNC_GRP(122, 3),\n\tAMD_PINCTRL_FUNC_GRP(123, 0),\n\tAMD_PINCTRL_FUNC_GRP(123, 1),\n\tAMD_PINCTRL_FUNC_GRP(123, 2),\n\tAMD_PINCTRL_FUNC_GRP(123, 3),\n\tAMD_PINCTRL_FUNC_GRP(124, 0),\n\tAMD_PINCTRL_FUNC_GRP(124, 1),\n\tAMD_PINCTRL_FUNC_GRP(124, 2),\n\tAMD_PINCTRL_FUNC_GRP(124, 3),\n\tAMD_PINCTRL_FUNC_GRP(125, 0),\n\tAMD_PINCTRL_FUNC_GRP(125, 1),\n\tAMD_PINCTRL_FUNC_GRP(125, 2),\n\tAMD_PINCTRL_FUNC_GRP(125, 3),\n\tAMD_PINCTRL_FUNC_GRP(126, 0),\n\tAMD_PINCTRL_FUNC_GRP(126, 1),\n\tAMD_PINCTRL_FUNC_GRP(126, 2),\n\tAMD_PINCTRL_FUNC_GRP(126, 3),\n\tAMD_PINCTRL_FUNC_GRP(127, 0),\n\tAMD_PINCTRL_FUNC_GRP(127, 1),\n\tAMD_PINCTRL_FUNC_GRP(127, 2),\n\tAMD_PINCTRL_FUNC_GRP(127, 3),\n\tAMD_PINCTRL_FUNC_GRP(128, 0),\n\tAMD_PINCTRL_FUNC_GRP(128, 1),\n\tAMD_PINCTRL_FUNC_GRP(128, 2),\n\tAMD_PINCTRL_FUNC_GRP(128, 3),\n\tAMD_PINCTRL_FUNC_GRP(129, 0),\n\tAMD_PINCTRL_FUNC_GRP(129, 1),\n\tAMD_PINCTRL_FUNC_GRP(129, 2),\n\tAMD_PINCTRL_FUNC_GRP(129, 3),\n\tAMD_PINCTRL_FUNC_GRP(130, 0),\n\tAMD_PINCTRL_FUNC_GRP(130, 1),\n\tAMD_PINCTRL_FUNC_GRP(130, 2),\n\tAMD_PINCTRL_FUNC_GRP(130, 3),\n\tAMD_PINCTRL_FUNC_GRP(131, 0),\n\tAMD_PINCTRL_FUNC_GRP(131, 1),\n\tAMD_PINCTRL_FUNC_GRP(131, 2),\n\tAMD_PINCTRL_FUNC_GRP(131, 3),\n\tAMD_PINCTRL_FUNC_GRP(132, 0),\n\tAMD_PINCTRL_FUNC_GRP(132, 1),\n\tAMD_PINCTRL_FUNC_GRP(132, 2),\n\tAMD_PINCTRL_FUNC_GRP(132, 3),\n\tAMD_PINCTRL_FUNC_GRP(133, 0),\n\tAMD_PINCTRL_FUNC_GRP(133, 1),\n\tAMD_PINCTRL_FUNC_GRP(133, 2),\n\tAMD_PINCTRL_FUNC_GRP(133, 3),\n\tAMD_PINCTRL_FUNC_GRP(134, 0),\n\tAMD_PINCTRL_FUNC_GRP(134, 1),\n\tAMD_PINCTRL_FUNC_GRP(134, 2),\n\tAMD_PINCTRL_FUNC_GRP(134, 3),\n\tAMD_PINCTRL_FUNC_GRP(135, 0),\n\tAMD_PINCTRL_FUNC_GRP(135, 1),\n\tAMD_PINCTRL_FUNC_GRP(135, 2),\n\tAMD_PINCTRL_FUNC_GRP(135, 3),\n\tAMD_PINCTRL_FUNC_GRP(136, 0),\n\tAMD_PINCTRL_FUNC_GRP(136, 1),\n\tAMD_PINCTRL_FUNC_GRP(136, 2),\n\tAMD_PINCTRL_FUNC_GRP(136, 3),\n\tAMD_PINCTRL_FUNC_GRP(137, 0),\n\tAMD_PINCTRL_FUNC_GRP(137, 1),\n\tAMD_PINCTRL_FUNC_GRP(137, 2),\n\tAMD_PINCTRL_FUNC_GRP(137, 3),\n\tAMD_PINCTRL_FUNC_GRP(138, 0),\n\tAMD_PINCTRL_FUNC_GRP(138, 1),\n\tAMD_PINCTRL_FUNC_GRP(138, 2),\n\tAMD_PINCTRL_FUNC_GRP(138, 3),\n\tAMD_PINCTRL_FUNC_GRP(139, 0),\n\tAMD_PINCTRL_FUNC_GRP(139, 1),\n\tAMD_PINCTRL_FUNC_GRP(139, 2),\n\tAMD_PINCTRL_FUNC_GRP(139, 3),\n\tAMD_PINCTRL_FUNC_GRP(140, 0),\n\tAMD_PINCTRL_FUNC_GRP(140, 1),\n\tAMD_PINCTRL_FUNC_GRP(140, 2),\n\tAMD_PINCTRL_FUNC_GRP(140, 3),\n\tAMD_PINCTRL_FUNC_GRP(141, 0),\n\tAMD_PINCTRL_FUNC_GRP(141, 1),\n\tAMD_PINCTRL_FUNC_GRP(141, 2),\n\tAMD_PINCTRL_FUNC_GRP(141, 3),\n\tAMD_PINCTRL_FUNC_GRP(142, 0),\n\tAMD_PINCTRL_FUNC_GRP(142, 1),\n\tAMD_PINCTRL_FUNC_GRP(142, 2),\n\tAMD_PINCTRL_FUNC_GRP(142, 3),\n\tAMD_PINCTRL_FUNC_GRP(143, 0),\n\tAMD_PINCTRL_FUNC_GRP(143, 1),\n\tAMD_PINCTRL_FUNC_GRP(143, 2),\n\tAMD_PINCTRL_FUNC_GRP(143, 3),\n\tAMD_PINCTRL_FUNC_GRP(144, 0),\n\tAMD_PINCTRL_FUNC_GRP(144, 1),\n\tAMD_PINCTRL_FUNC_GRP(144, 2),\n\tAMD_PINCTRL_FUNC_GRP(144, 3),\n\n\tPINCTRL_PINGROUP(\"i2c0\", AMD_PINS(145, 146), 2),\n\tPINCTRL_PINGROUP(\"i2c1\", AMD_PINS(147, 148), 2),\n\tPINCTRL_PINGROUP(\"i2c2\", AMD_PINS(113, 114), 2),\n\tPINCTRL_PINGROUP(\"i2c3\", AMD_PINS(19, 20), 2),\n\tPINCTRL_PINGROUP(\"uart0\", AMD_PINS(135, 136, 137, 138, 139), 5),\n\tPINCTRL_PINGROUP(\"uart1\", AMD_PINS(140, 141, 142, 143, 144), 5),\n};\n\n#define AMD_PMUX_FUNC(_number) {\t\t\t\t\t\t\\\n\t.name = \"iomux_gpio_\"#_number,\t\t\t\t\t\t\\\n\t.groups = {\t\t\t\t\t\t\t\t\\\n\t\t\"IMX_F0_GPIO\"#_number, \"IMX_F1_GPIO\"#_number,\t\t\t\\\n\t\t\"IMX_F2_GPIO\"#_number, \"IMX_F3_GPIO\"#_number,\t\t\t\\\n\t},\t\t\t\t\t\t\t\t\t\\\n\t.index = _number,\t\t\t\t\t\t\t\\\n\t.ngroups = NSELECTS,\t\t\t\t\t\t\t\\\n}\n\nstatic const struct amd_function pmx_functions[] = {\n\tAMD_PMUX_FUNC(0),\n\tAMD_PMUX_FUNC(1),\n\tAMD_PMUX_FUNC(2),\n\tAMD_PMUX_FUNC(3),\n\tAMD_PMUX_FUNC(4),\n\tAMD_PMUX_FUNC(5),\n\tAMD_PMUX_FUNC(6),\n\tAMD_PMUX_FUNC(7),\n\tAMD_PMUX_FUNC(8),\n\tAMD_PMUX_FUNC(9),\n\tAMD_PMUX_FUNC(10),\n\tAMD_PMUX_FUNC(11),\n\tAMD_PMUX_FUNC(12),\n\tAMD_PMUX_FUNC(13),\n\tAMD_PMUX_FUNC(14),\n\tAMD_PMUX_FUNC(15),\n\tAMD_PMUX_FUNC(16),\n\tAMD_PMUX_FUNC(17),\n\tAMD_PMUX_FUNC(18),\n\tAMD_PMUX_FUNC(19),\n\tAMD_PMUX_FUNC(20),\n\tAMD_PMUX_FUNC(21),\n\tAMD_PMUX_FUNC(22),\n\tAMD_PMUX_FUNC(23),\n\tAMD_PMUX_FUNC(24),\n\tAMD_PMUX_FUNC(25),\n\tAMD_PMUX_FUNC(26),\n\tAMD_PMUX_FUNC(27),\n\tAMD_PMUX_FUNC(28),\n\tAMD_PMUX_FUNC(29),\n\tAMD_PMUX_FUNC(30),\n\tAMD_PMUX_FUNC(31),\n\tAMD_PMUX_FUNC(32),\n\tAMD_PMUX_FUNC(33),\n\tAMD_PMUX_FUNC(34),\n\tAMD_PMUX_FUNC(35),\n\tAMD_PMUX_FUNC(36),\n\tAMD_PMUX_FUNC(37),\n\tAMD_PMUX_FUNC(38),\n\tAMD_PMUX_FUNC(39),\n\tAMD_PMUX_FUNC(40),\n\tAMD_PMUX_FUNC(41),\n\tAMD_PMUX_FUNC(42),\n\tAMD_PMUX_FUNC(43),\n\tAMD_PMUX_FUNC(44),\n\tAMD_PMUX_FUNC(45),\n\tAMD_PMUX_FUNC(46),\n\tAMD_PMUX_FUNC(47),\n\tAMD_PMUX_FUNC(48),\n\tAMD_PMUX_FUNC(49),\n\tAMD_PMUX_FUNC(50),\n\tAMD_PMUX_FUNC(51),\n\tAMD_PMUX_FUNC(52),\n\tAMD_PMUX_FUNC(53),\n\tAMD_PMUX_FUNC(54),\n\tAMD_PMUX_FUNC(55),\n\tAMD_PMUX_FUNC(56),\n\tAMD_PMUX_FUNC(57),\n\tAMD_PMUX_FUNC(58),\n\tAMD_PMUX_FUNC(59),\n\tAMD_PMUX_FUNC(60),\n\tAMD_PMUX_FUNC(61),\n\tAMD_PMUX_FUNC(62),\n\tAMD_PMUX_FUNC(64),\n\tAMD_PMUX_FUNC(65),\n\tAMD_PMUX_FUNC(66),\n\tAMD_PMUX_FUNC(67),\n\tAMD_PMUX_FUNC(68),\n\tAMD_PMUX_FUNC(69),\n\tAMD_PMUX_FUNC(70),\n\tAMD_PMUX_FUNC(71),\n\tAMD_PMUX_FUNC(72),\n\tAMD_PMUX_FUNC(73),\n\tAMD_PMUX_FUNC(74),\n\tAMD_PMUX_FUNC(75),\n\tAMD_PMUX_FUNC(76),\n\tAMD_PMUX_FUNC(77),\n\tAMD_PMUX_FUNC(78),\n\tAMD_PMUX_FUNC(79),\n\tAMD_PMUX_FUNC(80),\n\tAMD_PMUX_FUNC(81),\n\tAMD_PMUX_FUNC(82),\n\tAMD_PMUX_FUNC(83),\n\tAMD_PMUX_FUNC(84),\n\tAMD_PMUX_FUNC(85),\n\tAMD_PMUX_FUNC(86),\n\tAMD_PMUX_FUNC(87),\n\tAMD_PMUX_FUNC(88),\n\tAMD_PMUX_FUNC(89),\n\tAMD_PMUX_FUNC(90),\n\tAMD_PMUX_FUNC(91),\n\tAMD_PMUX_FUNC(92),\n\tAMD_PMUX_FUNC(93),\n\tAMD_PMUX_FUNC(94),\n\tAMD_PMUX_FUNC(95),\n\tAMD_PMUX_FUNC(96),\n\tAMD_PMUX_FUNC(97),\n\tAMD_PMUX_FUNC(98),\n\tAMD_PMUX_FUNC(99),\n\tAMD_PMUX_FUNC(100),\n\tAMD_PMUX_FUNC(101),\n\tAMD_PMUX_FUNC(102),\n\tAMD_PMUX_FUNC(103),\n\tAMD_PMUX_FUNC(104),\n\tAMD_PMUX_FUNC(105),\n\tAMD_PMUX_FUNC(106),\n\tAMD_PMUX_FUNC(107),\n\tAMD_PMUX_FUNC(108),\n\tAMD_PMUX_FUNC(109),\n\tAMD_PMUX_FUNC(110),\n\tAMD_PMUX_FUNC(111),\n\tAMD_PMUX_FUNC(112),\n\tAMD_PMUX_FUNC(113),\n\tAMD_PMUX_FUNC(114),\n\tAMD_PMUX_FUNC(115),\n\tAMD_PMUX_FUNC(116),\n\tAMD_PMUX_FUNC(117),\n\tAMD_PMUX_FUNC(118),\n\tAMD_PMUX_FUNC(119),\n\tAMD_PMUX_FUNC(120),\n\tAMD_PMUX_FUNC(121),\n\tAMD_PMUX_FUNC(122),\n\tAMD_PMUX_FUNC(123),\n\tAMD_PMUX_FUNC(124),\n\tAMD_PMUX_FUNC(125),\n\tAMD_PMUX_FUNC(126),\n\tAMD_PMUX_FUNC(127),\n\tAMD_PMUX_FUNC(128),\n\tAMD_PMUX_FUNC(129),\n\tAMD_PMUX_FUNC(130),\n\tAMD_PMUX_FUNC(131),\n\tAMD_PMUX_FUNC(132),\n\tAMD_PMUX_FUNC(133),\n\tAMD_PMUX_FUNC(134),\n\tAMD_PMUX_FUNC(135),\n\tAMD_PMUX_FUNC(136),\n\tAMD_PMUX_FUNC(137),\n\tAMD_PMUX_FUNC(138),\n\tAMD_PMUX_FUNC(139),\n\tAMD_PMUX_FUNC(140),\n\tAMD_PMUX_FUNC(141),\n\tAMD_PMUX_FUNC(142),\n\tAMD_PMUX_FUNC(143),\n\tAMD_PMUX_FUNC(144),\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}