<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F4xx_HAL_Driver: /Users/tom/STM32Cube/Repository/STM32Cube_FW_F4_V1.23.0/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_fsmc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F4xx_HAL_Driver
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_0f84071653ba0667a40e15ac6a229550.html">STM32Cube</a></li><li class="navelem"><a class="el" href="dir_80db7915fea7c7de0e354811571b1c7d.html">Repository</a></li><li class="navelem"><a class="el" href="dir_0fa24a489567dc2d6349d65b6ffff4de.html">STM32Cube_FW_F4_V1.23.0</a></li><li class="navelem"><a class="el" href="dir_784311fd0276b8af332f59fe4d99fce8.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_fe2cbb2812831b3a11e2395829c9c017.html">STM32F4xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_ace31deb7777aa6d090cf68b6ed3635b.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f4xx_ll_fsmc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__ll__fsmc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __STM32F4xx_LL_FSMC_H</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __STM32F4xx_LL_FSMC_H</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__hal__def_8h.html">stm32f4xx_hal_def.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || defined(STM32F412Zx) ||\</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;{</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  uint32_t NSBank;                       </div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  uint32_t DataAddressMux;               </div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  uint32_t MemoryType;                   </div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  uint32_t MemoryDataWidth;              </div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  uint32_t BurstAccessMode;              </div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  uint32_t WaitSignalPolarity;           </div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  uint32_t WrapMode;                     </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  uint32_t WaitSignalActive;             </div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  uint32_t WriteOperation;               </div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  uint32_t WaitSignal;                   </div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  uint32_t ExtendedMode;                 </div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  uint32_t AsynchronousWait;             </div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  uint32_t WriteBurst;                   </div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  uint32_t ContinuousClock;              </div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  uint32_t WriteFifo;                    </div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  uint32_t PageSize;                     </div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;}FSMC_NORSRAM_InitTypeDef;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def.html">  135</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;{</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def.html#aee6ddb527aa70d2be1b5662a2f74ca9f">  137</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def.html#aee6ddb527aa70d2be1b5662a2f74ca9f">AddressSetupTime</a>;             </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def.html#a89cd007cff0d3c211eda49492ba54a56">  142</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def.html#a89cd007cff0d3c211eda49492ba54a56">AddressHoldTime</a>;              </div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def.html#abd769eeda5bc83f78cb219c6c46b31cc">  147</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def.html#abd769eeda5bc83f78cb219c6c46b31cc">DataSetupTime</a>;                </div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def.html#af5ce05d20221a137cfb8deb0f51b3ce4">  153</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def.html#af5ce05d20221a137cfb8deb0f51b3ce4">BusTurnAroundDuration</a>;        </div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def.html#a1c5874d7444913aad5afe657c5219116">  158</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def.html#a1c5874d7444913aad5afe657c5219116">CLKDivision</a>;                  </div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def.html#a34498a141a5dd5a8ab20f02bab33daf5">  163</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def.html#a34498a141a5dd5a8ab20f02bab33daf5">DataLatency</a>;                  </div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def.html#ab80fb9ece7ec3d4b3646b69f0a942a73">  171</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def.html#ab80fb9ece7ec3d4b3646b69f0a942a73">AccessMode</a>;                   </div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;}<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def.html">FSMC_NORSRAM_TimingTypeDef</a>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___init_type_def.html">  180</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;{</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___init_type_def.html#aa77d310fbb8987a9010a8c17e41284c1">  182</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d___init_type_def.html#aa77d310fbb8987a9010a8c17e41284c1">NandBank</a>;               </div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___init_type_def.html#a3f42d224f90f1c6e36be06efd92f40d7">  185</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d___init_type_def.html#a3f42d224f90f1c6e36be06efd92f40d7">Waitfeature</a>;            </div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___init_type_def.html#a714e6dbc36def67d7d145077ddd2f95a">  188</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d___init_type_def.html#a714e6dbc36def67d7d145077ddd2f95a">MemoryDataWidth</a>;        </div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___init_type_def.html#a1bf680c4505cbdbea60ad80ac8bcffa1">  191</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d___init_type_def.html#a1bf680c4505cbdbea60ad80ac8bcffa1">EccComputation</a>;         </div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___init_type_def.html#a310984983dbe468607271b45d2125e9b">  194</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d___init_type_def.html#a310984983dbe468607271b45d2125e9b">ECCPageSize</a>;            </div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___init_type_def.html#a467cce8eecfadcce312b61bd997ff76c">  197</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d___init_type_def.html#a467cce8eecfadcce312b61bd997ff76c">TCLRSetupTime</a>;          </div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___init_type_def.html#aeef4bcd36dfdb1ee0c0207502eb1e43c">  201</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d___init_type_def.html#aeef4bcd36dfdb1ee0c0207502eb1e43c">TARSetupTime</a>;           </div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;}<a class="code" href="struct_f_s_m_c___n_a_n_d___init_type_def.html">FSMC_NAND_InitTypeDef</a>;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___p_c_c___timing_type_def.html">  210</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;{</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___p_c_c___timing_type_def.html#a7e0468b236ec8d70e51fd211f2ada302">  212</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c___timing_type_def.html#a7e0468b236ec8d70e51fd211f2ada302">SetupTime</a>;            </div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___p_c_c___timing_type_def.html#a7036dba0ce8783bf375dd6381ea4aaf8">  218</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c___timing_type_def.html#a7036dba0ce8783bf375dd6381ea4aaf8">WaitSetupTime</a>;        </div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___p_c_c___timing_type_def.html#a1094384c2a8e6943ab314a78c7a43b0b">  224</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c___timing_type_def.html#a1094384c2a8e6943ab314a78c7a43b0b">HoldSetupTime</a>;        </div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___p_c_c___timing_type_def.html#a82d46332eb613e5fe57a28de63881286">  231</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c___timing_type_def.html#a82d46332eb613e5fe57a28de63881286">HiZSetupTime</a>;         </div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;}<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c___timing_type_def.html">FSMC_NAND_PCC_TimingTypeDef</a>;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___p_c_c_a_r_d___init_type_def.html">  242</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;{</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___p_c_c_a_r_d___init_type_def.html#a6713114b3c60f320f5be361417fab09f">  244</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___p_c_c_a_r_d___init_type_def.html#a6713114b3c60f320f5be361417fab09f">Waitfeature</a>;            </div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___p_c_c_a_r_d___init_type_def.html#aafd34f96600ad645c25087f61e8175ab">  247</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___p_c_c_a_r_d___init_type_def.html#aafd34f96600ad645c25087f61e8175ab">TCLRSetupTime</a>;          </div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___p_c_c_a_r_d___init_type_def.html#a68a54f4b2c92b8f4136285b76b3d2f16">  251</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___p_c_c_a_r_d___init_type_def.html#a68a54f4b2c92b8f4136285b76b3d2f16">TARSetupTime</a>;           </div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;}<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d___init_type_def.html">FSMC_PCCARD_InitTypeDef</a>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define FSMC_NORSRAM_BANK1                       0x00000000U</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define FSMC_NORSRAM_BANK2                       0x00000002U</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define FSMC_NORSRAM_BANK3                       0x00000004U</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define FSMC_NORSRAM_BANK4                       0x00000006U</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define FSMC_DATA_ADDRESS_MUX_DISABLE            0x00000000U</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define FSMC_DATA_ADDRESS_MUX_ENABLE             0x00000002U</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define FSMC_MEMORY_TYPE_SRAM                    0x00000000U</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define FSMC_MEMORY_TYPE_PSRAM                   0x00000004U</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define FSMC_MEMORY_TYPE_NOR                     0x00000008U</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define FSMC_NORSRAM_MEM_BUS_WIDTH_8             0x00000000U</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define FSMC_NORSRAM_MEM_BUS_WIDTH_16            0x00000010U</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define FSMC_NORSRAM_MEM_BUS_WIDTH_32            0x00000020U</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define FSMC_NORSRAM_FLASH_ACCESS_ENABLE         0x00000040U</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define FSMC_NORSRAM_FLASH_ACCESS_DISABLE        0x00000000U</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define FSMC_BURST_ACCESS_MODE_DISABLE           0x00000000U </span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define FSMC_BURST_ACCESS_MODE_ENABLE            0x00000100U</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define FSMC_WAIT_SIGNAL_POLARITY_LOW            0x00000000U</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define FSMC_WAIT_SIGNAL_POLARITY_HIGH           0x00000200U</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define FSMC_WRAP_MODE_DISABLE                   0x00000000U</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define FSMC_WRAP_MODE_ENABLE                    0x00000400U</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define FSMC_WAIT_TIMING_BEFORE_WS               0x00000000U</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define FSMC_WAIT_TIMING_DURING_WS               0x00000800U</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define FSMC_WRITE_OPERATION_DISABLE             0x00000000U</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define FSMC_WRITE_OPERATION_ENABLE              0x00001000U</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define FSMC_WAIT_SIGNAL_DISABLE                 0x00000000U</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define FSMC_WAIT_SIGNAL_ENABLE                  0x00002000U</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define FSMC_EXTENDED_MODE_DISABLE               0x00000000U</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define FSMC_EXTENDED_MODE_ENABLE                0x00004000U</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define FSMC_ASYNCHRONOUS_WAIT_DISABLE           0x00000000U</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define FSMC_ASYNCHRONOUS_WAIT_ENABLE            0x00008000U</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define FSMC_PAGE_SIZE_NONE           0x00000000U</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define FSMC_PAGE_SIZE_128            ((uint32_t)FSMC_BCR1_CPSIZE_0)</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define FSMC_PAGE_SIZE_256            ((uint32_t)FSMC_BCR1_CPSIZE_1)</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define FSMC_PAGE_SIZE_512            ((uint32_t)(FSMC_BCR1_CPSIZE_0 | FSMC_BCR1_CPSIZE_1))</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define FSMC_PAGE_SIZE_1024           ((uint32_t)FSMC_BCR1_CPSIZE_2)</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define FSMC_WRITE_FIFO_DISABLE           ((uint32_t)FSMC_BCR1_WFDIS)</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define FSMC_WRITE_FIFO_ENABLE            0x00000000U</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define FSMC_WRITE_BURST_DISABLE                 0x00000000U</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define FSMC_WRITE_BURST_ENABLE                  0x00080000U</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define FSMC_CONTINUOUS_CLOCK_SYNC_ONLY          0x00000000U</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define FSMC_CONTINUOUS_CLOCK_SYNC_ASYNC         0x00100000U</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define FSMC_ACCESS_MODE_A                        0x00000000U</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define FSMC_ACCESS_MODE_B                        0x10000000U </span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define FSMC_ACCESS_MODE_C                        0x20000000U</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define FSMC_ACCESS_MODE_D                        0x30000000U</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define FSMC_NAND_BANK2                          0x00000010U</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define FSMC_NAND_BANK3                          0x00000100U</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define FSMC_NAND_PCC_WAIT_FEATURE_DISABLE           0x00000000U</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define FSMC_NAND_PCC_WAIT_FEATURE_ENABLE            0x00000002U</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define FSMC_PCR_MEMORY_TYPE_PCCARD        0x00000000U</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define FSMC_PCR_MEMORY_TYPE_NAND          0x00000008U</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define FSMC_NAND_PCC_MEM_BUS_WIDTH_8                0x00000000U</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define FSMC_NAND_PCC_MEM_BUS_WIDTH_16               0x00000010U</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define FSMC_NAND_ECC_DISABLE                    0x00000000U</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define FSMC_NAND_ECC_ENABLE                     0x00000040U</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define FSMC_NAND_ECC_PAGE_SIZE_256BYTE          0x00000000U</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define FSMC_NAND_ECC_PAGE_SIZE_512BYTE          0x00020000U</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define FSMC_NAND_ECC_PAGE_SIZE_1024BYTE         0x00040000U</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define FSMC_NAND_ECC_PAGE_SIZE_2048BYTE         0x00060000U</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define FSMC_NAND_ECC_PAGE_SIZE_4096BYTE         0x00080000U</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define FSMC_NAND_ECC_PAGE_SIZE_8192BYTE         0x000A0000U</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define FSMC_IT_RISING_EDGE                0x00000008U</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define FSMC_IT_LEVEL                      0x00000010U</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define FSMC_IT_FALLING_EDGE               0x00000020U</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define FSMC_IT_REFRESH_ERROR              0x00004000U</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define FSMC_FLAG_RISING_EDGE                    0x00000001U</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define FSMC_FLAG_LEVEL                          0x00000002U</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define FSMC_FLAG_FALLING_EDGE                   0x00000004U</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define FSMC_FLAG_FEMPT                          0x00000040U</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define FSMC_NORSRAM_TypeDef                  FSMC_Bank1_TypeDef</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define FSMC_NORSRAM_EXTENDED_TypeDef         FSMC_Bank1E_TypeDef</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define FSMC_NAND_TypeDef                     FSMC_Bank2_3_TypeDef</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define FSMC_PCCARD_TypeDef                   FSMC_Bank4_TypeDef</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define FSMC_NORSRAM_DEVICE                   FSMC_Bank1</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define FSMC_NORSRAM_EXTENDED_DEVICE          FSMC_Bank1E</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define FSMC_NAND_DEVICE                      FSMC_Bank2_3</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define FSMC_PCCARD_DEVICE                    FSMC_Bank4</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_MEM_BUS_WIDTH_8           FSMC_NORSRAM_MEM_BUS_WIDTH_8</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_MEM_BUS_WIDTH_16          FSMC_NORSRAM_MEM_BUS_WIDTH_16</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_MEM_BUS_WIDTH_32          FSMC_NORSRAM_MEM_BUS_WIDTH_32</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_TypeDef                   FSMC_NORSRAM_TypeDef</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_EXTENDED_TypeDef          FSMC_NORSRAM_EXTENDED_TypeDef</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_InitTypeDef               FSMC_NORSRAM_InitTypeDef</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_TimingTypeDef             FSMC_NORSRAM_TimingTypeDef</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_Init                      FSMC_NORSRAM_Init</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_Timing_Init               FSMC_NORSRAM_Timing_Init</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_Extended_Timing_Init      FSMC_NORSRAM_Extended_Timing_Init</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_DeInit                    FSMC_NORSRAM_DeInit</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_WriteOperation_Enable     FSMC_NORSRAM_WriteOperation_Enable</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_WriteOperation_Disable    FSMC_NORSRAM_WriteOperation_Disable</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define __FMC_NORSRAM_ENABLE                  __FSMC_NORSRAM_ENABLE</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define __FMC_NORSRAM_DISABLE                 __FSMC_NORSRAM_DISABLE </span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define FMC_NAND_InitTypeDef                  FSMC_NAND_InitTypeDef</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define FMC_PCCARD_InitTypeDef                FSMC_PCCARD_InitTypeDef</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define FMC_NAND_PCC_TimingTypeDef            FSMC_NAND_PCC_TimingTypeDef</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define FMC_NAND_Init                         FSMC_NAND_Init</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define FMC_NAND_CommonSpace_Timing_Init      FSMC_NAND_CommonSpace_Timing_Init</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define FMC_NAND_AttributeSpace_Timing_Init   FSMC_NAND_AttributeSpace_Timing_Init</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define FMC_NAND_DeInit                       FSMC_NAND_DeInit</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define FMC_NAND_ECC_Enable                   FSMC_NAND_ECC_Enable</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define FMC_NAND_ECC_Disable                  FSMC_NAND_ECC_Disable</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define FMC_NAND_GetECC                       FSMC_NAND_GetECC</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define FMC_PCCARD_Init                       FSMC_PCCARD_Init</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define FMC_PCCARD_CommonSpace_Timing_Init    FSMC_PCCARD_CommonSpace_Timing_Init</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define FMC_PCCARD_AttributeSpace_Timing_Init FSMC_PCCARD_AttributeSpace_Timing_Init</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define FMC_PCCARD_IOSpace_Timing_Init        FSMC_PCCARD_IOSpace_Timing_Init</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define FMC_PCCARD_DeInit                     FSMC_PCCARD_DeInit</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define __FMC_NAND_ENABLE                     __FSMC_NAND_ENABLE</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define __FMC_NAND_DISABLE                    __FSMC_NAND_DISABLE</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define __FMC_PCCARD_ENABLE                   __FSMC_PCCARD_ENABLE</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define __FMC_PCCARD_DISABLE                  __FSMC_PCCARD_DISABLE</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define __FMC_NAND_ENABLE_IT                  __FSMC_NAND_ENABLE_IT</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define __FMC_NAND_DISABLE_IT                 __FSMC_NAND_DISABLE_IT</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define __FMC_NAND_GET_FLAG                   __FSMC_NAND_GET_FLAG</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define __FMC_NAND_CLEAR_FLAG                 __FSMC_NAND_CLEAR_FLAG</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define __FMC_PCCARD_ENABLE_IT                __FSMC_PCCARD_ENABLE_IT</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define __FMC_PCCARD_DISABLE_IT               __FSMC_PCCARD_DISABLE_IT</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define __FMC_PCCARD_GET_FLAG                 __FSMC_PCCARD_GET_FLAG</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define __FMC_PCCARD_CLEAR_FLAG               __FSMC_PCCARD_CLEAR_FLAG</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_TypeDef                   FSMC_NORSRAM_TypeDef</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_EXTENDED_TypeDef          FSMC_NORSRAM_EXTENDED_TypeDef</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define FMC_NAND_TypeDef                      FSMC_NAND_TypeDef</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define FMC_PCCARD_TypeDef                    FSMC_PCCARD_TypeDef</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_DEVICE                    FSMC_NORSRAM_DEVICE</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_EXTENDED_DEVICE           FSMC_NORSRAM_EXTENDED_DEVICE  </span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define FMC_NAND_DEVICE                       FSMC_NAND_DEVICE</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define FMC_PCCARD_DEVICE                     FSMC_PCCARD_DEVICE </span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define FMC_NAND_BANK2                        FSMC_NAND_BANK2</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_BANK1                     FSMC_NORSRAM_BANK1    </span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_BANK2                     FSMC_NORSRAM_BANK2    </span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define FMC_NORSRAM_BANK3                     FSMC_NORSRAM_BANK3</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define FMC_IT_RISING_EDGE                    FSMC_IT_RISING_EDGE</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define FMC_IT_LEVEL                          FSMC_IT_LEVEL</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define FMC_IT_FALLING_EDGE                   FSMC_IT_FALLING_EDGE</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define FMC_IT_REFRESH_ERROR                  FSMC_IT_REFRESH_ERROR</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define FMC_FLAG_RISING_EDGE                  FSMC_FLAG_RISING_EDGE</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define FMC_FLAG_LEVEL                        FSMC_FLAG_LEVEL</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define FMC_FLAG_FALLING_EDGE                 FSMC_FLAG_FALLING_EDGE</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define FMC_FLAG_FEMPT                        FSMC_FLAG_FEMPT</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">/* Private macro -------------------------------------------------------------*/</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define __FSMC_NORSRAM_ENABLE(__INSTANCE__, __BANK__)  ((__INSTANCE__)-&gt;BTCR[(__BANK__)] |= FSMC_BCR1_MBKEN)</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define __FSMC_NORSRAM_DISABLE(__INSTANCE__, __BANK__) ((__INSTANCE__)-&gt;BTCR[(__BANK__)] &amp;= ~FSMC_BCR1_MBKEN)  </span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define __FSMC_NAND_ENABLE(__INSTANCE__, __BANK__)  (((__BANK__) == FSMC_NAND_BANK2)? ((__INSTANCE__)-&gt;PCR2 |= FSMC_PCR2_PBKEN): \</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">                                                    ((__INSTANCE__)-&gt;PCR3 |= FSMC_PCR3_PBKEN))</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define __FSMC_NAND_DISABLE(__INSTANCE__, __BANK__) (((__BANK__) == FSMC_NAND_BANK2)? ((__INSTANCE__)-&gt;PCR2 &amp;= ~FSMC_PCR2_PBKEN): \</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">                                                   ((__INSTANCE__)-&gt;PCR3 &amp;= ~FSMC_PCR3_PBKEN))</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define __FSMC_PCCARD_ENABLE(__INSTANCE__)  ((__INSTANCE__)-&gt;PCR4 |= FSMC_PCR4_PBKEN)</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define __FSMC_PCCARD_DISABLE(__INSTANCE__) ((__INSTANCE__)-&gt;PCR4 &amp;= ~FSMC_PCR4_PBKEN)</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define __FSMC_NAND_ENABLE_IT(__INSTANCE__, __BANK__, __INTERRUPT__)  (((__BANK__) == FSMC_NAND_BANK2)? ((__INSTANCE__)-&gt;SR2 |= (__INTERRUPT__)): \</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">                                                                                                         ((__INSTANCE__)-&gt;SR3 |= (__INTERRUPT__)))</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define __FSMC_NAND_DISABLE_IT(__INSTANCE__, __BANK__, __INTERRUPT__)  (((__BANK__) == FSMC_NAND_BANK2)? ((__INSTANCE__)-&gt;SR2 &amp;= ~(__INTERRUPT__)): \</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">                                                                                                          ((__INSTANCE__)-&gt;SR3 &amp;= ~(__INTERRUPT__))) </span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define __FSMC_NAND_GET_FLAG(__INSTANCE__, __BANK__, __FLAG__)  (((__BANK__) == FSMC_NAND_BANK2)? (((__INSTANCE__)-&gt;SR2 &amp;(__FLAG__)) == (__FLAG__)): \</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">                                                                                                   (((__INSTANCE__)-&gt;SR3 &amp;(__FLAG__)) == (__FLAG__)))</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define __FSMC_NAND_CLEAR_FLAG(__INSTANCE__, __BANK__, __FLAG__)  (((__BANK__) == FSMC_NAND_BANK2)? ((__INSTANCE__)-&gt;SR2 &amp;= ~(__FLAG__)): \</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">                                                                                                     ((__INSTANCE__)-&gt;SR3 &amp;= ~(__FLAG__))) </span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define __FSMC_PCCARD_ENABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)-&gt;SR4 |= (__INTERRUPT__))</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define __FSMC_PCCARD_DISABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)-&gt;SR4 &amp;= ~(__INTERRUPT__)) </span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define __FSMC_PCCARD_GET_FLAG(__INSTANCE__, __FLAG__)  (((__INSTANCE__)-&gt;SR4 &amp;(__FLAG__)) == (__FLAG__))</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define __FSMC_PCCARD_CLEAR_FLAG(__INSTANCE__, __FLAG__)  ((__INSTANCE__)-&gt;SR4 &amp;= ~(__FLAG__))</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define IS_FSMC_NORSRAM_BANK(__BANK__) (((__BANK__) == FSMC_NORSRAM_BANK1) || \</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">                                        ((__BANK__) == FSMC_NORSRAM_BANK2) || \</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">                                        ((__BANK__) == FSMC_NORSRAM_BANK3) || \</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">                                        ((__BANK__) == FSMC_NORSRAM_BANK4))</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define IS_FSMC_MUX(__MUX__) (((__MUX__) == FSMC_DATA_ADDRESS_MUX_DISABLE) || \</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">                              ((__MUX__) == FSMC_DATA_ADDRESS_MUX_ENABLE))</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define IS_FSMC_MEMORY(__MEMORY__) (((__MEMORY__) == FSMC_MEMORY_TYPE_SRAM) || \</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">                                    ((__MEMORY__) == FSMC_MEMORY_TYPE_PSRAM)|| \</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">                                    ((__MEMORY__) == FSMC_MEMORY_TYPE_NOR))</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">#define IS_FSMC_NORSRAM_MEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FSMC_NORSRAM_MEM_BUS_WIDTH_8)  || \</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">                                                 ((__WIDTH__) == FSMC_NORSRAM_MEM_BUS_WIDTH_16) || \</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">                                                 ((__WIDTH__) == FSMC_NORSRAM_MEM_BUS_WIDTH_32))</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define IS_FSMC_ACCESS_MODE(__MODE__) (((__MODE__) == FSMC_ACCESS_MODE_A) || \</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">                                       ((__MODE__) == FSMC_ACCESS_MODE_B) || \</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">                                       ((__MODE__) == FSMC_ACCESS_MODE_C) || \</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">                                       ((__MODE__) == FSMC_ACCESS_MODE_D))</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define IS_FSMC_NAND_BANK(BANK) (((BANK) == FSMC_NAND_BANK2) || \</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">                                ((BANK) == FSMC_NAND_BANK3))</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define IS_FSMC_WAIT_FEATURE(FEATURE) (((FEATURE) == FSMC_NAND_PCC_WAIT_FEATURE_DISABLE) || \</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">                                      ((FEATURE) == FSMC_NAND_PCC_WAIT_FEATURE_ENABLE))</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define IS_FSMC_NAND_MEMORY_WIDTH(WIDTH) (((WIDTH) == FSMC_NAND_PCC_MEM_BUS_WIDTH_8) || \</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">                                         ((WIDTH) == FSMC_NAND_PCC_MEM_BUS_WIDTH_16))</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define IS_FSMC_ECC_STATE(STATE) (((STATE) == FSMC_NAND_ECC_DISABLE) || \</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">                                 ((STATE) == FSMC_NAND_ECC_ENABLE))</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define IS_FSMC_ECCPAGE_SIZE(SIZE) (((SIZE) == FSMC_NAND_ECC_PAGE_SIZE_256BYTE)  || \</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">                                   ((SIZE) == FSMC_NAND_ECC_PAGE_SIZE_512BYTE)  || \</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">                                   ((SIZE) == FSMC_NAND_ECC_PAGE_SIZE_1024BYTE) || \</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">                                   ((SIZE) == FSMC_NAND_ECC_PAGE_SIZE_2048BYTE) || \</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">                                   ((SIZE) == FSMC_NAND_ECC_PAGE_SIZE_4096BYTE) || \</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">                                   ((SIZE) == FSMC_NAND_ECC_PAGE_SIZE_8192BYTE))</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define IS_FSMC_TCLR_TIME(TIME) ((TIME) &lt;= 255U)</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define IS_FSMC_TAR_TIME(TIME) ((TIME) &lt;= 255U)</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define IS_FSMC_SETUP_TIME(TIME) ((TIME) &lt;= 255U)</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define IS_FSMC_WAIT_TIME(TIME) ((TIME) &lt;= 255U)</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define IS_FSMC_HOLD_TIME(TIME) ((TIME) &lt;= 255U)</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define IS_FSMC_HIZ_TIME(TIME) ((TIME) &lt;= 255U)</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define IS_FSMC_NORSRAM_DEVICE(__INSTANCE__) ((__INSTANCE__) == FSMC_NORSRAM_DEVICE)</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define IS_FSMC_NORSRAM_EXTENDED_DEVICE(__INSTANCE__) ((__INSTANCE__) == FSMC_NORSRAM_EXTENDED_DEVICE)</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define IS_FSMC_NAND_DEVICE(INSTANCE) ((INSTANCE) == FSMC_NAND_DEVICE)</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define IS_FSMC_PCCARD_DEVICE(INSTANCE) ((INSTANCE) == FSMC_PCCARD_DEVICE)</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define IS_FSMC_BURSTMODE(__STATE__) (((__STATE__) == FSMC_BURST_ACCESS_MODE_DISABLE) || \</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">                                      ((__STATE__) == FSMC_BURST_ACCESS_MODE_ENABLE))</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define IS_FSMC_WAIT_POLARITY(__POLARITY__) (((__POLARITY__) == FSMC_WAIT_SIGNAL_POLARITY_LOW) || \</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">                                             ((__POLARITY__) == FSMC_WAIT_SIGNAL_POLARITY_HIGH))</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define IS_FSMC_WRAP_MODE(__MODE__) (((__MODE__) == FSMC_WRAP_MODE_DISABLE) || \</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">                                     ((__MODE__) == FSMC_WRAP_MODE_ENABLE)) </span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define IS_FSMC_WAIT_SIGNAL_ACTIVE(__ACTIVE__) (((__ACTIVE__) == FSMC_WAIT_TIMING_BEFORE_WS) || \</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">                                                ((__ACTIVE__) == FSMC_WAIT_TIMING_DURING_WS)) </span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define IS_FSMC_WRITE_OPERATION(__OPERATION__) (((__OPERATION__) == FSMC_WRITE_OPERATION_DISABLE) || \</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">                                                ((__OPERATION__) == FSMC_WRITE_OPERATION_ENABLE))</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define IS_FSMC_WAITE_SIGNAL(__SIGNAL__) (((__SIGNAL__) == FSMC_WAIT_SIGNAL_DISABLE) || \</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">                                          ((__SIGNAL__) == FSMC_WAIT_SIGNAL_ENABLE)) </span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define IS_FSMC_EXTENDED_MODE(__MODE__) (((__MODE__) == FSMC_EXTENDED_MODE_DISABLE) || \</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">                                         ((__MODE__) == FSMC_EXTENDED_MODE_ENABLE))</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define IS_FSMC_ASYNWAIT(__STATE__) (((__STATE__) == FSMC_ASYNCHRONOUS_WAIT_DISABLE) || \</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">                                     ((__STATE__) == FSMC_ASYNCHRONOUS_WAIT_ENABLE))</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define IS_FSMC_DATA_LATENCY(__LATENCY__) (((__LATENCY__) &gt; 1U) &amp;&amp; ((__LATENCY__) &lt;= 17U))</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define IS_FSMC_WRITE_BURST(__BURST__) (((__BURST__) == FSMC_WRITE_BURST_DISABLE) || \</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">                                        ((__BURST__) == FSMC_WRITE_BURST_ENABLE)) </span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define IS_FSMC_ADDRESS_SETUP_TIME(__TIME__) ((__TIME__) &lt;= 15U)</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define IS_FSMC_ADDRESS_HOLD_TIME(__TIME__) (((__TIME__) &gt; 0U) &amp;&amp; ((__TIME__) &lt;= 15U))</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define IS_FSMC_DATASETUP_TIME(__TIME__) (((__TIME__) &gt; 0U) &amp;&amp; ((__TIME__) &lt;= 255U))</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define IS_FSMC_TURNAROUND_TIME(__TIME__) ((__TIME__) &lt;= 15U)</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#define IS_FSMC_CONTINOUS_CLOCK(CCLOCK) (((CCLOCK) == FSMC_CONTINUOUS_CLOCK_SYNC_ONLY) || \</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">                                         ((CCLOCK) == FSMC_CONTINUOUS_CLOCK_SYNC_ASYNC))</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define IS_FSMC_CLK_DIV(DIV) (((DIV) &gt; 1U) &amp;&amp; ((DIV) &lt;= 16U))</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define IS_FSMC_PAGESIZE(SIZE) (((SIZE) == FSMC_PAGE_SIZE_NONE) || \</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">                                ((SIZE) == FSMC_PAGE_SIZE_128)  || \</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">                                ((SIZE) == FSMC_PAGE_SIZE_256)  || \</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">                                ((SIZE) == FSMC_PAGE_SIZE_512)  || \</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">                                ((SIZE) == FSMC_PAGE_SIZE_1024))</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define IS_FSMC_WRITE_FIFO(FIFO) (((FIFO) == FSMC_WRITE_FIFO_DISABLE) || \</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">                                  ((FIFO) == FSMC_WRITE_FIFO_ENABLE))</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">/* Private functions ---------------------------------------------------------*/</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef *Init);</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;HAL_StatusTypeDef  FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def.html">FSMC_NORSRAM_TimingTypeDef</a> *Timing, uint32_t Bank);</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def.html">FSMC_NORSRAM_TimingTypeDef</a> *Timing, uint32_t Bank, uint32_t ExtendedMode);</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;HAL_StatusTypeDef  FSMC_NORSRAM_DeInit(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank);</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;HAL_StatusTypeDef  FSMC_NORSRAM_WriteOperation_Enable(FSMC_NORSRAM_TypeDef *Device, uint32_t Bank);</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;HAL_StatusTypeDef  FSMC_NORSRAM_WriteOperation_Disable(FSMC_NORSRAM_TypeDef *Device, uint32_t Bank);</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;HAL_StatusTypeDef  FSMC_NAND_Init(FSMC_NAND_TypeDef *Device, <a class="code" href="struct_f_s_m_c___n_a_n_d___init_type_def.html">FSMC_NAND_InitTypeDef</a> *Init);</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;HAL_StatusTypeDef  FSMC_NAND_CommonSpace_Timing_Init(FSMC_NAND_TypeDef *Device, <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c___timing_type_def.html">FSMC_NAND_PCC_TimingTypeDef</a> *Timing, uint32_t Bank);</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;HAL_StatusTypeDef  FSMC_NAND_AttributeSpace_Timing_Init(FSMC_NAND_TypeDef *Device, <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c___timing_type_def.html">FSMC_NAND_PCC_TimingTypeDef</a> *Timing, uint32_t Bank);</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;HAL_StatusTypeDef  FSMC_NAND_DeInit(FSMC_NAND_TypeDef *Device, uint32_t Bank);</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;HAL_StatusTypeDef  FSMC_NAND_ECC_Enable(FSMC_NAND_TypeDef *Device, uint32_t Bank);</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;HAL_StatusTypeDef  FSMC_NAND_ECC_Disable(FSMC_NAND_TypeDef *Device, uint32_t Bank);</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;HAL_StatusTypeDef  FSMC_NAND_GetECC(FSMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank, uint32_t Timeout);</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;HAL_StatusTypeDef  FSMC_PCCARD_Init(FSMC_PCCARD_TypeDef *Device, <a class="code" href="struct_f_s_m_c___p_c_c_a_r_d___init_type_def.html">FSMC_PCCARD_InitTypeDef</a> *Init);</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;HAL_StatusTypeDef  FSMC_PCCARD_CommonSpace_Timing_Init(FSMC_PCCARD_TypeDef *Device, <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c___timing_type_def.html">FSMC_NAND_PCC_TimingTypeDef</a> *Timing);</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;HAL_StatusTypeDef  FSMC_PCCARD_AttributeSpace_Timing_Init(FSMC_PCCARD_TypeDef *Device, <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c___timing_type_def.html">FSMC_NAND_PCC_TimingTypeDef</a> *Timing);</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;HAL_StatusTypeDef  FSMC_PCCARD_IOSpace_Timing_Init(FSMC_PCCARD_TypeDef *Device, <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c___timing_type_def.html">FSMC_NAND_PCC_TimingTypeDef</a> *Timing); </div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;HAL_StatusTypeDef  FSMC_PCCARD_DeInit(FSMC_PCCARD_TypeDef *Device);</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;}</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F4xx_LL_FSMC_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="struct_f_s_m_c___n_a_n_d___p_c_c___timing_type_def_html_a7036dba0ce8783bf375dd6381ea4aaf8"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c___timing_type_def.html#a7036dba0ce8783bf375dd6381ea4aaf8">FSMC_NAND_PCC_TimingTypeDef::WaitSetupTime</a></div><div class="ttdeci">uint32_t WaitSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fsmc.h:218</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def_html_aee6ddb527aa70d2be1b5662a2f74ca9f"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def.html#aee6ddb527aa70d2be1b5662a2f74ca9f">FSMC_NORSRAM_TimingTypeDef::AddressSetupTime</a></div><div class="ttdeci">uint32_t AddressSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fsmc.h:137</div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___init_type_def_html_a467cce8eecfadcce312b61bd997ff76c"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___init_type_def.html#a467cce8eecfadcce312b61bd997ff76c">FSMC_NAND_InitTypeDef::TCLRSetupTime</a></div><div class="ttdeci">uint32_t TCLRSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fsmc.h:197</div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___init_type_def_html_a1bf680c4505cbdbea60ad80ac8bcffa1"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___init_type_def.html#a1bf680c4505cbdbea60ad80ac8bcffa1">FSMC_NAND_InitTypeDef::EccComputation</a></div><div class="ttdeci">uint32_t EccComputation</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fsmc.h:191</div></div>
<div class="ttc" id="stm32f4xx__hal__def_8h_html"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html">stm32f4xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions.</div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___init_type_def_html_a310984983dbe468607271b45d2125e9b"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___init_type_def.html#a310984983dbe468607271b45d2125e9b">FSMC_NAND_InitTypeDef::ECCPageSize</a></div><div class="ttdeci">uint32_t ECCPageSize</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fsmc.h:194</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def_html_af5ce05d20221a137cfb8deb0f51b3ce4"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def.html#af5ce05d20221a137cfb8deb0f51b3ce4">FSMC_NORSRAM_TimingTypeDef::BusTurnAroundDuration</a></div><div class="ttdeci">uint32_t BusTurnAroundDuration</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fsmc.h:153</div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d___init_type_def_html_a68a54f4b2c92b8f4136285b76b3d2f16"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d___init_type_def.html#a68a54f4b2c92b8f4136285b76b3d2f16">FSMC_PCCARD_InitTypeDef::TARSetupTime</a></div><div class="ttdeci">uint32_t TARSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fsmc.h:251</div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___p_c_c___timing_type_def_html_a82d46332eb613e5fe57a28de63881286"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c___timing_type_def.html#a82d46332eb613e5fe57a28de63881286">FSMC_NAND_PCC_TimingTypeDef::HiZSetupTime</a></div><div class="ttdeci">uint32_t HiZSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fsmc.h:231</div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d___init_type_def_html"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d___init_type_def.html">FSMC_PCCARD_InitTypeDef</a></div><div class="ttdoc">FSMC NAND Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fsmc.h:242</div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___init_type_def_html_a3f42d224f90f1c6e36be06efd92f40d7"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___init_type_def.html#a3f42d224f90f1c6e36be06efd92f40d7">FSMC_NAND_InitTypeDef::Waitfeature</a></div><div class="ttdeci">uint32_t Waitfeature</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fsmc.h:185</div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___p_c_c___timing_type_def_html"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c___timing_type_def.html">FSMC_NAND_PCC_TimingTypeDef</a></div><div class="ttdoc">FSMC NAND/PCCARD Timing parameters structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fsmc.h:210</div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d___init_type_def_html_aafd34f96600ad645c25087f61e8175ab"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d___init_type_def.html#aafd34f96600ad645c25087f61e8175ab">FSMC_PCCARD_InitTypeDef::TCLRSetupTime</a></div><div class="ttdeci">uint32_t TCLRSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fsmc.h:247</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def_html_a34498a141a5dd5a8ab20f02bab33daf5"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def.html#a34498a141a5dd5a8ab20f02bab33daf5">FSMC_NORSRAM_TimingTypeDef::DataLatency</a></div><div class="ttdeci">uint32_t DataLatency</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fsmc.h:163</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def_html_ab80fb9ece7ec3d4b3646b69f0a942a73"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def.html#ab80fb9ece7ec3d4b3646b69f0a942a73">FSMC_NORSRAM_TimingTypeDef::AccessMode</a></div><div class="ttdeci">uint32_t AccessMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fsmc.h:171</div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___init_type_def_html"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___init_type_def.html">FSMC_NAND_InitTypeDef</a></div><div class="ttdoc">FSMC NAND Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fsmc.h:180</div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___init_type_def_html_aa77d310fbb8987a9010a8c17e41284c1"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___init_type_def.html#aa77d310fbb8987a9010a8c17e41284c1">FSMC_NAND_InitTypeDef::NandBank</a></div><div class="ttdeci">uint32_t NandBank</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fsmc.h:182</div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d___init_type_def_html_a6713114b3c60f320f5be361417fab09f"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d___init_type_def.html#a6713114b3c60f320f5be361417fab09f">FSMC_PCCARD_InitTypeDef::Waitfeature</a></div><div class="ttdeci">uint32_t Waitfeature</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fsmc.h:244</div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___p_c_c___timing_type_def_html_a7e0468b236ec8d70e51fd211f2ada302"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c___timing_type_def.html#a7e0468b236ec8d70e51fd211f2ada302">FSMC_NAND_PCC_TimingTypeDef::SetupTime</a></div><div class="ttdeci">uint32_t SetupTime</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fsmc.h:212</div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___init_type_def_html_a714e6dbc36def67d7d145077ddd2f95a"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___init_type_def.html#a714e6dbc36def67d7d145077ddd2f95a">FSMC_NAND_InitTypeDef::MemoryDataWidth</a></div><div class="ttdeci">uint32_t MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fsmc.h:188</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def_html"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def.html">FSMC_NORSRAM_TimingTypeDef</a></div><div class="ttdoc">FSMC NORSRAM Timing parameters structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fsmc.h:135</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def_html_a1c5874d7444913aad5afe657c5219116"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def.html#a1c5874d7444913aad5afe657c5219116">FSMC_NORSRAM_TimingTypeDef::CLKDivision</a></div><div class="ttdeci">uint32_t CLKDivision</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fsmc.h:158</div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___p_c_c___timing_type_def_html_a1094384c2a8e6943ab314a78c7a43b0b"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c___timing_type_def.html#a1094384c2a8e6943ab314a78c7a43b0b">FSMC_NAND_PCC_TimingTypeDef::HoldSetupTime</a></div><div class="ttdeci">uint32_t HoldSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fsmc.h:224</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def_html_abd769eeda5bc83f78cb219c6c46b31cc"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def.html#abd769eeda5bc83f78cb219c6c46b31cc">FSMC_NORSRAM_TimingTypeDef::DataSetupTime</a></div><div class="ttdeci">uint32_t DataSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fsmc.h:147</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def_html_a89cd007cff0d3c211eda49492ba54a56"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m___timing_type_def.html#a89cd007cff0d3c211eda49492ba54a56">FSMC_NORSRAM_TimingTypeDef::AddressHoldTime</a></div><div class="ttdeci">uint32_t AddressHoldTime</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fsmc.h:142</div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___init_type_def_html_aeef4bcd36dfdb1ee0c0207502eb1e43c"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___init_type_def.html#aeef4bcd36dfdb1ee0c0207502eb1e43c">FSMC_NAND_InitTypeDef::TARSetupTime</a></div><div class="ttdeci">uint32_t TARSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_fsmc.h:201</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
