Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov  3 14:08:31 2024
| Host         : DESKTOP-A2880NV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Adder_timing_summary_routed.rpt -pb Adder_timing_summary_routed.pb -rpx Adder_timing_summary_routed.rpx -warn_on_violation
| Design       : Adder
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C_in
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.406ns  (logic 5.013ns (37.392%)  route 8.393ns (62.608%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  C_in (IN)
                         net (fo=0)                   0.000     0.000    C_in
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  C_in_IBUF_inst/O
                         net (fo=3, routed)           4.913     5.895    C_in_IBUF
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.124     6.019 r  C_out_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.809     6.828    C_out_OBUF_inst_i_2_n_0
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.152     6.980 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.671     9.651    S_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.755    13.406 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.406    S[2]
    J13                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_in
                            (input port)
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.012ns  (logic 4.782ns (36.749%)  route 8.231ns (63.251%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  C_in (IN)
                         net (fo=0)                   0.000     0.000    C_in
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  C_in_IBUF_inst/O
                         net (fo=3, routed)           4.913     5.895    C_in_IBUF
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.124     6.019 r  C_out_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.811     6.831    C_out_OBUF_inst_i_2_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I3_O)        0.124     6.955 r  overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.506     9.461    overflow_OBUF
    V17                  OBUF (Prop_obuf_I_O)         3.552    13.012 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000    13.012    overflow
    V17                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_in
                            (input port)
  Destination:            C_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.414ns  (logic 5.018ns (40.422%)  route 7.396ns (59.578%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  C_in (IN)
                         net (fo=0)                   0.000     0.000    C_in
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  C_in_IBUF_inst/O
                         net (fo=3, routed)           4.913     5.895    C_in_IBUF
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.124     6.019 r  C_out_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.811     6.831    C_out_OBUF_inst_i_2_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I2_O)        0.152     6.983 r  C_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.671     8.654    C_out_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.760    12.414 r  C_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.414    C_out
    R18                                                               r  C_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_in
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.172ns  (logic 4.781ns (39.275%)  route 7.392ns (60.725%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  C_in (IN)
                         net (fo=0)                   0.000     0.000    C_in
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  C_in_IBUF_inst/O
                         net (fo=3, routed)           4.913     5.895    C_in_IBUF
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.124     6.019 r  C_out_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.809     6.828    C_out_OBUF_inst_i_2_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I0_O)        0.124     6.952 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.670     8.622    S_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    12.172 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.172    S[3]
    N14                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_in
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.071ns  (logic 4.626ns (38.327%)  route 7.445ns (61.673%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  C_in (IN)
                         net (fo=0)                   0.000     0.000    C_in
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  C_in_IBUF_inst/O
                         net (fo=3, routed)           4.938     5.920    C_in_IBUF
    SLICE_X0Y87          LUT3 (Prop_lut3_I1_O)        0.124     6.044 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.506     8.551    S_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.071 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.071    S[0]
    H17                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_in
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.912ns  (logic 4.869ns (40.876%)  route 7.043ns (59.124%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  C_in (IN)
                         net (fo=0)                   0.000     0.000    C_in
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  C_in_IBUF_inst/O
                         net (fo=3, routed)           4.913     5.895    C_in_IBUF
    SLICE_X0Y87          LUT5 (Prop_lut5_I2_O)        0.150     6.045 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.130     8.175    S_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.737    11.912 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.912    S[1]
    K15                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Y[3]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.394ns  (logic 1.572ns (65.644%)  route 0.823ns (34.356%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  Y[3] (IN)
                         net (fo=0)                   0.000     0.000    Y[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  Y_IBUF[3]_inst/O
                         net (fo=3, routed)           0.487     0.763    Y_IBUF[3]
    SLICE_X0Y85          LUT5 (Prop_lut5_I3_O)        0.045     0.808 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.336     1.143    S_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.394 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.394    S[3]
    N14                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[3]
                            (input port)
  Destination:            C_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.640ns (66.804%)  route 0.815ns (33.196%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  Y[3] (IN)
                         net (fo=0)                   0.000     0.000    Y[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  Y_IBUF[3]_inst/O
                         net (fo=3, routed)           0.478     0.753    Y_IBUF[3]
    SLICE_X0Y85          LUT5 (Prop_lut5_I0_O)        0.045     0.798 r  C_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.337     1.135    C_out_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.319     2.455 r  C_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.455    C_out
    R18                                                               r  C_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[1]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.511ns  (logic 1.611ns (64.167%)  route 0.900ns (35.833%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  Y[1] (IN)
                         net (fo=0)                   0.000     0.000    Y[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  Y_IBUF[1]_inst/O
                         net (fo=2, routed)           0.371     0.636    Y_IBUF[1]
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.048     0.684 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.529     1.213    S_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.298     2.511 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.511    S[1]
    K15                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[0]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.717ns  (logic 1.527ns (56.191%)  route 1.190ns (43.809%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  Y[0] (IN)
                         net (fo=0)                   0.000     0.000    Y[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  Y_IBUF[0]_inst/O
                         net (fo=3, routed)           0.509     0.769    Y_IBUF[0]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.045     0.814 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.681     1.496    S_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.717 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.717    S[0]
    H17                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[3]
                            (input port)
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.573ns (57.290%)  route 1.173ns (42.710%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  Y[3] (IN)
                         net (fo=0)                   0.000     0.000    Y[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  Y_IBUF[3]_inst/O
                         net (fo=3, routed)           0.478     0.753    Y_IBUF[3]
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.045     0.798 r  overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.695     1.493    overflow_OBUF
    V17                  OBUF (Prop_obuf_I_O)         1.252     2.746 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000     2.746    overflow
    V17                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[2]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.890ns  (logic 1.612ns (55.789%)  route 1.278ns (44.211%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  X[2] (IN)
                         net (fo=0)                   0.000     0.000    X[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  X_IBUF[2]_inst/O
                         net (fo=4, routed)           0.519     0.772    X_IBUF[2]
    SLICE_X0Y85          LUT3 (Prop_lut3_I2_O)        0.044     0.816 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.758     1.575    S_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.315     2.890 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.890    S[2]
    J13                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------





