<us-patent-grant lang="EN" dtd-version="v4.2 2006-08-23" file="US07298436-20071120.XML" status="PRODUCTION" id="us-patent-grant" country="US" date-produced="20071106" date-publ="20071120">
<us-bibliographic-data-grant>
<publication-reference>
<document-id>
<country>US</country>
<doc-number>07298436</doc-number>
<kind>B2</kind>
<date>20071120</date>
</document-id>
</publication-reference>
<application-reference appl-type="utility">
<document-id>
<country>US</country>
<doc-number>10941520</doc-number>
<date>20040915</date>
</document-id>
</application-reference>
<us-application-series-code>10</us-application-series-code>
<priority-claims>
<priority-claim sequence="01" kind="national">
<country>JP</country>
<doc-number>2004-106150</doc-number>
<date>20040331</date>
</priority-claim>
</priority-claims>
<us-term-of-grant>
<us-term-extension>243</us-term-extension>
</us-term-of-grant>
<classifications-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>G</section>
<class>02</class>
<subclass>F</subclass>
<main-group>1</main-group>
<subgroup>1333</subgroup>
<symbol-position>F</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20071120</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
</classifications-ipcr>
<classification-national>
<country>US</country>
<main-classification>349110</main-classification>
<further-classification>349114</further-classification>
</classification-national>
<invention-title id="d0e71">Liquid crystal display substrate, method of manufacturing the same, and liquid crystal display device having the same</invention-title>
<references-cited>
<citation>
<patcit num="00001">
<document-id>
<country>US</country>
<doc-number>5724111</doc-number>
<kind>A</kind>
<name>Mizobata et al.</name>
<date>19980300</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00002">
<document-id>
<country>US</country>
<doc-number>6281952</doc-number>
<kind>B1</kind>
<name>Okamoto et al.</name>
<date>20010800</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>349 12</main-classification></classification-national>
</citation>
<citation>
<patcit num="00003">
<document-id>
<country>US</country>
<doc-number>6295109</doc-number>
<kind>B1</kind>
<name>Kubo et al.</name>
<date>20010900</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00004">
<document-id>
<country>US</country>
<doc-number>6757038</doc-number>
<kind>B2</kind>
<name>Kumagai et al.</name>
<date>20040600</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00005">
<document-id>
<country>US</country>
<doc-number>6985195</doc-number>
<kind>B1</kind>
<name>Kumagai et al.</name>
<date>20060100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00006">
<document-id>
<country>US</country>
<doc-number>2002/0140886</doc-number>
<kind>A1</kind>
<name>Sugiura et al.</name>
<date>20021000</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00007">
<document-id>
<country>JP</country>
<doc-number>5-232455</doc-number>
<date>19930900</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00008">
<document-id>
<country>JP</country>
<doc-number>8-338993</doc-number>
<date>19961200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00009">
<document-id>
<country>JP</country>
<doc-number>2002-221716</doc-number>
<date>20020800</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00010">
<document-id>
<country>JP</country>
<doc-number>2002-296585</doc-number>
<date>20021000</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00011">
<document-id>
<country>KR</country>
<doc-number>2000-0058153</doc-number>
<date>20000900</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00012">
<document-id>
<country>KR</country>
<doc-number>10-0283275</doc-number>
<date>20010300</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00013">
<document-id>
<country>KR</country>
<doc-number>10-2004-0024378</doc-number>
<date>20040300</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00014">
<document-id>
<country>KR</country>
<doc-number>10-2004-0025846</doc-number>
<date>20040300</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
</references-cited>
<number-of-claims>3</number-of-claims>
<us-exemplary-claim>1</us-exemplary-claim>
<us-field-of-classification-search>
<classification-national>
<country>US</country>
<main-classification>349110</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>349111</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>349113</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>349114</main-classification>
</classification-national>
</us-field-of-classification-search>
<figures>
<number-of-drawing-sheets>26</number-of-drawing-sheets>
<number-of-figures>47</number-of-figures>
</figures>
<us-related-documents>
<related-publication>
<document-id>
<country>US</country>
<doc-number>20050219444</doc-number>
<kind>A1</kind>
<date>20051006</date>
</document-id>
</related-publication>
</us-related-documents>
<parties>
<applicants>
<applicant sequence="001" app-type="applicant-inventor" designation="us-only">
<addressbook>
<last-name>Misaki</last-name>
<first-name>Katsunori</first-name>
<address>
<city>Kawasaki</city>
<country>JP</country>
</address>
</addressbook>
<nationality>
<country>JP</country>
</nationality>
<residence>
<country>JP</country>
</residence>
</applicant>
<applicant sequence="002" app-type="applicant-inventor" designation="us-only">
<addressbook>
<last-name>Tanaka</last-name>
<first-name>Yoshinori</first-name>
<address>
<city>Kawasaki</city>
<country>JP</country>
</address>
</addressbook>
<nationality>
<country>JP</country>
</nationality>
<residence>
<country>JP</country>
</residence>
</applicant>
<applicant sequence="003" app-type="applicant-inventor" designation="us-only">
<addressbook>
<last-name>Doi</last-name>
<first-name>Seiji</first-name>
<address>
<city>Kawasaki</city>
<country>JP</country>
</address>
</addressbook>
<nationality>
<country>JP</country>
</nationality>
<residence>
<country>JP</country>
</residence>
</applicant>
</applicants>
<agents>
<agent sequence="01" rep-type="attorney">
<addressbook>
<orgname>Greer, Burns &amp; Crain, Ltd.</orgname>
<address>
<country>unknown</country>
</address>
</addressbook>
</agent>
</agents>
</parties>
<assignees>
<assignee>
<addressbook>
<orgname>Fujitsu Limited</orgname>
<role>03</role>
<address>
<city>Kawasaki</city>
<country>JP</country>
</address>
</addressbook>
</assignee>
<assignee>
<addressbook>
<orgname>AU Optronics Corporation</orgname>
<role>03</role>
<address>
<country>TW</country>
</address>
</addressbook>
</assignee>
</assignees>
<examiners>
<primary-examiner>
<last-name>Qi</last-name>
<first-name>Mike</first-name>
<department>2871</department>
</primary-examiner>
<assistant-examiner>
<last-name>Chung</last-name>
<first-name>David Y.</first-name>
</assistant-examiner>
</examiners>
</us-bibliographic-data-grant>
<abstract id="abstract">
<p id="p-0001" num="0000">A liquid crystal display substrate capable of providing good reflection display characteristics, a method of manufacturing the same, and a liquid crystal display device having the same are provided. The liquid crystal display substrate contains a plurality of pixel areas each having a reflection area reflecting light incident from a front surface side of the substrate and a transmission area transmitting light incident from a back surface side of the substrate; a wrinkled resin layer formed with a positive light-sensitive resin in the reflection area and having at least a portion thereof a wrinkled surface; a reflection electrode formed with a light reflection material on the wrinkled resin layer and having a wrinkled surface following the surface of the wrinkled resin layer; and light shielding portions formed as an underlayer of the wrinkled resin layer and shielding light incident from the back surface of the substrate.</p>
</abstract>
<drawings id="DRAWINGS">
<figure id="Fig-EMI-D00000" num="00000">
<img id="EMI-D00000" he="86.28mm" wi="181.27mm" file="US07298436-20071120-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00001" num="00001">
<img id="EMI-D00001" he="234.27mm" wi="149.52mm" file="US07298436-20071120-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00002" num="00002">
<img id="EMI-D00002" he="234.19mm" wi="173.91mm" file="US07298436-20071120-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00003" num="00003">
<img id="EMI-D00003" he="208.28mm" wi="170.18mm" file="US07298436-20071120-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00004" num="00004">
<img id="EMI-D00004" he="207.60mm" wi="170.18mm" file="US07298436-20071120-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00005" num="00005">
<img id="EMI-D00005" he="203.96mm" wi="163.75mm" file="US07298436-20071120-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00006" num="00006">
<img id="EMI-D00006" he="205.82mm" wi="167.05mm" file="US07298436-20071120-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00007" num="00007">
<img id="EMI-D00007" he="207.09mm" wi="166.37mm" file="US07298436-20071120-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00008" num="00008">
<img id="EMI-D00008" he="209.21mm" wi="169.93mm" file="US07298436-20071120-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00009" num="00009">
<img id="EMI-D00009" he="199.14mm" wi="124.71mm" orientation="landscape" file="US07298436-20071120-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00010" num="00010">
<img id="EMI-D00010" he="211.16mm" wi="130.64mm" orientation="landscape" file="US07298436-20071120-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00011" num="00011">
<img id="EMI-D00011" he="217.25mm" wi="182.80mm" orientation="landscape" file="US07298436-20071120-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00012" num="00012">
<img id="EMI-D00012" he="192.70mm" wi="125.39mm" orientation="landscape" file="US07298436-20071120-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00013" num="00013">
<img id="EMI-D00013" he="216.15mm" wi="139.70mm" orientation="landscape" file="US07298436-20071120-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00014" num="00014">
<img id="EMI-D00014" he="225.72mm" wi="186.61mm" orientation="landscape" file="US07298436-20071120-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00015" num="00015">
<img id="EMI-D00015" he="206.76mm" wi="115.82mm" orientation="landscape" file="US07298436-20071120-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00016" num="00016">
<img id="EMI-D00016" he="234.61mm" wi="205.91mm" orientation="landscape" file="US07298436-20071120-D00016.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00017" num="00017">
<img id="EMI-D00017" he="192.19mm" wi="108.71mm" orientation="landscape" file="US07298436-20071120-D00017.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00018" num="00018">
<img id="EMI-D00018" he="216.49mm" wi="124.63mm" orientation="landscape" file="US07298436-20071120-D00018.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00019" num="00019">
<img id="EMI-D00019" he="216.92mm" wi="167.98mm" orientation="landscape" file="US07298436-20071120-D00019.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00020" num="00020">
<img id="EMI-D00020" he="193.55mm" wi="104.90mm" orientation="landscape" file="US07298436-20071120-D00020.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00021" num="00021">
<img id="EMI-D00021" he="212.26mm" wi="131.40mm" orientation="landscape" file="US07298436-20071120-D00021.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00022" num="00022">
<img id="EMI-D00022" he="219.71mm" wi="179.07mm" orientation="landscape" file="US07298436-20071120-D00022.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00023" num="00023">
<img id="EMI-D00023" he="197.10mm" wi="118.96mm" orientation="landscape" file="US07298436-20071120-D00023.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00024" num="00024">
<img id="EMI-D00024" he="221.49mm" wi="152.91mm" orientation="landscape" file="US07298436-20071120-D00024.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00025" num="00025">
<img id="EMI-D00025" he="215.48mm" wi="162.48mm" orientation="landscape" file="US07298436-20071120-D00025.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00026" num="00026">
<img id="EMI-D00026" he="213.53mm" wi="176.70mm" file="US07298436-20071120-D00026.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
</drawings>
<description id="description">
<?BRFSUM description="Brief Summary" end="lead"?>
<heading id="h-0001" level="1">BACKGROUND OF THE INVENTION</heading>
<p id="p-0002" num="0001">1. Field of the Invention</p>
<p id="p-0003" num="0002">The present invention relates to a liquid crystal display substrate, a method of manufacturing the same, and a liquid crystal display device having the same, and more particularly, it relates to such a substrate for transreflective liquid crystal display that can attain display in both a transmission mode and a reflection mode, a method of manufacturing the same, and a liquid crystal display device having the same.</p>
<p id="p-0004" num="0003">2. Description of the Related Art</p>
<p id="p-0005" num="0004">In recent years, liquid crystal devices are demanded to have higher performance. According to spread of mobile phones and mobile electronic devices, in particular, they are strongly demanded to attain low electric energy consumption and good usability out of doors. In order to attain low electric energy consumption and good usability out of doors, a reflection liquid crystal display device has been proposed, which has a pixel electrode having light reflection capability (a reflection electrode) and attains display by reflecting outside light to make a light source device unnecessary.</p>
<p id="p-0006" num="0005">A thin film transistor (TFT) substrate of a reflection liquid crystal display device has a reflection electrode formed thereon with a metallic thin film having high light reflectivity. In the reflection liquid crystal display device, natural light incident thereon from the display screen side or light emitted by utilizing electricity is reflected by the reflection electrode on the TFT substrate, and the reflected light is used as a light source for liquid crystal display. The reflection electrode has an uneven surface. The uneven surface of the reflection electrode can be obtained by previously forming a light-sensitive resin layer having an uneven surface as an underlayer of the reflection electrode. The light incident from the display screen side is diffusely reflected by the uneven surface of the reflection electrode to obtain high luminance and a large viewing angle.</p>
<p id="p-0007" num="0006">In the reflection liquid crystal display devices disclosed in JP-A-2002-221716 and JP-A-2002-296585, for example, a surface (an upper layer portion) of an overcoat layer formed with a resin material is applied to predetermined energy to make the upper layer portion be relatively cured in comparison to a lower layer portion, and then the overcoat layer is subjected to a heat treatment at a temperature equal to or higher than the heat curing point thereof, whereby wrinkled unevenness is formed on the surface of the overcoat layer.</p>
<p id="p-0008" num="0007">A transreflective liquid crystal display device is also proposed, which can attain display in a transmission mode in addition to display in a reflection mode as similar to the reflection liquid crystal display device. In the transreflective liquid crystal display device, a transmission area having a transparent electrode formed with a light transmission material and a reflection area having a reflection electrode formed with a light reflection material are formed on each of pixel areas. The reflection electrode of the transreflective liquid crystal display device is formed on a resin layer having an uneven surface, as similar to the reflection liquid crystal display device. The transreflective liquid crystal display device referred herein includes a slightly transmission liquid crystal display device, which has an increased proportion of the reflection area in pixel areas to improve display luminance in a reflection mode, and a slightly reflection liquid crystal display device, which has an increased proportion of the transmission area in pixel areas to improve display luminance in a transmission mode.</p>
<p id="p-0009" num="0008"><figref idref="DRAWINGS">FIG. 27A</figref> is a plan view showing a constitution of a TFT substrate of a conventional transreflective liquid crystal display device. <figref idref="DRAWINGS">FIG. 27B</figref> is a cross sectional view showing the TFT substrate shown in <figref idref="DRAWINGS">FIG. 27A</figref> on line X-X. As shown in <figref idref="DRAWINGS">FIGS. 27A and 27B</figref>, a glass substrate <b>110</b> of the TFT substrate <b>102</b> has a plurality of gate bus lines <b>112</b> extending in parallel to each other in the landscape direction in <figref idref="DRAWINGS">FIG. 27A</figref> (provided that only one of them is shown in <figref idref="DRAWINGS">FIGS. 27A and 27B</figref>).</p>
<p id="p-0010" num="0009">An insulating film <b>130</b> is formed on the gate bus lines <b>112</b> on the entire surface of the substrate (which is sometimes referred to as agate insulating film, depending on the position where the film is formed). A plurality of drain bus lines <b>114</b> are formed extending in parallel to each other in the portrait direction in <figref idref="DRAWINGS">FIG. 27A</figref> as intersecting the gate bus lines <b>112</b> with the insulating film <b>130</b> intervening therebetween (provided that only two of the drain bus lines <b>114</b> are shown in <figref idref="DRAWINGS">FIG. 27A</figref>). TFTs <b>120</b> are formed in the vicinities of positions where the gate bus lines <b>112</b> and the drain bus lines <b>114</b> are intersected each other.</p>
<p id="p-0011" num="0010">The TFT <b>120</b> has an active semiconductor layer <b>128</b> formed with an a-Si layer on the insulating film <b>130</b>. A channel protective film <b>123</b> is formed on the active semiconductor layer <b>128</b>. The gate bus line <b>112</b> in an area immediately beneath the channel protective film <b>123</b> is configured to function as a gate electrode of the TFT <b>120</b>. The channel protective film <b>123</b> has thereon a drain electrode <b>121</b> drawn from the adjacent drain bus line <b>114</b> and a source electrode <b>122</b> disposed to face the drain electrode <b>121</b> through a predetermined gap.</p>
<p id="p-0012" num="0011">A protective film <b>132</b> is formed on the TFT <b>120</b> on the entire surface of the substrate. A wrinkled resin layer <b>134</b> having wrinkled unevenness on the surface thereof is formed on the protective film <b>132</b> in a reflection area of each of the pixel areas. A reflection electrode <b>117</b> is formed on the wrinkled resin layer <b>134</b>. The reflection electrode <b>117</b> has a wrinkled uneven surface following the surface of the wrinkled resin layer <b>134</b>. The reflection electrode <b>117</b> and the wrinkled resin layer <b>134</b> are formed to cover the TFT <b>120</b>. Separately, a transparent electrode <b>116</b> is formed on the protective film <b>132</b> in a transmission area of each of the pixel areas. One pixel is constituted with the reflection area and the transmission area positioned on the adjacent upper side of the reflection electrode in <figref idref="DRAWINGS">FIG. 27A</figref>. The reflection electrode <b>117</b> and the transparent electrode <b>116</b> in the same pixel are electrically connected to each other. The transparent electrode <b>116</b> is electrically connected through a contact hole <b>124</b> to a source electrode <b>122</b> of a TFT <b>120</b> formed as an underlayer of a reflection electrode <b>117</b> of a pixel positioned on the adjacent upper side in <figref idref="DRAWINGS">FIG. 27A</figref>.</p>
<p id="p-0013" num="0012">A storage capacitor bus line <b>118</b> is formed on the glass substrate <b>110</b> in parallel to the gate bus line <b>112</b> as extending in the landscape direction in <figref idref="DRAWINGS">FIG. 27A</figref>. The storage capacitor bus line <b>118</b> functions as one electrode of a storage capacitor. A storage capacitor electrode <b>119</b> is formed on the storage capacitor bus line <b>118</b> through the insulating film <b>130</b>. The storage capacitor electrode <b>119</b> is electrically connected to the source electrode <b>122</b> and functions as the other electrode of the storage capacitor. A light leakage preventing film <b>140</b> is also formed on the glass substrate <b>110</b> in parallel to the gate bus line <b>112</b> and the storage capacitor bus line <b>118</b> in the landscape direction in <figref idref="DRAWINGS">FIG. 27A</figref>. The light leakage preventing film <b>140</b> is disposed to shielding the vicinity of the boundary between the reflection area and the transmission area from light, so as to prevent leakage of light caused by alignment failure of the liquid crystal in the vicinity of the boundary between the areas.</p>
<p id="p-0014" num="0013">The wrinkled resin layer <b>134</b> in the TFT substrate <b>120</b> shown in <figref idref="DRAWINGS">FIGS. 27A and 27B</figref> is formed by the following procedures. A positive light-sensitive resin is coated on a whole surface of a glass substrate having TFTs and the like formed thereon to form a resin layer. The glass substrate is placed on an exposing stage in an exposing apparatus, and the resin layer is exposed through a photomask that shields areas to be reflection areas from light. By this, the resin layer is exposed on areas other than the reflection areas. Subsequently, the resin layer is developed to remove the resin layer in the exposed area by dissolving in a developer solution, whereby the resin layer in the non-exposed reflection areas remains as not dissolved in the developer solution. The surface of the remaining resin layer is irradiated with UV light to cure the upper layer portion of the resin layer. Subsequently, the resin layer is subjected to a heat treatment at a temperature equal to or higher than the heat curing point thereof, so as to form a wrinkled resin layer having wrinkled unevenness on the surface thereof.</p>
<p id="p-0015" num="0014">In the step of exposing the resin layer, however, the light reflected by the surface of the exposing stage is also incident on the resin layer in the reflection areas. Accordingly, the resin layer in the reflection areas is exposed and cured to such an extent that it is not dissolved in the developer solution. In general, the surface of the exposing stage has grooves formed thereon. Therefore, the intensity of the light incident on the resin layer in the reflection areas varies depending on the presence and absence of the grooves on the surface of the exposing stage, and thus, the extent of curing of the resin layer varies depending on the positions of the grooves. Accordingly, uniform wrinkled unevenness cannot be formed on the surface of the resin layer in the subsequent step to fluctuate the shape of wrinkled unevenness corresponding to the positions of the grooves on the surface of the exposing stage. Consequently, a transreflective liquid crystal display device thus manufactured has such a problem that display ununiformity corresponding to the positions of the grooves on the surface of the exposing stage is viewed upon display in a reflection mode, so as to fail to obtain an intended reflectivity and good reflection uniformity.</p>
<heading id="h-0002" level="1">SUMMARY OF THE INVENTION</heading>
<p id="p-0016" num="0015">An object of the invention is to provide a liquid crystal display substrate capable of providing good reflection display characteristics, a method of manufacturing the same, and a liquid crystal display device having the same.</p>
<p id="p-0017" num="0016">The aforementioned object of the invention can be attained by a liquid crystal display substrate containing: a plurality of pixel areas each having at least a portion thereof a reflection area reflecting light incident from a front surface side of the substrate; a wrinkled resin layer formed with a positive light-sensitive resin in the reflection area, the wrinkled resin layer having at least a portion thereof a wrinkled surface; a reflection electrode formed with a light reflection material on the wrinkled resin layer, the reflection electrode having a wrinkled surface following the surface of the wrinkled resin layer; and a light shielding portion formed as an underlayer of the wrinkled resin layer, the light shielding portion shielding light incident from a back surface of the substrate.</p>
<p id="p-0018" num="0017">According to the invention, such a liquid crystal display device can be realized that provides good reflection display characteristics.</p>
<?BRFSUM description="Brief Summary" end="tail"?>
<?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?>
<description-of-drawings>
<heading id="h-0003" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading>
<p id="p-0019" num="0018"><figref idref="DRAWINGS">FIG. 1</figref> is a schematic diagram showing a constitution of a liquid crystal display device according to a first embodiment of the invention;</p>
<p id="p-0020" num="0019"><figref idref="DRAWINGS">FIG. 2</figref> is a schematic diagram showing an equivalent circuit of a liquid crystal display substrate according to the first embodiment of the invention;</p>
<p id="p-0021" num="0020"><figref idref="DRAWINGS">FIGS. 3A and 3B</figref> are a plan view and a cross sectional view showing a constitution of a liquid crystal display substrate according to the first embodiment of the invention;</p>
<p id="p-0022" num="0021"><figref idref="DRAWINGS">FIGS. 4A and 4B</figref> are a plan view and a cross sectional view showing a constitution of a liquid crystal display substrate according to a modified example of the first embodiment of the invention;</p>
<p id="p-0023" num="0022"><figref idref="DRAWINGS">FIGS. 5A and 5B</figref> are a plan view and a cross sectional view showing a constitution of a liquid crystal display substrate according to a second embodiment of the invention;</p>
<p id="p-0024" num="0023"><figref idref="DRAWINGS">FIGS. 6A and 6B</figref> are a plan view and a cross sectional view showing a constitution of a liquid crystal display substrate according to a modified example of the second embodiment of the invention;</p>
<p id="p-0025" num="0024"><figref idref="DRAWINGS">FIGS. 7A and 7B</figref> are a plan view and a cross sectional view showing a constitution of a liquid crystal display substrate according to a third embodiment of the invention;</p>
<p id="p-0026" num="0025"><figref idref="DRAWINGS">FIGS. 8A and 8B</figref> are a plan view and a cross sectional view showing a constitution of a liquid crystal display substrate according to a fourth embodiment of the invention;</p>
<p id="p-0027" num="0026"><figref idref="DRAWINGS">FIGS. 9A and 9B</figref> are a plan view and a cross sectional view showing a constitution of a liquid crystal display substrate according to a modified example of the fourth embodiment of the invention;</p>
<p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. 10</figref> is a cross sectional view showing a constitution of a liquid crystal display substrate according to a fifth embodiment of the invention;</p>
<p id="p-0029" num="0028"><figref idref="DRAWINGS">FIGS. 11A and 11B</figref> are cross sectional views showing a method of manufacturing a liquid crystal display substrate according to the fifth embodiment of the invention;</p>
<p id="p-0030" num="0029"><figref idref="DRAWINGS">FIGS. 12A and 12B</figref> are cross sectional views showing a method of manufacturing a liquid crystal display substrate according to the fifth embodiment of the invention;</p>
<p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. 13</figref> is a cross sectional view showing a constitution of a liquid crystal display substrate according to a sixth embodiment of the invention;</p>
<p id="p-0032" num="0031"><figref idref="DRAWINGS">FIGS. 14A and 14B</figref> are cross sectional views showing a method of manufacturing a liquid crystal display substrate according to the sixth embodiment of the invention;</p>
<p id="p-0033" num="0032"><figref idref="DRAWINGS">FIGS. 15A and 15B</figref> are cross sectional views showing a method of manufacturing a liquid crystal display substrate according to the sixth embodiment of the invention;</p>
<p id="p-0034" num="0033"><figref idref="DRAWINGS">FIG. 16</figref> is a cross sectional view showing a constitution of a liquid crystal display substrate according to a seventh embodiment of the invention;</p>
<p id="p-0035" num="0034"><figref idref="DRAWINGS">FIGS. 17A to 17C</figref> are cross sectional views showing a method of manufacturing a liquid crystal display substrate according to the seventh embodiment of the invention;</p>
<p id="p-0036" num="0035"><figref idref="DRAWINGS">FIG. 18</figref> is a cross sectional view showing a constitution of a liquid crystal display substrate according to an eighth embodiment of the invention;</p>
<p id="p-0037" num="0036"><figref idref="DRAWINGS">FIGS. 19A and 19B</figref> are cross sectional views showing a method of manufacturing a liquid crystal display substrate according to the eighth embodiment of the invention;</p>
<p id="p-0038" num="0037"><figref idref="DRAWINGS">FIGS. 20A and 20B</figref> are cross sectional views showing a method of manufacturing a liquid crystal display substrate according to the eighth embodiment of the invention;</p>
<p id="p-0039" num="0038"><figref idref="DRAWINGS">FIG. 21</figref> is a cross sectional view showing a constitution of a liquid crystal display substrate according to a ninth embodiment of the invention;</p>
<p id="p-0040" num="0039"><figref idref="DRAWINGS">FIGS. 22A and 22B</figref> are cross sectional views showing a method of manufacturing a liquid crystal display substrate according to the ninth embodiment of the invention;</p>
<p id="p-0041" num="0040"><figref idref="DRAWINGS">FIGS. 23A and 23B</figref> are cross sectional views showing a method of manufacturing a liquid crystal display substrate according to the ninth embodiment of the invention;</p>
<p id="p-0042" num="0041"><figref idref="DRAWINGS">FIG. 24</figref> is a cross sectional view showing a constitution of a liquid crystal display substrate according to a tenth embodiment of the invention;</p>
<p id="p-0043" num="0042"><figref idref="DRAWINGS">FIGS. 25A and 25B</figref> are cross sectional views showing a method of manufacturing a liquid crystal display substrate according to the tenth embodiment of the invention;</p>
<p id="p-0044" num="0043"><figref idref="DRAWINGS">FIGS. 26A and 26B</figref> are cross sectional views showing a method of manufacturing a liquid crystal display substrate according to the tenth embodiment of the invention; and</p>
<p id="p-0045" num="0044"><figref idref="DRAWINGS">FIGS. 27A and 27B</figref> are a plan view and a cross sectional view showing a constitution of a TFT substrate of a conventional transreflective liquid crystal display device.</p>
</description-of-drawings>
<?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?>
<?DETDESC description="Detailed Description" end="lead"?>
<heading id="h-0004" level="1">DESCRIPTION OF THE PREFERRED EMBODIMENTS</heading>
<heading id="h-0005" level="1">First Embodiment</heading>
<p id="p-0046" num="0045">A liquid crystal display substrate according to a first embodiment of the invention and a liquid crystal display device using the same will be described with reference to <figref idref="DRAWINGS">FIGS. 1 to 4B</figref>. <figref idref="DRAWINGS">FIG. 1</figref> is a schematic diagram showing a constitution of a transreflective liquid crystal display device according to a first embodiment of the invention. As shown in <figref idref="DRAWINGS">FIG. 1</figref>, the transreflective liquid crystal display device has such a structure that a transparent electrode formed with a light transmission material, a reflection electrode formed with a light reflection material and a TFT substrate <b>2</b> having a TFT and the like formed in each of pixel areas are attached to an opposite substrate <b>4</b> having a common electrode, a CF layer and the like as facing each other, and a liquid crystal is sealed between them.</p>
<p id="p-0047" num="0046">The TFT substrate <b>2</b> has a gate bus line driving circuit <b>80</b> having a driver IC mounted thereon for driving the plurality of gate bus lines and a drain bus line driving circuit <b>82</b> having a driver IC mounted thereon for driving the plurality of drain bus lines. The driving circuits <b>80</b> and <b>82</b> output a scanning signal and a data signal to the predetermined gate bus line or drain bus line based on the predetermined signal output from a control circuit <b>84</b>.</p>
<p id="p-0048" num="0047">The opposite substrate <b>4</b> has a CF layer having one color selected from red (R), green (G) and blue (B) formed for each pixel areas. The facing surfaces of the substrates <b>2</b> and <b>4</b> have alignment films for aligning the liquid crystal molecules to a predetermined direction. The TFT substrate <b>2</b> has, on the surface opposite to that having an element formed, a polarizing plate <b>87</b> attached thereto. A backlight unit <b>88</b> is disposed on the side of the polarizing plate <b>87</b> opposite to the TFT substrate <b>2</b>. On the contrary, a polarizing plate <b>86</b> is attached to the surface of the opposite substrate <b>4</b> opposite to that having the CF layer formed.</p>
<p id="p-0049" num="0048"><figref idref="DRAWINGS">FIG. 2</figref> is a schematic diagram showing an equivalent circuit of the element formed on the TFT substrate <b>2</b>. <figref idref="DRAWINGS">FIG. 3A</figref> is a plan view showing the constitution of approximately one pixel area of the TFT substrate <b>2</b>, and <figref idref="DRAWINGS">FIG. 3B</figref> is a cross sectional view showing the constitution of the TFT substrate <b>2</b> on line A-A in <figref idref="DRAWINGS">FIG. 3A</figref>. As shown in <figref idref="DRAWINGS">FIGS. 2</figref>, <b>3</b>A and <b>3</b>B, a glass substrate <b>10</b> of the TFT substrate <b>2</b> has the plurality of gate bus lines <b>12</b> extending in parallel to each other in the landscape direction in <figref idref="DRAWINGS">FIGS. 2 and 3A</figref> (provided that only one of them is shown in <figref idref="DRAWINGS">FIG. 3A</figref>).</p>
<p id="p-0050" num="0049">An insulating film (gate insulating film) <b>30</b> is formed on the gate bus lines <b>12</b> on the entire surface of the substrate. The plurality of drain bus lines <b>14</b> are formed extending in parallel to each other in the portrait direction in <figref idref="DRAWINGS">FIGS. 2 and 3A</figref> as intersecting the gate bus lines <b>12</b> with the insulating film <b>30</b> intervening therebetween (provided that only two of the drain bus lines <b>14</b> are shown in <figref idref="DRAWINGS">FIG. 3A</figref>). A channel protective film type TFTs <b>20</b>, for example, are formed in the vicinities of positions where the gate bus lines <b>12</b> and the drain bus lines <b>14</b> are intersected each other.</p>
<p id="p-0051" num="0050">The TFT <b>20</b> has an active semiconductor layer <b>28</b> formed with an a-Si layer on the insulating film <b>30</b>. A channel protective film <b>23</b> is formed on the active semiconductor layer <b>28</b>. On the channel protective film <b>23</b>, a drain electrode <b>21</b> withdrawn from the adjacent drain bus line <b>14</b> and an n<sup>+</sup>a-Si layer <b>51</b> as an under ohmic contact layer thereof, and a source electrode <b>22</b> and a lower n<sup>+</sup>a-Si layer <b>51</b> as an underlayer thereof are formed to face each other through a predetermined gap. The drain electrode <b>21</b> and the source electrode <b>22</b> each has, for example, an accumulated layer structure having a titanium (Ti) layer <b>21</b><i>a</i>, an aluminum (Al) layer <b>21</b><i>b </i>and a Ti layer (<b>21</b><i>c</i>). In this constitution, the gate bus line <b>12</b> immediately beneath the channel protective film <b>23</b> functions as a gate electrode of the TFT <b>20</b>.</p>
<p id="p-0052" num="0051">A protective film <b>32</b> is formed on the TFT <b>20</b> on the entire surface of the substrate. A wrinkled resin layer <b>34</b> having wrinkled unevenness on the surface thereof is formed on the protective film <b>32</b> in a reflection area of each of the pixel areas. The wrinkled resin layer <b>34</b> is formed by using a positive light-sensitive resin. A reflection electrode <b>17</b> is formed on the wrinkled resin layer <b>34</b>. The reflection electrode <b>17</b> is formed with an electroconductive film having light reflection capability and has, for example, a structure having a Ti layer <b>17</b><i>a </i>and an Al layer <b>17</b><i>b </i>accumulated in this order. The reflection electrode <b>17</b> has a wrinkled uneven surface following the surface of the wrinkled resin layer <b>34</b>. Light incident from the display screen side is diffusely reflected by the wrinkled surface of the reflection electrode <b>17</b> to obtain good reflection display characteristics. The reflection electrodes <b>17</b> formed on each of the pixels are disposed to cover the TFT <b>20</b> which drives the pixel adjacent lower side of the pixel in <figref idref="DRAWINGS">FIG. 3A</figref>.</p>
<p id="p-0053" num="0052">Separately, a transparent electrode <b>16</b> is formed on the protective film <b>32</b> in a transmission area of each of the pixel areas. The transparent electrode <b>16</b> is formed with an electroconductive film having light transmissibility, such as ITO (indium tin oxide). One pixel is constituted with the reflection area and the transmission area positioned on the adjacent upper side of the reflection electrode in <figref idref="DRAWINGS">FIG. 3A</figref>. The reflection electrode <b>17</b> and the transparent electrode <b>16</b> in the same pixel are electrically connected to each other.</p>
<p id="p-0054" num="0053">A storage capacitor bus line <b>18</b> is formed in parallel to the gate bus line <b>12</b> as extending in the landscape direction in <figref idref="DRAWINGS">FIGS. 2 and 3A</figref>. The storage capacitor bus line <b>18</b> is formed with the same material as the gate bus line <b>12</b>. A storage capacitor electrode <b>19</b> is formed on the storage capacitor bus line <b>18</b> for each of the pixels through the insulating film <b>30</b>. The storage capacitor electrode <b>19</b> is formed with the same material as the drain bus line <b>14</b>. A light leakage preventing film <b>40</b> is also formed in parallel to the gate bus line <b>12</b> in the landscape direction in <figref idref="DRAWINGS">FIG. 3A</figref>. The light leakage preventing film <b>40</b> is disposed to shield the vicinity of the boundary between the reflection area and the transmission area from light, so as to prevent leakage of light caused by alignment failure of the liquid crystal in the vicinity of the boundary between the areas. The light leakage preventing film <b>40</b> is formed with the same material as the gate bus line <b>12</b> and the storage capacitor bus line <b>18</b>, and is, for example, in an electrically floating state.</p>
<p id="p-0055" num="0054">The TFT substrate <b>2</b> of this embodiment has, as an underlayer of the wrinkled resin layer <b>34</b> formed in the reflection area, light shielding portions <b>60</b><i>a </i>and <b>60</b><i>b </i>for shielding light incident from the back surface side of the glass substrate <b>10</b> (the lower side in <figref idref="DRAWINGS">FIG. 3B</figref>). The light shielding portions <b>60</b><i>a </i>and <b>60</b><i>b </i>are formed with the same material as the gate bus line <b>12</b>, the storage capacitor bus line <b>18</b> and the light leakage preventing film <b>40</b> simultaneously therewith. The light shielding portion <b>60</b><i>a </i>is disposed between the light leakage preventing film <b>40</b> and the gate bus line <b>12</b>. The light shielding portion <b>60</b><i>a </i>is electrically connected to the light leakage preventing film <b>40</b> and is electrically separated from the gate bus line <b>12</b>. The light shielding portion <b>60</b><i>b </i>is disposed between the gate bus line <b>12</b> and the storage capacitor bus line <b>18</b>. The light shielding portion <b>60</b><i>b </i>is electrically separated from the gate bus line <b>12</b> and is electrically connected to the storage capacitor bus line <b>18</b>. A large proportion of the reflection area (i.e., the area having the wrinkled resin layer <b>34</b> formed) is shielded from light incident from the back surface side of the glass substrate <b>10</b> by the gate bus line <b>12</b>, the storage capacitor bus line <b>18</b>, the light leakage preventing film <b>40</b> and the light shielding portions <b>60</b><i>a </i>and <b>60</b><i>b </i>(with portions of the drain electrode <b>21</b> and the source electrode <b>22</b>). In the area having the wrinkled resin layer <b>34</b> formed, the proportion of the area shielded from light incident from the back surface side of the glass substrate <b>10</b> is preferably higher, for example, 30% or more.</p>
<p id="p-0056" num="0055">The TFT <b>20</b>, the bus lines <b>12</b>, <b>14</b> and <b>18</b>, the light leakage preventing film <b>40</b> and the light shielding portions <b>60</b><i>a </i>and <b>60</b><i>b </i>are formed by the photolithography process through a series of steps of semiconductor process, i.e., forming of a film, coating of a resist, exposure, development, etching, and removal of resist.</p>
<p id="p-0057" num="0056">According to this embodiment, in the step of patterning a positive light-sensitive resin layer for forming the wrinkled resin layer <b>34</b> in the reflection area, reflected light on the exposing stage in the exposing apparatus is shielded by the light shielding portions <b>60</b><i>a </i>and <b>60</b><i>b</i>, and thus the light is substantially not incident on the light-sensitive resin layer in the reflection area. Therefore, a heat treatment by applying energy to the surface thereof in the subsequent step provides such a wrinkled resin layer <b>34</b> that has uniform wrinkled unevenness formed thereon. Consequently, the reflection electrode <b>17</b> formed on the wrinkled resin layer <b>34</b> also has uniform wrinkled unevenness to obtain a desired inclined plane distribution with good controllability. According to this embodiment, therefore, excellent reflection uniformity and stable reflectivity can be obtained to realize a transreflective liquid crystal display device having good reflection display characteristics. Furthermore, since the light shielding portions <b>60</b><i>a </i>and <b>60</b><i>b </i>are formed in the same process step as the gate bus line <b>12</b>, the storage capacitor bus line <b>18</b> and the light leakage preventing film <b>40</b>, no process step is added to the manufacturing method of the TFT substrate <b>2</b>.</p>
<p id="p-0058" num="0057">A modified example of the constitution of the liquid crystal display substrate of this embodiment will be described with reference to <figref idref="DRAWINGS">FIGS. 4A and 4B</figref>. <figref idref="DRAWINGS">FIG. 4A</figref> is a plan view showing the constitution of the vicinity of the reflection area of one pixel area of the TFT substrate <b>2</b> according to this modified example, and <figref idref="DRAWINGS">FIG. 4B</figref> is a cross sectional view showing the constitution of the TFT substrate <b>2</b> on line B-B in <figref idref="DRAWINGS">FIG. 4A</figref>. In this modified example, as shown in <figref idref="DRAWINGS">FIGS. 4A and 4B</figref>, the light shielding portions <b>60</b><i>a </i>and <b>60</b><i>b </i>each is divided into plural portions, and is electrically separated from the light leakage preventing film <b>40</b> and the storage capacitor bus line <b>18</b>, as different from the constitution shown in <figref idref="DRAWINGS">FIGS. 3A and 3B</figref>. The modified example is the same as the constitution shown in <figref idref="DRAWINGS">FIGS. 3A and 3B</figref> in such a standpoint that the light shielding portions <b>60</b><i>a </i>and <b>60</b><i>b </i>are formed with the same material as the gate bus line <b>12</b> and the like.</p>
<p id="p-0059" num="0058">The three portions of the light shielding portion <b>60</b><i>a </i>formed between the gate bus line <b>12</b> and the light leakage preventing film <b>40</b> are electrically separated from both the gate bus line <b>12</b> and the light leakage preventing film <b>40</b> and thus is in a floating state. The two portions of the light shielding portion <b>60</b><i>b </i>formed between the gate bus line <b>12</b> and the storage capacitor bus line <b>18</b> are electrically separated from both the gate bus line <b>12</b> and the light leakage preventing film <b>40</b> and thus is in a floating state. In this modified example, even in the case where the light shielding portion <b>60</b><i>a </i>is shorted to one of the gate bus line <b>12</b> and the light leakage preventing film <b>40</b> due to contamination with electroconductive foreign matters or the like, the gate bus line <b>12</b> and the light leakage preventing film <b>40</b> are not shorted to each other. Similarly, even in the case where the light shielding portion <b>60</b><i>b </i>is shorted to one of the gate bus line <b>12</b> and the storage capacitor bus line <b>18</b>, the gate bus line <b>12</b> and the storage capacitor bus line <b>18</b> are not shorted to each other. According to this modified example, therefore, the manufacturing yield of the TFT substrate <b>2</b> can be further improved, in addition to the similar effect as in the constitution shown in <figref idref="DRAWINGS">FIGS. 3A and 3B</figref>.</p>
<heading id="h-0006" level="1">Second Embodiment</heading>
<p id="p-0060" num="0059">A liquid crystal display substrate according to a second embodiment of the invention will be described with reference to <figref idref="DRAWINGS">FIGS. 5A to 6B</figref>. <figref idref="DRAWINGS">FIG. 5A</figref> is a plan view showing the constitution of the vicinity of the reflection area of one pixel area of the TFT substrate <b>2</b> according to this embodiment, and <figref idref="DRAWINGS">FIG. 5B</figref> is a cross sectional view showing the constitution of the TFT substrate <b>2</b> on line C-C in <figref idref="DRAWINGS">FIG. 5A</figref>. As shown in <figref idref="DRAWINGS">FIGS. 5A and 5B</figref>, the TFT substrate <b>2</b> according to this embodiment has, as an underlayer of the wrinkled resin layer <b>34</b> formed in the reflection area, light shielding portions <b>61</b><i>a </i>and <b>61</b><i>b </i>for shielding light incident from the back surface side of the glass substrate <b>10</b> (the lower side in <figref idref="DRAWINGS">FIG. 5B</figref>). The light shielding portions <b>61</b><i>a </i>and <b>61</b><i>b </i>are formed with the same material as the drain bus line <b>14</b>, the drain electrode <b>21</b>, the source electrode <b>22</b> and the storage capacitor electrode <b>19</b> simultaneously therewith. The light shielding portion <b>61</b><i>a </i>is electrically connected to the drain bus line <b>14</b> and the drain electrode <b>21</b> and is disposed between the light leakage preventing film <b>40</b> and the gate bus line <b>12</b>. The light shielding portion <b>61</b><i>b </i>is electrically connected to the source electrode <b>22</b> and the storage capacitor electrode <b>19</b> and is disposed between the gate bus line <b>12</b> and the storage capacitor bus line <b>18</b>. A large proportion of the reflection area (i.e., the area having the wrinkled resin layer <b>34</b> formed) is shielded from light incident from the back surface side of the glass substrate <b>10</b> by the gate bus line <b>12</b>, the storage capacitor bus line <b>18</b>, the light leakage preventing film <b>40</b> and the light shielding portions <b>61</b><i>a </i>and <b>61</b><i>b. </i></p>
<p id="p-0061" num="0060">According to this embodiment, in the step of patterning a positive light-sensitive resin layer for forming the wrinkled resin layer <b>34</b> in the reflection area, reflected light on the exposing stage in the exposing apparatus is shielded by the light shielding portions <b>61</b><i>a </i>and <b>61</b><i>b</i>, and thus the light is substantially not incident on the light-sensitive resin layer in the reflection area, as similar to the first embodiment. Therefore, a heat treatment by applying energy to the surface thereof in the subsequent step provides such a wrinkled resin layer <b>34</b> that has uniform wrinkled unevenness formed thereon. Consequently, the reflection electrode <b>17</b> formed on the wrinkled resin layer <b>34</b> also has uniform wrinkled unevenness to obtain a desired inclined plane distribution with good controllability. According to this embodiment, therefore, excellent reflection uniformity and stable reflectivity can be obtained to realize a transreflective liquid crystal display device having good reflection display characteristics. Furthermore, since the light shielding portions <b>61</b><i>a </i>and <b>61</b><i>b </i>are formed in the same process step as the drain bus line <b>14</b>, the drain electrode <b>21</b>, the source electrode <b>22</b> and the storage capacitor electrode <b>19</b>, no process step is added to the manufacturing method of the TFT substrate <b>2</b>.</p>
<p id="p-0062" num="0061">A modified example of the constitution of the liquid crystal display substrate of this embodiment will be described with reference to <figref idref="DRAWINGS">FIGS. 6A and 6B</figref>. <figref idref="DRAWINGS">FIG. 6A</figref> is a plan view showing the constitution of the vicinity of the reflection area of one pixel area of the TFT substrate <b>2</b> according to this modified example, and <figref idref="DRAWINGS">FIG. 6B</figref> is a cross sectional view showing the constitution of the TFT substrate <b>2</b> on line D-D in <figref idref="DRAWINGS">FIG. 6A</figref>. In this modified example, as shown in <figref idref="DRAWINGS">FIGS. 6A and 6B</figref>, the light shielding portions <b>61</b><i>a </i>and <b>61</b><i>b </i>each is divided into plural portions, and is electrically separated from the drain bus line <b>14</b>, the drain electrode <b>21</b>, the source electrode <b>22</b> and the storage capacitor electrode <b>19</b>, as different from the constitution shown in <figref idref="DRAWINGS">FIGS. 5A and 5B</figref>. The modified example is the same as the constitution shown in <figref idref="DRAWINGS">FIGS. 5A and 5B</figref> in such a standpoint that the light shielding portions <b>61</b><i>a </i>and <b>61</b><i>b </i>are formed with the same material as the drain bus line <b>14</b> and the like.</p>
<p id="p-0063" num="0062">The three portions of the light shielding portion <b>61</b><i>a </i>formed between the gate bus line <b>12</b> and the light leakage preventing film <b>40</b> are electrically separated from both the drain bus line <b>14</b> and the drain electrode <b>21</b> and thus is in a floating state. The two portions of the light shielding portion <b>61</b><i>b </i>formed between the gate bus line <b>12</b> and the storage capacitor bus line <b>18</b> are electrically separated from all the drain bus line <b>14</b>, the source electrode <b>22</b> and the storage capacitor electrode <b>19</b> and thus is in a floating state. In this modified example, even in the case where the light shielding portion <b>61</b><i>a </i>is shorted to one of the two drain bus lines <b>14</b> adjacent to each other in the landscape direction of the pixel due to contamination with electroconductive foreign matters or the like, the two drain bus lines <b>14</b> are not shorted to each other. Similarly, even in the case where the light shielding portion <b>61</b><i>b </i>is shorted to one of the drain bus line <b>14</b> and the source electrode <b>22</b> (or the storage capacitor electrode <b>19</b>), the drain bus line <b>14</b> and the source electrode <b>22</b> are not shorted to each other. According to this modified example, therefore, the manufacturing yield of the TFT substrate <b>2</b> can be further improved, in addition to the similar effect as in the constitution shown in <figref idref="DRAWINGS">FIGS. 5A and 5B</figref>.</p>
<heading id="h-0007" level="1">Third Embodiment</heading>
<p id="p-0064" num="0063">A liquid crystal display substrate according to a third embodiment of the invention will be described with reference to <figref idref="DRAWINGS">FIGS. 7A to 7B</figref>. <figref idref="DRAWINGS">FIG. 7A</figref> is a plan view showing the constitution of the vicinity of the reflection area of one pixel area of the TFT substrate <b>2</b> according to this embodiment, and <figref idref="DRAWINGS">FIG. 7B</figref> is a cross sectional view showing the constitution of the TFT substrate <b>2</b> on line E-E in <figref idref="DRAWINGS">FIG. 7A</figref>. As shown in <figref idref="DRAWINGS">FIGS. 7A and 7B</figref>, the TFT substrate <b>2</b> according to this embodiment has, as an underlayer of the wrinkled resin layer <b>34</b> formed in the reflection area, light shielding portions <b>60</b><i>a</i>, <b>60</b><i>b</i>, <b>61</b><i>a </i>and <b>61</b><i>b </i>for shielding light incident from the back surface side of the glass substrate <b>10</b> (the lower side in <figref idref="DRAWINGS">FIG. 7B</figref>). The light shielding portions <b>60</b><i>a </i>and <b>60</b><i>b </i>are formed with the same material as the gate bus line <b>12</b>, the storage capacitor bus line <b>18</b> and the light leakage preventing film <b>40</b> simultaneously therewith. The light shielding portion <b>60</b><i>a </i>is disposed between the gate bus line <b>12</b> and the light leakage preventing film <b>40</b> and is electrically separated from both the gate bus line <b>12</b> and the light leakage preventing film <b>40</b>. The light shielding portion <b>60</b><i>b </i>is disposed between the gate bus line <b>12</b> and the storage capacitor bus line <b>18</b> and is electrically separated from both the gate bus line <b>12</b> and the storage capacitor bus line <b>18</b>.</p>
<p id="p-0065" num="0064">At the position corresponding to the gap between the light leakage preventing film <b>40</b> and the light shielding portion <b>60</b><i>a</i>, the light shielding portion <b>61</b><i>a </i>is disposed through the insulating film <b>30</b> to overlap partly the light leakage preventing film <b>40</b> and the light shielding portion <b>60</b><i>a</i>. Similarly, at the position corresponding to the gap between the gate bus line <b>12</b> and the light shielding portion <b>60</b><i>a</i>, the light shielding portion <b>61</b><i>a </i>is disposed through the insulating film <b>30</b> to overlap partly the gate bus line <b>12</b> and the light shielding portion <b>60</b><i>a</i>. Furthermore, at the position corresponding to the gap between the gate bus line <b>12</b> and the light shielding portion <b>60</b><i>b</i>, the light shielding portion <b>61</b><i>b </i>is disposed through the insulating film <b>30</b> to overlap partly the gate bus line <b>12</b> and the light shielding portion <b>60</b><i>b</i>. The light shielding portions <b>61</b><i>a </i>and <b>61</b><i>b </i>are formed with the same material as the drain bus line <b>14</b>, the drain electrode <b>21</b>, the source electrode <b>22</b> and the storage capacitor electrode <b>19</b> simultaneously therewith. As described herein, in this embodiment, the light shielding portions are formed with different materials depending on the areas where the light shielding portions are formed. The substantially whole reflection area is shielded from light incident from the back surface side of the glass substrate <b>10</b> by the gate bus line <b>12</b>, the storage capacitor bus line <b>18</b>, the light leakage preventing film <b>40</b>, the drain electrode <b>21</b>, the source electrode <b>22</b>, the storage capacitor electrode <b>19</b> and the light shielding portions <b>60</b><i>a</i>, <b>60</b><i>b</i>, <b>61</b><i>a </i>and <b>61</b><i>b. </i></p>
<p id="p-0066" num="0065">According to this embodiment, in the step of patterning a positive light-sensitive resin layer for forming the wrinkled resin layer <b>34</b> in the reflection area, reflected light on the exposing stage is shielded by the light shielding portions <b>60</b><i>a</i>, <b>60</b><i>b</i>, <b>61</b><i>a </i>and <b>61</b><i>b</i>, and thus the light is substantially not incident on the light-sensitive resin layer in the reflection area, as similar to the first and second embodiments. Therefore, a heat treatment by applying energy to the surface thereof in the subsequent step provides such a wrinkled resin layer <b>34</b> that has uniform wrinkled unevenness formed thereon. Consequently, the reflection electrode <b>17</b> formed on the wrinkled resin layer <b>34</b> also has uniform wrinkled unevenness to obtain a desired inclined plane distribution with good controllability. According to this embodiment, therefore, excellent reflection uniformity and stable reflectivity can be obtained to realize a transreflective liquid crystal display device having good reflection display characteristics. Furthermore, since the light shielding portions <b>60</b><i>a </i>and <b>60</b><i>b </i>are formed in the same process step as the gate bus line <b>12</b>, the storage capacitor bus line <b>18</b> and the light leakage preventing film <b>40</b>, and the light shielding portions <b>61</b><i>a </i>and <b>61</b><i>b </i>are formed in the same process steps as the drain bus line <b>14</b>, the drain electrode <b>21</b>, the source electrode <b>22</b> and the storage capacitor electrode <b>19</b>, no process step is added to the manufacturing method of the TFT substrate <b>2</b>.</p>
<heading id="h-0008" level="1">Fourth Embodiment</heading>
<p id="p-0067" num="0066">A liquid crystal display substrate according to a fourth embodiment of the invention will be described with reference to <figref idref="DRAWINGS">FIGS. 8A to 9B</figref>. <figref idref="DRAWINGS">FIG. 8A</figref> is a plan view showing the constitution of the vicinity of the reflection area of one pixel area of the TFT substrate <b>2</b> according to this embodiment, and <figref idref="DRAWINGS">FIG. 8B</figref> is a cross sectional view showing the constitution of the TFT substrate <b>2</b> on line F-F in <figref idref="DRAWINGS">FIG. 8A</figref>. As shown in <figref idref="DRAWINGS">FIGS. 8A and 8B</figref>, the TFT substrate <b>2</b> according to this embodiment has, as an underlayer of the wrinkled resin layer <b>34</b> formed in the reflection area, light shielding portions <b>62</b><i>a </i>and <b>62</b><i>b </i>for shielding light incident from the back surface side of the glass substrate <b>10</b> (the lower side in <figref idref="DRAWINGS">FIG. 8B</figref>). The TFT substrate <b>2</b> has a channel etching type TFT <b>25</b>, which is different from the channel protective film type TFT <b>20</b> in the first to third embodiments.</p>
<p id="p-0068" num="0067">The TFT <b>25</b> has an active semiconductor layer <b>28</b> formed with an a-Si layer on an insulating film <b>30</b>. On the active semiconductor layer <b>28</b>, a drain electrode <b>21</b> withdrawn from the adjacent drain bus line <b>14</b> and an n<sup>+</sup>a-Si layer <b>51</b> as an underlayer thereof, and a source electrode <b>22</b> and a lower n<sup>+</sup>a-Si layer <b>51</b> as an underlayer thereof are formed to face each other through a predetermined gap. For example, the source electrode <b>22</b> has a stick-like planar shape. The drain electrode <b>21</b> is disposed to surround the source electrode <b>22</b> in a C-shape. The channel area surface of the active semiconductor layer <b>28</b> is partly etched for ensuring separation and insulation between the drain electrode <b>21</b> and the source electrode <b>22</b>. The active semiconductor layer <b>28</b> has a thickness, for example, of from 150 to 200 nm upon formation thereof, and the thickness of the active semiconductor layer <b>28</b> at the portion having a surface being etched is, for example, about 100 nm. The gate bus line <b>12</b> immediately beneath the active semiconductor layer <b>28</b> functions as a gate electrode of the TFT <b>25</b>. The gate bus line <b>12</b> in this embodiment has a larger width in the area functioning as the gate electrode than that of the other areas.</p>
<p id="p-0069" num="0068">The light shielding portions <b>62</b><i>a </i>and <b>62</b><i>b </i>are formed with the same material as the active semiconductor layer <b>28</b> of the TFT <b>25</b> simultaneously therewith. The light shielding portions <b>62</b><i>a </i>and <b>62</b><i>b </i>have a thickness of about 100 nm, which is substantially the same as the thickness of the active semiconductor layer <b>28</b> of the TFT <b>25</b> in the area having a surface being etched, and has a function of shielding (absorbing) light. As described herein, this embodiment utilizes such a constitution that the active semiconductor layer <b>28</b> of the channel etching type TFT <b>25</b> is formed to have a larger thickness than the active semiconductor layer <b>28</b> of the channel protective film type TFT <b>20</b> (for example, about from 30 to 50 nm). The light shielding portion <b>62</b><i>a </i>is disposed between the gate bus line <b>12</b> and the light leakage preventing film <b>40</b> and is electrically separated from the active semiconductor layer <b>28</b>, the drain electrode <b>21</b>, the drain bus line <b>14</b>, the gate bus line <b>12</b> and the light leakage preventing film <b>40</b>. The light shielding portion <b>62</b><i>b </i>is disposed between the gate bus line <b>12</b> and the storage capacitor bus line <b>18</b> and is electrically separated from the active semiconductor layer <b>28</b>, the source electrode <b>22</b>, the storage capacitor electrode <b>19</b>, the gate bus line <b>12</b> and the storage capacitor bus line <b>18</b>. A large proportion of the reflection area is shielded from light incident from the back surface side of the glass substrate <b>10</b> by the gate bus line <b>12</b>, the storage capacitor bus line <b>18</b>, the light leakage preventing film <b>40</b> and the light shielding portions <b>62</b><i>a </i>and <b>62</b><i>b. </i></p>
<p id="p-0070" num="0069">According to this embodiment, in the step of patterning a positive light-sensitive resin layer for forming the wrinkled resin layer <b>34</b> in the reflection area, reflected light on the exposing stage is shielded by the light shielding portions <b>62</b><i>a </i>and <b>62</b><i>b</i>, and thus the light is substantially not incident on the light-sensitive resin layer in the reflection area, as similar to the first to third embodiments. Therefore, a heat treatment by applying energy to the surface thereof in the subsequent step provides such a wrinkled resin layer <b>34</b> that has uniform wrinkled unevenness formed thereon. Consequently, the reflection electrode <b>17</b> formed on the wrinkled resin layer <b>34</b> also has uniform wrinkled unevenness to obtain a desired inclined plane distribution with good controllability. According to this embodiment, therefore, excellent reflection uniformity and stable reflectivity can be obtained to realize a transreflective liquid crystal display device having good reflection display characteristics. Furthermore, since the light shielding portions <b>62</b><i>a </i>and <b>62</b><i>b </i>are formed in the same process step as the active semiconductor layer <b>28</b>, no process step is added to the manufacturing method of the TFT substrate <b>2</b>.</p>
<p id="p-0071" num="0070">A modified example of the constitution of the liquid crystal display substrate of this embodiment will be described with reference to <figref idref="DRAWINGS">FIGS. 9A and 9B</figref>. <figref idref="DRAWINGS">FIG. 9A</figref> is a plan view showing the constitution of the vicinity of the reflection area of one pixel area of the TFT substrate <b>2</b> according to this modified example, and <figref idref="DRAWINGS">FIG. 9B</figref> is a cross sectional view showing the constitution of the TFT substrate <b>2</b> on line G-G in <figref idref="DRAWINGS">FIG. 9A</figref>. In this modified example, as shown in <figref idref="DRAWINGS">FIGS. 9A and 9B</figref>, the light shielding portion <b>62</b><i>a </i>partly overlaps the light leakage preventing film <b>40</b>. At the gap between the two adjacent light shielding portions <b>62</b><i>a </i>(i.e., on the surrounding of the light shielding portion <b>62</b><i>a</i>), a light shielding portion <b>60</b><i>a </i>extending from the light leakage preventing film <b>40</b> is disposed, which is formed with the same material as the gate bus line <b>12</b> simultaneously therewith. At the gap between the light shielding portion <b>62</b><i>a </i>and the drain electrode <b>21</b>, alight shielding portion <b>60</b><i>a </i>is disposed, which is formed with the same material as the light shielding portion <b>60</b><i>a </i>simultaneously therewith. Separately, a light shielding portion <b>60</b><i>b</i>, which is formed with the same material as the gate bus line <b>12</b> simultaneously therewith, is disposed on the surrounding of the light shielding portion <b>62</b><i>b</i>. The light shielding portion <b>60</b><i>b </i>is electrically separated from both the gate bus line <b>12</b> and the storage capacitor bus line <b>18</b>. As described herein, in this modified embodiment, the light shielding portions are formed with different materials depending on the areas where the light shielding portions are formed. The substantially whole reflection area is shielded from light incident from the back surface side of the glass substrate <b>10</b> by the gate bus line <b>12</b>, the storage capacitor bus line <b>18</b>, the light leakage preventing film <b>40</b>, the drain electrode <b>21</b>, the source electrode <b>22</b>, the storage capacitor electrode <b>19</b> and the light shielding portions <b>60</b><i>a</i>, <b>60</b><i>a</i>, <b>60</b><i>b</i>, <b>62</b><i>a </i>and <b>62</b><i>b</i>. According to this modified example, therefore, further uniform wrinkled unevenness can be formed on the reflection electrode <b>17</b> in comparison to the constitution shown in <figref idref="DRAWINGS">FIGS. 8A and 8B</figref>, so as to provide better reflection display characteristics.</p>
<heading id="h-0009" level="1">Fifth Embodiment</heading>
<p id="p-0072" num="0071">A liquid crystal display substrate according to a fifth embodiment of the invention and a manufacturing method thereof will be described with reference to <figref idref="DRAWINGS">FIGS. 10 to 12B</figref>. <figref idref="DRAWINGS">FIG. 10</figref> is a cross sectional view showing a constitution of a TFT substrate <b>2</b> according to this embodiment. In <figref idref="DRAWINGS">FIG. 10</figref>, the area having a TFT <b>20</b> of a pixel formed therein is shown on the left side, a transmission area of the pixel is shown at the center, and a reflection area of the adjacent pixel is shown on the right side. As shown in <figref idref="DRAWINGS">FIG. 10</figref>, the TFT substrate <b>2</b> of this embodiment has an insulating film <b>31</b> as an underlayer of agate electrode (gate bus line) <b>12</b> of the channel protective film type TFT <b>20</b>. A transparent electrode <b>116</b> is formed immediately above the glass substrate <b>10</b> in the transmission area. The surface of the transparent electrode <b>16</b> is exposed through an opening <b>27</b> where the protective film <b>32</b> and the insulating films <b>30</b> and <b>31</b> are removed. The transparent electrode <b>16</b> is electrically connected to the source electrode <b>22</b> of the TFT <b>20</b> through the reflection electrode <b>17</b>. A light shielding portion <b>63</b> is formed as an underlayer of the insulating film <b>31</b> in the reflection area. The light shielding portion <b>63</b> has such a constitution that an ITO layer <b>52</b> formed with the same material as the transparent electrode <b>16</b> and a high melting point metal layer <b>53</b> having a light shielding capability are accumulated in this order and patterned into the same shape.</p>
<p id="p-0073" num="0072">A manufacturing method of the liquid crystal display substrate according to this embodiment will be described. <figref idref="DRAWINGS">FIGS. 11A to 12B</figref> are cross sectional views showing the manufacturing method of the TFT substrate <b>2</b> according to this embodiment. As shown in <figref idref="DRAWINGS">FIG. 11A</figref>, an ITO layer <b>52</b> having a thickness, for example, of 70 nm and a high melting point metal layer <b>53</b> having a thickness, for example, of 100 nm are formed by sputtering directly on a glass substrate <b>10</b> as a transparent insulating substrate or after forming a protective film, such as SiO<sub>x</sub>, thereon depending on necessity. By this, an electroconductive film having a thickness of about 170 nm having the ITO layer <b>52</b> and the high melting point metal layer <b>53</b> accumulated is formed on the whole surface of the substrate. Examples of the material for forming the high melting point metal layer <b>53</b> include Ti, chromium (Cr), molybdenum (Mo), tantalum (Ta), tungsten (W) and alloys thereof. A resist is then coated on the whole surface of the electroconductive film and patterned by using a first photomask (or a reticle) to form a resist pattern having a predetermined shape. Subsequently, wet etching by using, for example, a mixed reagent of acetic acid, nitric acid and phosphoric acid, and wet etching using, for example, a reagent, such as oxalic acid, are effected by using the resist pattern as an etching mask. Consequently, a light shielding portion <b>63</b> is formed on at least a portion of an area to be a reflection area, and an electroconductive film (electroconductive layer) <b>54</b> having a predetermined shape is formed on an area to be a transmission area.</p>
<p id="p-0074" num="0073">As shown in <figref idref="DRAWINGS">FIG. 11B</figref>, by the plasma CVD process a silicon nitride film (SiN film) having a thickness, for example, of 200 nm is formed on the light shielding portion <b>63</b> and the electroconductive film <b>54</b> on the whole surface of the substrate to form an insulating film <b>31</b>.</p>
<p id="p-0075" num="0074">As shown in <figref idref="DRAWINGS">FIG. 12A</figref>, an Al layer (or an Al alloy layer) <b>55</b> having a thickness, for example, of 130 nm and a high melting point metal layer (such as a Ti layer or a Ti alloy layer) <b>56</b> having a thickness, for example, of 70 nm are formed in this order by sputtering on the insulating layer <b>31</b> on the whole surface of the substrate. Consequently, an electroconductive film having a thickness of 200 nm containing the Al layer <b>55</b> and the high melting point metal layer <b>56</b> accumulated is formed. Examples of the Al alloy include those materials that are obtained by adding one or plurality of neodymium (Nd), silicon (Si), copper (Cu), Ti, W, Ta and scandium (Sc) to Al. Examples of the high melting point metal include Cr, Mo, Ta, W and alloys thereof. A resist is then coated on the whole surface of the electroconductive film and patterned by using a second photomask to form a resist pattern having a predetermined shape. Subsequently, dry etching using, for example, a chlorine series gas is effected by using the resist pattern as an etching mask. Consequently, a gate bus line <b>12</b>, a storage capacitor bus line <b>18</b> (not shown in the figure) and a gate bus line terminal (not shown in the figure) are formed.</p>
<p id="p-0076" num="0075">An SiN film having a thickness, for example, of 400 nm is formed by the plasma CVD process on the gate bus line <b>12</b>, the storage capacitor bus line <b>18</b> and the gate bus line terminal on the whole surface of the substrate, so as to form an insulating film (gate insulating film) <b>30</b>. An a-Si layer having a thickness, for example, of 30 nm is then formed by the plasma CVD process on the whole surface of the insulating layer <b>30</b>. Subsequently, an SiN film having a thickness, for example, of 150 nm is formed by the plasma CVD process on the whole surface of the a-Si layer. A resist is coated by spin coating on the whole surface of the SiN film to form a resist layer. The glass substrate <b>10</b> is then exposed from the back surface side thereof by using the gate bus line <b>12</b> as a mask. Subsequently, the glass substrate <b>10</b> is exposed from the front surface side thereof by using a third photomask. The resist layer is then developed, and the resist layer in the exposed area is removed by dissolution. Consequently, a resist pattern is formed in a self aligning manner only on the area for forming the channel protective film on the gate bus line <b>12</b>. Dry etching using a fluorine series gas is then effected by using the resist pattern as an etching mask to form a channel protective film <b>23</b>.</p>
<p id="p-0077" num="0076">Immediately after cleaning the surface of the a-Si layer (removal of a spontaneous oxidized film) by using diluted hydrofluoric acid, an n<sup>+</sup>a-Si layer having a thickness, for example, of 30 nm is formed on the whole surface of the substrate by the plasma process. A high melting point metal layer (such as a Ti layer or a Ti alloy layer) <b>57</b> having a thickness, for example, of 40 nm, an Al layer (or an Al alloy layer) <b>58</b> having a thickness, for example, of 75 nm and a high melting point metal layer (such as a Ti layer or a Ti alloy layer) <b>59</b> having a thickness, for example, of 80 nm are then formed by sputtering in this order to form an electroconductive film. Examples of the high melting point metal include Cr, Mo, Ta, W and alloys thereof. It is necessary that the high melting point metal layer <b>59</b> is not removed but remains upon removing by etching the high melting point metal layer <b>53</b> in the transmission area in the subsequent process step, and therefore, the materials for forming the high melting point metal layers <b>53</b> and <b>59</b> are selected under consideration of etching selectivity thereof (see <figref idref="DRAWINGS">FIG. 12B</figref>).</p>
<p id="p-0078" num="0077">A resist is then coated on the whole surface of the electroconductive film and patterned by using a fourth photomask to form a resist pattern having a predetermined shape. The electroconductive film, the n<sup>+</sup>a-Si layer and the a-Si layer are subjected to dry etching using a chlorine series gas by using the resist pattern as an etching mask. Consequently, a drain electrode <b>21</b> and a source electrode <b>22</b> of the TFT <b>20</b>, an active semiconductor layer <b>28</b>, a storage capacitor electrode <b>19</b> (not shown in the figure), a drain bus line <b>14</b> (not shown in the figure) and a drain bus line terminal (not shown in the figure) are formed. The channel protective film <b>23</b> functions as an etching stopper upon etching, and the a-Si layer as an underlayer thereof is not etched but remains. According to the aforementioned operations, a channel protective film type TFT <b>20</b> is formed.</p>
<p id="p-0079" num="0078">As shown in <figref idref="DRAWINGS">FIG. 12B</figref>, an SiN film having a thickness, for example, of 300 nm is formed by the plasma CVD process on the whole surface of the substrate to form a protective film <b>32</b>. A resist is then coated on the whole surface of the protective film <b>32</b> and patterned by using a fifth photomask to form a resist pattern having a predetermined shape. The protective film <b>32</b> (and the insulating films <b>30</b> and <b>31</b>) is subjected to dry etching using a mixed gas of a fluorine series gas and an O<sub>2 </sub>gas by using the resist pattern as an etching mask. Consequently, a contact hole <b>26</b> on the source electrode <b>22</b>, a contact hole (not shown in the figure) on the storage capacitor electrode <b>19</b> and a contact hole (not shown in the figure) on the gate bus line terminal and the drain bus line terminal are formed. Simultaneously, the protective film <b>32</b> and the insulating films <b>30</b> and <b>31</b> on the electroconductive film <b>54</b> in the transmission area are removed to form an opening <b>27</b>. Subsequently, wet etching using a mixed reagent of acetic acid, nitric acid and phosphoric acid is effected. Consequently, the high melting point metal layer <b>53</b> as an upper layer of the electroconductive film <b>54</b> exposed through the opening <b>27</b> is removed, and the ITO layer <b>52</b> as a lower layer thereof remains, so as to form a transparent electrode <b>16</b>.</p>
<p id="p-0080" num="0079">A positive light-sensitive novolak resin, for example, is coated on the whole surface of the substrate by using a spin coater or a slit coater to form a light-sensitive resin layer having a thickness, for example, of about from 0.5 to 4 m. Subsequently, the substrate is subjected to a heat treatment at a temperature of 160 C. or lower. The light-sensitive resin layer is then exposed by using a sixth photomask and is developed by using an alkali developer solution, such as TMAH (tetramethylammonium hydroxide), so as to form an overcoat (OC) layer (resin layer) having a predetermined shape. The OC layer is formed on at least a portion of the area to be the reflection area. In the exposing step for patterning, since the light shielding portion <b>63</b> is formed as an underlayer (i.e., on the side of the glass substrate <b>10</b>) of the light-sensitive resin layer, light reflected on the exposing stage of the exposing apparatus is substantially not incident on the light-sensitive resin layer in the reflection area.</p>
<p id="p-0081" num="0080">The OC layer is then annealed at a temperature of from 100 to 180 C. for from 0.2 to 60 minutes by using a clean oven or a hot plate. The surface of the OC layer is then irradiated with UV light having a wavelength of from 200 to 470 nm at an energy density of from 10 to 550 mJ/cm<sup>2 </sup>for from 5 to 300 seconds. The OC layer is then annealed by using a clean oven or the like at a temperature equal to or higher than the heat curing point thereof (from 180 to 230 C.) for about 1 hour. Consequently, a wrinkled resin layer <b>34</b> having wrinkled unevenness on the surface thereof is formed in the reflection area (see <figref idref="DRAWINGS">FIG. 10</figref>). As described in the foregoing, in this embodiment, light reflected by the exposing stage of the exposing apparatus is substantially not incident on the light-sensitive resin in the reflection area, and therefore, a wrinkled resin layer <b>34</b> having uniform wrinkled unevenness can be obtained through the subsequent UV light irradiation and heat treatment.</p>
<p id="p-0082" num="0081">In the constitution shown in <figref idref="DRAWINGS">FIGS. 3A and 3B</figref>, for example, there is such a possibility that reflected light from the exposing stage is incident through the gap between the light shielding portions <b>60</b><i>a </i>and <b>60</b><i>b </i>and the gate bus line <b>12</b>. Therefore, there is such a possibility that the wrinkled unevenness is deformed in a partial area of the wrinkled resin layer <b>34</b> depending on the positions of the grooves on the surface of the exposing stage and that display unevenness depending on the area proportion of the gap to the reflection area is formed. In order to prevent the phenomenon, the glass substrate <b>10</b> may be subjected to exposure from the back surface side (i.e., the lower side in the figure) under predetermined exposing conditions after patterning the OC layer and before subjecting to the heat treatment at a temperature equal to or higher than the heat curing point. Consequently, the OC layer in the area corresponding to the gap between the light shielding portions <b>60</b><i>a </i>and <b>60</b><i>b </i>and the gate bus line <b>12</b> is substantially uniformly cured over all the pixels, whereby display unevenness is not viewed although no wrinkled unevenness is formed in that area through the subsequent heat treatment.</p>
<p id="p-0083" num="0082">A Ti layer (or a Ti alloy layer) <b>17</b><i>a </i>having a thickness, for example, of 100 nm and an Al layer (or an Al alloy layer) <b>17</b><i>b </i>having a thickness, for example, of 100 nm are formed by sputtering on the whole surface of the wrinkled resin layer <b>34</b>. A high melting point metal layer formed with Cr, Mo, Ta, W or alloys thereof may be formed instead of the Ti layer. A resist is then coated on the whole surface of the Al layer <b>17</b><i>b </i>and patterned by using a seventh photomask to form a resist pattern having a predetermined shape. Subsequently, dry etching using a chlorine series gas is effected by using the resist pattern as an etching mask. Consequently, a reflection electrode <b>17</b> is formed in the reflection area including the wrinkled resin layer <b>34</b>. The surface of the reflection electrode <b>17</b> has a wrinkled uneven surface according to the surface of the wrinkled resin layer <b>34</b>. The reflection electrode <b>17</b> is electrically connected to the source electrode <b>22</b> through the contact hole <b>26</b>, and is electrically connected to the storage capacitor electrode <b>19</b> through a contact hole not shown in the figure. The reflection electrode <b>17</b> is also electrically connected to the transparent electrode <b>16</b> through a portion of the opening <b>27</b>. Thereafter, the substrate is subjected to a heat treatment at a temperature of from 150 to 230 C., preferably 200 C. According to the aforementioned process steps, the TFT substrate <b>2</b> shown in <figref idref="DRAWINGS">FIG. 10</figref> is completed.</p>
<p id="p-0084" num="0083">According to this embodiment, in the step of patterning the positive light-sensitive resin layer for forming the wrinkled resin layer <b>34</b> in the reflection area, light reflected from the exposing stage is shielded by the light shielding portion <b>63</b> and the like, and thus the light is substantially not incident on the light-sensitive resin layer in the reflection area, as similar to the first to fourth embodiments. Therefore, a heat treatment by applying energy to the surface thereof in the subsequent step provides such a wrinkled resin layer <b>34</b> that has substantially uniform wrinkled unevenness formed thereon. Consequently, the reflection electrode <b>17</b> formed on the wrinkled resin layer <b>34</b> also has substantially uniform wrinkled unevenness to obtain a desired inclined plane distribution with good controllability. According to this embodiment, therefore, excellent reflection uniformity and stable reflectivity can be obtained to realize a transreflective liquid crystal display device having good reflection display characteristics.</p>
<p id="p-0085" num="0084">Furthermore, since the light shielding portion <b>63</b> is patterned by using the same photomask (the first photomask) as the transparent electrode <b>16</b>, and the high melting point metal layer <b>53</b> on the transparent electrode <b>16</b> is removed by using the predetermined etchant after exposing through the opening <b>27</b> formed simultaneously with the contact hole <b>26</b>. In this embodiment, therefore, the light shielding portion <b>63</b> is formed by using no additional photomask, and thus no process step is added to the manufacturing method of the TFT substrate <b>2</b>.</p>
<heading id="h-0010" level="1">Sixth Embodiment</heading>
<p id="p-0086" num="0085">A liquid crystal display substrate according to a sixth embodiment of the invention and a manufacturing method thereof will be described with reference to <figref idref="DRAWINGS">FIGS. 13 to 15B</figref>. <figref idref="DRAWINGS">FIG. 13</figref> is a cross sectional view showing a constitution of a TFT substrate <b>2</b> according to this embodiment. In <figref idref="DRAWINGS">FIG. 13</figref>, the area having a TFT <b>20</b> of a pixel formed therein is shown on the left side, a transmission area of the pixel is shown at the center, and a reflection area of the adjacent pixel is shown on the right side, as similar to <figref idref="DRAWINGS">FIGS. 10 to 12B</figref>. As shown in <figref idref="DRAWINGS">FIG. 13</figref>, the TFT substrate <b>2</b> of this embodiment has the same constitution as the fifth embodiment except that it has a channel etching type TFT <b>25</b>. That is, the TFT substrate <b>2</b> has a light shielding portion <b>63</b> formed by accumulating an ITO layer <b>52</b> formed with the same material as a transparent electrode <b>16</b> and a high melting point metal layer <b>53</b> having light shielding capability in this order, which are then patterned in the same shape.</p>
<p id="p-0087" num="0086">A manufacturing method of the liquid crystal display substrate according to this embodiment will be described. <figref idref="DRAWINGS">FIGS. 14A to 15B</figref> are cross sectional views showing the manufacturing method of the TFT substrate <b>2</b> according to this embodiment. As shown in <figref idref="DRAWINGS">FIG. 14A</figref>, an ITO layer <b>52</b> having a thickness, for example, of 70 nm and a high melting point metal layer <b>53</b> having a thickness, for example, of 100 nm are formed by sputtering directly on a glass substrate <b>10</b> as a transparent insulating substrate or after forming a protective film, such as SiO<sub>x</sub>, thereon depending on necessity. Consequently, an electroconductive film having a thickness of about 170 nm having the ITO layer <b>52</b> and the high melting point metal layer <b>53</b> accumulated is formed on the whole surface of the substrate. A resist is then coated on the whole surface of the electroconductive film and patterned by using a first photomask to form a resist pattern having a predetermined shape. Subsequently, wet etching by using, for example, a mixed reagent of acetic acid, nitric acid and phosphoric acid, and wet etching using, for example, a reagent, such as oxalic acid, are effected by using the resist pattern as an etching mask. Consequently, a light shielding portion <b>63</b> is formed on at least a portion of an area to be a reflection area, and an electroconductive film <b>54</b> is formed on an area to be a transmission area.</p>
<p id="p-0088" num="0087">As shown in <figref idref="DRAWINGS">FIG. 14B</figref>, by the plasma process, an SiN film having a thickness, for example, of 200 nm is formed on the light shielding portion <b>63</b> and the electroconductive film <b>54</b> on the whole surface of the substrate to form an insulating film <b>31</b>.</p>
<p id="p-0089" num="0088">As shown in <figref idref="DRAWINGS">FIG. 15A</figref>, an Al layer (or an Al alloy layer) <b>55</b> having a thickness, for example, of 130 nm and a high melting point metal layer (such as a Ti layer or a Ti alloy layer) <b>56</b> having a thickness, for example, of 70 nm are formed in this order by sputtering on the insulating layer <b>31</b> on the whole surface of the substrate. Consequently, an electroconductive film having a thickness of 200 nm containing the Al layer <b>55</b> and the high melting point metal layer <b>56</b> accumulated is formed. A resist is then coated on the whole surface of the electroconductive film and patterned by using a second photomask to form a resist pattern having a predetermined shape. Subsequently, dry etching using, for example, a chlorine series gas is effected by using the resist pattern as an etching mask. Consequently, a gate bus line <b>12</b>, a storage capacitor bus line <b>18</b> (not shown in the figure) and a gate bus line terminal (not shown in the figure) are formed.</p>
<p id="p-0090" num="0089">An SiN film having a thickness, for example, of 400 nm is formed by the plasma CVD process on the gate bus line <b>12</b>, the storage capacitor bus line <b>18</b> and the gate bus line terminal on the whole surface of the substrate, so as to form an insulating film (gate insulating film) <b>30</b>. An a-Si layer having a thickness, for example, of 150 nm is then formed by the plasma CVD process on the whole surface of the insulating layer <b>30</b>. Subsequently, an n<sup>+</sup>a-Si layer having a thickness, for example, of 30 nm is formed by the plasma CVD process on the whole surface of the a-Si layer.</p>
<p id="p-0091" num="0090">A resist is coated by spin coating on the whole surface of the n<sup>+</sup>a-Si layer to form a resist layer. The glass substrate <b>10</b> is then exposed from the front surface side thereof by using a third photomask. The resist layer is then developed, and the resist layer in the exposed area is removed by dissolution. Consequently, a resist pattern is formed on the area for forming a TFT <b>25</b>. Dry etching using a fluorine series gas is then effected by using the resist pattern as an etching mask. Consequently, an active semiconductor layer <b>28</b> and the n<sup>+</sup>a-Si layer <b>51</b> as an upper layer thereof are formed in an island shape.</p>
<p id="p-0092" num="0091">A high melting point metal layer (such as a Ti layer or a Ti alloy layer) <b>57</b> having a thickness, for example, of 40 nm, an Al layer (or an Al alloy layer) <b>58</b> having a thickness, for example, of 75 nm and a high melting point metal layer (such as a Ti layer or a Ti alloy layer) <b>59</b> having a thickness, for example, of 80 nm are formed by sputtering in this order to form an electroconductive film. Examples of the high melting point metal include Cr, Mo, Ta, W and alloys thereof. It is necessary that the high melting point metal layer <b>59</b> is not removed but remains upon removing by etching the high melting point metal layer <b>53</b> in the transmission area in the subsequent process step, and therefore, the materials for forming the high melting point metal layers <b>53</b> and <b>59</b> are selected under consideration of etching selectivity thereof (see <figref idref="DRAWINGS">FIG. 15B</figref>).</p>
<p id="p-0093" num="0092">A resist is then coated on the whole surface of the electroconductive film and patterned by using a fourth photomask to form a resist pattern having a predetermined shape. The electroconductive film and the n<sup>+</sup>a-Si layer <b>51</b> are subjected to dry etching using a chlorine series gas by using the resist pattern as an etching mask. In order to separate certainly the drain electrode <b>21</b> and the n<sup>+</sup>a-Si layer <b>51</b> as an under layer thereof from the source electrode <b>22</b> and the n<sup>+</sup>a-Si layer <b>51</b> as an under layer thereof, the etching is effected up to the surface of the active semiconductor layer <b>28</b> (channel etching). Consequently, the drain electrode <b>21</b> and the source electrode <b>22</b> of the TFT <b>25</b>, a storage capacitor electrode <b>19</b> (not shown in the figure), a drain bus line <b>14</b> (not shown in the figure) and a drain bus line terminal (not shown in the figure) are formed. According to the aforementioned operations, a channel etching type TFT <b>25</b> is formed.</p>
<p id="p-0094" num="0093">As shown in <figref idref="DRAWINGS">FIG. 15B</figref>, an SiN film having a thickness, for example, of 300 nm is formed by the plasma CVD process on the whole surface of the substrate to form a protective film <b>32</b>. A resist is then coated on the whole surface of the protective film <b>32</b> and patterned by using a fifth photomask to form a resist pattern having a predetermined shape. The protective film <b>32</b> (and the insulating films <b>30</b> and <b>31</b>) is subjected to dry etching using a mixed gas of a fluorine series gas and an O<sub>2 </sub>gas by using the resist pattern as an etching mask. Consequently, a contact hole <b>26</b> on the source electrode <b>22</b>, a contact hole (not shown in the figure) on the storage capacitor electrode <b>19</b> and a contact hole (not shown in the figure) on the gate bus line terminal and the drain bus line terminal are formed. Simultaneously, the protective film <b>32</b> and the insulating films <b>30</b> and <b>31</b> on the electroconductive film <b>54</b> in the transmission area are removed to form an opening <b>27</b>. Subsequently, wet etching using a mixed reagent of acetic acid, nitric acid and phosphoric acid is effected. Consequently, the high melting point metal layer <b>53</b> as an upper layer of the electroconductive film <b>54</b> exposed through the opening <b>27</b> is removed, and the ITO layer <b>52</b> as a lower layer thereof remains, so as to form a transparent electrode <b>16</b>.</p>
<p id="p-0095" num="0094">A positive light-sensitive novolak resin, for example, is coated on the whole surface of the substrate by using a spin coater or a slit coater to form a light-sensitive resin layer having a thickness, for example, of about from 0.5 to 4 m. Subsequently, the substrate is subjected to a heat treatment at a temperature of 160 C. or lower. The light-sensitive resin layer is then exposed by using a sixth photomask and is developed by using an alkali developer solution, such as TMAH, so as to form an OC layer having a predetermined shape. The OC layer is formed on at least a portion of the area to be the reflection area. In the exposing step for patterning, since the light shielding portion <b>63</b> is formed as an underlayer (i.e., on the side of the glass substrate <b>10</b>) of the light-sensitive resin layer, light reflected on the exposing stage of the exposing apparatus is substantially not incident on the light-sensitive resin layer in the reflection area.</p>
<p id="p-0096" num="0095">The OC layer is then annealed at a temperature of from 100 to 180 C. for from 0.2 to 60 minutes by using a clean oven or a hot plate. The surface of the OC layer is then irradiated with UV light having a wavelength of from 200 to 470 nm at an energy density of from 10 to 550 mJ/cm<sup>2 </sup>for from 5 to 300 seconds. Subsequently, depending on necessity, the glass substrate <b>10</b> is exposed from the back surface side thereof. The OC layer is then annealed by using a clean oven or the like at a temperature of from 180 to 230 C. for about 1 hour. Consequently, a wrinkled resin layer <b>34</b> having wrinkled unevenness on the surface thereof is formed in the reflection area (see <figref idref="DRAWINGS">FIG. 13</figref>). As described in the foregoing, in this embodiment, light reflected by the exposing stage of the exposing apparatus is substantially not incident on the light-sensitive resin layer in the reflection area, and therefore, a wrinkled resin layer <b>34</b> having uniform wrinkled unevenness can be obtained through the subsequent UV light irradiation and heat treatment.</p>
<p id="p-0097" num="0096">A Ti layer (or a Ti alloy layer) <b>17</b><i>a </i>having a thickness, for example, of 100 nm and an Al layer (or an Al alloy layer) <b>17</b><i>b </i>having a thickness, for example, of 100 nm are formed by sputtering on the whole surface of the wrinkled resin layer <b>34</b>. A resist is then coated on the whole surface of the Al layer <b>17</b><i>b </i>and patterned by using a seventh photomask to form a resist pattern having a predetermined shape. Subsequently, dry etching using a chlorine series gas is effected by using the resist pattern as an etching mask. Consequently, a reflection electrode <b>17</b> is formed in the reflection area including the wrinkled resin layer <b>34</b>. The surface of the reflection electrode <b>17</b> has a wrinkled uneven surface according to the surface of the wrinkled resin layer <b>34</b>. The reflection electrode <b>17</b> is electrically connected to the source electrode <b>22</b> through the contact hole <b>26</b>, and is electrically connected to the storage capacitor electrode <b>19</b> through a contact hole not shown in the figure. The reflection electrode <b>17</b> is also electrically connected to the transparent electrode <b>16</b> through a portion of the opening <b>27</b>. Thereafter, the substrate is subjected to a heat treatment at a temperature of from 150 to 230 C., preferably 200 C. According to the aforementioned process steps, the TFT substrate <b>2</b> shown in <figref idref="DRAWINGS">FIG. 13</figref> is completed.</p>
<p id="p-0098" num="0097">According to this embodiment, in the step of patterning the positive light-sensitive resin layer for forming the wrinkled resin layer <b>34</b> in the reflection area, light reflected from the exposing stage is shielded by the light shielding portion <b>63</b> and the like, and thus the light is substantially not incident on the light-sensitive resin layer in the reflection area, as similar to the first to fifth embodiments. Therefore, a heat treatment by applying energy to the surface thereof in the subsequent step provides such a wrinkled resin layer <b>34</b> that has uniform wrinkled unevenness formed thereon. Consequently, the reflection electrode <b>17</b> formed on the wrinkled resin layer <b>34</b> also has substantially uniform wrinkled unevenness to obtain a desired inclined plane distribution with good controllability. According to this embodiment, therefore, excellent reflection uniformity and stable reflectivity can be obtained to realize a transreflective liquid crystal display device having good reflection display characteristics.</p>
<p id="p-0099" num="0098">Furthermore, since the light shielding portion <b>63</b> is patterned by using the same photomask (the first photomask) as the transparent electrode <b>16</b>, and the high melting point metal layer <b>53</b> on the transparent electrode <b>16</b> is removed by using the predetermined etchant after exposing through the opening <b>27</b> formed simultaneously with the contact hole <b>26</b>. In this embodiment, therefore, the light shielding portion <b>63</b> is formed by using no additional photomask, and thus no process step is added to the manufacturing method of the TFT substrate <b>2</b>.</p>
<heading id="h-0011" level="1">Seventh Embodiment</heading>
<p id="p-0100" num="0099">A liquid crystal display substrate according to a seventh embodiment of the invention and a manufacturing method thereof will be described with reference to <figref idref="DRAWINGS">FIGS. 16 to 17C</figref>. <figref idref="DRAWINGS">FIG. 16</figref> is a cross sectional view showing a constitution of a TFT substrate <b>2</b> according to this embodiment. In <figref idref="DRAWINGS">FIG. 16</figref>, the area having a TFT <b>20</b> of a pixel formed therein is shown on the left side, a transmission area of the pixel is shown at the center, and a reflection area of the adjacent pixel is shown on the right side, as similar to <figref idref="DRAWINGS">FIGS. 10 to 15B</figref>. As shown in <figref idref="DRAWINGS">FIG. 16</figref>, the TFT substrate <b>2</b> of this embodiment has, in the transmission area, a transparent electrode <b>16</b> formed directly on the glass substrate <b>10</b>. The surface of the transparent electrode <b>16</b> is exposed through an opening <b>27</b> where a protective film <b>32</b> and an insulating film <b>30</b> are removed. The transparent electrode <b>16</b> is electrically connected to the source electrode <b>22</b> of the TFT <b>20</b> through the reflection electrode <b>17</b>. A gate bus line (gate electrode) <b>12</b> has such a constitution that an ITO layer <b>52</b> formed with the same material as the transparent electrode <b>16</b>, a high melting point metal layer <b>70</b>, an Al layer <b>71</b> and a high melting point metal layer <b>72</b> are accumulated in this order. A light shielding portion <b>64</b> is formed as an underlayer of the insulating film <b>30</b> in the reflection area. The light shielding portion <b>64</b> has such a constitution that an ITO layer <b>52</b> formed with the same material as the transparent electrode <b>16</b>, a high melting point metal layer <b>70</b>, an Al layer <b>71</b> and a high melting point metal layer <b>72</b> are accumulated in this order, as similar to the gate bus line <b>12</b>. The layers constituting the light shielding portion <b>64</b> are patterned into the same shape.</p>
<p id="p-0101" num="0100">A manufacturing method of the liquid crystal display substrate according to this embodiment will be described. <figref idref="DRAWINGS">FIGS. 17A to 17C</figref> are cross sectional views showing the manufacturing method of the TFT substrate <b>2</b> according to this embodiment. As shown in <figref idref="DRAWINGS">FIG. 17A</figref>, an ITO layer <b>52</b>, a high melting point metal layer <b>70</b>, an Al layer <b>71</b> and a high melting point metal layer <b>72</b> are formed in this order to form an electroconductive film directly on a glass substrate <b>10</b> or after forming a protective film, such as SiO<sub>x</sub>, thereon depending on necessity. A resist is then coated on the whole surface of the electroconductive film and patterned by using a first photomask to form a resist pattern having a predetermined shape. Subsequently, wet etching by using, for example, a mixed reagent of acetic acid, nitric acid and phosphoric acid, and wet etching using, for example, a reagent, such as oxalic acid, are effected by using the resist pattern as an etching mask. Consequently, a gate bus line <b>12</b>, a storage capacitor bus line <b>18</b> (not shown in the figure) and a gate bus line terminal (not shown in the figure) are formed, a light shielding portion <b>64</b> is formed on at least a portion of an area to be a reflection area, and an electroconductive film <b>54</b> is formed on an area to be a transmission area.</p>
<p id="p-0102" num="0101">As shown in <figref idref="DRAWINGS">FIG. 17B</figref>, an SiN film is formed by the plasma CVD process on the gate bus line <b>12</b>, the light shielding portion <b>64</b> and the electroconductive film <b>54</b> on the whole surface of the substrate to form an insulating film <b>30</b>. An a-Si layer is then formed by the plasma CVD process on the while surface of the insulating layer <b>30</b>. Subsequently, an SiN film is formed by the plasma CVD process on the whole surface of the a-Si layer. A resist is then coated by spin coating or the like on the whole surface of the SiN film to form a resist layer. The glass substrate <b>10</b> is then exposed from the back surface side thereof by using the gate bus line <b>12</b> as a mask. Subsequently, the glass substrate <b>10</b> is exposed from the front surface side thereof by using a second photomask. The resist layer is then developed, and the resist layer in the exposed area is removed by dissolution. Consequently, a resist pattern is formed in a self aligning manner only on the area for forming the channel protective film on the gate bus line <b>12</b>. Dry etching using a fluorine series gas is then effected by using the resist pattern as an etching mask to form a channel protective film <b>23</b>.</p>
<p id="p-0103" num="0102">Immediately after cleaning the surface of the a-Si layer by using diluted hydrofluoric acid, an n<sup>+</sup>a-Si layer is formed by the plasma CVD process on the whole surface of the substrate. A high melting point metal layer (such as a Ti layer or a Ti alloy layer) <b>57</b>, an Al layer (or an Al alloy layer) <b>58</b> and a high melting point metal layer (such as a Ti layer or a Ti alloy layer) <b>59</b> are then formed by sputtering in this order to form an electroconductive film.</p>
<p id="p-0104" num="0103">A resist is then coated on the whole surface of the electroconductive film and patterned by using a third photomask to form a resist pattern having a predetermined shape. The electroconductive film, the n<sup>+</sup>a-Si layer and the a-Si layer are subjected to dry etching using a chlorine series gas by using the resist pattern as an etching mask. Consequently, a drain electrode <b>21</b> and a source electrode <b>22</b> of the TFT <b>20</b>, an active semiconductor layer <b>28</b>, a storage capacitor electrode <b>19</b> (not shown in the figure), a drain bus line <b>14</b> (not shown in the figure) and a drain bus line terminal (not shown in the figure) are formed. The channel protective film <b>23</b> functions as an etching stopper upon etching, and the a-Si layer as an underlayer thereof is not etched but remains. According to the aforementioned operations, a channel protective film type TFT <b>20</b> is formed.</p>
<p id="p-0105" num="0104">As shown in <figref idref="DRAWINGS">FIG. 17C</figref>, an SiN film is formed by the plasma CVD process on the whole surface of the substrate to form a protective film <b>32</b>. A resist is then coated on the whole surface of the protective film <b>32</b> and patterned by using a fourth photomask to form a resist pattern having a predetermined shape. The protective film <b>32</b> (and the insulating film <b>30</b>) is subjected to dry etching using a mixed gas of a fluorine series gas and an O<sub>2 </sub>gas by using the resist pattern as an etching mask. Consequently, a contact hole <b>26</b> on the source electrode <b>22</b>, a contact hole (not shown in the figure) on the storage capacitor electrode <b>19</b> and a contact hole (not shown in the figure) on the gate bus line terminal and the drain bus line terminal are formed. Simultaneously, the protective film <b>32</b> and the insulating film <b>30</b> on the electroconductive film <b>54</b> in the transmission area are removed to form an opening <b>27</b>.</p>
<p id="p-0106" num="0105">A positive light-sensitive novolak resin, for example, is coated on the whole surface of the substrate by using a spin coater or a slit coater to form a light-sensitive resin layer having a thickness, for example, of about from 0.5 to 4 m. Subsequently, the substrate is subjected to a heat treatment at a temperature of 160 C. or lower. The light-sensitive resin layer is then exposed by using a fifth photomask and is developed by using an alkali developer solution, such as TMAH, so as to form an OC layer having a predetermined shape. The OC layer is formed on at least a portion of the area to be the reflection area. In the exposing step for patterning, since the light shielding portion <b>64</b> is formed as an underlayer (i.e., on the side of the glass substrate <b>10</b>) of the light-sensitive resin layer, light reflected on the exposing stage of the exposing apparatus is substantially not incident on the light-sensitive resin layer in the reflection area.</p>
<p id="p-0107" num="0106">The OC layer is then annealed at a temperature of from 100 to 180 C. for from 0.2 to 60 minutes by using a clean oven or a hot plate. The surface of the OC layer is then irradiated with UV light having a wavelength of from 200 to 470 nm at an energy density of from 10 to 550 mJ/cm<sup>2 </sup>for from 5 to 300 seconds. Subsequently, depending on necessity, the glass substrate <b>10</b> is exposed from the back surface side thereof. The OC layer is then annealed by using a clean oven or the like at a temperature of from 180 to 230 C. for about 1 hour. Consequently, a wrinkled resin layer <b>34</b> having wrinkled unevenness on the surface thereof is formed in the reflection area (see <figref idref="DRAWINGS">FIG. 16</figref>). As described in the foregoing, in this embodiment, light reflected by the exposing stage of the exposing apparatus is substantially not incident on the light-sensitive resin in the reflection area, and therefore, a wrinkled resin layer <b>34</b> having uniform wrinkled unevenness can be obtained through the subsequent UV light irradiation and heat treatment.</p>
<p id="p-0108" num="0107">A Ti layer (or a Ti alloy layer) <b>17</b><i>a </i>and an Al layer (or an Al alloy layer) <b>17</b><i>b </i>are formed by sputtering on the whole surface of the wrinkled resin layer <b>34</b>. A resist is then coated on the whole surface of the Al layer <b>17</b><i>b </i>and patterned by using a sixth photomask to form a resist pattern having a predetermined shape. Subsequently, dry etching using a chlorine series gas is effected by using the resist pattern as an etching mask. Consequently, a reflection electrode <b>17</b> is formed in the reflection area including the wrinkled resin layer <b>34</b>. The surface of the reflection electrode <b>17</b> on the wrinkled resin layer <b>34</b> has a wrinkled uneven surface following the surface of the wrinkled resin layer <b>34</b>. The reflection electrode <b>17</b> is electrically connected to the source electrode <b>22</b> through the contact hole <b>26</b>, and is electrically connected to the storage capacitor electrode <b>19</b> through a contact hole not shown in the figure. The reflection electrode <b>17</b> is also electrically connected to the transparent electrode <b>16</b>. By the etching operation, the high melting point metal layer <b>72</b>, the Al layer <b>71</b> and the high melting point metal layer <b>70</b> of the electroconductive film <b>54</b> exposed through the opening <b>27</b> are removed, and the ITO layer <b>52</b> as the lowermost layer remains, so as to form a transparent electrode <b>16</b>. Thereafter, the substrate is subjected to a heat treatment at a temperature of from 150 to 230 C., preferably 200 C. According to the aforementioned process steps, the TFT substrate <b>2</b> shown in <figref idref="DRAWINGS">FIG. 16</figref> is completed.</p>
<p id="p-0109" num="0108">According to this embodiment, in the step of patterning the positive light-sensitive resin layer for forming the wrinkled resin layer <b>34</b> in the reflection area, light reflected from the exposing stage is shielded by the light shielding portion <b>64</b> and the like, and thus the light is substantially not incident on the light-sensitive resin layer in the reflection area, as similar to the first to sixth embodiments. Therefore, a heat treatment by applying energy to the surface thereof in the subsequent step provides such a wrinkled resin layer <b>34</b> that has substantially uniform wrinkled unevenness formed thereon. Consequently, the reflection electrode <b>17</b> formed on the wrinkled resin layer <b>34</b> also has substantially uniform wrinkled unevenness to obtain a desired inclined plane distribution with good controllability. According to this embodiment, therefore, excellent reflection uniformity and stable reflectivity can be obtained to realize a transreflective liquid crystal display device having good reflection display characteristics.</p>
<p id="p-0110" num="0109">Furthermore, since the light shielding portion <b>64</b> is patterned by using the same photomask (the first photomask) as the transparent electrode <b>16</b>, as similar to the fifth and sixth embodiments. The high melting point metal layer <b>70</b>, the Al layer <b>71</b> and the high melting point metal layer <b>72</b> on the transparent electrode <b>16</b> are removed through the etching step for forming the reflection electrode <b>17</b> after exposing through the opening <b>27</b> formed simultaneously with the contact hole <b>26</b>. In this embodiment, therefore, the light shielding portion <b>64</b> is formed by using no additional photomask, and thus no process step is added to the manufacturing method of the TFT substrate <b>2</b>.</p>
<p id="p-0111" num="0110">In this embodiment, furthermore, the transparent electrode <b>16</b> and the light shielding portion <b>64</b> are patterned by using the same photomask as the gate bus line <b>12</b> and the like. Therefore, the number of photomasks can be reduced by one in comparison to the fifth and sixth embodiments.</p>
<p id="p-0112" num="0111">While this embodiment exemplifies the TFT substrate <b>2</b> having the channel protective film type TFT <b>20</b>, the invention can also be applied to a TFT substrate <b>2</b> having a channel etching type TFT <b>25</b>.</p>
<heading id="h-0012" level="1">Eighth Embodiment</heading>
<p id="p-0113" num="0112">A liquid crystal display substrate according to an eighth embodiment of the invention and a manufacturing method thereof will be described with reference to <figref idref="DRAWINGS">FIGS. 18 to 20B</figref>. <figref idref="DRAWINGS">FIG. 18</figref> is a cross sectional view showing a constitution of a TFT substrate <b>2</b> according to this embodiment. In <figref idref="DRAWINGS">FIG. 18</figref>, the area having a TFT <b>20</b> of a pixel formed therein is shown on the left side, a transmission area of the pixel is shown at the center and a reflection area of the adjacent pixel is shown on the right side, as similar to <figref idref="DRAWINGS">FIGS. 10 to 17C</figref>. As shown in <figref idref="DRAWINGS">FIG. 18</figref>, the TFT substrate <b>2</b> of this embodiment has, on an insulating film <b>30</b> in the transmission area, an a-Si layer <b>75</b>, which is formed with the same material with an active semiconductor layer <b>28</b> of the TFT <b>20</b> integrally therewith. A transparent electrode <b>16</b> is formed on the a-Si layer <b>75</b>. In the reflection area, a light shielding portion <b>65</b> is formed on the insulating film <b>30</b> but as an underlayer of a protective film <b>32</b>. The light shielding portion <b>65</b> has such a constitution that an a-Si layer <b>73</b> formed with the same material as the active semiconductor layer <b>28</b>, an ITO layer <b>52</b> formed with the same material as the transparent electrode <b>16</b> and a high melting point metal layer <b>74</b> are accumulated in this order. The layers constituting the light shielding portion <b>65</b> are patterned into the same shape. In this embodiment, while the a-Si layer <b>75</b> is formed as an underlayer of the transparent electrode <b>16</b> in the transmission area, the thickness of the active semiconductor layer <b>28</b> of the channel protective film type TFT <b>20</b> and the thickness of the a-Si layer <b>75</b> are about from 30 to 50 nm, and thus the light transmittance in the transmission area is substantially not decreased.</p>
<p id="p-0114" num="0113">A manufacturing method of the liquid crystal display substrate according to this embodiment will be described. <figref idref="DRAWINGS">FIGS. 19A to 20B</figref> are cross sectional views showing the manufacturing method of the TFT substrate <b>2</b> according to this embodiment. As shown in <figref idref="DRAWINGS">FIG. 19A</figref>, an Al layer (or an Al alloy layer) <b>55</b> and a high melting point metal layer (an Mo layer) <b>56</b> are formed in this order by sputtering directly on a glass substrate <b>10</b> or after forming a protective film, such as SiO<sub>x</sub>, thereon depending on necessity. Consequently, an electroconductive film containing the Al layer <b>55</b> and the high melting point metal layer <b>56</b> is formed. Additional examples of the high melting point metal include Cr, Ti, Ta, W and alloys thereof. A resist is then coated on the whole surface of the electroconductive film and patterned by using a first photomask to form a resist pattern having a predetermined shape. Subsequently, dry etching using, for example a chlorine series gas is effected by using the resist pattern as an etching mask. Consequently, a gate bus line <b>12</b>, a storage capacitor bus line <b>18</b> (not shown in the figure) and a gate bus line terminal (not shown in the figure) are formed.</p>
<p id="p-0115" num="0114">As shown in <figref idref="DRAWINGS">FIG. 19B</figref>, an SiN film is formed by the plasma CVD process on the gate bus line <b>12</b>, the storage capacitor bus line <b>18</b> and the gate bus line terminal on the whole surface of the substrate to form an insulating film <b>30</b>. An a-Si layer <b>76</b> is then formed by the plasma CVD process on the while surface of the insulating layer <b>30</b>. Subsequently, an SiN film is formed by the plasma CVD process on the whole surface of the a-Si layer <b>76</b>. A resist is then coated by spin coating or the like on the whole surface of the SiN film to form a resist layer. The glass substrate <b>10</b> is then exposed from the back surface side thereof by using the gate bus line <b>12</b> as a mask. Subsequently, the glass substrate <b>10</b> is exposed from the front surface side thereof by using a second photomask. The resist layer is then developed, and the resist layer in the exposed area is removed by dissolution. Consequently, a resist pattern is formed in a self aligning manner only on the area for forming the channel protective film on the gate bus line <b>12</b>. Dry etching using a fluorine series gas is then effected by using the resist pattern as an etching mask to form a channel protective film <b>23</b>.</p>
<p id="p-0116" num="0115">An ITO layer <b>52</b> and a high melting point metal layer <b>74</b> are formed in this order by sputtering on the whole surface of the channel protective film <b>23</b>. Consequently, an electroconductive film having the ITO layer <b>52</b> and the high melting point metal layer <b>74</b> accumulated is formed on the whole surface of the substrate. A resist is then coated on the whole surface of the electroconductive film and patterned by using a third photomask to form a resist pattern having a predetermined shape. Subsequently, wet etching by using, for example, a mixed reagent of acetic acid, nitric acid and phosphoric acid, and wet etching using, for example, a reagent, such as oxalic acid, are effected by using the resist pattern as an etching mask. Consequently, a light shielding portion <b>65</b> is formed on at least a portion of an area to be a reflection area, and an electroconductive film <b>54</b> is formed in the transmission area.</p>
<p id="p-0117" num="0116">As shown in <figref idref="DRAWINGS">FIG. 20A</figref>, immediately after cleaning the surface of the a-Si layer <b>76</b> by using diluted hydrofluoric acid, an n<sup>+</sup>a-Si layer is formed by the plasma CVD process on the whole surface of the substrate. A high melting point metal layer (such as a Ti layer or a Ti alloy layer) <b>57</b>, an Al layer (or an Al alloy layer) <b>58</b> and a high melting point metal layer <b>59</b> are then formed by sputtering in this order to form an electroconductive film.</p>
<p id="p-0118" num="0117">A resist is then coated on the whole surface of the electroconductive film and patterned by using a fourth photomask to form a resist pattern having a predetermined shape. The electroconductive film, the n<sup>+</sup>a-Si layer and the a-Si layer <b>76</b> are subjected to dry etching using a chlorine series gas by using the resist pattern as an etching mask. Consequently, a drain electrode <b>21</b> and a source electrode <b>22</b> of the TFT <b>20</b>, an active semiconductor layer <b>28</b>, a storage capacitor electrode <b>19</b> (not shown in the figure), a drain bus line <b>14</b> (not shown in the figure), a drain bus line terminal (not shown in the figure) and an a-Si layer <b>75</b> are formed. The channel protective film <b>23</b> functions as an etching stopper upon etching, and the a-Si layer <b>76</b> as an underlayer thereof is not etched but remains. The source electrode <b>22</b> is electrically connected to an ITO layer <b>52</b> in the transmission area to be a transparent electrode <b>16</b> through the high melting point metal layer <b>74</b>. According to the aforementioned operations, a channel protective film type TFT <b>20</b> is formed, and simultaneously a light shielding portion <b>65</b> having the a-Si layer <b>73</b>, the ITO layer <b>52</b> and the high melting point metal layer <b>74</b> accumulated is formed.</p>
<p id="p-0119" num="0118">As shown in <figref idref="DRAWINGS">FIG. 20B</figref>, an SiN film is formed by the plasma CVD process on the whole surface of the substrate to form a protective film <b>32</b>. A resist is then coated on the whole surface of the protective film <b>32</b> and patterned by using a fifth photomask to form a resist pattern having a predetermined shape. The protective film <b>32</b> (and the insulating film <b>30</b>) is subjected to dry etching using a mixed gas of a fluorine series gas and an O<sub>2 </sub>gas by using the resist pattern as an etching mask. Consequently, a contact hole <b>26</b> on the source electrode <b>22</b>, a contact hole (not shown in the figure) on the storage capacitor electrode <b>19</b> and a contact hole (not shown in the figure) on the gate bus line terminal and the drain bus line terminal are formed. Simultaneously, the protective film <b>32</b> on the electroconductive film <b>54</b> in the transmission area is removed to form an opening <b>27</b>.</p>
<p id="p-0120" num="0119">A positive light-sensitive novolak resin, for example, is coated on the whole surface of the substrate by using a spin coater or a slit coater to form a light-sensitive resin layer having a thickness, for example, of about from 0.5 to 4 m. Subsequently, the substrate is subjected to a heat treatment at a temperature of 160 C. or lower. The light-sensitive resin layer is then exposed by using a sixth photomask and is developed by using an alkali developer solution, such as TMAH, so as to form an OC layer having a predetermined shape. The OC layer is formed on at least a portion of the area to be the reflection area. In the exposing step for patterning, since the light shielding portion <b>65</b> is formed as an underlayer (i.e., on the side of the glass substrate <b>10</b>) of the light-sensitive resin layer, light reflected on the exposing stage of the exposing apparatus is substantially not incident on the light-sensitive resin layer in the reflection area.</p>
<p id="p-0121" num="0120">The OC layer is then annealed at a temperature of from 100 to 180 C. for from 0.2 to 60 minutes by using a clean oven or a hot plate. The surface of the OC layer is then irradiated with UV light having a wavelength of from 200 to 470 nm at an energy density of from 10 to 550 mJ/cm<sup>2 </sup>for from 5 to 300 seconds. Subsequently, depending on necessity, the glass substrate <b>10</b> is exposed from the back surface side thereof. The OC layer is then annealed by using a clean oven or the like at a temperature of from 180 to 230 C. for about 1 hour. Consequently, a wrinkled resin layer <b>34</b> having wrinkled unevenness on the surface thereof is formed in the reflection area (see <figref idref="DRAWINGS">FIG. 18</figref>). As described in the foregoing, in this embodiment, light reflected by the exposing stage of the exposing apparatus is substantially not incident on the light-sensitive resin layer in the reflection area, and therefore, a wrinkled resin layer <b>34</b> having uniform wrinkled unevenness can be obtained through the subsequent UV light irradiation and heat treatment.</p>
<p id="p-0122" num="0121">A Ti layer (or a Ti alloy layer) <b>17</b><i>a </i>and an Al layer (or an Al alloy layer) <b>17</b><i>b </i>are formed by sputtering on the whole surface of the wrinkled resin layer <b>34</b>. A resist is then coated on the whole surface of the Al layer <b>17</b><i>b </i>and patterned by using a seventh photomask to form a resist pattern having a predetermined shape. Subsequently, dry etching using a chlorine series gas is effected by using the resist pattern as an etching mask. Consequently, a reflection electrode <b>17</b> is formed in the reflection area including the wrinkled resin layer <b>34</b>. The surface of the reflection electrode <b>17</b> on the wrinkled resin layer <b>34</b> has a wrinkled uneven surface following the surface of the wrinkled resin layer <b>34</b>. The reflection electrode <b>17</b> is electrically connected to the source electrode <b>22</b> through the contact hole <b>26</b>, and is electrically connected to the storage capacitor electrode <b>19</b> through a contact hole not shown in the figure. By the etching operation, the high melting point metal layer <b>74</b> as an upper layer of the electroconductive film <b>54</b> exposed through the opening <b>27</b> is removed, and the ITO layer <b>52</b> as a lower layer remains, so as to form a transparent electrode <b>16</b>. Thereafter, the substrate is subjected to a heat treatment at a temperature of from 150 to 230 C., preferably 200 C. According to the aforementioned process steps, the TFT substrate <b>2</b> shown in <figref idref="DRAWINGS">FIG. 18</figref> is completed.</p>
<p id="p-0123" num="0122">According to this embodiment, in the step of patterning the positive light-sensitive resin layer for forming the wrinkled resin layer <b>34</b> in the reflection area, light reflected from the exposing stage is shielded by the light shielding portion <b>65</b> and the like, and thus the light is substantially not incident on the light-sensitive resin layer in the reflection area, as similar to the first to seventh embodiments. Therefore, a heat treatment by applying energy to the surface thereof in the subsequent step provides such a wrinkled resin layer <b>34</b> that has substantially uniform wrinkled unevenness formed thereon. Consequently, the reflection electrode <b>17</b> formed on the wrinkled resin layer <b>34</b> also has substantially uniform wrinkled unevenness to obtain a desired inclined plane distribution with good controllability. According to this embodiment, therefore, excellent reflection uniformity and stable reflectivity can be obtained to realize a transreflective liquid crystal display device having good reflection display characteristics.</p>
<p id="p-0124" num="0123">Furthermore, since the light shielding portion <b>65</b> is patterned by using the same photomask (the third photomask) as the transparent electrode <b>16</b>, as similar to the fifth to seventh embodiments. The high melting point metal layer <b>74</b> on the transparent electrode <b>16</b> is removed through the etching step for forming the reflection electrode <b>17</b> after exposing through the opening <b>27</b> formed simultaneously with the contact hole <b>26</b>. In this embodiment, therefore, the light shielding portion <b>65</b> is formed by using no additional photomask, and thus no process step is added to the manufacturing method of the TFT substrate <b>2</b>.</p>
<heading id="h-0013" level="1">Ninth Embodiment</heading>
<p id="p-0125" num="0124">A liquid crystal display substrate according to a ninth embodiment of the invention and a manufacturing method thereof will be described with reference to <figref idref="DRAWINGS">FIGS. 21 to 23B</figref>. <figref idref="DRAWINGS">FIG. 21</figref> is a cross sectional view showing a constitution of a TFT substrate <b>2</b> according to this embodiment. In <figref idref="DRAWINGS">FIG. 21</figref>, the area having a TFT <b>20</b> of a pixel formed therein is shown on the left side, a transmission area of the pixel is shown at the center, and a reflection area of the adjacent pixel is shown on the right side, as similar to <figref idref="DRAWINGS">FIGS. 10 to 20B</figref>. As shown in <figref idref="DRAWINGS">FIG. 21</figref>, the TFT substrate <b>2</b> of this embodiment has, on an insulating film <b>30</b> in the transmission area, an a-Si layer <b>75</b>, which is formed with the same material with an active semiconductor layer <b>28</b> of the TFT <b>20</b> integrally therewith. An SiN film <b>77</b> formed with the same material as a channel protective film <b>23</b> of the TFT <b>20</b> is formed on the a-Si layer <b>75</b>. A transparent electrode <b>16</b> is formed on the SiN film <b>77</b>. In the reflection area, a light shielding portion <b>66</b> is formed on the insulating film <b>30</b> but as an underlayer of a protective film <b>32</b>. The light shielding portion <b>66</b> has such a constitution that an a-Si layer <b>73</b> formed with the same material as the active semiconductor layer <b>28</b>, an SiN filml <b>77</b> formed with the same material as the channel protective film <b>23</b>, an ITO layer <b>52</b> formed with the same material as the transparent electrode <b>16</b> and a high melting point metal layer <b>74</b> are accumulated in this order. The layers constituting the light shielding portion <b>66</b> are patterned into the same shape. In this embodiment, while the a-Si layer <b>75</b> and the SiN film <b>77</b> are formed as underlayers of the transparent electrode <b>16</b> in the transmission area, the thickness of the active semiconductor layer <b>28</b> of the channel protective film type TFT <b>20</b> and the thickness of the a-Si layer <b>75</b> are about from 30 to 50 nm, and SiN film <b>77</b> has good light transmission, and thus the light transmittance in the transmission area is substantially not decreased.</p>
<p id="p-0126" num="0125">A manufacturing method of the liquid crystal display substrate according to this embodiment will be described. <figref idref="DRAWINGS">FIGS. 22A to 23B</figref> are cross sectional views showing the manufacturing method of the TFT substrate <b>2</b> according to this embodiment. As shown in <figref idref="DRAWINGS">FIG. 22A</figref>, an Al layer (or an Al alloy layer) <b>55</b> and a high melting point metal layer (an Mo layer) <b>56</b> are formed in this order by sputtering directly on a glass substrate <b>10</b> or after forming a protective film, such as SiO<sub>x</sub>, thereon depending on necessity. Consequently, an electroconductive film containing the Al layer <b>55</b> and the high melting point metal layer <b>56</b> is formed. Additional examples of the high melting point metal include Cr, Ti, Ta, W and alloys thereof. A resist is then coated on the whole surface of the electroconductive film and patterned by using a first photomask to form a resist pattern having a predetermined shape. Subsequently, dry etching using, for example a chlorine series gas is effected by using the resist pattern as an etching mask. Consequently, a gate bus line <b>12</b>, a storage capacitor bus line <b>18</b> (not shown in the figure) and a gate bus line terminal (not shown in the figure) are formed.</p>
<p id="p-0127" num="0126">As shown in <figref idref="DRAWINGS">FIG. 22B</figref>, an SiN film is formed by the plasma CVD process on the gate bus line <b>12</b>, the storage capacitor bus line <b>18</b> and the gate bus line terminal on the whole surface of the substrate to form an insulating film <b>30</b>. An a-Si layer <b>76</b> is then formed by the plasma CVD process on the while surface of the insulating layer <b>30</b>. Subsequently, an SiN film is formed by the plasma CVD process on the whole surface of the a-Si layer <b>76</b>. An ITO layer <b>52</b> and a high melting point metal layer <b>74</b> are formed by sputtering on the whole surface of the SiN film. A resist is then coated on the whole surface of the high melting point metal layer <b>74</b> and patterned by using a second photomask to form a resist pattern having a predetermined shape. Subsequently, by using the resist pattern as an etching mask, the high melting point metal layer <b>74</b> and the ITO layer <b>52</b> are subjected to wet etching by using, for example, a mixed reagent of acetic acid, nitric acid and phosphoric acid, and wet etching using, for example, a reagent, such as oxalic acid. Consequently, an electroconductive film <b>54</b> is formed in the transmission area, and an electroconductive film to be an upper layer of a light shielding portion <b>66</b> is formed on at least a portion of the reflection area.</p>
<p id="p-0128" num="0127">A resist is then coated on the whole surface of the substrate. The glass substrate <b>10</b> is exposed from the back surface side thereof by using the gate bus line <b>12</b> as a mask. Subsequently, the glass substrate <b>10</b> is exposed from the front surface side by using a third photomask. The resist layer is then developed, and the resist layer in the exposed area is removed by dissolution. Consequently, a resist pattern is formed in a self aligning manner only on the area for forming the channel protective film on the gate bus line <b>12</b>. The SiN film is then subjected to dry etching using a fluorine series gas by using the resist pattern, the electroconductive film <b>54</b> in the transmission area and the electroconductive film in the reflection area as an etching mask. Consequently, a channel protective film <b>23</b>, an SiN film <b>77</b> as an underlayer of the electroconductive film <b>54</b>, and an SiN film <b>77</b> as an underlayer of the light shielding portion <b>66</b> are formed.</p>
<p id="p-0129" num="0128">As shown in <figref idref="DRAWINGS">FIG. 23A</figref>, immediately after cleaning the surface of the a-Si layer <b>76</b> by using diluted hydrofluoric acid, an n<sup>+</sup>a-Si layer is formed by the plasma CVD process on the whole surface of the substrate. A high melting point metal layer (such as a Ti layer or a Ti alloy layer) <b>57</b>, an Al layer (or an Al alloy layer) <b>58</b> and a high melting point metal layer <b>59</b> are formed by sputtering in this order to form an electroconductive film.</p>
<p id="p-0130" num="0129">A resist is then coated on the whole surface of the electroconductive film and patterned by using a fourth photomask to form a resist pattern having a predetermined shape. The electroconductive film, the n<sup>+</sup>a-Si layer and the a-Si layer <b>76</b> are subjected to dry etching using a chlorine series gas by using the resist pattern as an etching mask. Consequently, a drain electrode <b>21</b> and a source electrode <b>22</b> of the TFT <b>20</b>, an active semiconductor layer <b>28</b>, a storage capacitor electrode <b>19</b> (not shown in the figure), a drain bus line <b>14</b> (not shown in the figure), a drain bus line terminal (not shown in the figure) and a-Si layers <b>73</b> and <b>75</b> are formed. The source electrode <b>22</b> is electrically connected to the ITO layer <b>52</b> in the transmission area to be a transparent electrode <b>16</b> through the high melting point metal layer <b>74</b>. According to the aforementioned operations, a channel protective film type TFT <b>20</b> is formed, and simultaneously a light shielding portion <b>66</b> having the a-Si layer <b>73</b>, the SiN film <b>77</b>, the ITO layer <b>52</b> and the high melting point metal layer <b>74</b> accumulated is formed.</p>
<p id="p-0131" num="0130">As shown in <figref idref="DRAWINGS">FIG. 23B</figref>, an SiN film is formed by the plasma CVD process on the whole surface of the substrate to form a protective film <b>32</b>. A resist is then coated on the whole surface of the protective film <b>32</b> and patterned by using a fifth photomask to form a resist pattern having a predetermined shape. The protective film <b>32</b> (and the insulating film <b>30</b>) is subjected to dry etching using a mixed gas of a fluorine series gas and an O<sub>2 </sub>gas by using the resist pattern as an etching mask. Consequently, a contact hole <b>26</b> on the source electrode <b>22</b>, a contact hole (not shown in the figure) on the storage capacitor electrode <b>19</b> and a contact hole (not shown in the figure) on the gate bus line terminal and the drain bus line terminal are formed. Simultaneously, the protective film <b>32</b> on the electroconductive film <b>54</b> in the transmission area is removed to form an opening <b>27</b>.</p>
<p id="p-0132" num="0131">A positive light-sensitive novolak resin, for example, is coated on the whole surface of the substrate by using a spin coater or a slit coater to form a light-sensitive resin layer having a thickness, for example, of about from 0.5 to 4 m. Subsequently, the substrate is subjected to a heat treatment at a temperature of 160 C. or lower. The light-sensitive resin layer is then exposed by using a sixth photomask and is developed by using an alkali developer solution, such as TMAH, so as to form an OC layer having a predetermined shape. The OC layer is formed on at least a portion of the area to be the reflection area. In the exposing step for patterning, since the light shielding portion <b>66</b> is formed as an underlayer (i.e., on the side of the glass substrate <b>10</b>) of the light-sensitive resin layer, light reflected on the exposing stage of the exposing apparatus is substantially not incident on the light-sensitive resin layer in the reflection area.</p>
<p id="p-0133" num="0132">The OC layer is then annealed at a temperature of from 100 to 180 C. for from 0.2 to 60 minutes by using a clean oven or a hot plate. The surface of the OC layer is then irradiated with UV light having a wavelength of from 200 to 470 nm at an energy density of from 10 to 550 mJ/cm<sup>2 </sup>for from 5 to 300 seconds. Subsequently, depending on necessity, the glass substrate <b>10</b> is exposed from the back surface side thereof. The OC layer is then annealed by using a clean oven or the like at a temperature of from 180 to 230 C. for about 1 hour. Consequently, a wrinkled resin layer <b>34</b> having wrinkled unevenness on the surface thereof is formed in the reflection area (see <figref idref="DRAWINGS">FIG. 21</figref>). As described in the foregoing, in this embodiment, light reflected by the exposing stage of the exposing apparatus is substantially not incident on the light-sensitive resin layer in the reflection area, and therefore, a wrinkled resin layer <b>34</b> having uniform wrinkled unevenness can be obtained through the subsequent UV light irradiation and heat treatment.</p>
<p id="p-0134" num="0133">A Ti layer (or a Ti alloy layer) <b>17</b><i>a </i>and an Al layer (or an Al alloy layer) <b>17</b><i>b </i>are formed by sputtering on the whole surface of the wrinkled resin layer <b>34</b>. A resist is then coated on the whole surface of the Al layer <b>17</b><i>b </i>and patterned by using a seventh photomask to form a resist pattern having a predetermined shape. Subsequently, dry etching using a chlorine series gas is effected by using the resist pattern as an etching mask. Consequently, a reflection electrode <b>17</b> is formed in the reflection area including the wrinkled resin layer <b>34</b>. The surface of the reflection electrode <b>17</b> on the wrinkled resin layer <b>34</b> has a wrinkled uneven surface following the surface of the wrinkled resin layer <b>34</b>. The reflection electrode <b>17</b> is electrically connected to the source electrode <b>22</b> through the contact hole <b>26</b>, and is electrically connected to the storage capacitor electrode <b>19</b> through a contact hole not shown in the figure. By the etching operation, the high melting point metal layer <b>74</b> as an upper layer of the electroconductive film <b>54</b> exposed through the opening <b>27</b> is removed, and the ITO layer <b>52</b> as a lower layer remains, so as to form a transparent electrode <b>16</b>. Thereafter, the substrate is subjected to a heat treatment at a temperature of from 150 to 230 C., preferably 200 C. According to the aforementioned process steps, the TFT substrate <b>2</b> shown in <figref idref="DRAWINGS">FIG. 21</figref> is completed.</p>
<p id="p-0135" num="0134">According to this embodiment, in the step of patterning the positive light-sensitive resin layer for forming the wrinkled resin layer <b>34</b> in the reflection area, light reflected from the exposing stage is shielded by the light shielding portion <b>66</b> and the like, and thus the light is substantially not incident on the light-sensitive resin layer in the reflection area, as similar to the first to eighth embodiments. Therefore, a heat treatment by applying energy to the surface thereof in the subsequent step provides such a wrinkled resin layer <b>34</b> that has substantially uniform wrinkled unevenness formed thereon. Consequently, the reflection electrode <b>17</b> formed on the wrinkled resin layer <b>34</b> also has substantially uniform wrinkled unevenness to obtain a desired inclined plane distribution with good controllability. According to this embodiment, therefore, excellent reflection uniformity and stable reflectivity can be obtained to realize a transreflective liquid crystal display device having good reflection display characteristics.</p>
<p id="p-0136" num="0135">Furthermore, since the light shielding portion <b>66</b> is patterned by using the same photomask (the second photomask) as the transparent electrode <b>16</b>, as similar to the fifth to eighth embodiments. The high melting point metal layer <b>74</b> on the transparent electrode <b>16</b> is removed through the etching step for forming the reflection electrode <b>17</b> after exposing through the opening <b>27</b> formed simultaneously with the contact hole <b>26</b>. In this embodiment, therefore, the light shielding portion <b>66</b> is formed by using no additional photomask, and thus no process step is added to the manufacturing method of the TFT substrate <b>2</b>.</p>
<heading id="h-0014" level="1">Tenth Embodiment</heading>
<p id="p-0137" num="0136">A liquid crystal display substrate according to a tenth embodiment of the invention and a manufacturing method thereof will be described with reference to <figref idref="DRAWINGS">FIGS. 24 to 26B</figref>. <figref idref="DRAWINGS">FIG. 24</figref> is a cross sectional view showing a constitution of a TFT substrate <b>2</b> according to this embodiment. In <figref idref="DRAWINGS">FIG. 24</figref>, the area having a TFT <b>20</b> of a pixel formed therein is shown on the left side, a transmission area of the pixel is shown at the center, and a reflection area of the adjacent pixel is shown on the right side, as similar to <figref idref="DRAWINGS">FIGS. 10 to 23B</figref>. As shown in <figref idref="DRAWINGS">FIG. 24</figref>, the TFT substrate <b>2</b> of this embodiment has a transparent electrode <b>16</b> on an insulating film <b>30</b> in the transmission area. In the reflection area, a light shielding portion <b>67</b> is formed on the insulating film <b>30</b> but as an under layer of a protective film <b>32</b>. The light shielding portion <b>67</b> has such a constitution that an ITO layer <b>52</b> formed with the same material as the transparent electrode <b>16</b> and a high melting point metal layer <b>74</b> are accumulated in this order. The layers constituting the light shielding portion <b>67</b> are patterned into the same shape.</p>
<p id="p-0138" num="0137">A manufacturing method of the liquid crystal display substrate according to this embodiment will be described. <figref idref="DRAWINGS">FIGS. 25A to 26B</figref> are cross sectional views showing the manufacturing method of the TFT substrate <b>2</b> according to this embodiment. As shown in <figref idref="DRAWINGS">FIG. 25A</figref>, an Al layer (or an Al alloy layer) <b>55</b> and a high melting point metal layer (an Mo layer) <b>56</b> are formed in this order by sputtering directly on a glass substrate <b>10</b> or after forming a protective film, such as SiO<sub>x</sub>, thereon depending on necessity. Consequently, an electroconductive film containing the Al layer <b>55</b> and the high melting point metal layer <b>56</b> is formed. A resist is then coated on the whole surface of the electroconductive film and patterned by using a first photomask to form a resist pattern having a predetermined shape. Subsequently, dry etching using, for example a chlorine series gas is effected by using the resist pattern as an etching mask. Consequently, a gate bus line <b>12</b>, a storage capacitor bus line <b>18</b> (not shown in the figure) and a gate bus line terminal (not shown in the figure) are formed.</p>
<p id="p-0139" num="0138">As shown in <figref idref="DRAWINGS">FIG. 25B</figref>, an SiN film is formed by the plasma CVD process on the gate bus line <b>12</b>, the storage capacitor bus line <b>18</b> and the gate bus line terminal on the whole surface of the substrate to form an insulating film <b>30</b>. An a-Si layer is then formed by the plasma CVD process on the while surface of the insulating layer <b>30</b>. Subsequently, an SiN film is formed by the plasma CVD process on the whole surface of the a-Si layer. A resist is then coated by spin coating or the like on the whole surface of the SiN film to form a resist layer. The glass substrate <b>10</b> is then exposed from the back surface side thereof by using the gate bus line <b>12</b> as a mask. Subsequently, the glass substrate <b>10</b> is exposed from the front surface side thereof by using a second photomask. The resist layer is then developed, and the resist layer in the exposed area is removed by dissolution. Consequently, a resist pattern is formed in a self aligning manner only on the area for forming the channel protective film on the gate bus line <b>12</b>. Dry etching using a fluorine series gas is then effected by using the resist pattern as an etching mask to form a channel protective film <b>23</b>.</p>
<p id="p-0140" num="0139">Immediately after cleaning the surface of the a-Si layer by using diluted hydrofluoric acid, an n<sup>+</sup>a-Si layer is formed by the plasma CVD process on the whole surface of the substrate. A high melting point metal layer (such as a Ti layer or a Ti alloy layer) <b>57</b>, an Al layer (or an Al alloy layer) <b>58</b> and a high melting point metal layer <b>59</b> are then formed by sputtering in this order to form an electroconductive film.</p>
<p id="p-0141" num="0140">A resist is then coated on the whole surface of the electroconductive film and patterned by using a third photomask to form a resist pattern having a predetermined shape. The electroconductive film, the n<sup>+</sup>a-Si layer and the a-Si layer are subjected to dry etching using a chlorine series gas by using the resist pattern as an etching mask. Consequently, a drain electrode <b>21</b> and a source electrode <b>22</b> of the TFT <b>20</b>, an active semiconductor layer <b>28</b>, a storage capacitor electrode <b>19</b> (not shown in the figure), a drain bus line <b>14</b> (not shown in the figure) and a drain bus line terminal (not shown in the figure) are formed. According to the aforementioned operations, a channel protective film type TFT <b>20</b> is formed.</p>
<p id="p-0142" num="0141">As shown in <figref idref="DRAWINGS">FIG. 26A</figref>, an ITO layer <b>52</b> and a high melting point metal layer <b>74</b> are formed by sputtering on the drain electrode <b>21</b> and the source electrode <b>22</b> on the whole surface of the substrate. A resist is then coated on the whole surface of the high melting point metal layer <b>74</b> and patterned by using a fourth photomask to form a resist pattern having a predetermined shape. Subsequently, by using the resist pattern as an etching mask, the high melting point metal layer <b>74</b> and the ITO layer <b>52</b> are subjected to wet etching by using, for example, a mixed reagent of acetic acid, nitric acid and phosphoric acid, and wet etching using, for example, a reagent, such as oxalic acid. Consequently, an electroconductive film <b>54</b> is formed in the transmission area, and a light shielding portion <b>67</b> is formed on at least a portion of the reflection area.</p>
<p id="p-0143" num="0142">As shown in <figref idref="DRAWINGS">FIG. 26B</figref>, an SiN film is formed by the plasma CVD process on the whole surface of the substrate to form a protective film <b>32</b>. A resist is coated on the whole surface of the protective film <b>32</b> and patterned by using a fifth photomask to form a resist pattern having a predetermined shape. The protective film <b>32</b> (and the insulating film <b>30</b>) is subjected to dry etching using a mixed gas of a fluorine series gas and an O<sub>2 </sub>gas by using the resist pattern as an etching mask. Consequently, a contact hole <b>26</b> on the source electrode <b>22</b>, a contact hole (not shown in the figure) on the storage capacitor electrode <b>19</b> and a contact hole (not shown in the figure) on the gate bus line terminal and the drain bus line terminal are formed. Simultaneously, the protective film <b>32</b> on the electroconductive film <b>54</b> in the transmission area is removed to form an opening <b>27</b>.</p>
<p id="p-0144" num="0143">A positive light-sensitive novolak resin, for example, is coated on the whole surface of the substrate by using a spin coater or a slit coater to form a light-sensitive resin layer having a thickness, for example, of about from 0.5 to 4 m. Subsequently, the substrate is subjected to a heat treatment at a temperature of 160 C. or lower. The light-sensitive resin layer is then exposed by using a sixth photomask and is developed by using an alkali developer solution, such as TMAH, so as to form an OC layer having a predetermined shape. The OC layer is formed on at least a portion of the area to be the reflection area. In the exposing step for patterning, since the light shielding portion <b>67</b> is formed as an underlayer (i.e., on the side of the glass substrate <b>10</b>) of the light-sensitive resin layer, light reflected on the exposing stage of the exposing apparatus is substantially not incident on the light-sensitive resin layer in the reflection area.</p>
<p id="p-0145" num="0144">The OC layer is then annealed at a temperature of from 100 to 180 C. for from 0.2 to 60 minutes by using a clean oven or a hot plate. The surface of the OC layer is then irradiated with UV light having a wavelength of from 200 to 470 nm at an energy density of from 10 to 550 mJ/cm<sup>2 </sup>for from 5 to 300 seconds. Subsequently, depending on necessity, the glass substrate <b>10</b> is exposed from the back surface side thereof. The OC layer is then annealed by using a clean oven or the like at a temperature of from 180 to 230 C. for about 1 hour. Consequently, a wrinkled resin layer <b>34</b> having wrinkled unevenness on the surface thereof is formed in the reflection area (see <figref idref="DRAWINGS">FIG. 24</figref>). As described in the foregoing, in this embodiment, light reflected by the exposing stage of the exposing apparatus is substantially not incident on the light-sensitive resin in the reflection area, and therefore, a wrinkled resin layer <b>34</b> having uniform wrinkled unevenness can be obtained through the subsequent UV light irradiation and heat treatment.</p>
<p id="p-0146" num="0145">A Ti layer (or a Ti alloy layer) <b>17</b><i>a </i>and an Al layer (or an Al alloy layer) <b>17</b><i>b </i>are formed by sputtering on the whole surface of the wrinkled resin layer <b>34</b>. A resist is then coated on the whole surface of the Al layer <b>17</b><i>b </i>and patterned by using a seventh photomask to form a resist pattern having a predetermined shape. Subsequently, dry etching using a chlorine series gas is effected by using the resist pattern as an etching mask. Consequently, a reflection electrode <b>17</b> is formed in the reflection area including the wrinkled resin layer <b>34</b>. The surface of the reflection electrode <b>17</b> on the wrinkled resin layer <b>34</b> has a wrinkled uneven surface following the surface of the wrinkled resin layer <b>34</b>. The reflection electrode <b>17</b> is electrically connected to the source electrode <b>22</b> through the contact hole <b>26</b>, and is electrically connected to the storage capacitor electrode <b>19</b> through a contact hole not shown in the figure. The reflection electrode <b>17</b> is also electrically connected to the transparent electrode <b>16</b> through a portion of the opening <b>27</b>. By the etching operation, the high melting point metal layer <b>74</b> as an upper layer of the electroconductive film <b>54</b> exposed through the opening <b>27</b> is removed, and the ITO layer <b>52</b> as a lower layer remains, so as to form the transparent electrode <b>16</b>. Thereafter, the substrate is subjected to a heat treatment at a temperature of from 150 to 230 C., preferably 200 C. According to the aforementioned process steps, the TFT substrate <b>2</b> shown in <figref idref="DRAWINGS">FIG. 24</figref> is completed.</p>
<p id="p-0147" num="0146">According to this embodiment, in the step of patterning the positive light-sensitive resin layer for forming the wrinkled resin layer <b>34</b> in the reflection area, light reflected from the exposing stage is shielded by the light shielding portion <b>67</b> and the like, and thus the light is substantially not incident on the light-sensitive resin layer in the reflection area, as similar to the first to ninth embodiments. Therefore, a heat treatment by applying energy to the surface thereof in the subsequent step provides such a wrinkled resin layer <b>34</b> that has substantially uniform wrinkled unevenness formed thereon. Consequently, the reflection electrode <b>17</b> formed on the wrinkled resin layer <b>34</b> also has substantially uniform wrinkled unevenness to obtain a desired inclined plane distribution with good controllability. According to this embodiment, therefore, excellent reflection uniformity and stable reflectivity can be obtained to realize a transreflective liquid crystal display device having good reflection display characteristics.</p>
<p id="p-0148" num="0147">Furthermore, since the light shielding portion <b>67</b> is patterned by using the same photomask (the fourth photomask) as the transparent electrode <b>16</b>, as similar to the fifth to ninth embodiments. The high melting point metal layer <b>74</b> on the transparent electrode <b>16</b> is removed through the etching step for forming the reflection electrode <b>17</b> after exposing through the opening <b>27</b> formed simultaneously with the contact hole <b>26</b>. In this embodiment, therefore, the light shielding portion <b>67</b> is formed by using no additional photomask, and thus no process step is added to the manufacturing method of the TFT substrate <b>2</b>.</p>
<p id="p-0149" num="0148">The invention encompasses various modifications in addition to the aforementioned embodiments.</p>
<p id="p-0150" num="0149">For example, while a transreflective liquid crystal display device is exemplified in the aforementioned embodiments, the invention is not limited thereto and can be applied to a reflection liquid crystal display device.</p>
<?DETDESC description="Detailed Description" end="tail"?>
</description>
<us-claim-statement>What is claimed is:</us-claim-statement>
<claims id="claims">
<claim id="CLM-00001" num="00001">
<claim-text>1. A liquid crystal display substrate comprising:
<claim-text>a plurality of pixel areas each having at least a portion thereof a reflection area reflecting light incident from a front surface side of the substrate;</claim-text>
<claim-text>a wrinkled resin layer formed with a positive light-sensitive resin in the reflection area, the wrinkled resin layer having at least a portion thereof a wrinkled surface;</claim-text>
<claim-text>a reflection electrode formed with a light reflection material on the wrinkled resin layer, the reflection electrode having a wrinkled surface following the surface of the wrinkled resin layer; and</claim-text>
<claim-text>a light shielding portion formed as an underlayer of the wrinkled resin layer, the light shielding portion shielding light incident from a back surface side of the substrate,</claim-text>
<claim-text>wherein the plurality of pixel areas each has a transmission area having a transparent electrode formed therein that transmits light incident from the back surface side of the substrate to the front surface side of the substrate; and</claim-text>
<claim-text>at least a portion of the light shielding portion is formed with the same material as the transparent electrode.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00002" num="00002">
<claim-text>2. A liquid crystal display substrate as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the light shielding portion comprises an underlayer formed with the same material as the transparent electrode, and an upper layer formed with a material having light shielding capability on the underlayer and patterned in substantially the same shape as the underlayer.</claim-text>
</claim>
<claim id="CLM-00003" num="00003">
<claim-text>3. A liquid crystal display device comprising a pair of substrates facing each other and a liquid crystal sealed between the pair of substrates,
<claim-text>one of the pair of substrates comprises a liquid crystal display substrate as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>.</claim-text>
</claim-text>
</claim>
</claims>
</us-patent-grant>
