$comment
	File created using the following command:
		vcd file Block1.msim.vcd -direction
$end
$date
	Wed Sep 25 14:48:37 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Block1_vlg_vec_tst $end
$var reg 6 ! address [5:0] $end
$var reg 1 " clock $end
$var wire 1 # q [23] $end
$var wire 1 $ q [22] $end
$var wire 1 % q [21] $end
$var wire 1 & q [20] $end
$var wire 1 ' q [19] $end
$var wire 1 ( q [18] $end
$var wire 1 ) q [17] $end
$var wire 1 * q [16] $end
$var wire 1 + q [15] $end
$var wire 1 , q [14] $end
$var wire 1 - q [13] $end
$var wire 1 . q [12] $end
$var wire 1 / q [11] $end
$var wire 1 0 q [10] $end
$var wire 1 1 q [9] $end
$var wire 1 2 q [8] $end
$var wire 1 3 q [7] $end
$var wire 1 4 q [6] $end
$var wire 1 5 q [5] $end
$var wire 1 6 q [4] $end
$var wire 1 7 q [3] $end
$var wire 1 8 q [2] $end
$var wire 1 9 q [1] $end
$var wire 1 : q [0] $end

$scope module i1 $end
$var wire 1 ; gnd $end
$var wire 1 < vcc $end
$var wire 1 = unknown $end
$var tri1 1 > devclrn $end
$var tri1 1 ? devpor $end
$var tri1 1 @ devoe $end
$var wire 1 A q[23]~output_o $end
$var wire 1 B q[22]~output_o $end
$var wire 1 C q[21]~output_o $end
$var wire 1 D q[20]~output_o $end
$var wire 1 E q[19]~output_o $end
$var wire 1 F q[18]~output_o $end
$var wire 1 G q[17]~output_o $end
$var wire 1 H q[16]~output_o $end
$var wire 1 I q[15]~output_o $end
$var wire 1 J q[14]~output_o $end
$var wire 1 K q[13]~output_o $end
$var wire 1 L q[12]~output_o $end
$var wire 1 M q[11]~output_o $end
$var wire 1 N q[10]~output_o $end
$var wire 1 O q[9]~output_o $end
$var wire 1 P q[8]~output_o $end
$var wire 1 Q q[7]~output_o $end
$var wire 1 R q[6]~output_o $end
$var wire 1 S q[5]~output_o $end
$var wire 1 T q[4]~output_o $end
$var wire 1 U q[3]~output_o $end
$var wire 1 V q[2]~output_o $end
$var wire 1 W q[1]~output_o $end
$var wire 1 X q[0]~output_o $end
$var wire 1 Y clock~input_o $end
$var wire 1 Z clock~inputclkctrl_outclk $end
$var wire 1 [ address[0]~input_o $end
$var wire 1 \ address[1]~input_o $end
$var wire 1 ] address[2]~input_o $end
$var wire 1 ^ address[3]~input_o $end
$var wire 1 _ address[4]~input_o $end
$var wire 1 ` address[5]~input_o $end
$var wire 1 a inst|srom|rom_block|auto_generated|q_a [23] $end
$var wire 1 b inst|srom|rom_block|auto_generated|q_a [22] $end
$var wire 1 c inst|srom|rom_block|auto_generated|q_a [21] $end
$var wire 1 d inst|srom|rom_block|auto_generated|q_a [20] $end
$var wire 1 e inst|srom|rom_block|auto_generated|q_a [19] $end
$var wire 1 f inst|srom|rom_block|auto_generated|q_a [18] $end
$var wire 1 g inst|srom|rom_block|auto_generated|q_a [17] $end
$var wire 1 h inst|srom|rom_block|auto_generated|q_a [16] $end
$var wire 1 i inst|srom|rom_block|auto_generated|q_a [15] $end
$var wire 1 j inst|srom|rom_block|auto_generated|q_a [14] $end
$var wire 1 k inst|srom|rom_block|auto_generated|q_a [13] $end
$var wire 1 l inst|srom|rom_block|auto_generated|q_a [12] $end
$var wire 1 m inst|srom|rom_block|auto_generated|q_a [11] $end
$var wire 1 n inst|srom|rom_block|auto_generated|q_a [10] $end
$var wire 1 o inst|srom|rom_block|auto_generated|q_a [9] $end
$var wire 1 p inst|srom|rom_block|auto_generated|q_a [8] $end
$var wire 1 q inst|srom|rom_block|auto_generated|q_a [7] $end
$var wire 1 r inst|srom|rom_block|auto_generated|q_a [6] $end
$var wire 1 s inst|srom|rom_block|auto_generated|q_a [5] $end
$var wire 1 t inst|srom|rom_block|auto_generated|q_a [4] $end
$var wire 1 u inst|srom|rom_block|auto_generated|q_a [3] $end
$var wire 1 v inst|srom|rom_block|auto_generated|q_a [2] $end
$var wire 1 w inst|srom|rom_block|auto_generated|q_a [1] $end
$var wire 1 x inst|srom|rom_block|auto_generated|q_a [0] $end
$var wire 1 y inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [35] $end
$var wire 1 z inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [34] $end
$var wire 1 { inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [33] $end
$var wire 1 | inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [32] $end
$var wire 1 } inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [31] $end
$var wire 1 ~ inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [30] $end
$var wire 1 !! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [29] $end
$var wire 1 "! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [28] $end
$var wire 1 #! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [27] $end
$var wire 1 $! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [26] $end
$var wire 1 %! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [25] $end
$var wire 1 &! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [24] $end
$var wire 1 '! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [23] $end
$var wire 1 (! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [22] $end
$var wire 1 )! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [21] $end
$var wire 1 *! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [20] $end
$var wire 1 +! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [19] $end
$var wire 1 ,! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [18] $end
$var wire 1 -! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 .! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 /! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 0! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 1! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 2! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 3! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 4! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 5! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 6! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 7! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 8! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 9! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 :! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 ;! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 <! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 =! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 >! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0;
1<
x=
1>
1?
1@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
$end
#15625
b1 !
1"
1[
1Y
1Z
#15626
1>!
1x
1X
1:
#31250
b11 !
b10 !
0"
0[
1\
0Y
0Z
#46875
b11 !
1"
1[
1Y
1Z
#46876
1=!
1w
1W
19
#62500
b111 !
b101 !
b100 !
0"
0[
0\
1]
0Y
0Z
#78125
b101 !
1"
1[
1Y
1Z
#78126
0=!
1<!
0w
1v
1V
0W
09
18
#93750
b111 !
b110 !
0"
0[
1\
0Y
0Z
#109375
b111 !
1"
1[
1Y
1Z
#109376
1=!
1w
1W
19
#125000
b1111 !
b1011 !
b1001 !
b1000 !
0"
0[
0\
0]
1^
0Y
0Z
#140625
b1001 !
1"
1[
1Y
1Z
#140626
0>!
0=!
0<!
0x
0w
0v
0V
0W
0X
0:
09
08
#156250
b1011 !
b1010 !
0"
0[
1\
0Y
0Z
#171875
b1011 !
1"
1[
1Y
1Z
#187500
b1111 !
b1101 !
b1100 !
0"
0[
0\
1]
0Y
0Z
#203125
b1101 !
1"
1[
1Y
1Z
#218750
b1111 !
b1110 !
0"
0[
1\
0Y
0Z
#234375
b1111 !
1"
1[
1Y
1Z
#234376
1>!
1=!
1<!
1;!
1x
1w
1v
1u
1U
1V
1W
1X
1:
19
18
17
#250000
b11111 !
b10111 !
b10011 !
b10001 !
b10000 !
0"
0[
0\
0]
0^
1_
0Y
0Z
#265625
b10001 !
1"
1[
1Y
1Z
#265626
0>!
0=!
0<!
0;!
0x
0w
0v
0u
0U
0V
0W
0X
0:
09
08
07
#281250
b10011 !
b10010 !
0"
0[
1\
0Y
0Z
#296875
b10011 !
1"
1[
1Y
1Z
#312500
b10111 !
b10101 !
b10100 !
0"
0[
0\
1]
0Y
0Z
#328125
b10101 !
1"
1[
1Y
1Z
#343750
b10111 !
b10110 !
0"
0[
1\
0Y
0Z
#359375
b10111 !
1"
1[
1Y
1Z
#359376
1>!
1=!
1<!
1:!
1x
1w
1v
1t
1T
1V
1W
1X
1:
19
18
16
#375000
b11111 !
b11011 !
b11001 !
b11000 !
0"
0[
0\
0]
1^
0Y
0Z
#390625
b11001 !
1"
1[
1Y
1Z
#390626
0>!
0=!
0<!
0:!
0x
0w
0v
0t
0T
0V
0W
0X
0:
09
08
06
#406250
b11011 !
b11010 !
0"
0[
1\
0Y
0Z
#421875
b11011 !
1"
1[
1Y
1Z
#437500
b11111 !
b11101 !
b11100 !
0"
0[
0\
1]
0Y
0Z
#453125
b11101 !
1"
1[
1Y
1Z
#468750
b11111 !
b11110 !
0"
0[
1\
0Y
0Z
#484375
b11111 !
1"
1[
1Y
1Z
#484376
1>!
1=!
1<!
1;!
1:!
1x
1w
1v
1u
1t
1T
1U
1V
1W
1X
1:
19
18
17
16
#500000
b111111 !
b101111 !
b100111 !
b100011 !
b100001 !
b100000 !
0"
0[
0\
0]
0^
0_
1`
0Y
0Z
#515625
b100001 !
1"
1[
1Y
1Z
#515626
0>!
0=!
0<!
0;!
0:!
0x
0w
0v
0u
0t
0T
0U
0V
0W
0X
0:
09
08
07
06
#531250
b100011 !
b100010 !
0"
0[
1\
0Y
0Z
#546875
b100011 !
1"
1[
1Y
1Z
#562500
b100111 !
b100101 !
b100100 !
0"
0[
0\
1]
0Y
0Z
#578125
b100101 !
1"
1[
1Y
1Z
#593750
b100111 !
b100110 !
0"
0[
1\
0Y
0Z
#609375
b100111 !
1"
1[
1Y
1Z
#609376
1>!
1=!
1<!
19!
1x
1w
1v
1s
1S
1V
1W
1X
1:
19
18
15
#625000
b101111 !
b101011 !
b101001 !
b101000 !
0"
0[
0\
0]
1^
0Y
0Z
#640625
b101001 !
1"
1[
1Y
1Z
#640626
0>!
0=!
0<!
09!
0x
0w
0v
0s
0S
0V
0W
0X
0:
09
08
05
#656250
b101011 !
b101010 !
0"
0[
1\
0Y
0Z
#671875
b101011 !
1"
1[
1Y
1Z
#687500
b101111 !
b101101 !
b101100 !
0"
0[
0\
1]
0Y
0Z
#703125
b101101 !
1"
1[
1Y
1Z
#718750
b101111 !
b101110 !
0"
0[
1\
0Y
0Z
#734375
b101111 !
1"
1[
1Y
1Z
#734376
1>!
1=!
1<!
1;!
19!
1x
1w
1v
1u
1s
1S
1U
1V
1W
1X
1:
19
18
17
15
#750000
b111111 !
b110111 !
b110011 !
b110001 !
b110000 !
0"
0[
0\
0]
0^
1_
0Y
0Z
#765625
b110001 !
1"
1[
1Y
1Z
#765626
0>!
0=!
0<!
0;!
09!
0x
0w
0v
0u
0s
0S
0U
0V
0W
0X
0:
09
08
07
05
#781250
b110011 !
b110010 !
0"
0[
1\
0Y
0Z
#796875
b110011 !
1"
1[
1Y
1Z
#812500
b110111 !
b110101 !
b110100 !
0"
0[
0\
1]
0Y
0Z
#828125
b110101 !
1"
1[
1Y
1Z
#843750
b110111 !
b110110 !
0"
0[
1\
0Y
0Z
#859375
b110111 !
1"
1[
1Y
1Z
#859376
1>!
1=!
1<!
1:!
19!
1x
1w
1v
1t
1s
1S
1T
1V
1W
1X
1:
19
18
16
15
#875000
b111111 !
b111011 !
b111001 !
b111000 !
0"
0[
0\
0]
1^
0Y
0Z
#890625
b111001 !
1"
1[
1Y
1Z
#890626
0>!
0=!
0<!
0:!
09!
0x
0w
0v
0t
0s
0S
0T
0V
0W
0X
0:
09
08
06
05
#906250
b111011 !
b111010 !
0"
0[
1\
0Y
0Z
#921875
b111011 !
1"
1[
1Y
1Z
#937500
b111111 !
b111101 !
b111100 !
0"
0[
0\
1]
0Y
0Z
#953125
b111101 !
1"
1[
1Y
1Z
#968750
b111111 !
b111110 !
0"
0[
1\
0Y
0Z
#984375
b111111 !
1"
1[
1Y
1Z
#984376
1>!
1=!
1<!
1;!
1:!
19!
18!
17!
16!
15!
14!
13!
12!
11!
10!
1/!
1.!
1-!
1,!
1+!
1*!
1)!
1(!
1'!
1x
1w
1v
1u
1t
1s
1r
1q
1p
1o
1n
1m
1l
1k
1j
1i
1h
1g
1f
1e
1d
1c
1b
1a
1A
1B
1C
1D
1E
1F
1G
1H
1I
1J
1K
1L
1M
1N
1O
1P
1Q
1R
1S
1T
1U
1V
1W
1X
1:
19
18
17
16
15
14
13
12
11
10
1/
1.
1-
1,
1+
1*
1)
1(
1'
1&
1%
1$
1#
#1000000
