module clkdiv(
    input clockin;
    parameter [24:0] div = 5000000;
    output reg clockout;
)

reg [24:0] count = 0;
clockout = 0;

always @(posedge clockin)
begin
    if (count < div)
        count <= count + 1;
    else if (count == div)
    begin
        clock1 = ~clock1;
        count = 0;
    end
    else
        count = 0;
end

endmodule