INTSTYLE=ise
INFILE=C:\.Xilinx\testVHDL\main.ncd
OUTFILE=C:\.Xilinx\testVHDL\main.bit
FAMILY=Spartan6
PART=xc6slx9-3tqg144
WORKINGDIR=C:\.Xilinx\testVHDL
LICENSE=WebPack
USER_INFO=__0_0_0
