`resetall
module module_0 (
    id_1,
    id_2,
    id_3,
    input id_4,
    input [1 : 1] id_5
);
  id_6 id_7 (
      .id_6(id_3),
      .id_5(1)
  );
  assign id_2 = id_6;
  assign id_4 = 1;
  logic id_8;
  id_9 id_10 (
      1'b0 & 1,
      .id_4(id_8),
      .id_1(1),
      .id_9(1)
  );
  assign id_8 = {id_3, id_10 & id_1};
  logic id_11;
  id_12 id_13 (
      .id_1 (1),
      .id_12(id_4[1])
  );
  id_14 id_15 (
      .id_9 (id_8),
      .id_14(id_4),
      .id_7 (id_3),
      .id_6 (1)
  );
  assign id_13 = 1 ? id_10 : id_13 ? id_2 : id_8;
  id_16 id_17 (
      .id_6 (id_2[id_7]),
      .id_11(id_1),
      .id_14(1)
  );
  logic id_18;
  id_19 id_20 (
      .id_4 (id_9),
      .id_18(id_11),
      .id_7 (1'b0),
      .id_19(id_1)
  );
  id_21 id_22 (
      .id_1 (1),
      .id_18(id_2[id_15] & id_16),
      .id_3 (1),
      .id_16(id_9)
  );
  assign id_20 = 1;
  logic
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37;
  logic id_38;
endmodule
