
*** Running vivado
    with args -log design_1_fir_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fir_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_fir_0_0.tcl -notrace
Command: synth_design -top design_1_fir_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1804 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 388.355 ; gain = 100.523
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_fir_0_0' [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ip/design_1_fir_0_0/synth/design_1_fir_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'fir' [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/verilog/fir.v:12]
	Parameter ap_ST_fsm_state1 bound to: 23'b00000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 23'b00000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 23'b00000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 23'b00000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 23'b00000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 23'b00000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 23'b00000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 23'b00000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 23'b00000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 23'b00000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 23'b00000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 23'b00000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 23'b00000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 23'b00000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 23'b00000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 23'b00000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 23'b00000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 23'b00000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 23'b00001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 23'b00010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 23'b00100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 23'b01000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 23'b10000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/verilog/fir.v:97]
INFO: [Synth 8-6157] synthesizing module 'fir_shift_reg' [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/verilog/fir_shift_reg.v:49]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 41 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fir_shift_reg_ram' [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/verilog/fir_shift_reg.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 41 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/verilog/fir_shift_reg.v:22]
INFO: [Synth 8-3876] $readmem data file './fir_shift_reg_ram.dat' is read successfully [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/verilog/fir_shift_reg.v:25]
INFO: [Synth 8-6155] done synthesizing module 'fir_shift_reg_ram' (1#1) [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/verilog/fir_shift_reg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fir_shift_reg' (2#1) [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/verilog/fir_shift_reg.v:49]
INFO: [Synth 8-6157] synthesizing module 'fir_AXILiteS_s_axi' [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/verilog/fir_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_Y_DATA_0 bound to: 11'b00000010000 
	Parameter ADDR_Y_CTRL bound to: 11'b00000010100 
	Parameter ADDR_X_DATA_0 bound to: 11'b10000000000 
	Parameter ADDR_X_CTRL bound to: 11'b10000000100 
	Parameter ADDR_C_BASE bound to: 11'b01000000000 
	Parameter ADDR_C_HIGH bound to: 11'b01111111111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fir_AXILiteS_s_axi_ram' [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/verilog/fir_AXILiteS_s_axi.v:326]
	Parameter BYTES bound to: 8 - type: integer 
	Parameter DEPTH bound to: 41 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fir_AXILiteS_s_axi_ram' (3#1) [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/verilog/fir_AXILiteS_s_axi.v:326]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/verilog/fir_AXILiteS_s_axi.v:221]
INFO: [Synth 8-6155] done synthesizing module 'fir_AXILiteS_s_axi' (4#1) [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/verilog/fir_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_dadd_64ns_64nbkb' [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/verilog/fir_dadd_64ns_64nbkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fir_ap_dadd_3_full_dsp_64' [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/ip/fir_ap_dadd_3_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/ip/fir_ap_dadd_3_full_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'fir_ap_dadd_3_full_dsp_64' (31#1) [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/ip/fir_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'fir_dadd_64ns_64nbkb' (32#1) [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/verilog/fir_dadd_64ns_64nbkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'fir_dmul_64ns_64ncud' [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/verilog/fir_dmul_64ns_64ncud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fir_ap_dmul_4_max_dsp_64' [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/ip/fir_ap_dmul_4_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/ip/fir_ap_dmul_4_max_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'fir_ap_dmul_4_max_dsp_64' (39#1) [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/ip/fir_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'fir_dmul_64ns_64ncud' (40#1) [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/verilog/fir_dmul_64ns_64ncud.v:11]
INFO: [Synth 8-6157] synthesizing module 'fir_sitodp_32ns_6dEe' [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/verilog/fir_sitodp_32ns_6dEe.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fir_ap_sitodp_4_no_dsp_32' [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/ip/fir_ap_sitodp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/ip/fir_ap_sitodp_4_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_ap_sitodp_4_no_dsp_32' (43#1) [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/ip/fir_ap_sitodp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'fir_sitodp_32ns_6dEe' (44#1) [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/verilog/fir_sitodp_32ns_6dEe.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/verilog/fir.v:606]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/verilog/fir.v:608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/verilog/fir.v:616]
INFO: [Synth 8-6155] done synthesizing module 'fir' (45#1) [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/verilog/fir.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fir_0_0' (46#1) [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ip/design_1_fir_0_0/synth/design_1_fir_0_0.v:58]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized12 has unconnected port B[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized92 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized92 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized92 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[23]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[22]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[21]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[20]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[19]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[18]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[17]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[16]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[15]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[14]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[13]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[12]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[11]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[10]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[9]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[8]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[7]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[6]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[5]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[4]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[3]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[2]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[1]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized112 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized112 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized112 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized112 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized112 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized15 has unconnected port B[26]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized110 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized110 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized110 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized110 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized110 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 535.797 ; gain = 247.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 535.797 ; gain = 247.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 535.797 ; gain = 247.965
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 563 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ip/design_1_fir_0_0/constraints/fir_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ip/design_1_fir_0_0/constraints/fir_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Xilinx/SoC/FIR_UART/FIR_UART.runs/design_1_fir_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xilinx/SoC/FIR_UART/FIR_UART.runs/design_1_fir_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  FDE => FDRE: 21 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 858.492 ; gain = 2.020
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 858.492 ; gain = 570.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 858.492 ; gain = 570.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Xilinx/SoC/FIR_UART/FIR_UART.runs/design_1_fir_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 858.492 ; gain = 570.660
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element int_c_shift_reg was removed.  [c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/verilog/fir_AXILiteS_s_axi.v:316]
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_207_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 858.492 ; gain = 570.660
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized1) to 'inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_PREADD_DEL' (delay__parameterized1) to 'inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_ADD_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized7) to 'inst/fir_dadd_64ns_64nbkb_U1/fir_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized1) to 'inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_DEL' (delay__parameterized7) to 'inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized50) to 'inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized50) to 'inst/fir_dmul_64ns_64ncud_U2/fir_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized7) to 'inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized50) to 'inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized50) to 'inst/fir_sitodp_32ns_6dEe_U3/fir_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_207_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal fir_AXILiteS_s_axi_U/int_c/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\fir_sitodp_32ns_6dEe_U3/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\fir_dmul_64ns_64ncud_U2/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\fir_dadd_64ns_64nbkb_U1/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/ce_r_reg) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[63]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[62]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[61]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[60]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[59]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[58]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[57]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[56]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[55]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[54]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[53]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[52]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[51]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[50]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[49]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[48]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[47]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[46]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[45]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[44]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[43]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[42]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[41]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[40]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[39]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[38]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[37]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[36]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[35]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[34]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[33]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[32]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[31]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[30]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[29]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[28]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[27]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[26]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[25]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[24]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[23]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[22]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[21]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[20]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[19]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[18]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[17]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[16]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[15]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[14]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[13]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[12]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[11]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[10]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[9]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[8]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[7]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[6]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[5]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[4]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[3]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[2]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[1]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dadd_64ns_64nbkb_U1/dout_r_reg[0]) is unused and will be removed from module fir.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/ce_r_reg) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/dout_r_reg[63]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/dout_r_reg[62]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/dout_r_reg[61]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/dout_r_reg[60]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/dout_r_reg[59]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/dout_r_reg[58]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/dout_r_reg[57]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/dout_r_reg[56]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/dout_r_reg[55]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/dout_r_reg[54]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/dout_r_reg[53]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/dout_r_reg[52]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/dout_r_reg[51]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/dout_r_reg[50]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/dout_r_reg[49]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/dout_r_reg[48]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/dout_r_reg[47]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/dout_r_reg[46]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/dout_r_reg[45]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/dout_r_reg[44]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/dout_r_reg[43]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/dout_r_reg[42]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/dout_r_reg[41]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/dout_r_reg[40]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/dout_r_reg[39]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/dout_r_reg[38]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_dmul_64ns_64ncud_U2/dout_r_reg[37]) is unused and will be removed from module fir.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 858.492 ; gain = 570.660
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/shift_reg_U/fir_shift_reg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/shift_reg_U/fir_shift_reg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_2/fir_AXILiteS_s_axi_U/int_c/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_2/fir_AXILiteS_s_axi_U/int_c/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_2/fir_AXILiteS_s_axi_U/int_c/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_2/fir_AXILiteS_s_axi_U/int_c/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 929.871 ; gain = 642.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 940.066 ; gain = 652.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/shift_reg_U/fir_shift_reg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/shift_reg_U/fir_shift_reg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/fir_AXILiteS_s_axi_U/int_c/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/fir_AXILiteS_s_axi_U/int_c/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/fir_AXILiteS_s_axi_U/int_c/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/fir_AXILiteS_s_axi_U/int_c/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 963.008 ; gain = 675.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 963.008 ; gain = 675.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 963.008 ; gain = 675.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 963.008 ; gain = 675.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 963.008 ; gain = 675.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 963.008 ; gain = 675.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 963.008 ; gain = 675.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    24|
|2     |DSP48E1    |     3|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_10 |     1|
|5     |DSP48E1_11 |     1|
|6     |DSP48E1_2  |     1|
|7     |DSP48E1_3  |     1|
|8     |DSP48E1_4  |     1|
|9     |DSP48E1_5  |     1|
|10    |DSP48E1_6  |     1|
|11    |DSP48E1_7  |     1|
|12    |DSP48E1_8  |     1|
|13    |DSP48E1_9  |     1|
|14    |LUT1       |    45|
|15    |LUT2       |   186|
|16    |LUT3       |   388|
|17    |LUT4       |   257|
|18    |LUT5       |   237|
|19    |LUT6       |   703|
|20    |MUXCY      |   301|
|21    |MUXF7      |    10|
|22    |MUXF8      |     1|
|23    |RAMB18E1   |     1|
|24    |RAMB36E1   |     2|
|25    |SRL16E     |    13|
|26    |XORCY      |   174|
|27    |FDE        |    21|
|28    |FDRE       |  1551|
|29    |FDSE       |     6|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 963.008 ; gain = 675.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 494 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 963.008 ; gain = 352.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 963.008 ; gain = 675.176
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 548 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 120 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 99 instances
  FDE => FDRE: 21 instances

INFO: [Common 17-83] Releasing license: Synthesis
155 Infos, 197 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 963.008 ; gain = 681.902
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/SoC/FIR_UART/FIR_UART.runs/design_1_fir_0_0_synth_1/design_1_fir_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Xilinx/SoC/FIR_UART/FIR_UART.srcs/sources_1/bd/design_1/ip/design_1_fir_0_0/design_1_fir_0_0.xci
INFO: [Coretcl 2-1174] Renamed 193 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/SoC/FIR_UART/FIR_UART.runs/design_1_fir_0_0_synth_1/design_1_fir_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_fir_0_0_utilization_synth.rpt -pb design_1_fir_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 963.008 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 12 14:38:45 2023...
