{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627753405095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627753405098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 31 13:43:25 2021 " "Processing started: Sat Jul 31 13:43:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627753405098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627753405098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627753405099 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627753405325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627753405325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-Compx4_logic " "Found design unit 1: Compx4-Compx4_logic" {  } { { "Compx4.vhd" "" { Text "C:/ECE-124/Lab4/Compx4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627753410125 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "Compx4.vhd" "" { Text "C:/ECE-124/Lab4/Compx4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627753410125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627753410125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xy_motion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xy_motion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XY_Motion-SM " "Found design unit 1: XY_Motion-SM" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627753410126 ""} { "Info" "ISGN_ENTITY_NAME" "1 XY_Motion " "Found entity 1: XY_Motion" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627753410126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627753410126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grappler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file grappler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Grappler-SM " "Found design unit 1: Grappler-SM" {  } { { "Grappler.vhd" "" { Text "C:/ECE-124/Lab4/Grappler.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627753410127 ""} { "Info" "ISGN_ENTITY_NAME" "1 Grappler " "Found entity 1: Grappler" {  } { { "Grappler.vhd" "" { Text "C:/ECE-124/Lab4/Grappler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627753410127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627753410127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extender-SM " "Found design unit 1: Extender-SM" {  } { { "Extender.vhd" "" { Text "C:/ECE-124/Lab4/Extender.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627753410128 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.vhd" "" { Text "C:/ECE-124/Lab4/Extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627753410128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627753410128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine_example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine_example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Machine_Example-SM " "Found design unit 1: State_Machine_Example-SM" {  } { { "State_Machine_Example.vhd" "" { Text "C:/ECE-124/Lab4/State_Machine_Example.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627753410129 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_Machine_Example " "Found entity 1: State_Machine_Example" {  } { { "State_Machine_Example.vhd" "" { Text "C:/ECE-124/Lab4/State_Machine_Example.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627753410129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627753410129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-Circuit " "Found design unit 1: LogicalStep_Lab4_top-Circuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627753410130 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627753410130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627753410130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "Bidir_shift_reg.vhd" "" { Text "C:/ECE-124/Lab4/Bidir_shift_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627753410131 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "Bidir_shift_reg.vhd" "" { Text "C:/ECE-124/Lab4/Bidir_shift_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627753410131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627753410131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter8bit-one " "Found design unit 1: U_D_Bin_Counter8bit-one" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "C:/ECE-124/Lab4/U_D_Bin_Counter8bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627753410132 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter8bit " "Found entity 1: U_D_Bin_Counter8bit" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "C:/ECE-124/Lab4/U_D_Bin_Counter8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627753410132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627753410132 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627753410152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XY_Motion XY_Motion:inst_XY " "Elaborating entity \"XY_Motion\" for hierarchy \"XY_Motion:inst_XY\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst_XY" { Text "C:/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627753410153 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_target XY_Motion.vhd(125) " "VHDL Process Statement warning at XY_Motion.vhd(125): signal \"X_target\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627753410153 "|LogicalStep_Lab4_top|XY_Motion:inst_XY"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_target XY_Motion.vhd(126) " "VHDL Process Statement warning at XY_Motion.vhd(126): signal \"Y_target\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627753410153 "|LogicalStep_Lab4_top|XY_Motion:inst_XY"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_GT XY_Motion.vhd(129) " "VHDL Process Statement warning at XY_Motion.vhd(129): signal \"X_GT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627753410154 "|LogicalStep_Lab4_top|XY_Motion:inst_XY"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_LT XY_Motion.vhd(132) " "VHDL Process Statement warning at XY_Motion.vhd(132): signal \"X_LT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627753410154 "|LogicalStep_Lab4_top|XY_Motion:inst_XY"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_EQ XY_Motion.vhd(135) " "VHDL Process Statement warning at XY_Motion.vhd(135): signal \"X_EQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627753410154 "|LogicalStep_Lab4_top|XY_Motion:inst_XY"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_GT XY_Motion.vhd(140) " "VHDL Process Statement warning at XY_Motion.vhd(140): signal \"Y_GT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627753410154 "|LogicalStep_Lab4_top|XY_Motion:inst_XY"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_LT XY_Motion.vhd(143) " "VHDL Process Statement warning at XY_Motion.vhd(143): signal \"Y_LT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627753410154 "|LogicalStep_Lab4_top|XY_Motion:inst_XY"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_EQ XY_Motion.vhd(146) " "VHDL Process Statement warning at XY_Motion.vhd(146): signal \"Y_EQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627753410154 "|LogicalStep_Lab4_top|XY_Motion:inst_XY"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "X_reg XY_Motion.vhd(96) " "VHDL Process Statement warning at XY_Motion.vhd(96): inferring latch(es) for signal or variable \"X_reg\", which holds its previous value in one or more paths through the process" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627753410154 "|LogicalStep_Lab4_top|XY_Motion:inst_XY"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y_reg XY_Motion.vhd(96) " "VHDL Process Statement warning at XY_Motion.vhd(96): inferring latch(es) for signal or variable \"Y_reg\", which holds its previous value in one or more paths through the process" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627753410154 "|LogicalStep_Lab4_top|XY_Motion:inst_XY"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en_x XY_Motion.vhd(96) " "VHDL Process Statement warning at XY_Motion.vhd(96): inferring latch(es) for signal or variable \"clk_en_x\", which holds its previous value in one or more paths through the process" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627753410154 "|LogicalStep_Lab4_top|XY_Motion:inst_XY"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en_y XY_Motion.vhd(96) " "VHDL Process Statement warning at XY_Motion.vhd(96): inferring latch(es) for signal or variable \"clk_en_y\", which holds its previous value in one or more paths through the process" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627753410154 "|LogicalStep_Lab4_top|XY_Motion:inst_XY"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "up_down_x XY_Motion.vhd(96) " "VHDL Process Statement warning at XY_Motion.vhd(96): inferring latch(es) for signal or variable \"up_down_x\", which holds its previous value in one or more paths through the process" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627753410154 "|LogicalStep_Lab4_top|XY_Motion:inst_XY"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "up_down_y XY_Motion.vhd(96) " "VHDL Process Statement warning at XY_Motion.vhd(96): inferring latch(es) for signal or variable \"up_down_y\", which holds its previous value in one or more paths through the process" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627753410154 "|LogicalStep_Lab4_top|XY_Motion:inst_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "up_down_y XY_Motion.vhd(96) " "Inferred latch for \"up_down_y\" at XY_Motion.vhd(96)" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627753410154 "|LogicalStep_Lab4_top|XY_Motion:inst_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "up_down_x XY_Motion.vhd(96) " "Inferred latch for \"up_down_x\" at XY_Motion.vhd(96)" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627753410154 "|LogicalStep_Lab4_top|XY_Motion:inst_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_en_y XY_Motion.vhd(96) " "Inferred latch for \"clk_en_y\" at XY_Motion.vhd(96)" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627753410154 "|LogicalStep_Lab4_top|XY_Motion:inst_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_en_x XY_Motion.vhd(96) " "Inferred latch for \"clk_en_x\" at XY_Motion.vhd(96)" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627753410154 "|LogicalStep_Lab4_top|XY_Motion:inst_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_reg\[0\] XY_Motion.vhd(96) " "Inferred latch for \"Y_reg\[0\]\" at XY_Motion.vhd(96)" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627753410154 "|LogicalStep_Lab4_top|XY_Motion:inst_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_reg\[1\] XY_Motion.vhd(96) " "Inferred latch for \"Y_reg\[1\]\" at XY_Motion.vhd(96)" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627753410154 "|LogicalStep_Lab4_top|XY_Motion:inst_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_reg\[2\] XY_Motion.vhd(96) " "Inferred latch for \"Y_reg\[2\]\" at XY_Motion.vhd(96)" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627753410154 "|LogicalStep_Lab4_top|XY_Motion:inst_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_reg\[3\] XY_Motion.vhd(96) " "Inferred latch for \"Y_reg\[3\]\" at XY_Motion.vhd(96)" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627753410154 "|LogicalStep_Lab4_top|XY_Motion:inst_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_reg\[0\] XY_Motion.vhd(96) " "Inferred latch for \"X_reg\[0\]\" at XY_Motion.vhd(96)" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627753410154 "|LogicalStep_Lab4_top|XY_Motion:inst_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_reg\[1\] XY_Motion.vhd(96) " "Inferred latch for \"X_reg\[1\]\" at XY_Motion.vhd(96)" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627753410154 "|LogicalStep_Lab4_top|XY_Motion:inst_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_reg\[2\] XY_Motion.vhd(96) " "Inferred latch for \"X_reg\[2\]\" at XY_Motion.vhd(96)" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627753410154 "|LogicalStep_Lab4_top|XY_Motion:inst_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_reg\[3\] XY_Motion.vhd(96) " "Inferred latch for \"X_reg\[3\]\" at XY_Motion.vhd(96)" {  } { { "XY_Motion.vhd" "" { Text "C:/ECE-124/Lab4/XY_Motion.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627753410154 "|LogicalStep_Lab4_top|XY_Motion:inst_XY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_D_Bin_Counter8bit U_D_Bin_Counter8bit:inst_counter_x " "Elaborating entity \"U_D_Bin_Counter8bit\" for hierarchy \"U_D_Bin_Counter8bit:inst_counter_x\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst_counter_x" { Text "C:/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627753410154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:inst_comp_x " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:inst_comp_x\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst_comp_x" { Text "C:/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627753410155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:inst_extender " "Elaborating entity \"Extender\" for hierarchy \"Extender:inst_extender\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst_extender" { Text "C:/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627753410207 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state Extender.vhd(47) " "VHDL Process Statement warning at Extender.vhd(47): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Extender.vhd" "" { Text "C:/ECE-124/Lab4/Extender.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627753410207 "|LogicalStep_Lab4_top|Extender:inst_extender"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:inst_shift " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:inst_shift\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst_shift" { Text "C:/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627753410208 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_EN Bidir_shift_reg.vhd(27) " "VHDL Process Statement warning at Bidir_shift_reg.vhd(27): signal \"CLK_EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bidir_shift_reg.vhd" "" { Text "C:/ECE-124/Lab4/Bidir_shift_reg.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627753410208 "|LogicalStep_Lab4_top|Bidir_shift_reg:inst_shift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Grappler Grappler:inst_grappler " "Elaborating entity \"Grappler\" for hierarchy \"Grappler:inst_grappler\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst_grappler" { Text "C:/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627753410208 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state Grappler.vhd(53) " "VHDL Process Statement warning at Grappler.vhd(53): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Grappler.vhd" "" { Text "C:/ECE-124/Lab4/Grappler.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627753410209 "|LogicalStep_Lab4_top|Grappler:inst_grappler"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst1 Compx1 " "Node instance \"inst1\" instantiates undefined entity \"Compx1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Compx4.vhd" "inst1" { Text "C:/ECE-124/Lab4/Compx4.vhd" 30 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1627753410209 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst2 Compx1 " "Node instance \"inst2\" instantiates undefined entity \"Compx1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Compx4.vhd" "inst2" { Text "C:/ECE-124/Lab4/Compx4.vhd" 35 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1627753410209 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst3 Compx1 " "Node instance \"inst3\" instantiates undefined entity \"Compx1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Compx4.vhd" "inst3" { Text "C:/ECE-124/Lab4/Compx4.vhd" 40 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1627753410209 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst4 Compx1 " "Node instance \"inst4\" instantiates undefined entity \"Compx1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Compx4.vhd" "inst4" { Text "C:/ECE-124/Lab4/Compx4.vhd" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1627753410209 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst1 Compx1 " "Node instance \"inst1\" instantiates undefined entity \"Compx1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Compx4.vhd" "inst1" { Text "C:/ECE-124/Lab4/Compx4.vhd" 30 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1627753410209 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst2 Compx1 " "Node instance \"inst2\" instantiates undefined entity \"Compx1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Compx4.vhd" "inst2" { Text "C:/ECE-124/Lab4/Compx4.vhd" 35 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1627753410209 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst3 Compx1 " "Node instance \"inst3\" instantiates undefined entity \"Compx1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Compx4.vhd" "inst3" { Text "C:/ECE-124/Lab4/Compx4.vhd" 40 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1627753410209 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst4 Compx1 " "Node instance \"inst4\" instantiates undefined entity \"Compx1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Compx4.vhd" "inst4" { Text "C:/ECE-124/Lab4/Compx4.vhd" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1627753410209 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627753410280 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jul 31 13:43:30 2021 " "Processing ended: Sat Jul 31 13:43:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627753410280 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627753410280 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627753410280 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627753410280 ""}
