{
  "module_name": "ftgmac100.h",
  "hash_id": "fb595b3185f67534789ea804ac90350e173f983250d549a0293829e80deb1f63",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/faraday/ftgmac100.h",
  "human_readable_source": " \n \n\n#ifndef __FTGMAC100_H\n#define __FTGMAC100_H\n\n#define FTGMAC100_OFFSET_ISR\t\t0x00\n#define FTGMAC100_OFFSET_IER\t\t0x04\n#define FTGMAC100_OFFSET_MAC_MADR\t0x08\n#define FTGMAC100_OFFSET_MAC_LADR\t0x0c\n#define FTGMAC100_OFFSET_MAHT0\t\t0x10\n#define FTGMAC100_OFFSET_MAHT1\t\t0x14\n#define FTGMAC100_OFFSET_NPTXPD\t\t0x18\n#define FTGMAC100_OFFSET_RXPD\t\t0x1c\n#define FTGMAC100_OFFSET_NPTXR_BADR\t0x20\n#define FTGMAC100_OFFSET_RXR_BADR\t0x24\n#define FTGMAC100_OFFSET_HPTXPD\t\t0x28\n#define FTGMAC100_OFFSET_HPTXR_BADR\t0x2c\n#define FTGMAC100_OFFSET_ITC\t\t0x30\n#define FTGMAC100_OFFSET_APTC\t\t0x34\n#define FTGMAC100_OFFSET_DBLAC\t\t0x38\n#define FTGMAC100_OFFSET_DMAFIFOS\t0x3c\n#define FTGMAC100_OFFSET_REVR\t\t0x40\n#define FTGMAC100_OFFSET_FEAR\t\t0x44\n#define FTGMAC100_OFFSET_TPAFCR\t\t0x48\n#define FTGMAC100_OFFSET_RBSR\t\t0x4c\n#define FTGMAC100_OFFSET_MACCR\t\t0x50\n#define FTGMAC100_OFFSET_MACSR\t\t0x54\n#define FTGMAC100_OFFSET_TM\t\t0x58\n#define FTGMAC100_OFFSET_PHYCR\t\t0x60\n#define FTGMAC100_OFFSET_PHYDATA\t0x64\n#define FTGMAC100_OFFSET_FCR\t\t0x68\n#define FTGMAC100_OFFSET_BPR\t\t0x6c\n#define FTGMAC100_OFFSET_WOLCR\t\t0x70\n#define FTGMAC100_OFFSET_WOLSR\t\t0x74\n#define FTGMAC100_OFFSET_WFCRC\t\t0x78\n#define FTGMAC100_OFFSET_WFBM1\t\t0x80\n#define FTGMAC100_OFFSET_WFBM2\t\t0x84\n#define FTGMAC100_OFFSET_WFBM3\t\t0x88\n#define FTGMAC100_OFFSET_WFBM4\t\t0x8c\n#define FTGMAC100_OFFSET_NPTXR_PTR\t0x90\n#define FTGMAC100_OFFSET_HPTXR_PTR\t0x94\n#define FTGMAC100_OFFSET_RXR_PTR\t0x98\n#define FTGMAC100_OFFSET_TX\t\t0xa0\n#define FTGMAC100_OFFSET_TX_MCOL_SCOL\t0xa4\n#define FTGMAC100_OFFSET_TX_ECOL_FAIL\t0xa8\n#define FTGMAC100_OFFSET_TX_LCOL_UND\t0xac\n#define FTGMAC100_OFFSET_RX\t\t0xb0\n#define FTGMAC100_OFFSET_RX_BC\t\t0xb4\n#define FTGMAC100_OFFSET_RX_MC\t\t0xb8\n#define FTGMAC100_OFFSET_RX_PF_AEP\t0xbc\n#define FTGMAC100_OFFSET_RX_RUNT\t0xc0\n#define FTGMAC100_OFFSET_RX_CRCER_FTL\t0xc4\n#define FTGMAC100_OFFSET_RX_COL_LOST\t0xc8\n\n \n#define FTGMAC100_INT_RPKT_BUF\t\t(1 << 0)\n#define FTGMAC100_INT_RPKT_FIFO\t\t(1 << 1)\n#define FTGMAC100_INT_NO_RXBUF\t\t(1 << 2)\n#define FTGMAC100_INT_RPKT_LOST\t\t(1 << 3)\n#define FTGMAC100_INT_XPKT_ETH\t\t(1 << 4)\n#define FTGMAC100_INT_XPKT_FIFO\t\t(1 << 5)\n#define FTGMAC100_INT_NO_NPTXBUF\t(1 << 6)\n#define FTGMAC100_INT_XPKT_LOST\t\t(1 << 7)\n#define FTGMAC100_INT_AHB_ERR\t\t(1 << 8)\n#define FTGMAC100_INT_PHYSTS_CHG\t(1 << 9)\n#define FTGMAC100_INT_NO_HPTXBUF\t(1 << 10)\n\n \n#define FTGMAC100_INT_BAD  (FTGMAC100_INT_RPKT_LOST | \\\n\t\t\t    FTGMAC100_INT_XPKT_LOST | \\\n\t\t\t    FTGMAC100_INT_AHB_ERR   | \\\n\t\t\t    FTGMAC100_INT_NO_RXBUF)\n\n \n#define FTGMAC100_INT_RXTX (FTGMAC100_INT_XPKT_ETH  | \\\n\t\t\t    FTGMAC100_INT_RPKT_BUF)\n\n \n#define FTGMAC100_INT_ALL (FTGMAC100_INT_RPKT_BUF  |  \\\n\t\t\t   FTGMAC100_INT_BAD)\n\n \n#define FTGMAC100_ITC_RXINT_CNT(x)\t(((x) & 0xf) << 0)\n#define FTGMAC100_ITC_RXINT_THR(x)\t(((x) & 0x7) << 4)\n#define FTGMAC100_ITC_RXINT_TIME_SEL\t(1 << 7)\n#define FTGMAC100_ITC_TXINT_CNT(x)\t(((x) & 0xf) << 8)\n#define FTGMAC100_ITC_TXINT_THR(x)\t(((x) & 0x7) << 12)\n#define FTGMAC100_ITC_TXINT_TIME_SEL\t(1 << 15)\n\n \n#define FTGMAC100_APTC_RXPOLL_CNT(x)\t(((x) & 0xf) << 0)\n#define FTGMAC100_APTC_RXPOLL_TIME_SEL\t(1 << 4)\n#define FTGMAC100_APTC_TXPOLL_CNT(x)\t(((x) & 0xf) << 8)\n#define FTGMAC100_APTC_TXPOLL_TIME_SEL\t(1 << 12)\n\n \n#define FTGMAC100_DBLAC_RXFIFO_LTHR(x)\t(((x) & 0x7) << 0)\n#define FTGMAC100_DBLAC_RXFIFO_HTHR(x)\t(((x) & 0x7) << 3)\n#define FTGMAC100_DBLAC_RX_THR_EN\t(1 << 6)\n#define FTGMAC100_DBLAC_RXBURST_SIZE(x)\t(((x) & 0x3) << 8)\n#define FTGMAC100_DBLAC_TXBURST_SIZE(x)\t(((x) & 0x3) << 10)\n#define FTGMAC100_DBLAC_RXDES_SIZE(x)\t(((x) & 0xf) << 12)\n#define FTGMAC100_DBLAC_TXDES_SIZE(x)\t(((x) & 0xf) << 16)\n#define FTGMAC100_DBLAC_IFG_CNT(x)\t(((x) & 0x7) << 20)\n#define FTGMAC100_DBLAC_IFG_INC\t\t(1 << 23)\n\n \n#define FTGMAC100_DMAFIFOS_RXDMA1_SM(dmafifos)\t((dmafifos) & 0xf)\n#define FTGMAC100_DMAFIFOS_RXDMA2_SM(dmafifos)\t(((dmafifos) >> 4) & 0xf)\n#define FTGMAC100_DMAFIFOS_RXDMA3_SM(dmafifos)\t(((dmafifos) >> 8) & 0x7)\n#define FTGMAC100_DMAFIFOS_TXDMA1_SM(dmafifos)\t(((dmafifos) >> 12) & 0xf)\n#define FTGMAC100_DMAFIFOS_TXDMA2_SM(dmafifos)\t(((dmafifos) >> 16) & 0x3)\n#define FTGMAC100_DMAFIFOS_TXDMA3_SM(dmafifos)\t(((dmafifos) >> 18) & 0xf)\n#define FTGMAC100_DMAFIFOS_RXFIFO_EMPTY\t\t(1 << 26)\n#define FTGMAC100_DMAFIFOS_TXFIFO_EMPTY\t\t(1 << 27)\n#define FTGMAC100_DMAFIFOS_RXDMA_GRANT\t\t(1 << 28)\n#define FTGMAC100_DMAFIFOS_TXDMA_GRANT\t\t(1 << 29)\n#define FTGMAC100_DMAFIFOS_RXDMA_REQ\t\t(1 << 30)\n#define FTGMAC100_DMAFIFOS_TXDMA_REQ\t\t(1 << 31)\n\n \n#define FTGMAC100_REVR_NEW_MDIO_INTERFACE\tBIT(31)\n\n \n#define FTGMAC100_RBSR_SIZE(x)\t\t((x) & 0x3fff)\n\n \n#define FTGMAC100_MACCR_TXDMA_EN\t(1 << 0)\n#define FTGMAC100_MACCR_RXDMA_EN\t(1 << 1)\n#define FTGMAC100_MACCR_TXMAC_EN\t(1 << 2)\n#define FTGMAC100_MACCR_RXMAC_EN\t(1 << 3)\n#define FTGMAC100_MACCR_RM_VLAN\t\t(1 << 4)\n#define FTGMAC100_MACCR_HPTXR_EN\t(1 << 5)\n#define FTGMAC100_MACCR_LOOP_EN\t\t(1 << 6)\n#define FTGMAC100_MACCR_ENRX_IN_HALFTX\t(1 << 7)\n#define FTGMAC100_MACCR_FULLDUP\t\t(1 << 8)\n#define FTGMAC100_MACCR_GIGA_MODE\t(1 << 9)\n#define FTGMAC100_MACCR_CRC_APD\t\t(1 << 10)\n#define FTGMAC100_MACCR_PHY_LINK_LEVEL\t(1 << 11)\n#define FTGMAC100_MACCR_RX_RUNT\t\t(1 << 12)\n#define FTGMAC100_MACCR_JUMBO_LF\t(1 << 13)\n#define FTGMAC100_MACCR_RX_ALL\t\t(1 << 14)\n#define FTGMAC100_MACCR_HT_MULTI_EN\t(1 << 15)\n#define FTGMAC100_MACCR_RX_MULTIPKT\t(1 << 16)\n#define FTGMAC100_MACCR_RX_BROADPKT\t(1 << 17)\n#define FTGMAC100_MACCR_DISCARD_CRCERR\t(1 << 18)\n#define FTGMAC100_MACCR_FAST_MODE\t(1 << 19)\n#define FTGMAC100_MACCR_SW_RST\t\t(1 << 31)\n\n \n#define FTGMAC100_TM_RQ_TX_VALID_DIS (1 << 28)\n#define FTGMAC100_TM_RQ_RR_IDLE_PREV (1 << 27)\n#define FTGMAC100_TM_DEFAULT                                                   \\\n\t(FTGMAC100_TM_RQ_TX_VALID_DIS | FTGMAC100_TM_RQ_RR_IDLE_PREV)\n\n \n#define FTGMAC100_PHYCR_MDC_CYCTHR_MASK\t0x3f\n#define FTGMAC100_PHYCR_MDC_CYCTHR(x)\t((x) & 0x3f)\n#define FTGMAC100_PHYCR_PHYAD(x)\t(((x) & 0x1f) << 16)\n#define FTGMAC100_PHYCR_REGAD(x)\t(((x) & 0x1f) << 21)\n#define FTGMAC100_PHYCR_MIIRD\t\t(1 << 26)\n#define FTGMAC100_PHYCR_MIIWR\t\t(1 << 27)\n\n \n#define FTGMAC100_PHYDATA_MIIWDATA(x)\t\t((x) & 0xffff)\n#define FTGMAC100_PHYDATA_MIIRDATA(phydata)\t(((phydata) >> 16) & 0xffff)\n\n \n#define FTGMAC100_FCR_FC_EN\t\t(1 << 0)\n#define FTGMAC100_FCR_FCTHR_EN\t\t(1 << 2)\n#define FTGMAC100_FCR_PAUSE_TIME(x)\t(((x) & 0xffff) << 16)\n\n \nstruct ftgmac100_txdes {\n\t__le32\ttxdes0;  \n\t__le32\ttxdes1;  \n\t__le32\ttxdes2;  \n\t__le32\ttxdes3;  \n} __attribute__ ((aligned(16)));\n\n#define FTGMAC100_TXDES0_TXBUF_SIZE(x)\t((x) & 0x3fff)\n#define FTGMAC100_TXDES0_CRC_ERR\t(1 << 19)\n#define FTGMAC100_TXDES0_LTS\t\t(1 << 28)\n#define FTGMAC100_TXDES0_FTS\t\t(1 << 29)\n#define FTGMAC100_TXDES0_TXDMA_OWN\t(1 << 31)\n\n#define FTGMAC100_TXDES1_VLANTAG_CI(x)\t((x) & 0xffff)\n#define FTGMAC100_TXDES1_INS_VLANTAG\t(1 << 16)\n#define FTGMAC100_TXDES1_TCP_CHKSUM\t(1 << 17)\n#define FTGMAC100_TXDES1_UDP_CHKSUM\t(1 << 18)\n#define FTGMAC100_TXDES1_IP_CHKSUM\t(1 << 19)\n#define FTGMAC100_TXDES1_LLC\t\t(1 << 22)\n#define FTGMAC100_TXDES1_TX2FIC\t\t(1 << 30)\n#define FTGMAC100_TXDES1_TXIC\t\t(1 << 31)\n\n \nstruct ftgmac100_rxdes {\n\t__le32\trxdes0;  \n\t__le32\trxdes1;\t \n\t__le32\trxdes2;  \n\t__le32\trxdes3;\t \n} __attribute__ ((aligned(16)));\n\n#define FTGMAC100_RXDES0_VDBC\t\t0x3fff\n#define FTGMAC100_RXDES0_MULTICAST\t(1 << 16)\n#define FTGMAC100_RXDES0_BROADCAST\t(1 << 17)\n#define FTGMAC100_RXDES0_RX_ERR\t\t(1 << 18)\n#define FTGMAC100_RXDES0_CRC_ERR\t(1 << 19)\n#define FTGMAC100_RXDES0_FTL\t\t(1 << 20)\n#define FTGMAC100_RXDES0_RUNT\t\t(1 << 21)\n#define FTGMAC100_RXDES0_RX_ODD_NB\t(1 << 22)\n#define FTGMAC100_RXDES0_FIFO_FULL\t(1 << 23)\n#define FTGMAC100_RXDES0_PAUSE_OPCODE\t(1 << 24)\n#define FTGMAC100_RXDES0_PAUSE_FRAME\t(1 << 25)\n#define FTGMAC100_RXDES0_LRS\t\t(1 << 28)\n#define FTGMAC100_RXDES0_FRS\t\t(1 << 29)\n#define FTGMAC100_RXDES0_RXPKT_RDY\t(1 << 31)\n\n \n#define RXDES0_ANY_ERROR\t\t( \\\n\tFTGMAC100_RXDES0_RX_ERR\t\t| \\\n\tFTGMAC100_RXDES0_CRC_ERR\t| \\\n\tFTGMAC100_RXDES0_FTL\t\t| \\\n\tFTGMAC100_RXDES0_RUNT\t\t| \\\n\tFTGMAC100_RXDES0_RX_ODD_NB)\n\n#define FTGMAC100_RXDES1_VLANTAG_CI\t0xffff\n#define FTGMAC100_RXDES1_PROT_MASK\t(0x3 << 20)\n#define FTGMAC100_RXDES1_PROT_NONIP\t(0x0 << 20)\n#define FTGMAC100_RXDES1_PROT_IP\t(0x1 << 20)\n#define FTGMAC100_RXDES1_PROT_TCPIP\t(0x2 << 20)\n#define FTGMAC100_RXDES1_PROT_UDPIP\t(0x3 << 20)\n#define FTGMAC100_RXDES1_LLC\t\t(1 << 22)\n#define FTGMAC100_RXDES1_DF\t\t(1 << 23)\n#define FTGMAC100_RXDES1_VLANTAG_AVAIL\t(1 << 24)\n#define FTGMAC100_RXDES1_TCP_CHKSUM_ERR\t(1 << 25)\n#define FTGMAC100_RXDES1_UDP_CHKSUM_ERR\t(1 << 26)\n#define FTGMAC100_RXDES1_IP_CHKSUM_ERR\t(1 << 27)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}