
Selected circuits
===================
 - **Circuit**: 11-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mre parameters
 - **References**: V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, "Design of power-efficient approximate multipliers for approximate artificial neural networks," 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021


Parameters of selected circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul11u_pwr_0_930_mre_00_0000 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog generic](mul11u_pwr_0_930_mre_00_0000_gen.v) [Verilog PDK45](mul11u_pwr_0_930_mre_00_0000_pdk45.v)  [C](mul11u_pwr_0_930_mre_00_0000.c) |
| mul11u_pwr_0_784_mre_00_6399 | 754.56941 | 4099 | 99.5910167694 | 0.6398899738 |  [Verilog generic](mul11u_pwr_0_784_mre_00_6399_gen.v) [Verilog PDK45](mul11u_pwr_0_784_mre_00_6399_pdk45.v)  [C](mul11u_pwr_0_784_mre_00_6399.c) |
| mul11u_pwr_0_707_mre_00_7963 | 815.85285 | 4129 | 99.7128009796 | 0.7962511002 |  [Verilog generic](mul11u_pwr_0_707_mre_00_7963_gen.v) [Verilog PDK45](mul11u_pwr_0_707_mre_00_7963_pdk45.v)  [C](mul11u_pwr_0_707_mre_00_7963.c) |
| mul11u_pwr_0_657_mre_01_1458 | 1414.09797 | 8386 | 99.8387336731 | 1.1457789785 |  [Verilog generic](mul11u_pwr_0_657_mre_01_1458_gen.v) [Verilog PDK45](mul11u_pwr_0_657_mre_01_1458_pdk45.v)  [C](mul11u_pwr_0_657_mre_01_1458.c) |
| mul11u_pwr_0_640_mre_02_2845 | 4199.42239 | 20821 | 99.8233556747 | 2.2845398918 |  [Verilog generic](mul11u_pwr_0_640_mre_02_2845_gen.v) [Verilog PDK45](mul11u_pwr_0_640_mre_02_2845_pdk45.v)  [C](mul11u_pwr_0_640_mre_02_2845.c) |
| mul11u_pwr_0_517_mre_03_0003 | 3786.98589 | 19864 | 99.8664140701 | 3.0003151541 |  [Verilog generic](mul11u_pwr_0_517_mre_03_0003_gen.v) [Verilog PDK45](mul11u_pwr_0_517_mre_03_0003_pdk45.v)  [C](mul11u_pwr_0_517_mre_03_0003.c) |
| mul11u_pwr_0_410_mre_04_9595 | 7554.73259 | 41617 | 99.8815536499 | 4.9595147171 |  [Verilog generic](mul11u_pwr_0_410_mre_04_9595_gen.v) [Verilog PDK45](mul11u_pwr_0_410_mre_04_9595_pdk45.v)  [C](mul11u_pwr_0_410_mre_04_9595.c) |
| mul11u_pwr_0_311_mre_09_1780 | 16084.93175 | 83484 | 99.8914718628 | 9.1780422544 |  [Verilog generic](mul11u_pwr_0_311_mre_09_1780_gen.v) [Verilog PDK45](mul11u_pwr_0_311_mre_09_1780_pdk45.v)  [C](mul11u_pwr_0_311_mre_09_1780.c) |
| mul11u_pwr_0_236_mre_19_9511 | 49343.2457 | 252964 | 99.9009847641 | 19.9511218423 |  [Verilog generic](mul11u_pwr_0_236_mre_19_9511_gen.v) [Verilog PDK45](mul11u_pwr_0_236_mre_19_9511_pdk45.v)  [C](mul11u_pwr_0_236_mre_19_9511.c) |
    
Parameters
--------------
![Parameters figure](fig.png)
             