#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Apr 26 14:35:36 2020
# Process ID: 20756
# Current directory: /home/wask/workspace/hls/lab_6_bram/simple_perceptron/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/calcPerceptron/xsim_script.tcl}
# Log file: /home/wask/workspace/hls/lab_6_bram/simple_perceptron/solution1/sim/verilog/xsim.log
# Journal file: /home/wask/workspace/hls/lab_6_bram/simple_perceptron/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/calcPerceptron/xsim_script.tcl
# xsim {calcPerceptron} -autoloadwcfg -tclbatch {calcPerceptron.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source calcPerceptron.tcl
## run all
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_calcPerceptron_top/AESL_inst_calcPerceptron/calcPerceptron_dmul_64ns_64ns_64_6_max_dsp_1_U7/calcPerceptron_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_calcPerceptron_top/AESL_inst_calcPerceptron/calcPerceptron_dadd_64ns_64ns_64_5_full_dsp_1_U6/calcPerceptron_ap_dadd_3_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_calcPerceptron_top/AESL_inst_calcPerceptron/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_calcPerceptron_top/AESL_inst_calcPerceptron/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U1/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "1835000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1875 ns : File "/home/wask/workspace/hls/lab_6_bram/simple_perceptron/solution1/sim/verilog/calcPerceptron.autotb.v" Line 399
## quit
INFO: [Common 17-206] Exiting xsim at Sun Apr 26 14:35:47 2020...
