--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/media/jaxc/Programs/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 2 -n 3 -fastpaths -xml leon3mp.twx leon3mp.ncd -o leon3mp.twr
leon3mp.pcf -ucf leon3mp.ucf

Design file:              leon3mp.ncd
Physical constraint file: leon3mp.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.010ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: clkgen0/xc3s.v/dll0/CLK2X
  Logical resource: clkgen0/xc3s.v/dll0/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: clkgen0/xc3s.v/clk_x
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKIN)
  Physical resource: clkgen0/xc3s.v/dll0/CLKIN
  Logical resource: clkgen0/xc3s.v/dll0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen0/xc3s.v/dll0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc3s.v/dll0/CLKIN
  Logical resource: clkgen0/xc3s.v/dll0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen0/xc3s.v/dll0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkgen0_xc3s_v_clk0B = PERIOD TIMEGRP 
"clkgen0_xc3s_v_clk0B" TS_sys_clk_pin         * 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19974759 paths analyzed, 17596 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.772ns.
--------------------------------------------------------------------------------

Paths for end point leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[1].r (RAMB16_X0Y8.ADDRA12), 4463 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1_22 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[1].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.414ns (Levels of Logic = 13)
  Clock Path Skew:      -0.023ns (0.550 - 0.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1_22 to leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[1].r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y54.CQ       Tcko                  0.430   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1(23)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1_22
    SLICE_X0Y55.B1       net (fanout=6)        1.852   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1(22)
    SLICE_X0Y55.B        Tilo                  0.235   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_rfa1(4)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_a_ctrl_inst161
    SLICE_X0Y55.A3       net (fanout=26)       0.523   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_a_ctrl_inst(22)
    SLICE_X0Y55.A        Tilo                  0.235   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_rfa1(4)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_48_o_PWR_41_o_OR_252_o1
    SLICE_X2Y55.C6       net (fanout=8)        0.374   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_48_o_PWR_41_o_OR_252_o
    SLICE_X2Y55.C        Tilo                  0.255   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_rfa1(7)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_a_rfa1(1)161
    SLICE_X2Y55.A2       net (fanout=4)        0.858   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_a_rfa1(7)
    SLICE_X2Y55.A        Tilo                  0.254   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_rfa1(7)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_48_o_r_e_ctrl_rd[7]_equal_763_o81_SW0
    SLICE_X1Y55.A2       net (fanout=1)        1.033   N1910
    SLICE_X1Y55.A        Tilo                  0.259   N492
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_48_o_r_e_ctrl_rd[7]_equal_763_o83
    SLICE_X1Y55.B6       net (fanout=4)        0.152   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_48_o_r_e_ctrl_rd[7]_equal_763_o
    SLICE_X1Y55.B        Tilo                  0.259   N492
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock112
    SLICE_X5Y54.A2       net (fanout=1)        1.410   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock111
    SLICE_X5Y54.A        Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT124
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock114
    SLICE_X5Y55.B6       net (fanout=11)       0.349   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_ldlock
    SLICE_X5Y55.B        Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT92
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT110_SW1
    SLICE_X5Y53.C5       net (fanout=2)        0.422   N1498
    SLICE_X5Y53.C        Tilo                  0.259   Inst_IO_expander_APB/Inst_IO_explander_interface/Inst_I2CInterface/crnt_cnt(2)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT110_1
    SLICE_X5Y53.D5       net (fanout=8)        0.249   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT1101
    SLICE_X5Y53.D        Tilo                  0.259   Inst_IO_expander_APB/Inst_IO_explander_interface/Inst_I2CInterface/crnt_cnt(2)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT903_SW0
    SLICE_X10Y53.A1      net (fanout=1)        1.348   N1894
    SLICE_X10Y53.A       Tilo                  0.254   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc(10)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT905
    SLICE_X10Y48.CX      net (fanout=1)        0.865   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc[31]_r_x_rstate[1]_mux_858_OUT(9)
    SLICE_X10Y48.CMUX    Tcxc                  0.182   leon3gen.cpu[0].u0/leon3x0/p0/divi_op2(21)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite123_SW0
    SLICE_X11Y47.C5      net (fanout=1)        0.409   N1584
    SLICE_X11Y47.C       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/crami_icramin_address(9)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite123
    RAMB16_X0Y8.ADDRA12  net (fanout=10)       5.512   leon3gen.cpu[0].u0/leon3x0/crami_icramin_address(9)
    RAMB16_X0Y8.CLKA     Trcck_ADDRA           0.400   leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[1].r
                                                       leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[1].r
    -------------------------------------------------  ---------------------------
    Total                                     19.414ns (4.058ns logic, 15.356ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1_22 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[1].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.378ns (Levels of Logic = 13)
  Clock Path Skew:      -0.023ns (0.550 - 0.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1_22 to leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[1].r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y54.CQ       Tcko                  0.430   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1(23)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1_22
    SLICE_X0Y55.B1       net (fanout=6)        1.852   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1(22)
    SLICE_X0Y55.B        Tilo                  0.235   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_rfa1(4)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_a_ctrl_inst161
    SLICE_X0Y55.A3       net (fanout=26)       0.523   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_a_ctrl_inst(22)
    SLICE_X0Y55.A        Tilo                  0.235   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_rfa1(4)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_48_o_PWR_41_o_OR_252_o1
    SLICE_X0Y52.C4       net (fanout=8)        0.808   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_48_o_PWR_41_o_OR_252_o
    SLICE_X0Y52.C        Tilo                  0.235   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_rfa1(3)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_a_rfa1(1)121
    SLICE_X0Y56.D1       net (fanout=4)        1.013   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_a_rfa1(3)
    SLICE_X0Y56.D        Tilo                  0.235   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_rfa1(1)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_48_o_r_e_ctrl_rd[7]_equal_763_o82
    SLICE_X1Y55.A5       net (fanout=1)        0.447   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_48_o_r_e_ctrl_rd[7]_equal_763_o81
    SLICE_X1Y55.A        Tilo                  0.259   N492
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_48_o_r_e_ctrl_rd[7]_equal_763_o83
    SLICE_X1Y55.B6       net (fanout=4)        0.152   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_48_o_r_e_ctrl_rd[7]_equal_763_o
    SLICE_X1Y55.B        Tilo                  0.259   N492
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock112
    SLICE_X5Y54.A2       net (fanout=1)        1.410   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock111
    SLICE_X5Y54.A        Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT124
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock114
    SLICE_X5Y55.B6       net (fanout=11)       0.349   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_ldlock
    SLICE_X5Y55.B        Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT92
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT110_SW1
    SLICE_X5Y53.C5       net (fanout=2)        0.422   N1498
    SLICE_X5Y53.C        Tilo                  0.259   Inst_IO_expander_APB/Inst_IO_explander_interface/Inst_I2CInterface/crnt_cnt(2)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT110_1
    SLICE_X5Y53.D5       net (fanout=8)        0.249   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT1101
    SLICE_X5Y53.D        Tilo                  0.259   Inst_IO_expander_APB/Inst_IO_explander_interface/Inst_I2CInterface/crnt_cnt(2)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT903_SW0
    SLICE_X10Y53.A1      net (fanout=1)        1.348   N1894
    SLICE_X10Y53.A       Tilo                  0.254   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc(10)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT905
    SLICE_X10Y48.CX      net (fanout=1)        0.865   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc[31]_r_x_rstate[1]_mux_858_OUT(9)
    SLICE_X10Y48.CMUX    Tcxc                  0.182   leon3gen.cpu[0].u0/leon3x0/p0/divi_op2(21)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite123_SW0
    SLICE_X11Y47.C5      net (fanout=1)        0.409   N1584
    SLICE_X11Y47.C       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/crami_icramin_address(9)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite123
    RAMB16_X0Y8.ADDRA12  net (fanout=10)       5.512   leon3gen.cpu[0].u0/leon3x0/crami_icramin_address(9)
    RAMB16_X0Y8.CLKA     Trcck_ADDRA           0.400   leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[1].r
                                                       leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[1].r
    -------------------------------------------------  ---------------------------
    Total                                     19.378ns (4.019ns logic, 15.359ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1_22 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[1].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.360ns (Levels of Logic = 13)
  Clock Path Skew:      -0.023ns (0.550 - 0.573)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1_22 to leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[1].r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y54.CQ       Tcko                  0.430   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1(23)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1_22
    SLICE_X0Y55.B1       net (fanout=6)        1.852   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1(22)
    SLICE_X0Y55.B        Tilo                  0.235   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_rfa1(4)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_a_ctrl_inst161
    SLICE_X0Y55.A3       net (fanout=26)       0.523   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_a_ctrl_inst(22)
    SLICE_X0Y55.A        Tilo                  0.235   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_rfa1(4)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_48_o_PWR_41_o_OR_252_o1
    SLICE_X0Y52.A1       net (fanout=8)        0.969   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_48_o_PWR_41_o_OR_252_o
    SLICE_X0Y52.A        Tilo                  0.235   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_rfa1(3)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_a_rfa1(1)111
    SLICE_X0Y56.D3       net (fanout=4)        0.834   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_a_rfa1(2)
    SLICE_X0Y56.D        Tilo                  0.235   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_rfa1(1)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_48_o_r_e_ctrl_rd[7]_equal_763_o82
    SLICE_X1Y55.A5       net (fanout=1)        0.447   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_48_o_r_e_ctrl_rd[7]_equal_763_o81
    SLICE_X1Y55.A        Tilo                  0.259   N492
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_48_o_r_e_ctrl_rd[7]_equal_763_o83
    SLICE_X1Y55.B6       net (fanout=4)        0.152   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_48_o_r_e_ctrl_rd[7]_equal_763_o
    SLICE_X1Y55.B        Tilo                  0.259   N492
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock112
    SLICE_X5Y54.A2       net (fanout=1)        1.410   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock111
    SLICE_X5Y54.A        Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT124
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock114
    SLICE_X5Y55.B6       net (fanout=11)       0.349   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_ldlock
    SLICE_X5Y55.B        Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT92
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT110_SW1
    SLICE_X5Y53.C5       net (fanout=2)        0.422   N1498
    SLICE_X5Y53.C        Tilo                  0.259   Inst_IO_expander_APB/Inst_IO_explander_interface/Inst_I2CInterface/crnt_cnt(2)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT110_1
    SLICE_X5Y53.D5       net (fanout=8)        0.249   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT1101
    SLICE_X5Y53.D        Tilo                  0.259   Inst_IO_expander_APB/Inst_IO_explander_interface/Inst_I2CInterface/crnt_cnt(2)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT903_SW0
    SLICE_X10Y53.A1      net (fanout=1)        1.348   N1894
    SLICE_X10Y53.A       Tilo                  0.254   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc(10)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT905
    SLICE_X10Y48.CX      net (fanout=1)        0.865   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc[31]_r_x_rstate[1]_mux_858_OUT(9)
    SLICE_X10Y48.CMUX    Tcxc                  0.182   leon3gen.cpu[0].u0/leon3x0/p0/divi_op2(21)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite123_SW0
    SLICE_X11Y47.C5      net (fanout=1)        0.409   N1584
    SLICE_X11Y47.C       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/crami_icramin_address(9)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite123
    RAMB16_X0Y8.ADDRA12  net (fanout=10)       5.512   leon3gen.cpu[0].u0/leon3x0/crami_icramin_address(9)
    RAMB16_X0Y8.CLKA     Trcck_ADDRA           0.400   leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[1].r
                                                       leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[1].r
    -------------------------------------------------  ---------------------------
    Total                                     19.360ns (4.019ns logic, 15.341ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP48_X0Y9.C13), 281916 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_15 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.364ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.439 - 0.443)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_15 to leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y41.AQ      Tcko                  0.430   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0(17)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_15
    SLICE_X5Y41.B4       net (fanout=7)        2.057   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0(15)
    SLICE_X5Y41.B        Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/mgen.div0/r_x(17)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.ex_op181
    DSP48_X0Y6.A15       net (fanout=13)       1.527   leon3gen.cpu[0].u0/leon3x0/p0/divi_op1(15)
    DSP48_X0Y6.P35       Tdspdo_A_P            3.926   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X0Y7.C18       net (fanout=1)        1.233   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P35_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X0Y7.PCOUT0    Tdspdo_C_PCOUT        3.149   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X0Y8.PCIN0     net (fanout=1)        0.059   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_0
    DSP48_X0Y8.P30       Tdspdo_PCIN_P         2.645   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X0Y9.C13       net (fanout=1)        1.829   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P30_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X0Y9.CLK       Tdspdck_C_PREG        2.250   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.364ns (12.659ns logic, 6.705ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_15 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.364ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.439 - 0.443)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_15 to leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y41.AQ      Tcko                  0.430   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0(17)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_15
    SLICE_X5Y41.B4       net (fanout=7)        2.057   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0(15)
    SLICE_X5Y41.B        Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/mgen.div0/r_x(17)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.ex_op181
    DSP48_X0Y6.A15       net (fanout=13)       1.527   leon3gen.cpu[0].u0/leon3x0/p0/divi_op1(15)
    DSP48_X0Y6.P35       Tdspdo_A_P            3.926   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X0Y7.C18       net (fanout=1)        1.233   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P35_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X0Y7.PCOUT9    Tdspdo_C_PCOUT        3.149   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X0Y8.PCIN9     net (fanout=1)        0.059   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X0Y8.P30       Tdspdo_PCIN_P         2.645   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X0Y9.C13       net (fanout=1)        1.829   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P30_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X0Y9.CLK       Tdspdck_C_PREG        2.250   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.364ns (12.659ns logic, 6.705ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_15 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.364ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.439 - 0.443)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_15 to leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y41.AQ      Tcko                  0.430   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0(17)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_15
    SLICE_X5Y41.B4       net (fanout=7)        2.057   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0(15)
    SLICE_X5Y41.B        Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/mgen.div0/r_x(17)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.ex_op181
    DSP48_X0Y6.A15       net (fanout=13)       1.527   leon3gen.cpu[0].u0/leon3x0/p0/divi_op1(15)
    DSP48_X0Y6.P35       Tdspdo_A_P            3.926   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X0Y7.C18       net (fanout=1)        1.233   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P35_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X0Y7.PCOUT1    Tdspdo_C_PCOUT        3.149   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X0Y8.PCIN1     net (fanout=1)        0.059   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_1
    DSP48_X0Y8.P30       Tdspdo_PCIN_P         2.645   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X0Y9.C13       net (fanout=1)        1.829   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P30_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X0Y9.CLK       Tdspdck_C_PREG        2.250   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.364ns (12.659ns logic, 6.705ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP48_X0Y9.C24), 281916 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_15 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.331ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.439 - 0.443)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_15 to leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y41.AQ      Tcko                  0.430   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0(17)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_15
    SLICE_X5Y41.B4       net (fanout=7)        2.057   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0(15)
    SLICE_X5Y41.B        Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/mgen.div0/r_x(17)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.ex_op181
    DSP48_X0Y6.A15       net (fanout=13)       1.527   leon3gen.cpu[0].u0/leon3x0/p0/divi_op1(15)
    DSP48_X0Y6.P35       Tdspdo_A_P            3.926   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X0Y7.C18       net (fanout=1)        1.233   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P35_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X0Y7.PCOUT0    Tdspdo_C_PCOUT        3.149   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X0Y8.PCIN0     net (fanout=1)        0.059   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_0
    DSP48_X0Y8.P41       Tdspdo_PCIN_P         2.645   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X0Y9.C24       net (fanout=1)        1.796   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P41_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X0Y9.CLK       Tdspdck_C_PREG        2.250   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.331ns (12.659ns logic, 6.672ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_15 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.331ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.439 - 0.443)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_15 to leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y41.AQ      Tcko                  0.430   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0(17)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_15
    SLICE_X5Y41.B4       net (fanout=7)        2.057   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0(15)
    SLICE_X5Y41.B        Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/mgen.div0/r_x(17)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.ex_op181
    DSP48_X0Y6.A15       net (fanout=13)       1.527   leon3gen.cpu[0].u0/leon3x0/p0/divi_op1(15)
    DSP48_X0Y6.P35       Tdspdo_A_P            3.926   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X0Y7.C18       net (fanout=1)        1.233   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P35_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X0Y7.PCOUT9    Tdspdo_C_PCOUT        3.149   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X0Y8.PCIN9     net (fanout=1)        0.059   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X0Y8.P41       Tdspdo_PCIN_P         2.645   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X0Y9.C24       net (fanout=1)        1.796   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P41_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X0Y9.CLK       Tdspdck_C_PREG        2.250   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.331ns (12.659ns logic, 6.672ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_15 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.331ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.439 - 0.443)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_15 to leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y41.AQ      Tcko                  0.430   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0(17)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_15
    SLICE_X5Y41.B4       net (fanout=7)        2.057   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0(15)
    SLICE_X5Y41.B        Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/mgen.div0/r_x(17)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.ex_op181
    DSP48_X0Y6.A15       net (fanout=13)       1.527   leon3gen.cpu[0].u0/leon3x0/p0/divi_op1(15)
    DSP48_X0Y6.P35       Tdspdo_A_P            3.926   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X0Y7.C18       net (fanout=1)        1.233   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P35_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X0Y7.PCOUT1    Tdspdo_C_PCOUT        3.149   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X0Y8.PCIN1     net (fanout=1)        0.059   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_1
    DSP48_X0Y8.P41       Tdspdo_PCIN_P         2.645   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X0Y9.C24       net (fanout=1)        1.796   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P41_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X0Y9.CLK       Tdspdck_C_PREG        2.250   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.331ns (12.659ns logic, 6.672ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkgen0_xc3s_v_clk0B = PERIOD TIMEGRP "clkgen0_xc3s_v_clk0B" TS_sys_clk_pin
        * 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point leon3gen.dsugen.dsu0/x0/r_cnt_2 (SLICE_X26Y35.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.345ns (requirement - (clock path skew + uncertainty - data path))
  Source:               leon3gen.dsugen.dsu0/x0/r_slv_hsel (FF)
  Destination:          leon3gen.dsugen.dsu0/x0/r_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.345ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 20.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: leon3gen.dsugen.dsu0/x0/r_slv_hsel to leon3gen.dsugen.dsu0/x0/r_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y34.AQ      Tcko                  0.198   leon3gen.dsugen.dsu0/x0/r_slv_hsel
                                                       leon3gen.dsugen.dsu0/x0/r_slv_hsel
    SLICE_X26Y35.CE      net (fanout=37)       0.251   leon3gen.dsugen.dsu0/x0/r_slv_hsel
    SLICE_X26Y35.CLK     Tckce       (-Th)     0.104   leon3gen.dsugen.dsu0/x0/r_cnt(2)
                                                       leon3gen.dsugen.dsu0/x0/r_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.345ns (0.094ns logic, 0.251ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point leon3gen.dsugen.dsu0/x0/r_cnt_1 (SLICE_X26Y35.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.347ns (requirement - (clock path skew + uncertainty - data path))
  Source:               leon3gen.dsugen.dsu0/x0/r_slv_hsel (FF)
  Destination:          leon3gen.dsugen.dsu0/x0/r_cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.347ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 20.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: leon3gen.dsugen.dsu0/x0/r_slv_hsel to leon3gen.dsugen.dsu0/x0/r_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y34.AQ      Tcko                  0.198   leon3gen.dsugen.dsu0/x0/r_slv_hsel
                                                       leon3gen.dsugen.dsu0/x0/r_slv_hsel
    SLICE_X26Y35.CE      net (fanout=37)       0.251   leon3gen.dsugen.dsu0/x0/r_slv_hsel
    SLICE_X26Y35.CLK     Tckce       (-Th)     0.102   leon3gen.dsugen.dsu0/x0/r_cnt(2)
                                                       leon3gen.dsugen.dsu0/x0/r_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (0.096ns logic, 0.251ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point leon3gen.dsugen.dsu0/x0/r_cnt_0 (SLICE_X26Y35.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.357ns (requirement - (clock path skew + uncertainty - data path))
  Source:               leon3gen.dsugen.dsu0/x0/r_slv_hsel (FF)
  Destination:          leon3gen.dsugen.dsu0/x0/r_cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.357ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 20.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: leon3gen.dsugen.dsu0/x0/r_slv_hsel to leon3gen.dsugen.dsu0/x0/r_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y34.AQ      Tcko                  0.198   leon3gen.dsugen.dsu0/x0/r_slv_hsel
                                                       leon3gen.dsugen.dsu0/x0/r_slv_hsel
    SLICE_X26Y35.CE      net (fanout=37)       0.251   leon3gen.dsugen.dsu0/x0/r_slv_hsel
    SLICE_X26Y35.CLK     Tckce       (-Th)     0.092   leon3gen.dsugen.dsu0/x0/r_cnt(2)
                                                       leon3gen.dsugen.dsu0/x0/r_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.357ns (0.106ns logic, 0.251ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkgen0_xc3s_v_clk0B = PERIOD TIMEGRP "clkgen0_xc3s_v_clk0B" TS_sys_clk_pin
        * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: leon3gen.dsugen.dsu0/x0/tb0.mem0/mem0[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKA
  Logical resource: leon3gen.dsugen.dsu0/x0/tb0.mem0/mem0[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: leon3gen.dsugen.dsu0/x0/tb0.mem0/mem0[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKB
  Logical resource: leon3gen.dsugen.dsu0/x0/tb0.mem0/mem0[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKB
  Location pin: RAMB16_X1Y10.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: leon3gen.cpu[0].u0/leon3x0/tbmem_gen.tbmem0/mem0[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKA
  Logical resource: leon3gen.cpu[0].u0/leon3x0/tbmem_gen.tbmem0/mem0[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.340ns|      9.886ns|            0|            0|            0|     19974759|
| TS_clkgen0_xc3s_v_clk0B       |     20.000ns|     19.772ns|          N/A|            0|            0|     19974759|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.772|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 19974759 paths, 0 nets, and 44679 connections

Design statistics:
   Minimum period:  19.772ns{1}   (Maximum frequency:  50.577MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan  8 18:06:45 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 543 MB



