WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500273 heartbeat IPC: 3.99957 cumulative IPC: 3.99957 (Simulation time: 0 hr 2 min 11 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500274 cumulative IPC: 3.99957 (Simulation time: 0 hr 2 min 11 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500274 (Simulation time: 0 hr 2 min 11 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 5878170 heartbeat IPC: 2.96043 cumulative IPC: 2.96043 (Simulation time: 0 hr 4 min 57 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 9691094 heartbeat IPC: 2.62266 cumulative IPC: 2.78133 (Simulation time: 0 hr 7 min 48 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 13334220 heartbeat IPC: 2.7449 cumulative IPC: 2.76908 (Simulation time: 0 hr 10 min 22 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 17065464 heartbeat IPC: 2.68008 cumulative IPC: 2.74628 (Simulation time: 0 hr 13 min 1 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 20931841 heartbeat IPC: 2.5864 cumulative IPC: 2.71274 (Simulation time: 0 hr 15 min 32 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 18431568 cumulative IPC: 2.71274 (Simulation time: 0 hr 15 min 32 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 18431568 (Simulation time: 0 hr 15 min 32 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/600.perlbench_s-1273B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.71274 instructions: 50000000 cycles: 18431568
CPU 0 Branch Prediction Accuracy: 96.5986% MPKI: 4.60349 Average ROB Occupancy at Mispredict: 63.2473
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0121201
BRANCH_INDIRECT: 0.378961
BRANCH_CONDITIONAL: 4.20995
BRANCH_DIRECT_CALL: 0.00112001
BRANCH_INDIRECT_CALL: 0.000220001
BRANCH_RETURN: 0.00112001

LLC TOTAL       ACCESS:       2654  HIT:          1  MISS:       2653
LLC LOAD         ACCESS:       2422  HIT:          0  MISS:       2422
LLC RFO          ACCESS:         70  HIT:          0  MISS:         70
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:          1  HIT:          1  MISS:          0
LLC TRANSLATION  ACCESS:        161  HIT:          0  MISS:        161
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 155.281 cycles
cpu0_DTLB TOTAL       ACCESS:   13270110  HIT:   13251686  MISS:      18424
cpu0_DTLB LOAD         ACCESS:   13270110  HIT:   13251686  MISS:      18424
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.1551 cycles
cpu0_ITLB TOTAL       ACCESS:      80578  HIT:      80064  MISS:        514
cpu0_ITLB LOAD         ACCESS:      80578  HIT:      80064  MISS:        514
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.71207 cycles
cpu0_L1D TOTAL       ACCESS:   18242460  HIT:   18236921  MISS:       5539
cpu0_L1D LOAD         ACCESS:    7088713  HIT:    7083754  MISS:       4959
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:   11153426  HIT:   11153117  MISS:        309
cpu0_L1D TRANSLATION  ACCESS:        321  HIT:         50  MISS:        271
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 84.4005 cycles
cpu0_L1I TOTAL       ACCESS:      87611  HIT:      85973  MISS:       1638
cpu0_L1I LOAD         ACCESS:      87611  HIT:      85973  MISS:       1638
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 26.193 cycles
cpu0_L2C TOTAL       ACCESS:       4167  HIT:       1514  MISS:       2653
cpu0_L2C LOAD         ACCESS:       3622  HIT:       1200  MISS:       2422
cpu0_L2C RFO          ACCESS:         91  HIT:         21  MISS:         70
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:        184  HIT:        184  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        270  HIT:        109  MISS:        161
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 176.281 cycles
cpu0_STLB TOTAL       ACCESS:      12659  HIT:      12363  MISS:        296
cpu0_STLB LOAD         ACCESS:      12659  HIT:      12363  MISS:        296
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 360.642 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:        994
  ROW_BUFFER_MISS:       1659
 AVG DBUS CONGESTED CYCLE:    3.66588
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

