==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.FFmpeglibavfilteraf_anequalizer.c_chebyshev2_fo_section_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21985 ; free virtual = 44683
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21985 ; free virtual = 44683
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 896.453 ; gain = 196.133 ; free physical = 21942 ; free virtual = 44645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 902.500 ; gain = 202.180 ; free physical = 21908 ; free virtual = 44615
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chebyshev2_fo_section' (extr_.FFmpeglibavfilteraf_anequalizer.c_chebyshev2_fo_section_with_main.c:25) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 902.500 ; gain = 202.180 ; free physical = 21841 ; free virtual = 44554
WARNING: [XFORM 203-631] Renaming function 'chebyshev2_fo_section' to 'chebyshev2_fo_sectio' (extr_.FFmpeglibavfilteraf_anequalizer.c_chebyshev2_fo_section_with_main.c:15:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 902.500 ; gain = 202.180 ; free physical = 21821 ; free virtual = 44534
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.54 seconds; current allocated memory: 225.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 225.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 225.890 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 902.500 ; gain = 202.180 ; free physical = 21820 ; free virtual = 44534
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.linuxdriversnetwirelessathath9kantenna.c_ath_ant_div_conf_fast_divbias_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.linuxdriversnetwirelessathath9kantenna.c_ath_ant_div_conf_fast_divbias_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.linuxdriversnetwirelessathath9kantenna.c_ath_ant_div_conf_fast_divbias_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.FFmpeglibavfilteraf_anequalizer.c_chebyshev2_fo_section_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:52 ; elapsed = 00:03:37 . Memory (MB): peak = 1027.422 ; gain = 327.102 ; free physical = 27010 ; free virtual = 37318
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:52 ; elapsed = 00:03:37 . Memory (MB): peak = 1027.422 ; gain = 327.102 ; free physical = 27010 ; free virtual = 37318
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function 'chebyshev2_fo_section' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.FFmpeglibavfilteraf_anequalizer.c_chebyshev2_fo_section_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:08 ; elapsed = 00:04:25 . Memory (MB): peak = 1027.422 ; gain = 327.102 ; free physical = 26995 ; free virtual = 37307
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:08 ; elapsed = 00:04:25 . Memory (MB): peak = 1027.422 ; gain = 327.102 ; free physical = 26995 ; free virtual = 37307
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:12 ; elapsed = 00:04:28 . Memory (MB): peak = 1027.422 ; gain = 327.102 ; free physical = 26967 ; free virtual = 37280
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:13 ; elapsed = 00:04:29 . Memory (MB): peak = 1045.391 ; gain = 345.070 ; free physical = 26927 ; free virtual = 37244
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chebyshev2_fo_section' (extr_.FFmpeglibavfilteraf_anequalizer.c_chebyshev2_fo_section_with_main.c:25) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:13 ; elapsed = 00:04:30 . Memory (MB): peak = 1045.410 ; gain = 345.090 ; free physical = 26867 ; free virtual = 37189
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:14 ; elapsed = 00:04:31 . Memory (MB): peak = 1173.410 ; gain = 473.090 ; free physical = 26851 ; free virtual = 37176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chebyshev2_fo_section' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chebyshev2_fo_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 164.49 seconds; current allocated memory: 378.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 380.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chebyshev2_fo_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev2_fo_section/S_b0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev2_fo_section/S_b1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev2_fo_section/S_b2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev2_fo_section/S_b3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev2_fo_section/S_b4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev2_fo_section/S_a0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev2_fo_section/S_a1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev2_fo_section/S_a2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev2_fo_section/S_a3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev2_fo_section/S_a4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev2_fo_section/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev2_fo_section/c' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev2_fo_section/tetta_b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev2_fo_section/g' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev2_fo_section/si' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev2_fo_section/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev2_fo_section/D' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev2_fo_section/c0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chebyshev2_fo_section' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'chebyshev2_fo_section_dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chebyshev2_fo_section_dadddsub_64ns_64ns_64_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chebyshev2_fo_section_dcmp_64ns_64ns_1_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chebyshev2_fo_section_ddiv_64ns_64ns_64_22_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chebyshev2_fo_section_dmul_64ns_64ns_64_5_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chebyshev2_fo_section_dsub_64ns_64ns_64_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chebyshev2_fo_section'.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 383.020 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:20 ; elapsed = 00:04:37 . Memory (MB): peak = 1173.410 ; gain = 473.090 ; free physical = 26837 ; free virtual = 37169
INFO: [VHDL 208-304] Generating VHDL RTL for chebyshev2_fo_section.
INFO: [VLOG 209-307] Generating Verilog RTL for chebyshev2_fo_section.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.FFmpeglibavfiltersignature_lookup.c_iterate_frame_with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.FFmpeglibavfiltersignature_lookup.c_iterate_frame_with_main.c/solution1'.
