Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 14:40:42 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     74.128        0.000                      0                 1543        0.034        0.000                      0                 1543       48.750        0.000                       0                   577  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              74.128        0.000                      0                 1539        0.034        0.000                      0                 1539       48.750        0.000                       0                   577  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   95.246        0.000                      0                    4        0.660        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       74.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.128ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.490ns  (logic 6.311ns (24.759%)  route 19.179ns (75.241%))
  Logic Levels:           24  (LUT2=2 LUT5=11 LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 104.844 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X60Y60         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDSE (Prop_fdse_C_Q)         0.518     5.725 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=128, routed)         3.457     9.182    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.148     9.330 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           1.023    10.353    sm/ram_reg_i_120_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I0_O)        0.328    10.681 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.696    11.377    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X60Y71         MUXF7 (Prop_muxf7_S_O)       0.292    11.669 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.512    13.180    sm/M_sm_bsel[0]
    SLICE_X40Y70         LUT5 (Prop_lut5_I2_O)        0.297    13.477 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           1.185    14.662    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.148    14.810 r  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.856    15.667    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y69         LUT5 (Prop_lut5_I2_O)        0.356    16.023 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.378    16.400    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.326    16.726 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.320    17.046    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    17.170 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.437    17.607    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I4_O)        0.116    17.723 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.326    18.049    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.328    18.377 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.407    18.783    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    18.907 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.432    19.339    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.463 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.815    20.278    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I4_O)        0.146    20.424 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.486    20.911    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X44Y75         LUT5 (Prop_lut5_I4_O)        0.322    21.233 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.734    21.967    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X45Y75         LUT5 (Prop_lut5_I4_O)        0.354    22.321 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.565    22.885    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y75         LUT5 (Prop_lut5_I4_O)        0.326    23.211 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.872    24.084    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.352    24.436 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.613    25.049    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I4_O)        0.320    25.369 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.449    25.818    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I2_O)        0.326    26.144 r  sm/D_states_q[7]_i_76/O
                         net (fo=3, routed)           0.855    26.999    sm/D_states_q[7]_i_76_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I0_O)        0.150    27.149 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.301    27.450    sm/D_states_q[7]_i_58_n_0
    SLICE_X51Y72         LUT6 (Prop_lut6_I1_O)        0.326    27.776 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.010    28.786    sm/D_states_q[7]_i_39_n_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.910 f  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.722    29.632    sm/D_states_q[1]_i_4_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.124    29.756 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    29.756    sm/D_states_q[1]_i_2_n_0
    SLICE_X53Y60         MUXF7 (Prop_muxf7_I0_O)      0.212    29.968 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.729    30.697    sm/D_states_d__0[1]
    SLICE_X55Y59         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.440   104.844    sm/clk_IBUF_BUFG
    SLICE_X55Y59         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.258   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X55Y59         FDSE (Setup_fdse_C_D)       -0.242   104.825    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.825    
                         arrival time                         -30.697    
  -------------------------------------------------------------------
                         slack                                 74.128    

Slack (MET) :             74.138ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.754ns  (logic 6.099ns (23.682%)  route 19.655ns (76.318%))
  Logic Levels:           23  (LUT2=2 LUT4=1 LUT5=10 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X60Y60         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDSE (Prop_fdse_C_Q)         0.518     5.725 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=128, routed)         3.457     9.182    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.148     9.330 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           1.023    10.353    sm/ram_reg_i_120_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I0_O)        0.328    10.681 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.696    11.377    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X60Y71         MUXF7 (Prop_muxf7_S_O)       0.292    11.669 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.512    13.180    sm/M_sm_bsel[0]
    SLICE_X40Y70         LUT5 (Prop_lut5_I2_O)        0.297    13.477 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           1.185    14.662    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.148    14.810 f  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.856    15.667    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y69         LUT5 (Prop_lut5_I2_O)        0.356    16.023 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.378    16.400    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.326    16.726 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.320    17.046    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    17.170 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.437    17.607    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I4_O)        0.116    17.723 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.326    18.049    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.328    18.377 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.407    18.783    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    18.907 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.432    19.339    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.463 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.815    20.278    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I4_O)        0.146    20.424 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.486    20.911    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X44Y75         LUT5 (Prop_lut5_I4_O)        0.322    21.233 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.734    21.967    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X45Y75         LUT5 (Prop_lut5_I4_O)        0.354    22.321 f  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.565    22.885    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y75         LUT5 (Prop_lut5_I4_O)        0.326    23.211 f  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.872    24.084    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.352    24.436 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.613    25.049    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I4_O)        0.320    25.369 f  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.328    25.697    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I2_O)        0.326    26.023 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.464    26.487    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I3_O)        0.124    26.611 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          2.052    28.664    sm/M_alum_out[0]
    SLICE_X59Y62         LUT4 (Prop_lut4_I3_O)        0.150    28.814 r  sm/D_states_q[2]_i_14/O
                         net (fo=1, routed)           0.433    29.247    sm/D_states_q[2]_i_14_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I2_O)        0.326    29.573 f  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           0.743    30.316    sm/D_states_q[2]_i_5_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I5_O)        0.124    30.440 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.521    30.961    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X59Y59         FDSE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.506   104.910    sm/clk_IBUF_BUFG
    SLICE_X59Y59         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.272   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X59Y59         FDSE (Setup_fdse_C_D)       -0.047   105.100    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        105.100    
                         arrival time                         -30.961    
  -------------------------------------------------------------------
                         slack                                 74.138    

Slack (MET) :             74.194ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.541ns  (logic 5.871ns (22.987%)  route 19.670ns (77.013%))
  Logic Levels:           23  (LUT2=3 LUT5=10 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X60Y60         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDSE (Prop_fdse_C_Q)         0.518     5.725 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=128, routed)         3.457     9.182    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.148     9.330 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           1.023    10.353    sm/ram_reg_i_120_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I0_O)        0.328    10.681 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.696    11.377    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X60Y71         MUXF7 (Prop_muxf7_S_O)       0.292    11.669 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.512    13.180    sm/M_sm_bsel[0]
    SLICE_X40Y70         LUT5 (Prop_lut5_I2_O)        0.297    13.477 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           1.185    14.662    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.148    14.810 r  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.856    15.667    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y69         LUT5 (Prop_lut5_I2_O)        0.356    16.023 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.378    16.400    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.326    16.726 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.320    17.046    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    17.170 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.437    17.607    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I4_O)        0.116    17.723 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.326    18.049    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.328    18.377 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.407    18.783    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    18.907 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.432    19.339    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.463 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.815    20.278    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I4_O)        0.146    20.424 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.486    20.911    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X44Y75         LUT5 (Prop_lut5_I4_O)        0.322    21.233 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.734    21.967    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X45Y75         LUT5 (Prop_lut5_I4_O)        0.354    22.321 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.565    22.885    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y75         LUT5 (Prop_lut5_I4_O)        0.326    23.211 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.872    24.084    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.352    24.436 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.613    25.049    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I4_O)        0.320    25.369 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.339    25.708    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I3_O)        0.326    26.034 r  sm/D_registers_q[7][31]_i_35/O
                         net (fo=1, routed)           0.649    26.682    sm/D_registers_q[7][31]_i_35_n_0
    SLICE_X46Y71         LUT2 (Prop_lut2_I1_O)        0.124    26.806 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.664    27.470    sm/M_alum_out[31]
    SLICE_X48Y72         LUT6 (Prop_lut6_I4_O)        0.124    27.594 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           1.015    28.609    sm/D_states_q[7]_i_25_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I1_O)        0.124    28.733 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.795    29.527    sm/accel_edge/D_states_q_reg[4]_rep__1_1
    SLICE_X56Y65         LUT6 (Prop_lut6_I3_O)        0.124    29.651 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=26, routed)          1.097    30.748    sm/accel_edge_n_0
    SLICE_X59Y60         FDRE                                         r  sm/D_states_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.506   104.910    sm/clk_IBUF_BUFG
    SLICE_X59Y60         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.272   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X59Y60         FDRE (Setup_fdre_C_CE)      -0.205   104.942    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        104.942    
                         arrival time                         -30.748    
  -------------------------------------------------------------------
                         slack                                 74.194    

Slack (MET) :             74.194ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.541ns  (logic 5.871ns (22.987%)  route 19.670ns (77.013%))
  Logic Levels:           23  (LUT2=3 LUT5=10 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X60Y60         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDSE (Prop_fdse_C_Q)         0.518     5.725 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=128, routed)         3.457     9.182    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.148     9.330 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           1.023    10.353    sm/ram_reg_i_120_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I0_O)        0.328    10.681 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.696    11.377    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X60Y71         MUXF7 (Prop_muxf7_S_O)       0.292    11.669 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.512    13.180    sm/M_sm_bsel[0]
    SLICE_X40Y70         LUT5 (Prop_lut5_I2_O)        0.297    13.477 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           1.185    14.662    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.148    14.810 r  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.856    15.667    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y69         LUT5 (Prop_lut5_I2_O)        0.356    16.023 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.378    16.400    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.326    16.726 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.320    17.046    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    17.170 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.437    17.607    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I4_O)        0.116    17.723 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.326    18.049    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.328    18.377 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.407    18.783    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    18.907 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.432    19.339    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.463 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.815    20.278    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I4_O)        0.146    20.424 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.486    20.911    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X44Y75         LUT5 (Prop_lut5_I4_O)        0.322    21.233 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.734    21.967    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X45Y75         LUT5 (Prop_lut5_I4_O)        0.354    22.321 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.565    22.885    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y75         LUT5 (Prop_lut5_I4_O)        0.326    23.211 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.872    24.084    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.352    24.436 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.613    25.049    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I4_O)        0.320    25.369 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.339    25.708    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I3_O)        0.326    26.034 r  sm/D_registers_q[7][31]_i_35/O
                         net (fo=1, routed)           0.649    26.682    sm/D_registers_q[7][31]_i_35_n_0
    SLICE_X46Y71         LUT2 (Prop_lut2_I1_O)        0.124    26.806 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.664    27.470    sm/M_alum_out[31]
    SLICE_X48Y72         LUT6 (Prop_lut6_I4_O)        0.124    27.594 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           1.015    28.609    sm/D_states_q[7]_i_25_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I1_O)        0.124    28.733 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.795    29.527    sm/accel_edge/D_states_q_reg[4]_rep__1_1
    SLICE_X56Y65         LUT6 (Prop_lut6_I3_O)        0.124    29.651 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=26, routed)          1.097    30.748    sm/accel_edge_n_0
    SLICE_X59Y60         FDRE                                         r  sm/D_states_q_reg[6]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.506   104.910    sm/clk_IBUF_BUFG
    SLICE_X59Y60         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.272   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X59Y60         FDRE (Setup_fdre_C_CE)      -0.205   104.942    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                        104.942    
                         arrival time                         -30.748    
  -------------------------------------------------------------------
                         slack                                 74.194    

Slack (MET) :             74.194ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.541ns  (logic 5.871ns (22.987%)  route 19.670ns (77.013%))
  Logic Levels:           23  (LUT2=3 LUT5=10 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X60Y60         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDSE (Prop_fdse_C_Q)         0.518     5.725 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=128, routed)         3.457     9.182    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.148     9.330 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           1.023    10.353    sm/ram_reg_i_120_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I0_O)        0.328    10.681 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.696    11.377    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X60Y71         MUXF7 (Prop_muxf7_S_O)       0.292    11.669 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.512    13.180    sm/M_sm_bsel[0]
    SLICE_X40Y70         LUT5 (Prop_lut5_I2_O)        0.297    13.477 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           1.185    14.662    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.148    14.810 r  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.856    15.667    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y69         LUT5 (Prop_lut5_I2_O)        0.356    16.023 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.378    16.400    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.326    16.726 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.320    17.046    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    17.170 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.437    17.607    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I4_O)        0.116    17.723 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.326    18.049    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.328    18.377 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.407    18.783    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    18.907 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.432    19.339    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.463 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.815    20.278    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I4_O)        0.146    20.424 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.486    20.911    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X44Y75         LUT5 (Prop_lut5_I4_O)        0.322    21.233 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.734    21.967    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X45Y75         LUT5 (Prop_lut5_I4_O)        0.354    22.321 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.565    22.885    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y75         LUT5 (Prop_lut5_I4_O)        0.326    23.211 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.872    24.084    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.352    24.436 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.613    25.049    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I4_O)        0.320    25.369 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.339    25.708    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I3_O)        0.326    26.034 r  sm/D_registers_q[7][31]_i_35/O
                         net (fo=1, routed)           0.649    26.682    sm/D_registers_q[7][31]_i_35_n_0
    SLICE_X46Y71         LUT2 (Prop_lut2_I1_O)        0.124    26.806 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.664    27.470    sm/M_alum_out[31]
    SLICE_X48Y72         LUT6 (Prop_lut6_I4_O)        0.124    27.594 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           1.015    28.609    sm/D_states_q[7]_i_25_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I1_O)        0.124    28.733 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.795    29.527    sm/accel_edge/D_states_q_reg[4]_rep__1_1
    SLICE_X56Y65         LUT6 (Prop_lut6_I3_O)        0.124    29.651 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=26, routed)          1.097    30.748    sm/accel_edge_n_0
    SLICE_X59Y60         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.506   104.910    sm/clk_IBUF_BUFG
    SLICE_X59Y60         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
                         clock pessimism              0.272   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X59Y60         FDRE (Setup_fdre_C_CE)      -0.205   104.942    sm/D_states_q_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                        104.942    
                         arrival time                         -30.748    
  -------------------------------------------------------------------
                         slack                                 74.194    

Slack (MET) :             74.194ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.541ns  (logic 5.871ns (22.987%)  route 19.670ns (77.013%))
  Logic Levels:           23  (LUT2=3 LUT5=10 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X60Y60         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDSE (Prop_fdse_C_Q)         0.518     5.725 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=128, routed)         3.457     9.182    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.148     9.330 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           1.023    10.353    sm/ram_reg_i_120_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I0_O)        0.328    10.681 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.696    11.377    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X60Y71         MUXF7 (Prop_muxf7_S_O)       0.292    11.669 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.512    13.180    sm/M_sm_bsel[0]
    SLICE_X40Y70         LUT5 (Prop_lut5_I2_O)        0.297    13.477 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           1.185    14.662    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.148    14.810 r  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.856    15.667    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y69         LUT5 (Prop_lut5_I2_O)        0.356    16.023 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.378    16.400    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.326    16.726 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.320    17.046    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    17.170 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.437    17.607    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I4_O)        0.116    17.723 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.326    18.049    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.328    18.377 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.407    18.783    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    18.907 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.432    19.339    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.463 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.815    20.278    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I4_O)        0.146    20.424 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.486    20.911    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X44Y75         LUT5 (Prop_lut5_I4_O)        0.322    21.233 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.734    21.967    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X45Y75         LUT5 (Prop_lut5_I4_O)        0.354    22.321 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.565    22.885    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y75         LUT5 (Prop_lut5_I4_O)        0.326    23.211 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.872    24.084    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.352    24.436 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.613    25.049    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I4_O)        0.320    25.369 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.339    25.708    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I3_O)        0.326    26.034 r  sm/D_registers_q[7][31]_i_35/O
                         net (fo=1, routed)           0.649    26.682    sm/D_registers_q[7][31]_i_35_n_0
    SLICE_X46Y71         LUT2 (Prop_lut2_I1_O)        0.124    26.806 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.664    27.470    sm/M_alum_out[31]
    SLICE_X48Y72         LUT6 (Prop_lut6_I4_O)        0.124    27.594 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           1.015    28.609    sm/D_states_q[7]_i_25_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I1_O)        0.124    28.733 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.795    29.527    sm/accel_edge/D_states_q_reg[4]_rep__1_1
    SLICE_X56Y65         LUT6 (Prop_lut6_I3_O)        0.124    29.651 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=26, routed)          1.097    30.748    sm/accel_edge_n_0
    SLICE_X59Y60         FDSE                                         r  sm/D_states_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.506   104.910    sm/clk_IBUF_BUFG
    SLICE_X59Y60         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.272   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X59Y60         FDSE (Setup_fdse_C_CE)      -0.205   104.942    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        104.942    
                         arrival time                         -30.748    
  -------------------------------------------------------------------
                         slack                                 74.194    

Slack (MET) :             74.303ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.301ns  (logic 6.311ns (24.944%)  route 18.990ns (75.056%))
  Logic Levels:           24  (LUT2=2 LUT5=11 LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 104.844 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X60Y60         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDSE (Prop_fdse_C_Q)         0.518     5.725 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=128, routed)         3.457     9.182    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.148     9.330 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           1.023    10.353    sm/ram_reg_i_120_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I0_O)        0.328    10.681 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.696    11.377    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X60Y71         MUXF7 (Prop_muxf7_S_O)       0.292    11.669 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.512    13.180    sm/M_sm_bsel[0]
    SLICE_X40Y70         LUT5 (Prop_lut5_I2_O)        0.297    13.477 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           1.185    14.662    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.148    14.810 r  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.856    15.667    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y69         LUT5 (Prop_lut5_I2_O)        0.356    16.023 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.378    16.400    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.326    16.726 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.320    17.046    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    17.170 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.437    17.607    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I4_O)        0.116    17.723 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.326    18.049    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.328    18.377 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.407    18.783    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    18.907 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.432    19.339    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.463 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.815    20.278    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I4_O)        0.146    20.424 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.486    20.911    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X44Y75         LUT5 (Prop_lut5_I4_O)        0.322    21.233 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.734    21.967    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X45Y75         LUT5 (Prop_lut5_I4_O)        0.354    22.321 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.565    22.885    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y75         LUT5 (Prop_lut5_I4_O)        0.326    23.211 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.872    24.084    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.352    24.436 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.613    25.049    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I4_O)        0.320    25.369 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.449    25.818    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I2_O)        0.326    26.144 r  sm/D_states_q[7]_i_76/O
                         net (fo=3, routed)           0.855    26.999    sm/D_states_q[7]_i_76_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I0_O)        0.150    27.149 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.301    27.450    sm/D_states_q[7]_i_58_n_0
    SLICE_X51Y72         LUT6 (Prop_lut6_I1_O)        0.326    27.776 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.010    28.786    sm/D_states_q[7]_i_39_n_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.910 f  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.722    29.632    sm/D_states_q[1]_i_4_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.124    29.756 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    29.756    sm/D_states_q[1]_i_2_n_0
    SLICE_X53Y60         MUXF7 (Prop_muxf7_I0_O)      0.212    29.968 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.539    30.508    sm/D_states_d__0[1]
    SLICE_X55Y59         FDSE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.440   104.844    sm/clk_IBUF_BUFG
    SLICE_X55Y59         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.258   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X55Y59         FDSE (Setup_fdse_C_D)       -0.256   104.811    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        104.811    
                         arrival time                         -30.508    
  -------------------------------------------------------------------
                         slack                                 74.303    

Slack (MET) :             74.336ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.287ns  (logic 6.311ns (24.957%)  route 18.976ns (75.043%))
  Logic Levels:           24  (LUT2=2 LUT5=11 LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 104.844 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X60Y60         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDSE (Prop_fdse_C_Q)         0.518     5.725 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=128, routed)         3.457     9.182    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.148     9.330 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           1.023    10.353    sm/ram_reg_i_120_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I0_O)        0.328    10.681 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.696    11.377    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X60Y71         MUXF7 (Prop_muxf7_S_O)       0.292    11.669 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.512    13.180    sm/M_sm_bsel[0]
    SLICE_X40Y70         LUT5 (Prop_lut5_I2_O)        0.297    13.477 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           1.185    14.662    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.148    14.810 r  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.856    15.667    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y69         LUT5 (Prop_lut5_I2_O)        0.356    16.023 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.378    16.400    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.326    16.726 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.320    17.046    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    17.170 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.437    17.607    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I4_O)        0.116    17.723 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.326    18.049    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.328    18.377 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.407    18.783    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    18.907 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.432    19.339    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.463 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.815    20.278    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I4_O)        0.146    20.424 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.486    20.911    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X44Y75         LUT5 (Prop_lut5_I4_O)        0.322    21.233 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.734    21.967    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X45Y75         LUT5 (Prop_lut5_I4_O)        0.354    22.321 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.565    22.885    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y75         LUT5 (Prop_lut5_I4_O)        0.326    23.211 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.872    24.084    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.352    24.436 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.613    25.049    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I4_O)        0.320    25.369 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.449    25.818    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I2_O)        0.326    26.144 r  sm/D_states_q[7]_i_76/O
                         net (fo=3, routed)           0.855    26.999    sm/D_states_q[7]_i_76_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I0_O)        0.150    27.149 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.301    27.450    sm/D_states_q[7]_i_58_n_0
    SLICE_X51Y72         LUT6 (Prop_lut6_I1_O)        0.326    27.776 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.010    28.786    sm/D_states_q[7]_i_39_n_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.910 f  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.722    29.632    sm/D_states_q[1]_i_4_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.124    29.756 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    29.756    sm/D_states_q[1]_i_2_n_0
    SLICE_X53Y60         MUXF7 (Prop_muxf7_I0_O)      0.212    29.968 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.526    30.494    sm/D_states_d__0[1]
    SLICE_X55Y59         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.440   104.844    sm/clk_IBUF_BUFG
    SLICE_X55Y59         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.258   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X55Y59         FDSE (Setup_fdse_C_D)       -0.236   104.831    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        104.831    
                         arrival time                         -30.494    
  -------------------------------------------------------------------
                         slack                                 74.336    

Slack (MET) :             74.337ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.290ns  (logic 6.311ns (24.954%)  route 18.979ns (75.046%))
  Logic Levels:           24  (LUT2=2 LUT5=11 LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 104.844 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X60Y60         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDSE (Prop_fdse_C_Q)         0.518     5.725 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=128, routed)         3.457     9.182    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.148     9.330 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           1.023    10.353    sm/ram_reg_i_120_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I0_O)        0.328    10.681 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.696    11.377    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X60Y71         MUXF7 (Prop_muxf7_S_O)       0.292    11.669 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.512    13.180    sm/M_sm_bsel[0]
    SLICE_X40Y70         LUT5 (Prop_lut5_I2_O)        0.297    13.477 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           1.185    14.662    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.148    14.810 r  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.856    15.667    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y69         LUT5 (Prop_lut5_I2_O)        0.356    16.023 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.378    16.400    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.326    16.726 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.320    17.046    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    17.170 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.437    17.607    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I4_O)        0.116    17.723 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.326    18.049    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.328    18.377 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.407    18.783    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    18.907 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.432    19.339    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.463 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.815    20.278    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I4_O)        0.146    20.424 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.486    20.911    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X44Y75         LUT5 (Prop_lut5_I4_O)        0.322    21.233 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.734    21.967    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X45Y75         LUT5 (Prop_lut5_I4_O)        0.354    22.321 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.565    22.885    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y75         LUT5 (Prop_lut5_I4_O)        0.326    23.211 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.872    24.084    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.352    24.436 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.613    25.049    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I4_O)        0.320    25.369 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.449    25.818    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I2_O)        0.326    26.144 r  sm/D_states_q[7]_i_76/O
                         net (fo=3, routed)           0.855    26.999    sm/D_states_q[7]_i_76_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I0_O)        0.150    27.149 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.301    27.450    sm/D_states_q[7]_i_58_n_0
    SLICE_X51Y72         LUT6 (Prop_lut6_I1_O)        0.326    27.776 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.010    28.786    sm/D_states_q[7]_i_39_n_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.910 f  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.722    29.632    sm/D_states_q[1]_i_4_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.124    29.756 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    29.756    sm/D_states_q[1]_i_2_n_0
    SLICE_X53Y60         MUXF7 (Prop_muxf7_I0_O)      0.212    29.968 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.529    30.497    sm/D_states_d__0[1]
    SLICE_X55Y59         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.440   104.844    sm/clk_IBUF_BUFG
    SLICE_X55Y59         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.258   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X55Y59         FDSE (Setup_fdse_C_D)       -0.233   104.834    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        104.834    
                         arrival time                         -30.497    
  -------------------------------------------------------------------
                         slack                                 74.337    

Slack (MET) :             74.358ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.535ns  (logic 6.099ns (23.885%)  route 19.436ns (76.115%))
  Logic Levels:           23  (LUT2=2 LUT5=11 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X60Y60         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDSE (Prop_fdse_C_Q)         0.518     5.725 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=128, routed)         3.457     9.182    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.148     9.330 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           1.023    10.353    sm/ram_reg_i_120_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I0_O)        0.328    10.681 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.696    11.377    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X60Y71         MUXF7 (Prop_muxf7_S_O)       0.292    11.669 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.512    13.180    sm/M_sm_bsel[0]
    SLICE_X40Y70         LUT5 (Prop_lut5_I2_O)        0.297    13.477 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           1.185    14.662    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.148    14.810 r  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.856    15.667    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y69         LUT5 (Prop_lut5_I2_O)        0.356    16.023 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.378    16.400    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.326    16.726 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.320    17.046    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.124    17.170 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.437    17.607    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I4_O)        0.116    17.723 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.326    18.049    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.328    18.377 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.407    18.783    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    18.907 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.432    19.339    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.463 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.815    20.278    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I4_O)        0.146    20.424 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.486    20.911    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X44Y75         LUT5 (Prop_lut5_I4_O)        0.322    21.233 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.734    21.967    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X45Y75         LUT5 (Prop_lut5_I4_O)        0.354    22.321 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.565    22.885    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y75         LUT5 (Prop_lut5_I4_O)        0.326    23.211 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.872    24.084    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.352    24.436 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.613    25.049    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I4_O)        0.320    25.369 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.449    25.818    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I2_O)        0.326    26.144 r  sm/D_states_q[7]_i_76/O
                         net (fo=3, routed)           0.855    26.999    sm/D_states_q[7]_i_76_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I0_O)        0.150    27.149 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.301    27.450    sm/D_states_q[7]_i_58_n_0
    SLICE_X51Y72         LUT6 (Prop_lut6_I1_O)        0.326    27.776 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.986    28.762    sm/D_states_q[7]_i_39_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I5_O)        0.124    28.886 f  sm/D_states_q[7]_i_10/O
                         net (fo=6, routed)           1.071    29.957    sm/D_states_q[7]_i_10_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I0_O)        0.124    30.081 r  sm/D_states_q[6]_rep_i_1/O
                         net (fo=1, routed)           0.661    30.742    sm/D_states_q[6]_rep_i_1_n_0
    SLICE_X59Y60         FDRE                                         r  sm/D_states_q_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.506   104.910    sm/clk_IBUF_BUFG
    SLICE_X59Y60         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.272   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X59Y60         FDRE (Setup_fdre_C_D)       -0.047   105.100    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                        105.100    
                         arrival time                         -30.742    
  -------------------------------------------------------------------
                         slack                                 74.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.566     1.510    sr2/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.867    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.566     1.510    sr2/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.867    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.566     1.510    sr2/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.867    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.566     1.510    sr2/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.867    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.833    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y57         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y57         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y57         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y57         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y57         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y57         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y57         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y57         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y57         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y57         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y57         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y57         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.566     1.510    sr2/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.128     1.638 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.861    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.778    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.566     1.510    sr2/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.128     1.638 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.861    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.778    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y26   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y27   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y70   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y70   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y73   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y57   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y57   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y57   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y57   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y57   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y57   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y57   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y57   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y56   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y56   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y57   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y57   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y57   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y57   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y57   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y57   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y57   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y57   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y56   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y56   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       95.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.660ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.246ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.704ns (16.237%)  route 3.632ns (83.763%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 104.909 - 100.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.622     5.206    sm/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=98, routed)          1.791     7.453    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.577 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           1.274     8.852    sm/D_stage_q[3]_i_2_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.976 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.566     9.542    fifo_reset_cond/AS[0]
    SLICE_X60Y61         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.505   104.909    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y61         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.275   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X60Y61         FDPE (Recov_fdpe_C_PRE)     -0.361   104.788    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.788    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                 95.246    

Slack (MET) :             95.246ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.704ns (16.237%)  route 3.632ns (83.763%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 104.909 - 100.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.622     5.206    sm/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=98, routed)          1.791     7.453    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.577 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           1.274     8.852    sm/D_stage_q[3]_i_2_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.976 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.566     9.542    fifo_reset_cond/AS[0]
    SLICE_X60Y61         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.505   104.909    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y61         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.275   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X60Y61         FDPE (Recov_fdpe_C_PRE)     -0.361   104.788    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.788    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                 95.246    

Slack (MET) :             95.246ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.704ns (16.237%)  route 3.632ns (83.763%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 104.909 - 100.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.622     5.206    sm/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=98, routed)          1.791     7.453    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.577 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           1.274     8.852    sm/D_stage_q[3]_i_2_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.976 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.566     9.542    fifo_reset_cond/AS[0]
    SLICE_X60Y61         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.505   104.909    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y61         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.275   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X60Y61         FDPE (Recov_fdpe_C_PRE)     -0.361   104.788    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.788    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                 95.246    

Slack (MET) :             95.246ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.704ns (16.237%)  route 3.632ns (83.763%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 104.909 - 100.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.622     5.206    sm/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=98, routed)          1.791     7.453    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.577 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           1.274     8.852    sm/D_stage_q[3]_i_2_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.976 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.566     9.542    fifo_reset_cond/AS[0]
    SLICE_X60Y61         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.505   104.909    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y61         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.275   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X60Y61         FDPE (Recov_fdpe_C_PRE)     -0.361   104.788    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.788    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                 95.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.758%)  route 0.419ns (69.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.590     1.534    sm/clk_IBUF_BUFG
    SLICE_X59Y61         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDSE (Prop_fdse_C_Q)         0.141     1.675 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=96, routed)          0.222     1.896    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I3_O)        0.045     1.941 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.197     2.139    fifo_reset_cond/AS[0]
    SLICE_X60Y61         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.860     2.049    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y61         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.500     1.550    
    SLICE_X60Y61         FDPE (Remov_fdpe_C_PRE)     -0.071     1.479    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.758%)  route 0.419ns (69.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.590     1.534    sm/clk_IBUF_BUFG
    SLICE_X59Y61         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDSE (Prop_fdse_C_Q)         0.141     1.675 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=96, routed)          0.222     1.896    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I3_O)        0.045     1.941 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.197     2.139    fifo_reset_cond/AS[0]
    SLICE_X60Y61         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.860     2.049    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y61         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.500     1.550    
    SLICE_X60Y61         FDPE (Remov_fdpe_C_PRE)     -0.071     1.479    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.758%)  route 0.419ns (69.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.590     1.534    sm/clk_IBUF_BUFG
    SLICE_X59Y61         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDSE (Prop_fdse_C_Q)         0.141     1.675 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=96, routed)          0.222     1.896    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I3_O)        0.045     1.941 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.197     2.139    fifo_reset_cond/AS[0]
    SLICE_X60Y61         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.860     2.049    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y61         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.500     1.550    
    SLICE_X60Y61         FDPE (Remov_fdpe_C_PRE)     -0.071     1.479    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.758%)  route 0.419ns (69.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.590     1.534    sm/clk_IBUF_BUFG
    SLICE_X59Y61         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDSE (Prop_fdse_C_Q)         0.141     1.675 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=96, routed)          0.222     1.896    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I3_O)        0.045     1.941 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.197     2.139    fifo_reset_cond/AS[0]
    SLICE_X60Y61         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.860     2.049    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y61         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.500     1.550    
    SLICE_X60Y61         FDPE (Remov_fdpe_C_PRE)     -0.071     1.479    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.660    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.910ns  (logic 11.898ns (33.133%)  route 24.012ns (66.867%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=5 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          2.025     7.606    L_reg/M_sm_timer[7]
    SLICE_X49Y77         LUT4 (Prop_lut4_I3_O)        0.118     7.724 r  L_reg/L_2462c3d3_remainder0_carry_i_28__1/O
                         net (fo=2, routed)           0.448     8.172    L_reg/L_2462c3d3_remainder0_carry_i_28__1_n_0
    SLICE_X49Y77         LUT6 (Prop_lut6_I5_O)        0.326     8.498 f  L_reg/L_2462c3d3_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.175     9.673    L_reg/L_2462c3d3_remainder0_carry_i_18__1_n_0
    SLICE_X52Y78         LUT3 (Prop_lut3_I1_O)        0.150     9.823 f  L_reg/L_2462c3d3_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.785    10.607    L_reg/L_2462c3d3_remainder0_carry_i_20__1_n_0
    SLICE_X52Y77         LUT5 (Prop_lut5_I4_O)        0.354    10.961 r  L_reg/L_2462c3d3_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.802    11.763    L_reg/L_2462c3d3_remainder0_carry_i_10__1_n_0
    SLICE_X51Y77         LUT2 (Prop_lut2_I1_O)        0.328    12.091 r  L_reg/L_2462c3d3_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.091    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.623 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.623    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_carry_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.936 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.444    14.380    L_reg/L_2462c3d3_remainder0_3[7]
    SLICE_X52Y82         LUT5 (Prop_lut5_I2_O)        0.306    14.686 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.974    15.660    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X53Y81         LUT4 (Prop_lut4_I0_O)        0.124    15.784 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.691    16.475    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X53Y81         LUT6 (Prop_lut6_I0_O)        0.124    16.599 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.891    17.489    L_reg/i__carry_i_16__4_n_0
    SLICE_X52Y81         LUT3 (Prop_lut3_I0_O)        0.146    17.635 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.163    18.798    L_reg/i__carry_i_20__4_n_0
    SLICE_X53Y80         LUT3 (Prop_lut3_I1_O)        0.356    19.154 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.902    20.056    L_reg/i__carry_i_11__3_n_0
    SLICE_X50Y78         LUT2 (Prop_lut2_I1_O)        0.332    20.388 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.720    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.240 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.240    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.459 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           1.112    22.571    L_reg/L_2462c3d3_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X51Y82         LUT3 (Prop_lut3_I2_O)        0.323    22.894 r  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.130    24.024    timerseg_driver/decimal_renderer/i__carry_i_23__3
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.351    24.375 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.979    25.354    L_reg/i__carry_i_13__3_0
    SLICE_X48Y81         LUT5 (Prop_lut5_I1_O)        0.332    25.686 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.952    26.638    L_reg/i__carry_i_18__3_n_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I5_O)        0.124    26.762 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.667    27.429    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y78         LUT3 (Prop_lut3_I1_O)        0.152    27.581 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    28.283    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y79         LUT5 (Prop_lut5_I0_O)        0.332    28.615 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.615    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.165 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.165    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.279 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.279    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.393 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.393    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.615 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.950    30.565    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y81         LUT6 (Prop_lut6_I5_O)        0.299    30.864 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    31.672    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I1_O)        0.124    31.796 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.929    32.724    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I1_O)        0.124    32.848 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.805    33.653    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.124    33.777 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.035    34.812    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X53Y79         LUT4 (Prop_lut4_I3_O)        0.152    34.964 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.314    37.278    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    41.035 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.035    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.809ns  (logic 11.927ns (33.306%)  route 23.883ns (66.694%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X44Y72         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          2.138     7.716    L_reg/M_sm_pbc[9]
    SLICE_X42Y64         LUT5 (Prop_lut5_I2_O)        0.124     7.840 r  L_reg/L_2462c3d3_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           0.567     8.407    L_reg/L_2462c3d3_remainder0_carry__1_i_8__0_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I5_O)        0.124     8.531 f  L_reg/L_2462c3d3_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.304     9.836    L_reg/L_2462c3d3_remainder0_carry__1_i_7__0_n_0
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.152     9.988 f  L_reg/L_2462c3d3_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.656    L_reg/L_2462c3d3_remainder0_carry_i_20__0_n_0
    SLICE_X45Y63         LUT5 (Prop_lut5_I4_O)        0.360    11.016 r  L_reg/L_2462c3d3_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.844    11.860    L_reg/L_2462c3d3_remainder0_carry_i_10__0_n_0
    SLICE_X43Y62         LUT4 (Prop_lut4_I1_O)        0.326    12.186 r  L_reg/L_2462c3d3_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.186    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.766 r  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_carry/O[2]
                         net (fo=1, routed)           0.800    13.566    L_reg/L_2462c3d3_remainder0_1[2]
    SLICE_X42Y62         LUT4 (Prop_lut4_I1_O)        0.331    13.897 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.148    15.045    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y63         LUT2 (Prop_lut2_I0_O)        0.359    15.404 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.444    15.848    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I1_O)        0.332    16.180 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           0.857    17.038    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I1_O)        0.150    17.188 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.951    18.139    L_reg/i__carry_i_19__1_n_0
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.354    18.493 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.791    19.284    L_reg/i__carry_i_11__1_n_0
    SLICE_X38Y61         LUT2 (Prop_lut2_I1_O)        0.326    19.610 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.341    19.951    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X40Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.458 r  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.458    bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.572 r  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.572    bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.811 f  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.127    21.938    L_reg/L_2462c3d3_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X38Y61         LUT5 (Prop_lut5_I1_O)        0.302    22.240 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.161    22.401    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X38Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.525 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.994    23.519    L_reg/i__carry_i_14__0_0
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.150    23.669 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.823    24.492    L_reg/i__carry_i_25__1_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.326    24.818 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           1.007    25.825    L_reg/i__carry_i_20__1_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I2_O)        0.124    25.949 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.833    26.782    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I1_O)        0.146    26.928 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    27.630    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I0_O)        0.328    27.958 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.958    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.508 r  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.508    bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.622    bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.736    bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.958 f  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.953    29.910    bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.299    30.209 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.805    31.014    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.138 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.964    32.102    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y60         LUT3 (Prop_lut3_I1_O)        0.124    32.226 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.662    32.888    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I3_O)        0.124    33.012 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.815    33.827    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X42Y59         LUT4 (Prop_lut4_I2_O)        0.152    33.979 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.183    37.162    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    40.931 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.931    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.783ns  (logic 11.862ns (33.149%)  route 23.922ns (66.851%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X44Y72         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          2.138     7.716    L_reg/M_sm_pbc[9]
    SLICE_X42Y64         LUT5 (Prop_lut5_I2_O)        0.124     7.840 r  L_reg/L_2462c3d3_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           0.567     8.407    L_reg/L_2462c3d3_remainder0_carry__1_i_8__0_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I5_O)        0.124     8.531 f  L_reg/L_2462c3d3_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.304     9.836    L_reg/L_2462c3d3_remainder0_carry__1_i_7__0_n_0
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.152     9.988 f  L_reg/L_2462c3d3_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.656    L_reg/L_2462c3d3_remainder0_carry_i_20__0_n_0
    SLICE_X45Y63         LUT5 (Prop_lut5_I4_O)        0.360    11.016 r  L_reg/L_2462c3d3_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.844    11.860    L_reg/L_2462c3d3_remainder0_carry_i_10__0_n_0
    SLICE_X43Y62         LUT4 (Prop_lut4_I1_O)        0.326    12.186 r  L_reg/L_2462c3d3_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.186    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.766 r  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_carry/O[2]
                         net (fo=1, routed)           0.800    13.566    L_reg/L_2462c3d3_remainder0_1[2]
    SLICE_X42Y62         LUT4 (Prop_lut4_I1_O)        0.331    13.897 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.148    15.045    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y63         LUT2 (Prop_lut2_I0_O)        0.359    15.404 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.444    15.848    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I1_O)        0.332    16.180 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           0.857    17.038    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I1_O)        0.150    17.188 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.951    18.139    L_reg/i__carry_i_19__1_n_0
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.354    18.493 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.791    19.284    L_reg/i__carry_i_11__1_n_0
    SLICE_X38Y61         LUT2 (Prop_lut2_I1_O)        0.326    19.610 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.341    19.951    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X40Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.458 r  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.458    bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.572 r  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.572    bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.811 f  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.127    21.938    L_reg/L_2462c3d3_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X38Y61         LUT5 (Prop_lut5_I1_O)        0.302    22.240 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.161    22.401    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X38Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.525 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.994    23.519    L_reg/i__carry_i_14__0_0
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.150    23.669 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.823    24.492    L_reg/i__carry_i_25__1_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.326    24.818 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           1.007    25.825    L_reg/i__carry_i_20__1_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I2_O)        0.124    25.949 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.833    26.782    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I1_O)        0.146    26.928 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    27.630    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I0_O)        0.328    27.958 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.958    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.508 r  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.508    bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.622    bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.736    bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.958 f  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.953    29.910    bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.299    30.209 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.805    31.014    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.138 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.964    32.102    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y60         LUT3 (Prop_lut3_I1_O)        0.124    32.226 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.662    32.888    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I3_O)        0.124    33.012 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.823    33.835    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X42Y59         LUT4 (Prop_lut4_I2_O)        0.146    33.981 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.214    37.195    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.711    40.905 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.905    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.760ns  (logic 11.902ns (33.282%)  route 23.858ns (66.718%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=5 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          2.025     7.606    L_reg/M_sm_timer[7]
    SLICE_X49Y77         LUT4 (Prop_lut4_I3_O)        0.118     7.724 r  L_reg/L_2462c3d3_remainder0_carry_i_28__1/O
                         net (fo=2, routed)           0.448     8.172    L_reg/L_2462c3d3_remainder0_carry_i_28__1_n_0
    SLICE_X49Y77         LUT6 (Prop_lut6_I5_O)        0.326     8.498 f  L_reg/L_2462c3d3_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.175     9.673    L_reg/L_2462c3d3_remainder0_carry_i_18__1_n_0
    SLICE_X52Y78         LUT3 (Prop_lut3_I1_O)        0.150     9.823 f  L_reg/L_2462c3d3_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.785    10.607    L_reg/L_2462c3d3_remainder0_carry_i_20__1_n_0
    SLICE_X52Y77         LUT5 (Prop_lut5_I4_O)        0.354    10.961 r  L_reg/L_2462c3d3_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.802    11.763    L_reg/L_2462c3d3_remainder0_carry_i_10__1_n_0
    SLICE_X51Y77         LUT2 (Prop_lut2_I1_O)        0.328    12.091 r  L_reg/L_2462c3d3_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.091    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.623 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.623    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_carry_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.936 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.444    14.380    L_reg/L_2462c3d3_remainder0_3[7]
    SLICE_X52Y82         LUT5 (Prop_lut5_I2_O)        0.306    14.686 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.974    15.660    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X53Y81         LUT4 (Prop_lut4_I0_O)        0.124    15.784 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.691    16.475    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X53Y81         LUT6 (Prop_lut6_I0_O)        0.124    16.599 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.891    17.489    L_reg/i__carry_i_16__4_n_0
    SLICE_X52Y81         LUT3 (Prop_lut3_I0_O)        0.146    17.635 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.163    18.798    L_reg/i__carry_i_20__4_n_0
    SLICE_X53Y80         LUT3 (Prop_lut3_I1_O)        0.356    19.154 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.902    20.056    L_reg/i__carry_i_11__3_n_0
    SLICE_X50Y78         LUT2 (Prop_lut2_I1_O)        0.332    20.388 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.720    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.240 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.240    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.459 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           1.112    22.571    L_reg/L_2462c3d3_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X51Y82         LUT3 (Prop_lut3_I2_O)        0.323    22.894 r  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.130    24.024    timerseg_driver/decimal_renderer/i__carry_i_23__3
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.351    24.375 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.979    25.354    L_reg/i__carry_i_13__3_0
    SLICE_X48Y81         LUT5 (Prop_lut5_I1_O)        0.332    25.686 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.952    26.638    L_reg/i__carry_i_18__3_n_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I5_O)        0.124    26.762 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.667    27.429    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y78         LUT3 (Prop_lut3_I1_O)        0.152    27.581 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    28.283    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y79         LUT5 (Prop_lut5_I0_O)        0.332    28.615 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.615    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.165 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.165    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.279 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.279    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.393 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.393    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.615 f  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.950    30.565    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y81         LUT6 (Prop_lut6_I5_O)        0.299    30.864 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    31.672    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I1_O)        0.124    31.796 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.929    32.724    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I1_O)        0.124    32.848 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.805    33.653    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.124    33.777 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.033    34.810    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X53Y79         LUT4 (Prop_lut4_I3_O)        0.152    34.962 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.162    37.124    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    40.885 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.885    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.734ns  (logic 11.673ns (32.665%)  route 24.061ns (67.335%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X44Y72         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          2.138     7.716    L_reg/M_sm_pbc[9]
    SLICE_X42Y64         LUT5 (Prop_lut5_I2_O)        0.124     7.840 r  L_reg/L_2462c3d3_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           0.567     8.407    L_reg/L_2462c3d3_remainder0_carry__1_i_8__0_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I5_O)        0.124     8.531 f  L_reg/L_2462c3d3_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.304     9.836    L_reg/L_2462c3d3_remainder0_carry__1_i_7__0_n_0
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.152     9.988 f  L_reg/L_2462c3d3_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.656    L_reg/L_2462c3d3_remainder0_carry_i_20__0_n_0
    SLICE_X45Y63         LUT5 (Prop_lut5_I4_O)        0.360    11.016 r  L_reg/L_2462c3d3_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.844    11.860    L_reg/L_2462c3d3_remainder0_carry_i_10__0_n_0
    SLICE_X43Y62         LUT4 (Prop_lut4_I1_O)        0.326    12.186 r  L_reg/L_2462c3d3_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.186    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.766 r  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_carry/O[2]
                         net (fo=1, routed)           0.800    13.566    L_reg/L_2462c3d3_remainder0_1[2]
    SLICE_X42Y62         LUT4 (Prop_lut4_I1_O)        0.331    13.897 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.148    15.045    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y63         LUT2 (Prop_lut2_I0_O)        0.359    15.404 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.444    15.848    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I1_O)        0.332    16.180 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           0.857    17.038    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I1_O)        0.150    17.188 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.951    18.139    L_reg/i__carry_i_19__1_n_0
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.354    18.493 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.791    19.284    L_reg/i__carry_i_11__1_n_0
    SLICE_X38Y61         LUT2 (Prop_lut2_I1_O)        0.326    19.610 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.341    19.951    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X40Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.458 r  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.458    bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.572 r  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.572    bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.811 f  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.127    21.938    L_reg/L_2462c3d3_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X38Y61         LUT5 (Prop_lut5_I1_O)        0.302    22.240 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.161    22.401    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X38Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.525 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.994    23.519    L_reg/i__carry_i_14__0_0
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.150    23.669 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.823    24.492    L_reg/i__carry_i_25__1_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.326    24.818 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           1.007    25.825    L_reg/i__carry_i_20__1_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I2_O)        0.124    25.949 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.833    26.782    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I1_O)        0.146    26.928 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    27.630    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I0_O)        0.328    27.958 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.958    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.508 r  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.508    bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.622    bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.736    bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.958 f  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.953    29.910    bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.299    30.209 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.805    31.014    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.138 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.964    32.102    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y60         LUT3 (Prop_lut3_I1_O)        0.124    32.226 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.662    32.888    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I3_O)        0.124    33.012 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.823    33.835    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X42Y59         LUT4 (Prop_lut4_I3_O)        0.124    33.959 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.353    37.312    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    40.856 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.856    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.650ns  (logic 11.893ns (33.362%)  route 23.757ns (66.638%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=5 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          2.025     7.606    L_reg/M_sm_timer[7]
    SLICE_X49Y77         LUT4 (Prop_lut4_I3_O)        0.118     7.724 r  L_reg/L_2462c3d3_remainder0_carry_i_28__1/O
                         net (fo=2, routed)           0.448     8.172    L_reg/L_2462c3d3_remainder0_carry_i_28__1_n_0
    SLICE_X49Y77         LUT6 (Prop_lut6_I5_O)        0.326     8.498 f  L_reg/L_2462c3d3_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.175     9.673    L_reg/L_2462c3d3_remainder0_carry_i_18__1_n_0
    SLICE_X52Y78         LUT3 (Prop_lut3_I1_O)        0.150     9.823 f  L_reg/L_2462c3d3_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.785    10.607    L_reg/L_2462c3d3_remainder0_carry_i_20__1_n_0
    SLICE_X52Y77         LUT5 (Prop_lut5_I4_O)        0.354    10.961 r  L_reg/L_2462c3d3_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.802    11.763    L_reg/L_2462c3d3_remainder0_carry_i_10__1_n_0
    SLICE_X51Y77         LUT2 (Prop_lut2_I1_O)        0.328    12.091 r  L_reg/L_2462c3d3_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.091    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.623 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.623    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_carry_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.936 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.444    14.380    L_reg/L_2462c3d3_remainder0_3[7]
    SLICE_X52Y82         LUT5 (Prop_lut5_I2_O)        0.306    14.686 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.974    15.660    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X53Y81         LUT4 (Prop_lut4_I0_O)        0.124    15.784 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.691    16.475    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X53Y81         LUT6 (Prop_lut6_I0_O)        0.124    16.599 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.891    17.489    L_reg/i__carry_i_16__4_n_0
    SLICE_X52Y81         LUT3 (Prop_lut3_I0_O)        0.146    17.635 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.163    18.798    L_reg/i__carry_i_20__4_n_0
    SLICE_X53Y80         LUT3 (Prop_lut3_I1_O)        0.356    19.154 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.902    20.056    L_reg/i__carry_i_11__3_n_0
    SLICE_X50Y78         LUT2 (Prop_lut2_I1_O)        0.332    20.388 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.720    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.240 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.240    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.459 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           1.112    22.571    L_reg/L_2462c3d3_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X51Y82         LUT3 (Prop_lut3_I2_O)        0.323    22.894 r  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.130    24.024    timerseg_driver/decimal_renderer/i__carry_i_23__3
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.351    24.375 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.979    25.354    L_reg/i__carry_i_13__3_0
    SLICE_X48Y81         LUT5 (Prop_lut5_I1_O)        0.332    25.686 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.952    26.638    L_reg/i__carry_i_18__3_n_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I5_O)        0.124    26.762 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.667    27.429    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y78         LUT3 (Prop_lut3_I1_O)        0.152    27.581 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    28.283    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y79         LUT5 (Prop_lut5_I0_O)        0.332    28.615 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.615    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.165 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.165    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.279 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.279    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.393 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.393    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.615 f  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.950    30.565    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y81         LUT6 (Prop_lut6_I5_O)        0.299    30.864 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    31.672    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I1_O)        0.124    31.796 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.679    32.475    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I2_O)        0.124    32.599 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.816    33.415    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.539 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.972    34.511    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X53Y79         LUT4 (Prop_lut4_I0_O)        0.154    34.665 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.360    37.025    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    40.775 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.775    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.612ns  (logic 11.664ns (32.752%)  route 23.948ns (67.248%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=5 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          2.025     7.606    L_reg/M_sm_timer[7]
    SLICE_X49Y77         LUT4 (Prop_lut4_I3_O)        0.118     7.724 r  L_reg/L_2462c3d3_remainder0_carry_i_28__1/O
                         net (fo=2, routed)           0.448     8.172    L_reg/L_2462c3d3_remainder0_carry_i_28__1_n_0
    SLICE_X49Y77         LUT6 (Prop_lut6_I5_O)        0.326     8.498 f  L_reg/L_2462c3d3_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.175     9.673    L_reg/L_2462c3d3_remainder0_carry_i_18__1_n_0
    SLICE_X52Y78         LUT3 (Prop_lut3_I1_O)        0.150     9.823 f  L_reg/L_2462c3d3_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.785    10.607    L_reg/L_2462c3d3_remainder0_carry_i_20__1_n_0
    SLICE_X52Y77         LUT5 (Prop_lut5_I4_O)        0.354    10.961 r  L_reg/L_2462c3d3_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.802    11.763    L_reg/L_2462c3d3_remainder0_carry_i_10__1_n_0
    SLICE_X51Y77         LUT2 (Prop_lut2_I1_O)        0.328    12.091 r  L_reg/L_2462c3d3_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.091    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.623 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.623    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_carry_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.936 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.444    14.380    L_reg/L_2462c3d3_remainder0_3[7]
    SLICE_X52Y82         LUT5 (Prop_lut5_I2_O)        0.306    14.686 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.974    15.660    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X53Y81         LUT4 (Prop_lut4_I0_O)        0.124    15.784 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.691    16.475    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X53Y81         LUT6 (Prop_lut6_I0_O)        0.124    16.599 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.891    17.489    L_reg/i__carry_i_16__4_n_0
    SLICE_X52Y81         LUT3 (Prop_lut3_I0_O)        0.146    17.635 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.163    18.798    L_reg/i__carry_i_20__4_n_0
    SLICE_X53Y80         LUT3 (Prop_lut3_I1_O)        0.356    19.154 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.902    20.056    L_reg/i__carry_i_11__3_n_0
    SLICE_X50Y78         LUT2 (Prop_lut2_I1_O)        0.332    20.388 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.720    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.240 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.240    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.459 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           1.112    22.571    L_reg/L_2462c3d3_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X51Y82         LUT3 (Prop_lut3_I2_O)        0.323    22.894 r  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.130    24.024    timerseg_driver/decimal_renderer/i__carry_i_23__3
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.351    24.375 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.979    25.354    L_reg/i__carry_i_13__3_0
    SLICE_X48Y81         LUT5 (Prop_lut5_I1_O)        0.332    25.686 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.952    26.638    L_reg/i__carry_i_18__3_n_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I5_O)        0.124    26.762 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.667    27.429    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y78         LUT3 (Prop_lut3_I1_O)        0.152    27.581 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    28.283    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y79         LUT5 (Prop_lut5_I0_O)        0.332    28.615 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.615    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.165 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.165    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.279 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.279    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.393 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.393    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.615 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.950    30.565    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y81         LUT6 (Prop_lut6_I5_O)        0.299    30.864 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    31.672    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I1_O)        0.124    31.796 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.929    32.724    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I1_O)        0.124    32.848 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.805    33.653    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.124    33.777 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.033    34.810    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X53Y79         LUT4 (Prop_lut4_I2_O)        0.124    34.934 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.252    37.186    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    40.737 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.737    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.499ns  (logic 11.674ns (32.886%)  route 23.825ns (67.114%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X44Y72         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          2.138     7.716    L_reg/M_sm_pbc[9]
    SLICE_X42Y64         LUT5 (Prop_lut5_I2_O)        0.124     7.840 r  L_reg/L_2462c3d3_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           0.567     8.407    L_reg/L_2462c3d3_remainder0_carry__1_i_8__0_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I5_O)        0.124     8.531 f  L_reg/L_2462c3d3_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.304     9.836    L_reg/L_2462c3d3_remainder0_carry__1_i_7__0_n_0
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.152     9.988 f  L_reg/L_2462c3d3_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.656    L_reg/L_2462c3d3_remainder0_carry_i_20__0_n_0
    SLICE_X45Y63         LUT5 (Prop_lut5_I4_O)        0.360    11.016 r  L_reg/L_2462c3d3_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.844    11.860    L_reg/L_2462c3d3_remainder0_carry_i_10__0_n_0
    SLICE_X43Y62         LUT4 (Prop_lut4_I1_O)        0.326    12.186 r  L_reg/L_2462c3d3_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.186    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.766 r  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_carry/O[2]
                         net (fo=1, routed)           0.800    13.566    L_reg/L_2462c3d3_remainder0_1[2]
    SLICE_X42Y62         LUT4 (Prop_lut4_I1_O)        0.331    13.897 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.148    15.045    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y63         LUT2 (Prop_lut2_I0_O)        0.359    15.404 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.444    15.848    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I1_O)        0.332    16.180 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           0.857    17.038    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I1_O)        0.150    17.188 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.951    18.139    L_reg/i__carry_i_19__1_n_0
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.354    18.493 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.791    19.284    L_reg/i__carry_i_11__1_n_0
    SLICE_X38Y61         LUT2 (Prop_lut2_I1_O)        0.326    19.610 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.341    19.951    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X40Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.458 r  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.458    bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.572 r  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.572    bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.811 f  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.127    21.938    L_reg/L_2462c3d3_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X38Y61         LUT5 (Prop_lut5_I1_O)        0.302    22.240 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.161    22.401    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X38Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.525 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.994    23.519    L_reg/i__carry_i_14__0_0
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.150    23.669 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.823    24.492    L_reg/i__carry_i_25__1_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.326    24.818 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           1.007    25.825    L_reg/i__carry_i_20__1_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I2_O)        0.124    25.949 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.833    26.782    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I1_O)        0.146    26.928 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    27.630    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I0_O)        0.328    27.958 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.958    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.508 r  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.508    bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.622    bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.736    bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.958 f  bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.953    29.910    bseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.299    30.209 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.805    31.014    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.138 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.964    32.102    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y60         LUT3 (Prop_lut3_I1_O)        0.124    32.226 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.662    32.888    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I3_O)        0.124    33.012 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.679    33.691    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X42Y59         LUT4 (Prop_lut4_I2_O)        0.124    33.815 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.261    37.076    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.621 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.621    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.473ns  (logic 11.657ns (32.862%)  route 23.816ns (67.138%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=5 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          2.025     7.606    L_reg/M_sm_timer[7]
    SLICE_X49Y77         LUT4 (Prop_lut4_I3_O)        0.118     7.724 r  L_reg/L_2462c3d3_remainder0_carry_i_28__1/O
                         net (fo=2, routed)           0.448     8.172    L_reg/L_2462c3d3_remainder0_carry_i_28__1_n_0
    SLICE_X49Y77         LUT6 (Prop_lut6_I5_O)        0.326     8.498 f  L_reg/L_2462c3d3_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.175     9.673    L_reg/L_2462c3d3_remainder0_carry_i_18__1_n_0
    SLICE_X52Y78         LUT3 (Prop_lut3_I1_O)        0.150     9.823 f  L_reg/L_2462c3d3_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.785    10.607    L_reg/L_2462c3d3_remainder0_carry_i_20__1_n_0
    SLICE_X52Y77         LUT5 (Prop_lut5_I4_O)        0.354    10.961 r  L_reg/L_2462c3d3_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.802    11.763    L_reg/L_2462c3d3_remainder0_carry_i_10__1_n_0
    SLICE_X51Y77         LUT2 (Prop_lut2_I1_O)        0.328    12.091 r  L_reg/L_2462c3d3_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.091    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.623 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.623    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_carry_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.936 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.444    14.380    L_reg/L_2462c3d3_remainder0_3[7]
    SLICE_X52Y82         LUT5 (Prop_lut5_I2_O)        0.306    14.686 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.974    15.660    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X53Y81         LUT4 (Prop_lut4_I0_O)        0.124    15.784 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.691    16.475    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X53Y81         LUT6 (Prop_lut6_I0_O)        0.124    16.599 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.891    17.489    L_reg/i__carry_i_16__4_n_0
    SLICE_X52Y81         LUT3 (Prop_lut3_I0_O)        0.146    17.635 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.163    18.798    L_reg/i__carry_i_20__4_n_0
    SLICE_X53Y80         LUT3 (Prop_lut3_I1_O)        0.356    19.154 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.902    20.056    L_reg/i__carry_i_11__3_n_0
    SLICE_X50Y78         LUT2 (Prop_lut2_I1_O)        0.332    20.388 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.720    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.240 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.240    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.459 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           1.112    22.571    L_reg/L_2462c3d3_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X51Y82         LUT3 (Prop_lut3_I2_O)        0.323    22.894 r  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.130    24.024    timerseg_driver/decimal_renderer/i__carry_i_23__3
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.351    24.375 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.979    25.354    L_reg/i__carry_i_13__3_0
    SLICE_X48Y81         LUT5 (Prop_lut5_I1_O)        0.332    25.686 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.952    26.638    L_reg/i__carry_i_18__3_n_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I5_O)        0.124    26.762 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.667    27.429    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y78         LUT3 (Prop_lut3_I1_O)        0.152    27.581 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    28.283    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y79         LUT5 (Prop_lut5_I0_O)        0.332    28.615 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.615    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.165 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.165    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.279 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.279    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.393 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.393    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.615 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.950    30.565    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y81         LUT6 (Prop_lut6_I5_O)        0.299    30.864 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    31.672    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I1_O)        0.124    31.796 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.929    32.724    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I1_O)        0.124    32.848 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.805    33.653    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.124    33.777 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.035    34.812    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X53Y79         LUT4 (Prop_lut4_I3_O)        0.124    34.936 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.117    37.054    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    40.598 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.598    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.380ns  (logic 11.669ns (32.980%)  route 23.712ns (67.020%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=5 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          2.025     7.606    L_reg/M_sm_timer[7]
    SLICE_X49Y77         LUT4 (Prop_lut4_I3_O)        0.118     7.724 r  L_reg/L_2462c3d3_remainder0_carry_i_28__1/O
                         net (fo=2, routed)           0.448     8.172    L_reg/L_2462c3d3_remainder0_carry_i_28__1_n_0
    SLICE_X49Y77         LUT6 (Prop_lut6_I5_O)        0.326     8.498 f  L_reg/L_2462c3d3_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.175     9.673    L_reg/L_2462c3d3_remainder0_carry_i_18__1_n_0
    SLICE_X52Y78         LUT3 (Prop_lut3_I1_O)        0.150     9.823 f  L_reg/L_2462c3d3_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.785    10.607    L_reg/L_2462c3d3_remainder0_carry_i_20__1_n_0
    SLICE_X52Y77         LUT5 (Prop_lut5_I4_O)        0.354    10.961 r  L_reg/L_2462c3d3_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.802    11.763    L_reg/L_2462c3d3_remainder0_carry_i_10__1_n_0
    SLICE_X51Y77         LUT2 (Prop_lut2_I1_O)        0.328    12.091 r  L_reg/L_2462c3d3_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.091    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.623 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.623    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_carry_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.936 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.444    14.380    L_reg/L_2462c3d3_remainder0_3[7]
    SLICE_X52Y82         LUT5 (Prop_lut5_I2_O)        0.306    14.686 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.974    15.660    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X53Y81         LUT4 (Prop_lut4_I0_O)        0.124    15.784 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.691    16.475    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X53Y81         LUT6 (Prop_lut6_I0_O)        0.124    16.599 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.891    17.489    L_reg/i__carry_i_16__4_n_0
    SLICE_X52Y81         LUT3 (Prop_lut3_I0_O)        0.146    17.635 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.163    18.798    L_reg/i__carry_i_20__4_n_0
    SLICE_X53Y80         LUT3 (Prop_lut3_I1_O)        0.356    19.154 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.902    20.056    L_reg/i__carry_i_11__3_n_0
    SLICE_X50Y78         LUT2 (Prop_lut2_I1_O)        0.332    20.388 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.720    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.240 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.240    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.459 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           1.112    22.571    L_reg/L_2462c3d3_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X51Y82         LUT3 (Prop_lut3_I2_O)        0.323    22.894 r  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.130    24.024    timerseg_driver/decimal_renderer/i__carry_i_23__3
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.351    24.375 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.979    25.354    L_reg/i__carry_i_13__3_0
    SLICE_X48Y81         LUT5 (Prop_lut5_I1_O)        0.332    25.686 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.952    26.638    L_reg/i__carry_i_18__3_n_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I5_O)        0.124    26.762 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.667    27.429    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y78         LUT3 (Prop_lut3_I1_O)        0.152    27.581 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    28.283    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y79         LUT5 (Prop_lut5_I0_O)        0.332    28.615 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.615    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.165 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.165    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.279 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.279    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.393 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.393    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.615 r  timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.950    30.565    timerseg_driver/decimal_renderer/L_2462c3d3_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y81         LUT6 (Prop_lut6_I5_O)        0.299    30.864 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    31.672    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I1_O)        0.124    31.796 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.679    32.475    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I2_O)        0.124    32.599 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.816    33.415    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.539 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.972    34.511    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X53Y79         LUT4 (Prop_lut4_I0_O)        0.124    34.635 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.315    36.950    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.505 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.505    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.386ns (79.941%)  route 0.348ns (20.059%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.048    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.270 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.270    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.770ns  (logic 1.425ns (80.522%)  route 0.345ns (19.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.148     1.684 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.345     2.029    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.277     3.306 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.306    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.390ns (76.127%)  route 0.436ns (23.873%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.436     2.136    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.361 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.361    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.428ns (76.618%)  route 0.436ns (23.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.148     1.684 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.436     2.119    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.280     3.399 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.399    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.433ns (75.702%)  route 0.460ns (24.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.591     1.535    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDPE (Prop_fdpe_C_Q)         0.148     1.683 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.460     2.143    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.285     3.428 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.428    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.373ns (68.498%)  route 0.631ns (31.502%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X50Y57         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.631     2.302    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.511 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.511    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1349906200[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.455ns (73.455%)  route 0.526ns (26.545%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.593     1.537    forLoop_idx_0_1349906200[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_1349906200[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  forLoop_idx_0_1349906200[1].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.132     1.797    forLoop_idx_0_1349906200[1].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X62Y56         LUT6 (Prop_lut6_I1_O)        0.098     1.895 r  forLoop_idx_0_1349906200[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=8, routed)           0.394     2.289    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.518 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.518    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.383ns (68.036%)  route 0.650ns (31.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.650     2.296    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.538 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.538    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1349906200[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.461ns (72.380%)  route 0.557ns (27.620%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.593     1.537    forLoop_idx_0_1349906200[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  forLoop_idx_0_1349906200[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  forLoop_idx_0_1349906200[0].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.132     1.797    forLoop_idx_0_1349906200[0].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.098     1.895 r  forLoop_idx_0_1349906200[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=12, routed)          0.425     2.320    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.555 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.555    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.373ns (66.353%)  route 0.696ns (33.647%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X48Y59         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.696     2.344    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.576 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.576    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1931377513[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.663ns  (logic 1.488ns (26.268%)  route 4.175ns (73.732%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           4.175     5.663    forLoop_idx_0_1931377513[3].cond_butt_dirs/sync/D[0]
    SLICE_X60Y82         FDRE                                         r  forLoop_idx_0_1931377513[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.500     4.904    forLoop_idx_0_1931377513[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y82         FDRE                                         r  forLoop_idx_0_1931377513[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1931377513[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.425ns  (logic 1.500ns (27.647%)  route 3.925ns (72.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.925     5.425    forLoop_idx_0_1931377513[1].cond_butt_dirs/sync/D[0]
    SLICE_X63Y78         FDRE                                         r  forLoop_idx_0_1931377513[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.497     4.901    forLoop_idx_0_1931377513[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  forLoop_idx_0_1931377513[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1931377513[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.930ns  (logic 1.490ns (30.217%)  route 3.440ns (69.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.440     4.930    forLoop_idx_0_1931377513[2].cond_butt_dirs/sync/D[0]
    SLICE_X60Y53         FDRE                                         r  forLoop_idx_0_1931377513[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.508     4.912    forLoop_idx_0_1931377513[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y53         FDRE                                         r  forLoop_idx_0_1931377513[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1931377513[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.804ns  (logic 1.502ns (31.270%)  route 3.302ns (68.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.302     4.804    forLoop_idx_0_1931377513[0].cond_butt_dirs/sync/D[0]
    SLICE_X60Y50         FDRE                                         r  forLoop_idx_0_1931377513[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.509     4.913    forLoop_idx_0_1931377513[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  forLoop_idx_0_1931377513[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.586ns  (logic 1.496ns (41.703%)  route 2.091ns (58.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.091     3.586    reset_cond/AS[0]
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.586ns  (logic 1.496ns (41.703%)  route 2.091ns (58.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.091     3.586    reset_cond/AS[0]
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.586ns  (logic 1.496ns (41.703%)  route 2.091ns (58.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.091     3.586    reset_cond/AS[0]
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.586ns  (logic 1.496ns (41.703%)  route 2.091ns (58.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.091     3.586    reset_cond/AS[0]
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.586ns  (logic 1.496ns (41.703%)  route 2.091ns (58.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.091     3.586    reset_cond/AS[0]
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.296ns  (logic 1.493ns (45.302%)  route 1.803ns (54.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.803     3.296    cond_butt_next_play/sync/D[0]
    SLICE_X62Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.505     4.909    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1349906200[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.230ns (32.982%)  route 0.467ns (67.018%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.467     0.697    forLoop_idx_0_1349906200[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1349906200[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.863     2.053    forLoop_idx_0_1349906200[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1349906200[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1349906200[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.236ns (31.011%)  route 0.525ns (68.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.525     0.761    forLoop_idx_0_1349906200[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_1349906200[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.863     2.053    forLoop_idx_0_1349906200[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_1349906200[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.261ns (26.104%)  route 0.739ns (73.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.000    cond_butt_next_play/sync/D[0]
    SLICE_X62Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.859     2.049    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.263ns (23.442%)  route 0.860ns (76.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.860     1.123    reset_cond/AS[0]
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.263ns (23.442%)  route 0.860ns (76.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.860     1.123    reset_cond/AS[0]
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.263ns (23.442%)  route 0.860ns (76.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.860     1.123    reset_cond/AS[0]
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.263ns (23.442%)  route 0.860ns (76.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.860     1.123    reset_cond/AS[0]
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.263ns (23.442%)  route 0.860ns (76.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.860     1.123    reset_cond/AS[0]
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1931377513[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.809ns  (logic 0.270ns (14.921%)  route 1.539ns (85.079%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.539     1.809    forLoop_idx_0_1931377513[0].cond_butt_dirs/sync/D[0]
    SLICE_X60Y50         FDRE                                         r  forLoop_idx_0_1931377513[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.863     2.052    forLoop_idx_0_1931377513[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  forLoop_idx_0_1931377513[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1931377513[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.849ns  (logic 0.257ns (13.926%)  route 1.591ns (86.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.591     1.849    forLoop_idx_0_1931377513[2].cond_butt_dirs/sync/D[0]
    SLICE_X60Y53         FDRE                                         r  forLoop_idx_0_1931377513[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.861     2.051    forLoop_idx_0_1931377513[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y53         FDRE                                         r  forLoop_idx_0_1931377513[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





