<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: config_ss_tb</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_config_ss_tb'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_config_ss_tb')">config_ss_tb</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.43</td>
<td class="s10 cl rt"><a href="mod806.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod806.html#Toggle" > 52.86</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/users/muhammad.sufyan/dma_work/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_tb.sv')">/home/users/muhammad.sufyan/dma_work/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_tb.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod806.html#inst_tag_253040"  onclick="showContent('inst_tag_253040')">config_ss_tb</a></td>
<td class="s7 cl rt"> 76.43</td>
<td class="s10 cl rt"><a href="mod806.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod806.html#Toggle" > 52.86</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_config_ss_tb'>
<hr>
<a name="inst_tag_253040"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_253040" >config_ss_tb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.43</td>
<td class="s10 cl rt"><a href="mod806.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod806.html#Toggle" > 52.86</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.02</td>
<td class="s7 cl rt"> 72.56</td>
<td class="s1 cl rt"> 15.68</td>
<td class="s0 cl rt">  5.27</td>
<td class="s1 cl rt"> 16.57</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<span class=inst>none</span>
<br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1008.html#inst_tag_300342" id="tag_urg_inst_300342">DUT</a></td>
<td class="s2 cl rt"> 27.42</td>
<td class="s7 cl rt"> 72.36</td>
<td class="s1 cl rt"> 15.50</td>
<td class="s0 cl rt">  5.26</td>
<td class="s1 cl rt"> 16.57</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod911.html#inst_tag_271990" id="tag_urg_inst_271990">axi_if</a></td>
<td class="s0 cl rt">  0.47</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.47</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod417.html#inst_tag_136893" id="tag_urg_inst_136893">config_ss_env_intf</a></td>
<td class="s6 cl rt"> 64.97</td>
<td class="s9 cl rt"> 98.44</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 11.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1220.html#inst_tag_364307" id="tag_urg_inst_364307">dma_debugg_if<img src="ex.gif" class="icon"></a></td>
<td class="s7 cl rt"> 72.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1125.html#inst_tag_336750" id="tag_urg_inst_336750">pll_model</a></td>
<td class="s5 cl rt"> 53.87</td>
<td class="s8 cl rt"> 89.04</td>
<td class="s4 cl rt"> 43.33</td>
<td class="s2 cl rt"> 29.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod497.html#inst_tag_159250" id="tag_urg_inst_159250">spi_reset_if</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod899.html#inst_tag_267512" id="tag_urg_inst_267512">svt_ahb_vif_inst</a></td>
<td class="s5 cl rt"> 56.72</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 20.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod330.html#inst_tag_80681" id="tag_urg_inst_80681">svt_spi_vif_inst</a></td>
<td class="s4 cl rt"> 46.09</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 38.01</td>
<td class="s0 cl rt">  0.26</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_config_ss_tb'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod806.html" >config_ss_tb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>44</td><td>44</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>40</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>87</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>105</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>123</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>153</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>178</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>454</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
<span style="margin-left:8px;"></span>39                        initial begin
<span style="margin-left:8px;"></span>40         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_haddr  = svt_ahb_vif_inst.master_if[0].haddr;
<span style="margin-left:8px;"></span>41         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hburst = svt_ahb_vif_inst.master_if[0].hburst;
<span style="margin-left:8px;"></span>42         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hprot  = svt_ahb_vif_inst.master_if[0].hprot;
<span style="margin-left:8px;"></span>43         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hsize  = svt_ahb_vif_inst.master_if[0].hsize;
<span style="margin-left:8px;"></span>44         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_htrans = svt_ahb_vif_inst.master_if[0].htrans;
<span style="margin-left:8px;"></span>45         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hwdata = svt_ahb_vif_inst.master_if[0].hwdata;
<span style="margin-left:8px;"></span>46         1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hwrite = svt_ahb_vif_inst.master_if[0].hwrite;
<span style="margin-left:8px;"></span>47                        end
<span style="margin-left:8px;"></span>48                      
<span style="margin-left:8px;"></span>49                      `endif
<span style="margin-left:8px;"></span>50                      `ifdef BYPASS_PLL
<span style="margin-left:8px;"></span>51                      reg aresetn;
<span style="margin-left:8px;"></span>52                      bit CLOCK;
<span style="margin-left:8px;"></span>53                      
<span style="margin-left:8px;"></span>54                      
<span style="margin-left:8px;"></span>55                      bit clk_0;
<span style="margin-left:8px;"></span>56                      bit clk_1;
<span style="margin-left:8px;"></span>57                      
<span style="margin-left:8px;"></span>58                      initial
<span style="margin-left:8px;"></span>59                      begin
<span style="margin-left:8px;"></span>60                        CLOCK   &lt;= 1'b0;
<span style="margin-left:8px;"></span>61                        aresetn &lt;=  1'b0;
<span style="margin-left:8px;"></span>62                        repeat(5) @(posedge CLOCK);
<span style="margin-left:8px;"></span>63                        aresetn &lt;= 1'b1;
<span style="margin-left:8px;"></span>64                      end
<span style="margin-left:8px;"></span>65                      
<span style="margin-left:8px;"></span>66                      always #12.5 CLOCK = ~CLOCK;
<span style="margin-left:8px;"></span>67                      
<span style="margin-left:8px;"></span>68                      initial
<span style="margin-left:8px;"></span>69                      begin
<span style="margin-left:8px;"></span>70                        clk_0 &lt;= 1'b0;
<span style="margin-left:8px;"></span>71                        clk_1 &lt;= 1'b0;
<span style="margin-left:8px;"></span>72                      end
<span style="margin-left:8px;"></span>73                      always #0.935  clk_0 = ~clk_0;   //533MHz
<span style="margin-left:8px;"></span>74                      always #0.312  clk_1 = ~clk_1;   //266M
<span style="margin-left:8px;"></span>75                      `endif
<span style="margin-left:8px;"></span>76                      
<span style="margin-left:8px;"></span>77                      `ifdef ACPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>78                      v_ip_axi_if #(.AXI_DATA_WIDTH(64)) axi_if(
<span style="margin-left:8px;"></span>79                        .aclk     (DUT.config_ss_clk_acpu_sig),//(clk_0), //(config_ss_env_intf.rs_pll_intf.clk_fout[3]),
<span style="margin-left:8px;"></span>80                        .aresetn  (DUT.config_ss_rst_n_acpu_sig)
<span style="margin-left:8px;"></span>81                      );
<span style="margin-left:8px;"></span>82                      
<span style="margin-left:8px;"></span>83                      // debugg interface
<span style="margin-left:8px;"></span>84                      dma_debugg_interface dma_debugg_if();
<span style="margin-left:8px;"></span>85                      
<span style="margin-left:8px;"></span>86                      initial begin
<span style="margin-left:8px;"></span>87         1/1            force DUT.acpu_awid_sig    = axi_if.awid;
<span style="margin-left:8px;"></span>88         1/1            force DUT.acpu_awaddr_sig  = axi_if.awaddr;
<span style="margin-left:8px;"></span>89         1/1            force DUT.acpu_awlen_sig   = axi_if.awlen;
<span style="margin-left:8px;"></span>90         1/1            force DUT.acpu_awsize_sig  = axi_if.awsize;
<span style="margin-left:8px;"></span>91         1/1            force DUT.acpu_awburst_sig = axi_if.awburst;
<span style="margin-left:8px;"></span>92         1/1            force DUT.acpu_awlock_sig  = axi_if.awlock;
<span style="margin-left:8px;"></span>93         1/1            force DUT.acpu_awcache_sig = axi_if.awcache;
<span style="margin-left:8px;"></span>94         1/1            force DUT.acpu_awprot_sig  = axi_if.awprot;
<span style="margin-left:8px;"></span>95                      //force DUT.acpu_m0_awqos   = axi_if.awqos;
<span style="margin-left:8px;"></span>96                      //force DUT.acpu_m0_awregion= axi_if.awregion;
<span style="margin-left:8px;"></span>97                      //force DUT.acpu_m0_awuser  = axi_if.awuser;
<span style="margin-left:8px;"></span>98         1/1            force DUT.acpu_awvalid_sig = axi_if.awvalid;
<span style="margin-left:8px;"></span>99                      end
<span style="margin-left:8px;"></span>100                     
<span style="margin-left:8px;"></span>101                       assign axi_if.awready = DUT.flexnoc_acpu_axi_m0_aw_ready_sig;
<span style="margin-left:8px;"></span>102                     
<span style="margin-left:8px;"></span>103                     initial begin
<span style="margin-left:8px;"></span>104                     //force DUT.acpu_m0_wid     = axi_if.wid;
<span style="margin-left:8px;"></span>105        1/1            force DUT.acpu_wdata_sig   = axi_if.wdata;
<span style="margin-left:8px;"></span>106                     //  force DUT.acpu_wstrb_sig   = 'hffff_ffff;
<span style="margin-left:8px;"></span>107        1/1            force DUT.acpu_wstrb_sig   = axi_if.wstrb[7:0];
<span style="margin-left:8px;"></span>108                     
<span style="margin-left:8px;"></span>109                     //force DUT.acpu_m0_wstrb   = axi_if.wstrb;
<span style="margin-left:8px;"></span>110        1/1            force DUT.acpu_wlast_sig   = axi_if.wlast;
<span style="margin-left:8px;"></span>111                     //force DUT.acpu_wuser_sig   = axi_if.wuser;
<span style="margin-left:8px;"></span>112        1/1            force DUT.acpu_wvalid_sig  = axi_if.wvalid;
<span style="margin-left:8px;"></span>113                     end
<span style="margin-left:8px;"></span>114                     
<span style="margin-left:8px;"></span>115                       assign axi_if.wready  = DUT.flexnoc_acpu_axi_m0_w_ready_sig;
<span style="margin-left:8px;"></span>116                     
<span style="margin-left:8px;"></span>117                       assign axi_if.bid     = DUT.flexnoc_acpu_axi_m0_b_id_sig;
<span style="margin-left:8px;"></span>118                       assign axi_if.bresp   = DUT.flexnoc_acpu_axi_m0_b_resp_sig;
<span style="margin-left:8px;"></span>119                     //assign axi_if.buser   = 64'b0;
<span style="margin-left:8px;"></span>120                       assign axi_if.bvalid  = DUT.flexnoc_acpu_axi_m0_b_valid_sig;
<span style="margin-left:8px;"></span>121                     
<span style="margin-left:8px;"></span>122                     initial begin
<span style="margin-left:8px;"></span>123        1/1            force DUT.acpu_bready_sig  = axi_if.bready;
<span style="margin-left:8px;"></span>124        1/1            force DUT.acpu_arid_sig    = axi_if.arid;
<span style="margin-left:8px;"></span>125        1/1            force DUT.acpu_araddr_sig  = axi_if.araddr;
<span style="margin-left:8px;"></span>126        1/1            force DUT.acpu_arlen_sig   = axi_if.arlen;
<span style="margin-left:8px;"></span>127        1/1            force DUT.acpu_arsize_sig  = axi_if.arsize;
<span style="margin-left:8px;"></span>128        1/1            force DUT.acpu_arburst_sig = axi_if.arburst;
<span style="margin-left:8px;"></span>129        1/1            force DUT.acpu_arlock_sig  = axi_if.arlock;
<span style="margin-left:8px;"></span>130        1/1            force DUT.acpu_arcache_sig = axi_if.arcache;
<span style="margin-left:8px;"></span>131        1/1            force DUT.acpu_arprot_sig  = axi_if.arprot;
<span style="margin-left:8px;"></span>132                       // assign DUT.acpu_m0_arqos   = axi_if.arqos;
<span style="margin-left:8px;"></span>133                       // assign DUT.acpu_m0_arregion= axi_if.arregion;
<span style="margin-left:8px;"></span>134                       //assign DUT.acpu_m0_aruser  = axi_if.aruser;
<span style="margin-left:8px;"></span>135        1/1            force DUT.acpu_arvalid_sig = axi_if.arvalid;
<span style="margin-left:8px;"></span>136        1/1            force DUT.acpu_rready_sig  = axi_if.rready;
<span style="margin-left:8px;"></span>137                     end
<span style="margin-left:8px;"></span>138                     
<span style="margin-left:8px;"></span>139                       assign axi_if.arready = DUT.flexnoc_acpu_axi_m0_ar_ready_sig;
<span style="margin-left:8px;"></span>140                     
<span style="margin-left:8px;"></span>141                       assign axi_if.rid     = DUT.flexnoc_acpu_axi_m0_r_id_sig;
<span style="margin-left:8px;"></span>142                       assign axi_if.rdata   = DUT.flexnoc_acpu_axi_m0_r_data_sig;
<span style="margin-left:8px;"></span>143                       assign axi_if.rresp   = DUT.flexnoc_acpu_axi_m0_r_resp_sig;
<span style="margin-left:8px;"></span>144                       assign axi_if.rlast   = DUT.flexnoc_acpu_axi_m0_r_last_sig;
<span style="margin-left:8px;"></span>145                       assign axi_if.ruser   = 0;
<span style="margin-left:8px;"></span>146                       assign axi_if.rvalid  = DUT.flexnoc_acpu_axi_m0_r_valid_sig;
<span style="margin-left:8px;"></span>147                     
<span style="margin-left:8px;"></span>148                     `endif
<span style="margin-left:8px;"></span>149                     
<span style="margin-left:8px;"></span>150                       bit [31:0] seed;
<span style="margin-left:8px;"></span>151                     
<span style="margin-left:8px;"></span>152                       initial begin
<span style="margin-left:8px;"></span>153        1/1              seed = $get_initial_random_seed();
<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC" onclick="var macroSpan=$(this).next().next('#macro_-1393352816_154');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC';} else {macroSpan.css('display', 'none');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAV0lEQVQoU4VP2w3AIAi8dg3ngwVwDSZAR3MVak2KiamJ98Pd5Xjh+dBaC7rUayi8YGa4O0opQ07cwVJKqLUi57wPhKuqIKL/hKVttyI8EYGZzcjxSJze7GaHXHvKclWLAAAAAElFTkSuQmCC';}">154        <span onclick="var macroSpan=$(this).next('#macro_-1393352816_154');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');} else {macroSpan.css('display', 'none');}">2/2              `uvm_info(&quot;DBG&quot;, $sformatf(&quot;SEED = %0d&quot;, seed), UVM_NONE)<br/></span><span id="macro_-1393352816_154" style="background-color:#F0F0F0; display:block;"><span style="margin-left:8px;"></span><a href="/home/users/eda_tools/synopsys_instl_dir/vcs_all/vcs/S-2021.09-SP2/etc/uvm-1.2/macros/uvm_message_defines.svh" target="_blank">uvm_info("DBG", $sformatf("SEED = %0d", seed), UVM_NONE):</a>
<span style="margin-left:8px;"></span>154.1                   `ifdef ZEMI4UVM 
<span style="margin-left:8px;"></span>154.2                         (* zemi4_uvm_attribute=1 *) 
<span style="margin-left:8px;"></span>154.3                      `endif 
<span style="margin-left:8px;"></span>154.4                      begin 
<span style="margin-left:8px;"></span>154.5                        if (uvm_report_enabled(UVM_NONE,UVM_INFO,&quot;DBG&quot;)) 
<span style="margin-left:8px;"></span>154.6      1/1                 uvm_report_info (&quot;DBG&quot;, $sformatf(&quot;SEED = %0d&quot;, seed), UVM_NONE, &quot;/home/users/muhammad.sufyan/dma_work/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_tb.sv&quot;, 154, &quot;&quot;, 1); 
<span style="margin-left:8px;"></span>154.7                      end</span>                   <font color = "red">==>  MISSING_ELSE</font>
<span style="margin-left:8px;"></span>155                     
<span style="margin-left:8px;"></span>156        1/1              config_ss_env_intf.wait_init();
<span style="margin-left:8px;"></span>157                     
<span style="margin-left:8px;"></span>158        1/1              uvm_config_db#(virtual config_ss_env_if)::set(uvm_root::get(), &quot;uvm_test_top&quot;, &quot;config_ss_vif&quot;, config_ss_env_intf);
<span style="margin-left:8px;"></span>159                       `ifdef ACPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>160                         // axi vif set
<span style="margin-left:8px;"></span>161        1/1              uvm_config_db#(virtual v_ip_axi_if #(.AXI_DATA_WIDTH(64)))::set(uvm_root::get(), &quot;uvm_test_top.env&quot;, &quot;axi_if&quot;, axi_if);
<span style="margin-left:8px;"></span>162                       `endif
<span style="margin-left:8px;"></span>163                       `ifdef BCPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>164        1/1              uvm_config_db#(virtual svt_ahb_if)::set(uvm_root::get(), &quot;uvm_test_top.env.ahb_system_env&quot;, &quot;vif&quot;, svt_ahb_vif_inst);
<span style="margin-left:8px;"></span>165                       `endif
<span style="margin-left:8px;"></span>166                     
<span style="margin-left:8px;"></span>167        1/1              uvm_config_db#(virtual svt_spi_if)::set(uvm_root::get(), &quot;uvm_test_top.env.spi_agnt&quot;, &quot;vif&quot;, svt_spi_vif_inst);
<span style="margin-left:8px;"></span>168                         /** Set the reset interface on the virtual sequencer */
<span style="margin-left:8px;"></span>169        1/1              uvm_config_db#(virtual spi_reset_if.spi_reset_modport)::set(uvm_root::get(), &quot;uvm_test_top.env.spi_virt_sqncr&quot;,
<span style="margin-left:8px;"></span>170                                      &quot;reset_mp&quot;, spi_reset_if.spi_reset_modport);
<span style="margin-left:8px;"></span>171                         /** Set the object for the sub-components to set, control and fetch bus simulation cycle value  */
<span style="margin-left:8px;"></span>172                         //uvm_config_db#(spi_bus_clock_generator)::set(uvm_root::get(),&quot;uvm_test_top&quot;,&quot;spi_bus_clk_generator_obj&quot;,spi_bus_clk_generator_obj);
<span style="margin-left:8px;"></span>173                         //uvm_config_db#(spi_bus_clock_generator)::set(uvm_root::get(),&quot;uvm_test_top.*&quot;,&quot;spi_bus_clk_generator_obj&quot;,spi_bus_clk_generator_obj);
<span style="margin-left:8px;"></span>174                                  
<span style="margin-left:8px;"></span>175        1/1              run_test();
<span style="margin-left:8px;"></span>176                       end
<span style="margin-left:8px;"></span>177                     
<span style="margin-left:8px;"></span>178        1/1            initial $timeformat(-9, 1, &quot;ns&quot;, 4);
<span style="margin-left:8px;"></span>179                     
<span style="margin-left:8px;"></span>180                     `ifndef BCPU_BFM_INCLUDE  
<span style="margin-left:8px;"></span>181                       bcpu_mem_init bcpu_mem_init ();
<span style="margin-left:8px;"></span>182                     `endif
<span style="margin-left:8px;"></span>183                     
<span style="margin-left:8px;"></span>184                       `include &quot;config_ss_sys_intf_inc.sv&quot;
<span style="margin-left:8px;"></span>185                     
<span style="margin-left:8px;"></span>186                       //`include &quot;config_ss_periph_intf_inc.sv&quot;
<span style="margin-left:8px;"></span>187                       wire uart0tx_uaert1rx;
<span style="margin-left:8px;"></span>188                     
<span style="margin-left:8px;"></span>189                       pll pll_model (
<span style="margin-left:8px;"></span>190                     	.fref       (config_ss_env_intf.rs_pll_intf.fref          ),
<span style="margin-left:8px;"></span>191                     	.rst_por    (config_ss_env_intf.rs_pll_intf.rst_por       ),
<span style="margin-left:8px;"></span>192                     	//input logic [5:0] refdiv ( ), // 4’b0011=divide-by-4
<span style="margin-left:8px;"></span>193                     	.postdiv0   (config_ss_env_intf.rs_pll_intf.ctl_postdiv0  ), // 4’b0011=divide-by-4
<span style="margin-left:8px;"></span>194                     	.postdiv1   (config_ss_env_intf.rs_pll_intf.ctl_postdiv1  ),
<span style="margin-left:8px;"></span>195                     	.postdiv2   ('0 ),
<span style="margin-left:8px;"></span>196                     	.postdiv3   ('0 ),
<span style="margin-left:8px;"></span>197                     	.fbdiv      (config_ss_env_intf.rs_pll_intf.ctl_fbdiv     ), // 2’b11=divide-by-12 2’b10=divide-by-8 2’b01=divide-by-6 2’b00=divide-by-4
<span style="margin-left:8px;"></span>198                     
<span style="margin-left:8px;"></span>199                     	.fouten     (config_ss_env_intf.rs_pll_intf.ctl_fouten    ),
<span style="margin-left:8px;"></span>200                     	.fout       (config_ss_env_intf.rs_pll_intf.clk_fout      ),
<span style="margin-left:8px;"></span>201                     
<span style="margin-left:8px;"></span>202                     	//.foutvco    (config_ss_env_intf.rs_pll_intf.ctl_foutvcobyp), // AI: ND: ask design team about this signal ??
<span style="margin-left:8px;"></span>203                     	.foutvcoen  (config_ss_env_intf.rs_pll_intf.ctl_foutvcoen ),
<span style="margin-left:8px;"></span>204                     	.lock       (config_ss_env_intf.rs_pll_intf.status_lock   ),
<span style="margin-left:8px;"></span>205                     	.pllen      (config_ss_env_intf.rs_pll_intf.ctl_pllen     ) // 0 - FREF bypassed to all Outputs                                         ( except FOUTVCO) ( ) 1 -&gt;Entire PLL is enabled
<span style="margin-left:8px;"></span>206                       );
<span style="margin-left:8px;"></span>207                       soc_ss DUT (
<span style="margin-left:8px;"></span>208                         .clk_sel0                   (bit'(config_ss_env_intf.clk_sel[0])),
<span style="margin-left:8px;"></span>209                         .clk_sel1                   (bit'(config_ss_env_intf.clk_sel[1])),
<span style="margin-left:8px;"></span>210                         .clk_osc                    (config_ss_env_intf.clk_osc_intf.clock),
<span style="margin-left:8px;"></span>211                         .clk_xtal_ref               (config_ss_env_intf.rs_pll_intf.fref),
<span style="margin-left:8px;"></span>212                         .rst_n_poweron              (config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>213                       `ifdef BYPASS_PLL
<span style="margin-left:8px;"></span>214                           .clk_soc_pll0           (clk_0), //(config_ss_env_intf.rs_pll_intf.clk_fout[3]),
<span style="margin-left:8px;"></span>215                           .clk_soc_pll1           (clk_1), //(config_ss_env_intf.rs_pll_intf.clk_fout[1]),
<span style="margin-left:8px;"></span>216                       `else
<span style="margin-left:8px;"></span>217                           .clk_soc_pll0           (config_ss_env_intf.rs_pll_intf.clk_fout[0]),
<span style="margin-left:8px;"></span>218                           .clk_soc_pll1           (config_ss_env_intf.rs_pll_intf.clk_fout[1]),
<span style="margin-left:8px;"></span>219                       `endif
<span style="margin-left:8px;"></span>220                           // input FPGA clocks
<span style="margin-left:8px;"></span>221                           .clk_fpga0              (config_ss_env_intf.clk_fpga0_intf.clock),
<span style="margin-left:8px;"></span>222                           .clk_fpga1              (config_ss_env_intf.clk_fpga1_intf.clock),
<span style="margin-left:8px;"></span>223                           .clk_fpga_s             (config_ss_env_intf.clk_fpga_s_intf.clock),
<span style="margin-left:8px;"></span>224                           //
<span style="margin-left:8px;"></span>225                           .test_mode              (config_ss_env_intf.test_mode),
<span style="margin-left:8px;"></span>226                           // pll control signals
<span style="margin-left:8px;"></span>227                           .soc_pll_ctl_dacen         (config_ss_env_intf.rs_pll_intf.ctl_dacen),
<span style="margin-left:8px;"></span>228                           .soc_pll_ctl_dskewcalbyp   (config_ss_env_intf.rs_pll_intf.ctl_dskewcalbyp ),
<span style="margin-left:8px;"></span>229                           .soc_pll_ctl_dskewcalcnt   (config_ss_env_intf.rs_pll_intf.ctl_dskewcalcnt ),
<span style="margin-left:8px;"></span>230                           .soc_pll_ctl_dskewcalen    (config_ss_env_intf.rs_pll_intf.ctl_dskewcalen  ),
<span style="margin-left:8px;"></span>231                           .soc_pll_ctl_dskewcalin    (config_ss_env_intf.rs_pll_intf.ctl_dskewcalin  ),
<span style="margin-left:8px;"></span>232                           .soc_pll_ctl_dskewfastcal  (config_ss_env_intf.rs_pll_intf.ctl_dskewfastcal),
<span style="margin-left:8px;"></span>233                           .soc_pll_ctl_dsmen         (config_ss_env_intf.rs_pll_intf.ctl_dsmen       ),
<span style="margin-left:8px;"></span>234                           .soc_pll_ctl_pllen         (config_ss_env_intf.rs_pll_intf.ctl_pllen       ),
<span style="margin-left:8px;"></span>235                           .soc_pll_ctl_fouten        (config_ss_env_intf.rs_pll_intf.ctl_fouten      ),
<span style="margin-left:8px;"></span>236                           .soc_pll_ctl_foutvcobyp    (config_ss_env_intf.rs_pll_intf.ctl_foutvcobyp  ),
<span style="margin-left:8px;"></span>237                           .soc_pll_ctl_foutvcoen     (config_ss_env_intf.rs_pll_intf.ctl_foutvcoen   ),
<span style="margin-left:8px;"></span>238                           .soc_pll_ctl_refdiv        (config_ss_env_intf.rs_pll_intf.ctl_refdiv      ),
<span style="margin-left:8px;"></span>239                           .soc_pll_ctl_frac          (config_ss_env_intf.rs_pll_intf.ctl_frac        ),
<span style="margin-left:8px;"></span>240                           .soc_pll_ctl_postdiv0      (config_ss_env_intf.rs_pll_intf.ctl_postdiv0    ),
<span style="margin-left:8px;"></span>241                           .soc_pll_ctl_postdiv1      (config_ss_env_intf.rs_pll_intf.ctl_postdiv1    ),
<span style="margin-left:8px;"></span>242                           .soc_pll_ctl_fbdiv         (config_ss_env_intf.rs_pll_intf.ctl_fbdiv       ),
<span style="margin-left:8px;"></span>243                           // pll status signals
<span style="margin-left:8px;"></span>244                           .soc_pll_status_dskewcalout (config_ss_env_intf.rs_pll_intf.status_dskewcalout ),
<span style="margin-left:8px;"></span>245                           .soc_pll_status_dskewcallock(config_ss_env_intf.rs_pll_intf.status_dskewcallock),
<span style="margin-left:8px;"></span>246                     `ifdef BYPASS_PLL
<span style="margin-left:8px;"></span>247                           .soc_pll_status_lock        (aresetn),
<span style="margin-left:8px;"></span>248                     `else
<span style="margin-left:8px;"></span>249                           .soc_pll_status_lock        (config_ss_env_intf.rs_pll_intf.status_lock        ),
<span style="margin-left:8px;"></span>250                     `endif
<span style="margin-left:8px;"></span>251                           // UART0 interface signals
<span style="margin-left:8px;"></span>252                           .uart0_sout                 (uart0tx_uaert1rx),
<span style="margin-left:8px;"></span>253                           .uart0_sin                  ( '0 ),
<span style="margin-left:8px;"></span>254                           .uart0_ctsn                 ( '0 ),
<span style="margin-left:8px;"></span>255                           .uart0_rtsn                 ( ),
<span style="margin-left:8px;"></span>256                           // UART1 interface signals
<span style="margin-left:8px;"></span>257                           .uart1_sout                 ( ),
<span style="margin-left:8px;"></span>258                           .uart1_sin                  ( uart0tx_uaert1rx ),
<span style="margin-left:8px;"></span>259                           .uart1_ctsn                 ( '0 ),
<span style="margin-left:8px;"></span>260                           .uart1_rtsn                 ( ),
<span style="margin-left:8px;"></span>261                           // I2C interface signals
<span style="margin-left:8px;"></span>262                           .scl_o                      ( ),
<span style="margin-left:8px;"></span>263                           .sda_o                      ( ),
<span style="margin-left:8px;"></span>264                           .scl_i                      ( '0 ),
<span style="margin-left:8px;"></span>265                           .sda_i                      ( '0 ),
<span style="margin-left:8px;"></span>266                           // QSPI interface signals
<span style="margin-left:8px;"></span>267                           .spi_cs_n_in                ( '0 ),
<span style="margin-left:8px;"></span>268                           .spi_hold_n_in              ( '0 ),
<span style="margin-left:8px;"></span>269                           .spi_hold_n_oe              ( ),
<span style="margin-left:8px;"></span>270                           .spi_hold_n_out             ( ),
<span style="margin-left:8px;"></span>271                           .spi_wp_n_in                ( '0 ),
<span style="margin-left:8px;"></span>272                           .spi_wp_n_oe                ( ),
<span style="margin-left:8px;"></span>273                           .spi_wp_n_out               ( ),
<span style="margin-left:8px;"></span>274                           .spi_clk_in                 ( '0 ),
<span style="margin-left:8px;"></span>275                           .spi_clk_oe                 ( ),
<span style="margin-left:8px;"></span>276                           .spi_clk_out                (svt_spi_vif_inst.sclk),//spi_clk_out_soc_ss),
<span style="margin-left:8px;"></span>277                           .spi_cs_n_oe                ( ),
<span style="margin-left:8px;"></span>278                           .spi_cs_n_out               (svt_spi_vif_inst.ss_n[0]),
<span style="margin-left:8px;"></span>279                           .spi_miso_in                ( '0 ),
<span style="margin-left:8px;"></span>280                           .spi_miso_oe                ( ),
<span style="margin-left:8px;"></span>281                           .spi_miso_out               ( ),
<span style="margin-left:8px;"></span>282                           .spi_mosi_in                ( '0 ),
<span style="margin-left:8px;"></span>283                           .spi_mosi_oe                ( ),
<span style="margin-left:8px;"></span>284                           .spi_mosi_out               (svt_spi_vif_inst.mosi[0]),
<span style="margin-left:8px;"></span>285                           // GPIO interface signals
<span style="margin-left:8px;"></span>286                           .gpio_pulldown              ( ),
<span style="margin-left:8px;"></span>287                           .gpio_pullup                ( ),
<span style="margin-left:8px;"></span>288                           .gpio_oe                    ( ),
<span style="margin-left:8px;"></span>289                           .gpio_out                   ( ),
<span style="margin-left:8px;"></span>290                           .gpio_in                    ( '0 ),
<span style="margin-left:8px;"></span>291                           // GPT interface signals
<span style="margin-left:8px;"></span>292                           .ch0_pwm                    ( ),
<span style="margin-left:8px;"></span>293                           .ch0_pwmoe                  ( ),
<span style="margin-left:8px;"></span>294                           .ch1_pwm                    ( ),
<span style="margin-left:8px;"></span>295                           .ch1_pwmoe                  ( ),
<span style="margin-left:8px;"></span>296                           .ch2_pwm                    ( ),
<span style="margin-left:8px;"></span>297                           .ch2_pwmoe                  ( ),
<span style="margin-left:8px;"></span>298                           .ch3_pwm                    ( ),
<span style="margin-left:8px;"></span>299                           .ch3_pwmoe                  ( ),
<span style="margin-left:8px;"></span>300                           .pit_pause                  ( '0 ),
<span style="margin-left:8px;"></span>301                           // GbE interface signals
<span style="margin-left:8px;"></span>302                           .rgmii_txd                  ( ),
<span style="margin-left:8px;"></span>303                           .rgmii_tx_ctl               ( ),
<span style="margin-left:8px;"></span>304                           .rgmii_rxd                  ( '0 ),
<span style="margin-left:8px;"></span>305                           .rgmii_rx_ctl               ( '0 ),
<span style="margin-left:8px;"></span>306                           .rgmii_rxc                  ( '0 ),
<span style="margin-left:8px;"></span>307                           .mdio_mdc                   ( ),
<span style="margin-left:8px;"></span>308                           .mdio_data                  (),
<span style="margin-left:8px;"></span>309                           // USB interface signals
<span style="margin-left:8px;"></span>310                           .usb_dp                     (),
<span style="margin-left:8px;"></span>311                           .usb_dn                     (),
<span style="margin-left:8px;"></span>312                           .usb_xtal_in                ( '0 ),
<span style="margin-left:8px;"></span>313                           .usb_xtal_out               ( ),
<span style="margin-left:8px;"></span>314                           // FCB interface signals
<span style="margin-left:8px;"></span>315                           .fcb_out                    ( ),
<span style="margin-left:8px;"></span>316                           // JTAG intf
<span style="margin-left:8px;"></span>317                           .jtag_control (),
<span style="margin-left:8px;"></span>318                           .acpu_jtag_tck (0),
<span style="margin-left:8px;"></span>319                           .acpu_jtag_tdi (0),
<span style="margin-left:8px;"></span>320                           .acpu_jtag_tdo (),
<span style="margin-left:8px;"></span>321                           .acpu_jtag_tms (),
<span style="margin-left:8px;"></span>322                           .bcpu_jtag_tck (0),
<span style="margin-left:8px;"></span>323                           .bcpu_jtag_tdi (0),
<span style="margin-left:8px;"></span>324                           .bcpu_jtag_tdo (),
<span style="margin-left:8px;"></span>325                           .bcpu_jtag_tms (),
<span style="margin-left:8px;"></span>326                         // ATB interface
<span style="margin-left:8px;"></span>327                         .atclk                      ( '0 ),
<span style="margin-left:8px;"></span>328                         .atclken                    ( '0 ),
<span style="margin-left:8px;"></span>329                         .atresetn                   ( '0 ),
<span style="margin-left:8px;"></span>330                         .atbytes                    ( ),
<span style="margin-left:8px;"></span>331                         .atdata                     ( ),
<span style="margin-left:8px;"></span>332                         .atid                       ( ),
<span style="margin-left:8px;"></span>333                         .atready                    ( '0 ),
<span style="margin-left:8px;"></span>334                         .atvalid                    ( ),
<span style="margin-left:8px;"></span>335                         .afvalid                    ( '0 ),
<span style="margin-left:8px;"></span>336                         .afready                    ( ),
<span style="margin-left:8px;"></span>337                         // DDR interface
<span style="margin-left:8px;"></span>338                         .mem_a                      ( ),
<span style="margin-left:8px;"></span>339                         .mem_act_n                  ( ),
<span style="margin-left:8px;"></span>340                         .mem_ba                     ( ),
<span style="margin-left:8px;"></span>341                         .mem_bg                     ( ),
<span style="margin-left:8px;"></span>342                         .mem_cke                    ( ),
<span style="margin-left:8px;"></span>343                         .mem_clk                    ( ),
<span style="margin-left:8px;"></span>344                         .mem_clk_n                  ( ),
<span style="margin-left:8px;"></span>345                         .mem_cs                     ( ),
<span style="margin-left:8px;"></span>346                         .mem_odt                    ( ),
<span style="margin-left:8px;"></span>347                         .mem_reset_n                ( ),
<span style="margin-left:8px;"></span>348                         .dm                   (   )     ,
<span style="margin-left:8px;"></span>349                         .dq                   (   )     ,
<span style="margin-left:8px;"></span>350                         .dqs                  (   )     ,
<span style="margin-left:8px;"></span>351                         .dqs_n                (   )     ,
<span style="margin-left:8px;"></span>352                         // FPGA signals
<span style="margin-left:8px;"></span>353                         //interrupts
<span style="margin-left:8px;"></span>354                         .fpga_irq_src               ( '0 ),
<span style="margin-left:8px;"></span>355                         .fpga_irq_set               ( ),
<span style="margin-left:8px;"></span>356                         // DMA request/acknowledge pairs for FPGA hardware handshake
<span style="margin-left:8px;"></span>357                         .dma_req_fpga               ( '0 ),
<span style="margin-left:8px;"></span>358                         .dma_ack_fpga               ( ),
<span style="margin-left:8px;"></span>359                         // FPGA AHB Slave
<span style="margin-left:8px;"></span>360                         .fpga_ahb_s0_haddr          ( ),
<span style="margin-left:8px;"></span>361                         .fpga_ahb_s0_hburst         ( ),
<span style="margin-left:8px;"></span>362                         .fpga_ahb_s0_hmastlock      ( ),
<span style="margin-left:8px;"></span>363                         .fpga_ahb_s0_hprot          ( ),
<span style="margin-left:8px;"></span>364                         .fpga_ahb_s0_hrdata         ( '0 ),
<span style="margin-left:8px;"></span>365                         .fpga_ahb_s0_hready         ( '0 ),
<span style="margin-left:8px;"></span>366                         .fpga_ahb_s0_hresp          ( '0 ),
<span style="margin-left:8px;"></span>367                         .fpga_ahb_s0_hsel           ( ),
<span style="margin-left:8px;"></span>368                         .fpga_ahb_s0_hsize          ( ),
<span style="margin-left:8px;"></span>369                         .fpga_ahb_s0_htrans         ( ),
<span style="margin-left:8px;"></span>370                         .fpga_ahb_s0_hwbe           ( ),
<span style="margin-left:8px;"></span>371                         .fpga_ahb_s0_hwdata         ( ),
<span style="margin-left:8px;"></span>372                         .fpga_ahb_s0_hwrite         ( ),
<span style="margin-left:8px;"></span>373                         // FPGA AXI Master 0
<span style="margin-left:8px;"></span>374                         .fpga_axi_m0_ar_addr        ( '0 ),
<span style="margin-left:8px;"></span>375                         .fpga_axi_m0_ar_burst       ( '0 ),
<span style="margin-left:8px;"></span>376                         .fpga_axi_m0_ar_cache       ( '0 ),
<span style="margin-left:8px;"></span>377                         .fpga_axi_m0_ar_id          ( '0 ),
<span style="margin-left:8px;"></span>378                         .fpga_axi_m0_ar_len         ( '0 ),
<span style="margin-left:8px;"></span>379                         .fpga_axi_m0_ar_lock        ( '0 ),
<span style="margin-left:8px;"></span>380                         .fpga_axi_m0_ar_prot        ( '0 ),
<span style="margin-left:8px;"></span>381                         .fpga_axi_m0_ar_ready       ( ),
<span style="margin-left:8px;"></span>382                         .fpga_axi_m0_ar_size        ( '0 ),
<span style="margin-left:8px;"></span>383                         .fpga_axi_m0_ar_valid       ( '0 ),
<span style="margin-left:8px;"></span>384                         .fpga_axi_m0_aw_addr        ( '0 ),
<span style="margin-left:8px;"></span>385                         .fpga_axi_m0_aw_burst       ( '0 ),
<span style="margin-left:8px;"></span>386                         .fpga_axi_m0_aw_cache       ( '0 ),
<span style="margin-left:8px;"></span>387                         .fpga_axi_m0_aw_id          ( '0 ),
<span style="margin-left:8px;"></span>388                         .fpga_axi_m0_aw_len         ( '0 ),
<span style="margin-left:8px;"></span>389                         .fpga_axi_m0_aw_lock        ( '0 ),
<span style="margin-left:8px;"></span>390                         .fpga_axi_m0_aw_prot        ( '0 ),
<span style="margin-left:8px;"></span>391                         .fpga_axi_m0_aw_ready       ( ),
<span style="margin-left:8px;"></span>392                         .fpga_axi_m0_aw_size        ( '0 ),
<span style="margin-left:8px;"></span>393                         .fpga_axi_m0_aw_valid       ( '0 ),
<span style="margin-left:8px;"></span>394                         .fpga_axi_m0_b_id           ( ),
<span style="margin-left:8px;"></span>395                         .fpga_axi_m0_b_ready        ( '0 ),
<span style="margin-left:8px;"></span>396                         .fpga_axi_m0_b_resp         ( ),
<span style="margin-left:8px;"></span>397                         .fpga_axi_m0_b_valid        ( ),
<span style="margin-left:8px;"></span>398                         .fpga_axi_m0_r_data         ( ),
<span style="margin-left:8px;"></span>399                         .fpga_axi_m0_r_id           ( ),
<span style="margin-left:8px;"></span>400                         .fpga_axi_m0_r_last         ( ),
<span style="margin-left:8px;"></span>401                         .fpga_axi_m0_r_ready        ( '0 ),
<span style="margin-left:8px;"></span>402                         .fpga_axi_m0_r_resp         ( ),
<span style="margin-left:8px;"></span>403                         .fpga_axi_m0_r_valid        ( ),
<span style="margin-left:8px;"></span>404                         .fpga_axi_m0_w_data         ( '0 ),
<span style="margin-left:8px;"></span>405                         .fpga_axi_m0_w_last         ( '0 ),
<span style="margin-left:8px;"></span>406                         .fpga_axi_m0_w_ready        ( ),
<span style="margin-left:8px;"></span>407                         .fpga_axi_m0_w_strb         ( '0 ),
<span style="margin-left:8px;"></span>408                         .fpga_axi_m0_w_valid        ( '0 ),
<span style="margin-left:8px;"></span>409                         // FPGA AXI Master 0
<span style="margin-left:8px;"></span>410                         .fpga_axi_m1_ar_addr        ( '0 ),
<span style="margin-left:8px;"></span>411                         .fpga_axi_m1_ar_burst       ( '0 ),
<span style="margin-left:8px;"></span>412                         .fpga_axi_m1_ar_cache       ( '0 ),
<span style="margin-left:8px;"></span>413                         .fpga_axi_m1_ar_id          ( '0 ),
<span style="margin-left:8px;"></span>414                         .fpga_axi_m1_ar_len         ( '0 ),
<span style="margin-left:8px;"></span>415                         .fpga_axi_m1_ar_lock        ( '0 ),
<span style="margin-left:8px;"></span>416                         .fpga_axi_m1_ar_prot        ( '0 ),
<span style="margin-left:8px;"></span>417                         .fpga_axi_m1_ar_ready       ( ),
<span style="margin-left:8px;"></span>418                         .fpga_axi_m1_ar_size        ( '0 ),
<span style="margin-left:8px;"></span>419                         .fpga_axi_m1_ar_valid       ( '0 ),
<span style="margin-left:8px;"></span>420                         .fpga_axi_m1_aw_addr        ( '0 ),
<span style="margin-left:8px;"></span>421                         .fpga_axi_m1_aw_burst       ( '0 ),
<span style="margin-left:8px;"></span>422                         .fpga_axi_m1_aw_cache       ( '0 ),
<span style="margin-left:8px;"></span>423                         .fpga_axi_m1_aw_id          ( '0 ),
<span style="margin-left:8px;"></span>424                         .fpga_axi_m1_aw_len         ( '0 ),
<span style="margin-left:8px;"></span>425                         .fpga_axi_m1_aw_lock        ( '0 ),
<span style="margin-left:8px;"></span>426                         .fpga_axi_m1_aw_prot        ( '0 ),
<span style="margin-left:8px;"></span>427                         .fpga_axi_m1_aw_ready       ( ),
<span style="margin-left:8px;"></span>428                         .fpga_axi_m1_aw_size        ( '0 ),
<span style="margin-left:8px;"></span>429                         .fpga_axi_m1_aw_valid       ( '0 ),
<span style="margin-left:8px;"></span>430                         .fpga_axi_m1_b_id           ( ),
<span style="margin-left:8px;"></span>431                         .fpga_axi_m1_b_ready        ( '0 ),
<span style="margin-left:8px;"></span>432                         .fpga_axi_m1_b_resp         ( ),
<span style="margin-left:8px;"></span>433                         .fpga_axi_m1_b_valid        ( ),
<span style="margin-left:8px;"></span>434                         .fpga_axi_m1_r_data         ( ),
<span style="margin-left:8px;"></span>435                         .fpga_axi_m1_r_id           ( ),
<span style="margin-left:8px;"></span>436                         .fpga_axi_m1_r_last         ( ),
<span style="margin-left:8px;"></span>437                         .fpga_axi_m1_r_ready        ( '0 ),
<span style="margin-left:8px;"></span>438                         .fpga_axi_m1_r_resp         ( ),
<span style="margin-left:8px;"></span>439                         .fpga_axi_m1_r_valid        ( ),
<span style="margin-left:8px;"></span>440                         .fpga_axi_m1_w_data         ( '0 ),
<span style="margin-left:8px;"></span>441                         .fpga_axi_m1_w_last         ( '0 ),
<span style="margin-left:8px;"></span>442                         .fpga_axi_m1_w_ready        ( ),
<span style="margin-left:8px;"></span>443                         .fpga_axi_m1_w_strb         ( '0 ),
<span style="margin-left:8px;"></span>444                         .fpga_axi_m1_w_valid        ( '0 ),
<span style="margin-left:8px;"></span>445                         //FPGA configuration interface
<span style="margin-left:8px;"></span>446                         .clb_sel                    ( ),
<span style="margin-left:8px;"></span>447                         .pwdata                     ( ),
<span style="margin-left:8px;"></span>448                         .pready ( 0 )
<span style="margin-left:8px;"></span>449                       );
<span style="margin-left:8px;"></span>450                     
<span style="margin-left:8px;"></span>451                     
<span style="margin-left:8px;"></span>452                     initial
<span style="margin-left:8px;"></span>453                     begin
<span style="margin-left:8px;"></span>454        1/1          $dumpfile(&quot;gemini.vcd&quot;);
<span style="margin-left:8px;"></span>455        1/1          $dumpvars();
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod806.html" >config_ss_tb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">37</td>
<td class="rt">52.86 </td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">35</td>
<td class="rt">100.00</td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">2</td>
<td class="rt">5.71  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Signal Bits</td>
<td class="rt">70</td>
<td class="rt">37</td>
<td class="rt">52.86 </td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">35</td>
<td class="rt">100.00</td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">2</td>
<td class="rt">5.71  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>SystemClock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>seed[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uart0tx_uaert1rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_253040">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_config_ss_tb">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
