$date
	Sat Oct 29 03:53:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_1 $end
$var wire 8 ! data_out [7:0] $end
$var reg 1 " clk $end
$var reg 8 # data_in [7:0] $end
$var reg 1 $ rst $end
$var reg 3 % select [2:0] $end
$scope module _main $end
$var wire 1 & clk $end
$var wire 8 ' data_in [7:0] $end
$var wire 1 ( rst $end
$var wire 3 ) select [2:0] $end
$var wire 2 * tmp [1:0] $end
$var reg 8 + data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
b1 *
bx )
x(
bx '
0&
bx %
x$
bx #
0"
bx !
$end
#1
1"
1&
#2
0"
0&
1$
1(
#3
1"
1&
#4
0"
0&
b1 %
b1 )
b11001 #
b11001 '
0$
0(
#5
b1100 +
b1100 !
1"
1&
#6
0"
0&
b10 %
b10 )
b10010111 #
b10010111 '
#7
b100101 +
b100101 !
1"
1&
#8
0"
0&
b11 %
b11 )
b10110001 #
b10110001 '
#9
b10110 +
b10110 !
1"
1&
#10
0"
0&
b100 %
b100 )
b10000101 #
b10000101 '
#11
b1000 +
b1000 !
1"
1&
#12
0"
0&
b101 %
b101 )
b10010000 #
b10010000 '
#13
b100 +
b100 !
1"
1&
#14
0"
0&
#15
1"
1&
