$date
	Sat Oct 22 22:22:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#792205
b10011 !
1"
#792206
b10011 &
b10011 %
1$
#792207
0"
#792210
b111010 &
b111010 %
#792214
b11101 &
b11101 %
#792218
b1011000 &
b1011000 %
#792222
b101100 &
b101100 %
#792226
b10110 &
b10110 %
#792230
b1011 &
b1011 %
#792234
b100010 &
b100010 %
#792238
b10001 &
b10001 %
#792242
b110100 &
b110100 %
#792246
b11010 &
b11010 %
#792250
b1101 &
b1101 %
#792254
b101000 &
b101000 %
#792258
b10100 &
b10100 %
#792262
b1010 &
b1010 %
#792266
b101 &
b101 %
#792270
b10000 &
b10000 %
#792274
b1000 &
b1000 %
#792278
b100 &
b100 %
#792282
b10 &
b10 %
#792286
b1 &
1#
b1 %
#792290
b0 &
b0 %
0#
0$
#1807244
b10100 !
1"
#1807246
b10100 &
b10100 %
1$
#1807247
0"
#1807250
b1010 &
b1010 %
#1807254
b101 &
b101 %
#1807258
b10000 &
b10000 %
#1807262
b1000 &
b1000 %
#1807266
b100 &
b100 %
#1807270
b10 &
b10 %
#1807274
b1 &
b1 %
1#
#1807278
b0 &
0#
b0 %
0$
#2804719
b110 !
1"
#2804722
b110 &
b110 %
1$
#2804723
0"
#2804726
b11 &
b11 %
#2804730
b1010 &
b1010 %
#2804734
b101 &
b101 %
#2804738
b10000 &
b10000 %
#2804742
b1000 &
b1000 %
#2804746
b100 &
b100 %
#2804750
b10 &
b10 %
#2804754
b1 &
b1 %
1#
#2804758
b0 &
0#
b0 %
0$
#4500012
