INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic and Telecomunication/RTL_design/CPU design/instruction_register/instruction_register.srcs/sources_1/new/InstrunctionRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrunctionRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic and Telecomunication/RTL_design/CPU design/instruction_register/instruction_register.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
