$date
	Sun Oct 23 05:17:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#676007
b1010 !
1"
#676010
b1010 &
b1010 %
1$
#676011
0"
#676014
b101 &
b101 %
#676018
b10000 &
b10000 %
#676022
b1000 &
b1000 %
#676026
b100 &
b100 %
#676030
b10 &
b10 %
#676034
b1 &
b1 %
1#
#676038
b0 &
0#
b0 %
0$
#1769475
b100 !
1"
#1769478
b100 &
b100 %
1$
#1769479
0"
#1769482
b10 &
b10 %
#1769486
b1 &
1#
b1 %
#1769490
b0 &
b0 %
0#
0$
#2704033
b110 !
1"
#2704034
b110 &
b110 %
1$
#2704035
0"
#2704038
b11 &
b11 %
#2704042
b1010 &
b1010 %
#2704046
b101 &
b101 %
#2704050
b10000 &
b10000 %
#2704054
b1000 &
b1000 %
#2704058
b100 &
b100 %
#2704062
b10 &
b10 %
#2704066
b1 &
b1 %
1#
#2704070
b0 &
0#
b0 %
0$
#4500012
