/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [16:0] celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_1z;
  wire [19:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_37z;
  reg [16:0] celloutsig_0_3z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [21:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  reg [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  reg [13:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = ~(celloutsig_0_27z | celloutsig_0_14z[4]);
  assign celloutsig_0_48z = ~((celloutsig_0_15z[8] | celloutsig_0_37z) & celloutsig_0_30z);
  assign celloutsig_0_49z = ~((celloutsig_0_48z | celloutsig_0_25z[0]) & celloutsig_0_11z);
  assign celloutsig_0_12z = ~((celloutsig_0_2z | celloutsig_0_10z[11]) & celloutsig_0_7z[2]);
  assign celloutsig_0_21z = ~((celloutsig_0_2z | celloutsig_0_11z) & celloutsig_0_6z);
  assign celloutsig_1_5z = ~(celloutsig_1_4z[3] ^ in_data[159]);
  assign celloutsig_1_10z = ~(celloutsig_1_9z[8] ^ celloutsig_1_5z);
  assign celloutsig_1_15z = ~(celloutsig_1_7z[2] ^ celloutsig_1_6z[8]);
  assign celloutsig_1_7z = { celloutsig_1_2z[1:0], celloutsig_1_5z } & celloutsig_1_0z[4:2];
  assign celloutsig_0_15z = { celloutsig_0_7z[11:3], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_11z } & celloutsig_0_7z[17:3];
  assign celloutsig_0_6z = celloutsig_0_3z[9:3] === { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_8z = { in_data[76:67], celloutsig_0_6z } >= { celloutsig_0_1z[2], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_5z = celloutsig_0_3z[15:10] <= in_data[5:0];
  assign celloutsig_1_18z = celloutsig_1_6z[4:2] <= celloutsig_1_14z[2:0];
  assign celloutsig_0_27z = { celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_2z } <= { celloutsig_0_14z[6:2], celloutsig_0_20z, celloutsig_0_13z };
  assign celloutsig_0_28z = celloutsig_0_10z[7:1] <= in_data[48:42];
  assign celloutsig_1_3z = celloutsig_1_2z[12:3] && celloutsig_1_2z[9:0];
  assign celloutsig_1_17z = celloutsig_1_2z[12:1] && { celloutsig_1_8z[12:10], celloutsig_1_0z, celloutsig_1_15z };
  assign celloutsig_0_2z = celloutsig_0_0z[8:1] && in_data[86:79];
  assign celloutsig_0_17z = ! celloutsig_0_10z[14:10];
  assign celloutsig_0_30z = ! { celloutsig_0_14z[10], celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_28z };
  assign celloutsig_1_14z = { celloutsig_1_5z, celloutsig_1_1z } % { 1'h1, celloutsig_1_1z[2:1], in_data[96] };
  assign celloutsig_1_6z = in_data[137:125] % { 1'h1, celloutsig_1_0z[6:5], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_25z = { in_data[69:68], celloutsig_0_2z } % { 1'h1, celloutsig_0_17z, in_data[0] };
  assign celloutsig_0_0z = ~ in_data[89:81];
  assign celloutsig_1_13z = ~ { celloutsig_1_9z[11:8], celloutsig_1_10z };
  assign celloutsig_0_9z = ~ { celloutsig_0_7z[18:14], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_20z = ~ { celloutsig_0_3z[3:1], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_11z = ^ celloutsig_0_7z[12:9];
  assign celloutsig_0_13z = ^ celloutsig_0_10z[15:5];
  assign celloutsig_0_16z = ^ { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_4z = in_data[58:51] << { in_data[75:71], celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_3z[12:5], celloutsig_0_0z } >> { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_1_1z = celloutsig_1_0z[3:1] - in_data[191:189];
  assign celloutsig_1_8z = { celloutsig_1_1z[1], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z } - { celloutsig_1_6z[10:2], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_10z = in_data[72:57] - celloutsig_0_3z[15:0];
  assign celloutsig_1_0z = in_data[148:141] ~^ in_data[123:116];
  assign celloutsig_0_7z = { in_data[50:35], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z } ~^ in_data[43:22];
  assign celloutsig_1_19z = celloutsig_1_13z ^ { celloutsig_1_17z, celloutsig_1_14z };
  assign celloutsig_0_1z = in_data[13:11] ^ celloutsig_0_0z[7:5];
  always_latch
    if (clkin_data[96]) celloutsig_1_2z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_1_2z = in_data[163:151];
  always_latch
    if (!clkin_data[96]) celloutsig_1_9z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_1_9z = { celloutsig_1_8z[10:0], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z };
  always_latch
    if (clkin_data[64]) celloutsig_0_3z = 17'h00000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_3z = { in_data[44:37], celloutsig_0_0z };
  assign celloutsig_1_4z[5:1] = { celloutsig_1_2z[10:9], celloutsig_1_1z } ^ in_data[147:143];
  assign celloutsig_1_4z[0] = 1'h0;
  assign { out_data[128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
