--- |
  ; ModuleID = 'dummy.ll'
...
---
name:            glist_tail
alignment:       2
exposesReturnsTwice: false
hasInlineAsm:    false
isSSA:           true
tracksRegLiveness: true
tracksSubRegLiveness: false
registers:       
  - { id: 0, class: gpr32 }
  - { id: 1, class: gpr32 }
  - { id: 2, class: gpr32 }
  - { id: 3, class: gpr32 }
  - { id: 4, class: gpr32 }
liveins:         
  - { reg: '%a0', virtual-reg: '%3' }
frameInfo:       
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       0
  offsetAdjustment: 0
  maxAlignment:    1
  adjustsStack:    false
  hasCalls:        false
  maxCallFrameSize: 0
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
body:             |
  bb.0 (%ir-block.0, freq 12):
    successors: %bb.2..loopexit(37), %bb.3(62)
    liveins: %a0
  
    %3 = COPY %a0
    %4 = ADDiu %zero, 0
    BEQ %3, %zero, %bb.2..loopexit, implicit-def %at
  
  bb.3 (freq 8):
    successors: %bb.1..preheader(100)
  
  
  bb.1..preheader (freq 255):
    successors: %bb.2..loopexit(3), %bb.1..preheader(96)
  
    %0 = PHI %3, %bb.3, %1, %bb.1..preheader
    %1 = LW %0, 8, <0x2a7b6f0> = !{!"unison-memory-partition", i32 0} :: (load 4 from %ir.2, align 8)
    BNE %1, %zero, %bb.1..preheader, implicit-def dead %at
    B %bb.2..loopexit, implicit-def dead %at
  
  bb.2..loopexit (freq 12):
    liveouts: %v0
  
    %2 = PHI %4, %bb.0, %0, %bb.1..preheader
    %v0 = COPY %2
    RetRA implicit %v0

...
---
unison-test-mir-version: null
unison-test-target: Mips
unison-test-goal:
- speed
unison-test-expected-cost:
- 99
unison-test-function: null
unison-test-expected-proven: true
unison-test-strictly-better: null
unison-test-expected-has-solution: false
...
