# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1860 3.2e-05 2048 150 1910 601856 70.9305 56.2027 3705.45 1676.09 5508.79 5508.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1860 3.2e-05 2048 150 1910 601632 70.9716 56.1705 4337.16 1675.04 6139.46 6139.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1860 3.2e-05 2048 150 1910 601600 70.7908 56.1207 4529.13 1677.01 6333.17 6333.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1860 3.2e-05 2048 150 1910 601728 70.6734 56.0088 4224.54 1675.79 6027.14 6027.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1860 3.2e-05 2048 150 1910 601600 71.2276 56.2472 4282.72 1676.24 6086.55 6086.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1860 3.2e-05 2048 150 1910 601664 70.7821 56.0783 4387.06 1674.86 6188.89 6188.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1860 3.2e-05 2048 150 1910 601440 70.9438 56.2421 4410.72 1676.72 6214.74 6214.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1860 3.2e-05 2048 150 1910 601600 70.7412 56.1459 4268.76 1675.34 6071.1 6071.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1860 3.2e-05 2048 150 1910 601344 70.7516 55.9918 4296.49 1675.06 6098.41 6098.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1860 3.2e-05 2048 150 1910 601600 70.8605 56.1358 4601.24 1677.59 6405.95 6406.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1860 3.2e-05 2048 150 1910 601088 70.6536 55.9975 5379.02 1677.16 7182.95 7183.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1860 3.2e-05 2048 150 1905 601984 70.9058 56.2287 3715.08 1676.01 5518.35 5518.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1860 3.2e-05 2048 150 1905 602080 71.1825 56.1864 3757.73 1677.42 5562.63 5562.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1860 3.2e-05 2048 150 1905 601920 71.1114 56.1114 3732.98 1675.69 5536.01 5536.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1860 3.2e-05 2048 150 1905 601888 71.1513 56.1869 3822.03 1692.07 5641.56 5641.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1860 3.2e-05 2048 150 1905 601856 70.854 56.0776 3822.67 1676.08 5625.79 5625.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1860 3.2e-05 2048 150 1905 601632 70.9018 56.1682 4429.35 1676.64 6233.18 6233.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1860 3.2e-05 2048 150 1905 601600 70.7605 56.1482 4325.27 1675.45 6127.74 6127.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1860 3.2e-05 2048 150 1905 601728 70.5943 56.0219 4608.45 1677.47 6412.66 6412.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1860 3.2e-05 2048 150 1905 601600 71.0569 56.1667 4567.95 1675.86 6371.16 6371.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1860 3.2e-05 2048 150 1905 601664 70.7179 56.1396 4606.82 1676.42 6410.21 6410.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1860 3.2e-05 2048 150 1905 601440 70.8856 56.1254 4525.8 1676.68 6329.62 6329.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1860 3.2e-05 2048 150 1905 601600 70.6759 55.9985 4340.87 1677.2 6144.86 6144.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1860 3.2e-05 2048 150 1905 601344 70.6807 56.2937 5058.59 1676.26 6861.95 6862.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1860 3.2e-05 2048 150 1905 601600 70.8568 56.1357 5081.26 1677.8 6886.17 6886.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1860 3.2e-05 2048 150 1905 601088 70.6503 56.198 4637.83 1676.13 6440.93 6441.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1860 3.2e-05 2048 150 1920 601984 70.8584 56.0456 3535.34 1676.26 5338.62 5338.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1860 3.2e-05 2048 150 1920 601920 71.0634 56.1541 3979.17 1677.77 5784.27 5784.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1860 3.2e-05 2048 150 1920 601728 70.9788 56.105 3704.45 1676.9 5508.55 5508.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1860 3.2e-05 2048 150 1920 601664 71.0964 56.1016 3751.92 1676.85 5556.08 5556.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1860 3.2e-05 2048 150 1920 601856 70.8158 56.0296 3716.1 1677.5 5520.56 5520.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1860 3.2e-05 2048 150 1920 601632 70.8296 56.1283 4670.29 1675.82 6473.18 6473.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1860 3.2e-05 2048 150 1920 601344 70.7138 56.0479 3247.8 1676.35 5051.03 5051.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1860 3.2e-05 2048 150 1920 601600 70.7084 56.0873 4500.08 1676.85 6303.84 6303.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1860 3.2e-05 2048 150 1920 601600 70.5597 55.9866 3147.36 1677.08 4951.1 4951.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1860 3.2e-05 2048 150 1920 601728 70.5964 55.9828 4218.71 1677.05 6022.46 6022.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1860 3.2e-05 2048 150 1920 601344 70.63 56.1241 2999.23 1676.23 4802.33 4802.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1860 3.2e-05 2048 150 1920 601600 71.0423 56.1687 4405.57 1675.94 6208.84 6208.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1860 3.2e-05 2048 150 1920 601600 70.8925 56.277 3105.02 1677.81 4910.12 4910.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1860 3.2e-05 2048 150 1920 601216 70.6867 56.1695 5598.03 1676.57 7401.57 7401.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1860 3.2e-05 2048 150 1920 601216 70.5623 56.2208 3646.49 1675.81 5449.19 5449.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1860 3.2e-05 2048 150 1920 601440 70.843 56.2258 5358.67 1675.12 7160.98 7161.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1860 3.2e-05 2048 150 1920 600960 70.6747 56.1744 3627.34 1674.15 5428.46 5428.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1860 3.2e-05 2048 150 1920 601600 70.6346 56.0063 5203.83 1677.16 7007.75 7007.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1860 3.2e-05 2048 150 1920 601088 70.5966 56.0527 3501.17 1677.5 5305.43 5305.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1860 3.2e-05 2048 150 1920 601344 70.6765 56.0542 4576.44 1675.06 6378.34 6378.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1860 3.2e-05 2048 150 1920 600576 70.712 56.0022 3200.84 1673.3 5000.97 5001.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1860 3.2e-05 2048 150 1920 601600 70.8456 56.1995 4723.35 1677.62 6528.14 6528.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1860 3.2e-05 2048 150 1920 600000 70.7836 56.0251 3379.08 1675.77 5181.78 5181.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1860 3.2e-05 2048 150 1920 601856 70.79 56.0435 3494.75 1676.01 5297.71 5297.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1860 3.2e-05 2048 150 1920 601920 71.1616 56.1746 3702.39 1675.81 5505.66 5505.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1860 3.2e-05 2048 150 1920 601728 70.9301 56.0927 3646.44 1675.71 5449.29 5449.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1860 3.2e-05 2048 150 1920 601728 70.6266 56.2048 2351.35 1676.94 4155.24 4155.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1860 3.2e-05 2048 150 1920 601664 70.9286 56.1738 4199.9 1676.81 6003.93 6004.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1860 3.2e-05 2048 150 1920 601216 70.7442 56.0783 2664.52 1675.39 4466.85 4466.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1860 3.2e-05 2048 150 1920 601856 70.6612 56.1189 3983.06 1675.85 5785.82 5785.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1860 3.2e-05 2048 150 1920 601600 70.6782 56.032 2601.72 1675.68 4404.24 4404.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1860 3.2e-05 2048 150 1920 601632 70.8806 56.1385 4485.16 1675.52 6287.81 6287.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1860 3.2e-05 2048 150 1920 601344 70.6525 56.0374 3123.53 1676.52 4926.86 4926.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1860 3.2e-05 2048 150 1920 601600 70.6608 56.1977 4243.99 1676.85 6047.83 6047.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1860 3.2e-05 2048 150 1920 601600 70.5661 56.0371 3046.16 1675.62 4848.5 4848.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1860 3.2e-05 2048 150 1920 601728 70.5728 56.1033 5445.8 1675.84 7248.43 7248.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1860 3.2e-05 2048 150 1920 601344 70.7076 55.9929 3490.21 1675.19 5292.22 5292.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1860 3.2e-05 2048 150 1920 601600 71.0429 56.1541 5351.16 1677.54 7156.01 7156.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1860 3.2e-05 2048 150 1920 601600 70.8214 56.1703 3630.56 1676.2 5433.87 5433.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1860 3.2e-05 2048 150 1920 601216 70.7091 56.0722 5251.18 1675.19 7053.26 7053.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1860 3.2e-05 2048 150 1920 601216 70.5414 55.9824 3471 1677.11 5274.75 5274.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1860 3.2e-05 2048 150 1920 601440 70.8838 56.1628 5094.63 1675.11 6896.9 6897.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1860 3.2e-05 2048 150 1920 600960 70.7666 56.0404 3281.3 1674.31 5082.55 5082.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1860 3.2e-05 2048 150 1920 601600 70.6642 56.0701 4872.61 1675.61 6675.07 6675.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1860 3.2e-05 2048 150 1920 601088 70.6745 56.0335 3286.85 1677.34 5091.01 5091.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1860 3.2e-05 2048 150 1925 601856 70.7921 56.0348 3953.66 1677.46 5758.06 5758.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1860 3.2e-05 2048 150 1925 601920 71.1387 56.1683 3555.78 1677.58 5360.79 5360.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1860 3.2e-05 2048 150 1925 601600 70.8999 56.0931 2298.11 1677.05 4102.26 4102.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1860 3.2e-05 2048 150 1925 601728 70.8608 56.2498 3780.7 1676.06 5583.99 5584.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1860 3.2e-05 2048 150 1925 601728 70.6581 56.1064 2446.16 1677.42 4250.45 4250.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1860 3.2e-05 2048 150 1925 601664 70.8426 56.1543 4063.76 1676.86 5867.74 5867.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1860 3.2e-05 2048 150 1925 601216 70.7196 56.2389 2562.86 1676.6 4366.54 4366.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1860 3.2e-05 2048 150 1925 601856 70.6685 56.0199 4155.9 1677.46 5960.17 5960.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1860 3.2e-05 2048 150 1925 601600 70.6571 56.2087 2701.96 1677.24 4506.18 4506.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1860 3.2e-05 2048 150 1925 601632 70.8808 56.1219 4479.27 1675.06 6281.46 6281.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1860 3.2e-05 2048 150 1925 601344 70.7108 56.0786 3213.21 1676.18 5016.3 5016.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1860 3.2e-05 2048 150 1925 601600 70.7003 56.2716 4350.3 1676.88 6154.27 6154.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1860 3.2e-05 2048 150 1925 601600 70.5651 56.0152 3060.8 1677.08 4864.57 4864.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1860 3.2e-05 2048 150 1925 601728 70.525 56.0419 5280.15 1676.09 7082.93 7083.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1860 3.2e-05 2048 150 1925 601344 70.6874 56.0845 3551.76 1676.64 5355.29 5355.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1860 3.2e-05 2048 150 1925 601600 71.0564 56.2709 5304.05 1677.16 7108.65 7108.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1860 3.2e-05 2048 150 1925 601600 70.8897 56.1623 3552.98 1677.79 5357.95 5358.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1860 3.2e-05 2048 150 1925 601216 70.727 56.1876 5139.88 1676.38 6943.29 6943.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1860 3.2e-05 2048 150 1925 601216 70.617 55.9759 3367.94 1675.74 5170.39 5170.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1860 3.2e-05 2048 150 1925 601440 70.8919 56.1106 4973.15 1676.55 6776.82 6776.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1860 3.2e-05 2048 150 1925 600960 70.72 56.0415 3300.05 1673.92 5100.84 5100.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1860 3.2e-05 2048 150 1925 601600 70.6425 56.2562 4751.28 1677.16 6555.46 6555.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1860 3.2e-05 2048 150 1925 601088 70.6532 56.113 3367.52 1676.16 5170.57 5170.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1860 3.2e-05 2048 150 1920 601984 70.8202 56.2602 3455.38 1676.09 5258.67 5258.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1860 3.2e-05 2048 150 1920 601856 70.7959 56.0067 2229.06 1676.09 4032.07 4032.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1860 3.2e-05 2048 150 1920 602080 70.9888 56.339 3534.29 1676.21 5337.94 5338.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1860 3.2e-05 2048 150 1920 601600 70.7871 56.0926 2278.17 1675.21 4080.38 4080.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1860 3.2e-05 2048 150 1920 601728 70.8059 56.0971 3831.32 1675.94 5634.29 5634.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1860 3.2e-05 2048 150 1920 601728 70.5578 56.0912 2454.46 1677.04 4258.26 4258.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1860 3.2e-05 2048 150 1920 601664 70.9222 56.3794 3769.23 1675.6 5572.25 5572.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1860 3.2e-05 2048 150 1920 601216 70.6949 56.0968 2406.08 1676.78 4209.77 4209.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1860 3.2e-05 2048 150 1920 600768 70.9247 56.1454 1974.76 1676.33 3778.27 3778.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1860 3.2e-05 2048 150 1920 601856 70.7279 56.075 3746.22 1676.35 5549.5 5549.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1860 3.2e-05 2048 150 1920 601600 70.6586 55.9905 2468 1675.81 4270.58 4270.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1860 3.2e-05 2048 150 1920 601344 70.6154 56.0861 2043.66 1675.04 3845.52 3845.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1860 3.2e-05 2048 150 1920 601632 70.8484 56.1377 5438.09 1675.49 7240.68 7240.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1860 3.2e-05 2048 150 1920 601344 70.707 56.0454 3449.42 1676.04 5252.33 5252.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1860 3.2e-05 2048 150 1920 601344 70.8136 56.1296 2834.62 1676.15 4637.83 4637.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1860 3.2e-05 2048 150 1920 601600 70.685 56.0609 5076.34 1676.7 6879.9 6880.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1860 3.2e-05 2048 150 1920 601600 70.5187 56.1038 3410.73 1677.26 5214.73 5214.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1860 3.2e-05 2048 150 1920 600960 70.717 56.127 2848.74 1675.72 4651.42 4651.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1860 3.2e-05 2048 150 1920 601728 70.5534 56.0831 4818.11 1675.84 6620.71 6620.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1860 3.2e-05 2048 150 1920 601344 70.5934 56.0081 3107.37 1676.44 4910.54 4910.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1860 3.2e-05 2048 150 1920 601344 70.5513 56.0018 2713.81 1676.73 4517.21 4517.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1860 3.2e-05 2048 150 1920 601600 71.0216 56.3241 4735.84 1675.81 6539.11 6539.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1860 3.2e-05 2048 150 1920 601600 70.8166 56.1423 3288.61 1677.77 5093.45 5093.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1860 3.2e-05 2048 150 1920 600000 71.0204 56.1316 2724.52 1675.93 4527.72 4527.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1860 3.2e-05 2048 150 1920 601216 70.7037 56.0927 4622.26 1674.86 6424.04 6424.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1860 3.2e-05 2048 150 1920 601216 70.6046 56.0092 3230.8 1675.87 5033.4 5033.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1860 3.2e-05 2048 150 1920 599424 70.8587 56.1008 2641.25 1674.54 4442.86 4442.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1860 3.2e-05 2048 150 1920 601440 70.8887 56.1331 4525.59 1676.52 6329.26 6329.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1860 3.2e-05 2048 150 1920 600960 70.7027 56.1047 3227.06 1674.17 5028.16 5028.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1860 3.2e-05 2048 150 1920 600480 70.9278 56.1685 2673.71 1674.45 4475.37 4475.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1860 3.2e-05 2048 150 1920 601600 70.6419 55.9985 4550.37 1675.84 6352.96 6353.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1860 3.2e-05 2048 150 1920 601088 70.6752 56.0383 3082.37 1675.49 4884.69 4884.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1860 3.2e-05 2048 150 1920 600576 70.6729 55.9483 2778.4 1675.1 4580.23 4580.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1860 3.2e-05 2048 150 1920 601856 70.6972 56.1213 3531.33 1676.29 5334.55 5334.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1860 3.2e-05 2048 150 1920 601856 70.7303 56.2432 2271.1 1676.12 4074.31 4074.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1860 3.2e-05 2048 150 1920 601920 70.8585 56.1682 4011.24 1677.66 5816.04 5816.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1860 3.2e-05 2048 150 1920 601600 70.7042 56.0827 2553.18 1676.63 4356.71 4356.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1860 3.2e-05 2048 150 1920 601440 70.9024 56.1775 2091.27 1676.54 3895.01 3895.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1860 3.2e-05 2048 150 1920 601728 70.768 56.2234 3701.87 1677.07 5506.05 5506.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1860 3.2e-05 2048 150 1920 601728 70.5378 56.0251 2423.54 1675.88 4226.1 4226.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1860 3.2e-05 2048 150 1920 601344 70.6908 56.105 1994.42 1674.89 3796.23 3796.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1860 3.2e-05 2048 150 1920 601664 70.7932 56.1729 5293.65 1677.26 7097.99 7098.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1860 3.2e-05 2048 150 1920 601216 70.6777 56.3659 3332.92 1675.12 5135.21 5135.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1860 3.2e-05 2048 150 1920 600768 70.8792 56.1029 2702.82 1676.24 4506.16 4506.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1860 3.2e-05 2048 150 1920 601856 70.603 56.0968 4904.1 1677.65 6708.57 6708.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1860 3.2e-05 2048 150 1920 601600 70.6504 56.1105 3069.95 1675.81 4872.64 4872.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1860 3.2e-05 2048 150 1920 601344 70.6025 56.0086 2503.19 1675.4 4305.31 4305.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1860 3.2e-05 2048 150 1920 601632 70.8556 56.2629 5066.21 1676.68 6870.13 6870.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1860 3.2e-05 2048 150 1920 601344 70.6654 56.1804 3284.78 1674.97 5086.71 5086.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1860 3.2e-05 2048 150 1920 601344 70.8556 56.3038 2893.39 1677.13 4697.8 4697.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1860 3.2e-05 2048 150 1920 601344 70.5349 56.1278 2574.81 1676.7 4378.29 4378.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1860 3.2e-05 2048 150 1920 601600 70.6717 56.1475 4740.88 1677.03 6544.85 6544.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1860 3.2e-05 2048 150 1920 601600 70.5924 56.0783 3230.48 1675.62 5032.89 5032.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1860 3.2e-05 2048 150 1920 600960 70.699 56.028 2703.51 1674.11 4504.47 4504.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1860 3.2e-05 2048 150 1920 601600 70.5786 56.0255 2652.54 1675.96 4455.22 4455.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1860 3.2e-05 2048 150 1920 601728 70.526 56.025 4468.48 1676.03 6271.18 6271.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1860 3.2e-05 2048 150 1920 601344 70.7002 55.9882 3186.01 1675.04 4987.85 4987.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1860 3.2e-05 2048 150 1920 601344 70.5717 56.0575 2620.46 1676.88 4424.09 4424.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1860 3.2e-05 2048 150 1920 600576 70.6609 55.9549 2459.18 1675.13 4261.04 4261.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1860 3.2e-05 2048 150 1920 601600 71.0197 56.2565 4634.28 1675.73 6437.41 6437.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1860 3.2e-05 2048 150 1920 601600 70.8543 56.1821 3160.39 1677.76 4965.3 4965.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1860 3.2e-05 2048 150 1920 600000 71.014 56.2442 2742.58 1675.89 4545.84 4545.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1860 3.2e-05 2048 150 1920 600000 70.7086 56.1886 2502.11 1676.23 4305.34 4305.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1860 3.2e-05 2048 150 1920 601856 70.6446 56.2708 3803.81 1676.06 5606.9 5606.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1860 3.2e-05 2048 150 1920 601856 70.6139 56.0375 2448.34 1676.1 4251.2 4251.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1860 3.2e-05 2048 150 1920 601728 70.5934 56.2093 2027.37 1677.23 3831.52 3831.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1860 3.2e-05 2048 150 1920 601920 70.9245 56.2214 3683.32 1677.44 5488.02 5488.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1860 3.2e-05 2048 150 1920 601600 70.7031 56.0906 2417.19 1675.32 4219.43 4219.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1860 3.2e-05 2048 150 1920 601440 70.9172 56.1601 1974.24 1676.36 3777.79 3777.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1860 3.2e-05 2048 150 1920 601728 70.697 56.2033 5159.06 1676.88 6962.96 6963.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1860 3.2e-05 2048 150 1920 601728 70.4782 56.042 3230.52 1677.04 5034.2 5034.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1860 3.2e-05 2048 150 1920 601344 70.6638 56.1053 2609.91 1675.19 4411.97 4412.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1860 3.2e-05 2048 150 1920 601344 70.6357 55.977 2204.68 1676.23 4007.64 4007.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1860 3.2e-05 2048 150 1920 601664 70.8431 56.1644 4752.64 1677.06 6556.83 6556.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1860 3.2e-05 2048 150 1920 601216 70.7413 56.0763 3009.79 1676.4 4813.12 4813.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1860 3.2e-05 2048 150 1920 600768 70.8946 56.1544 2469.82 1674.28 4271.27 4271.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1860 3.2e-05 2048 150 1920 601216 70.5394 56.1603 2221.45 1677.1 4025.38 4025.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1860 3.2e-05 2048 150 1920 601856 70.5654 56.0502 4556.03 1676.12 6358.89 6359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1860 3.2e-05 2048 150 1920 601600 70.6284 56.0927 2925.9 1677.32 4730.06 4730.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1860 3.2e-05 2048 150 1920 601344 70.6507 56.0968 2416.17 1675.07 4218.11 4218.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1860 3.2e-05 2048 150 1920 601088 70.6029 56.0189 2133.49 1677.33 3937.55 3937.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1860 3.2e-05 2048 150 1920 601632 70.8732 56.1493 4528.94 1675.24 6331.32 6331.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1860 3.2e-05 2048 150 1920 601344 70.7137 56.0627 3138.75 1676.37 4942.01 4942.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1860 3.2e-05 2048 150 1920 601344 70.8308 56.1442 2660.29 1675.84 4463.23 4463.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1860 3.2e-05 2048 150 1920 601344 70.5638 56.1395 2660.43 1676.92 4464.18 4464.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1860 3.2e-05 2048 150 1920 601600 70.6931 56.0709 4466.38 1675.7 6268.96 6269.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1860 3.2e-05 2048 150 1920 601600 70.5848 56.1596 3209.56 1675.76 5012.18 5012.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1860 3.2e-05 2048 150 1920 600960 70.6864 56.0149 2633.15 1674.34 4434.31 4434.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1860 3.2e-05 2048 150 1920 601600 70.5741 56.3177 2464.56 1675.65 4267.21 4267.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1860 3.2e-05 2048 150 1950 601728 70.6397 56.0722 4039.03 1676.26 5842.12 5842.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1860 3.2e-05 2048 150 1950 601600 70.6473 56.0845 2559.58 1676.12 4362.55 4362.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1860 3.2e-05 2048 150 1950 601344 70.5841 56.0007 2101.82 1677.36 3905.88 3905.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1860 3.2e-05 2048 150 1950 601760 70.9669 56.1666 3746.33 1675.83 5549.42 5549.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1860 3.2e-05 2048 150 1950 601280 70.7441 56.0524 2406.27 1677.06 4210.24 4210.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1860 3.2e-05 2048 150 1950 600960 70.9326 56.2579 2007.21 1675.16 3809.69 3809.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1860 3.2e-05 2048 150 1950 600960 70.5396 56.0448 1721.68 1675.94 3524.32 3524.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1860 3.2e-05 2048 150 1950 601536 70.6965 56.1398 5124.25 1677.28 6928.49 6928.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1860 3.2e-05 2048 150 1950 601344 70.5718 56.0074 3173.71 1677.35 4977.77 4977.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1860 3.2e-05 2048 150 1950 600768 70.706 56.0476 2588.4 1674.84 4390.11 4390.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1860 3.2e-05 2048 150 1950 600576 70.6684 56.0324 2203.56 1676.32 4006.7 4006.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1860 3.2e-05 2048 150 1950 601440 70.8471 56.2598 4692.4 1675.62 6495.25 6495.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1860 3.2e-05 2048 150 1950 601216 70.6868 56.0886 2971.35 1676.79 4775.03 4775.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1860 3.2e-05 2048 150 1950 600768 70.8903 56.2038 2442.48 1675.99 4245.68 4245.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1860 3.2e-05 2048 150 1950 601216 70.552 55.9896 2197.88 1677.04 4001.57 4001.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1860 3.2e-05 2048 150 1950 601600 70.6418 56.0216 4609.69 1677.68 6414.15 6414.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1860 3.2e-05 2048 150 1950 601088 70.6816 55.9923 2978.03 1675.18 4780 4780.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1860 3.2e-05 2048 150 1950 600576 70.674 56.1216 2488.87 1676.45 4292.24 4292.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1860 3.2e-05 2048 150 1950 601088 70.6108 55.9981 2190.66 1676.34 3993.73 3993.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1860 3.2e-05 2048 150 1950 601344 70.8579 56.1332 4745.49 1675.09 6547.69 6547.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1860 3.2e-05 2048 150 1950 600768 70.7998 56.1865 3387.97 1676.33 5191.4 5191.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1860 3.2e-05 2048 150 1950 601344 70.8411 56.2104 2787.87 1677.12 4592.16 4592.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1860 3.2e-05 2048 150 1950 600192 70.626 56.1115 2640.13 1675.27 4442.26 4442.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1860 3.2e-05 2048 150 1950 599040 70.928 56.089 2409.25 1673.2 4209.58 4209.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1860 3.2e-05 2048 150 1950 601280 70.6712 56.066 4609.5 1675.4 6411.77 6411.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1860 3.2e-05 2048 150 1950 600960 70.6103 56.1272 3171.88 1675.55 4974.3 4974.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1860 3.2e-05 2048 150 1950 600000 70.7447 56.0862 2680.4 1673.72 4481.07 4481.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1860 3.2e-05 2048 150 1950 600320 70.6314 56.0292 2480.21 1676.11 4283.11 4283.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1860 3.2e-05 2048 150 1950 600000 70.7123 56.0713 2373.5 1674.75 4175.15 4175.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1860 3.2e-05 2048 150 1920 601856 70.6226 56.0522 3676.23 1676.18 5479.22 5479.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1860 3.2e-05 2048 150 1920 601856 70.6046 56.0998 2412.78 1677.67 4217.27 4217.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1860 3.2e-05 2048 150 1920 601728 70.5804 56.0286 1955.63 1677.25 3759.6 3759.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1860 3.2e-05 2048 150 1920 601600 70.6858 56.1276 1692.51 1675.54 3494.98 3495.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1860 3.2e-05 2048 150 1920 601920 70.8045 56.1325 5087.1 1677.6 6891.76 6891.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1860 3.2e-05 2048 150 1920 601600 70.6539 56.15 3158.93 1676.83 4962.69 4962.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1860 3.2e-05 2048 150 1920 601440 70.8231 56.13 2576.79 1676.73 4380.58 4380.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1860 3.2e-05 2048 150 1920 601600 70.5156 56.0269 2182.35 1675.95 3984.95 3985.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1860 3.2e-05 2048 150 1920 601728 70.6564 56.0824 4678.09 1675.72 6480.67 6480.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1860 3.2e-05 2048 150 1920 601728 70.5267 56.0081 2925.21 1675.67 4727.54 4727.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1860 3.2e-05 2048 150 1920 601344 70.6852 56.0497 2400.64 1676.18 4203.66 4203.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1860 3.2e-05 2048 150 1920 601344 70.6204 56.146 2165.63 1675.06 3967.57 3967.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1860 3.2e-05 2048 150 1920 600960 70.7112 56.0266 1877.39 1675.55 3679.79 3679.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1860 3.2e-05 2048 150 1920 601664 70.7871 56.1521 4446.37 1675.64 6249.08 6249.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1860 3.2e-05 2048 150 1920 601216 70.7343 56.0761 2825.14 1676.79 4628.86 4628.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1860 3.2e-05 2048 150 1920 600768 70.8598 56.1267 2371.54 1674.97 4173.61 4173.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1860 3.2e-05 2048 150 1920 601216 70.5677 56.0169 2081.94 1675.1 3883.74 3883.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1860 3.2e-05 2048 150 1920 600320 70.8906 56.0676 1836.24 1675.24 3638.56 3638.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1860 3.2e-05 2048 150 1920 601856 70.6163 55.9996 4171.28 1677.69 5975.71 5975.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1860 3.2e-05 2048 150 1920 601600 70.72 56.0046 2805.92 1676.96 4609.71 4609.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1860 3.2e-05 2048 150 1920 601344 70.619 56.0393 2327.2 1675.06 4129.03 4129.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1860 3.2e-05 2048 150 1920 601088 70.6325 56.1956 2115.04 1676.1 3918.08 3918.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1860 3.2e-05 2048 150 1920 601600 70.582 56.0251 1935.8 1676.27 3738.8 3738.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1860 3.2e-05 2048 150 1920 601856 70.6252 56.0597 3611.85 1676 5414.67 5414.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1860 3.2e-05 2048 150 1920 601856 70.6656 56.0353 2324.5 1676.08 4127.41 4127.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1860 3.2e-05 2048 150 1920 601728 70.6076 56.1603 1923 1675.99 3725.88 3725.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1860 3.2e-05 2048 150 1920 601600 70.7091 56.0115 1657.03 1677 3460.88 3460.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1860 3.2e-05 2048 150 1920 601920 70.8273 56.2879 4875.75 1677.38 6680.37 6680.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1860 3.2e-05 2048 150 1920 601600 70.6792 56.1109 2976 1676.86 4779.77 4779.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1860 3.2e-05 2048 150 1920 601440 70.8358 56.1726 2456.38 1675.1 4258.61 4258.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1860 3.2e-05 2048 150 1920 601600 70.5161 56.1807 2108.31 1677.26 3912.4 3912.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1860 3.2e-05 2048 150 1920 601600 70.8135 56.1791 1926.93 1677.82 3731.86 3731.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1860 3.2e-05 2048 150 1920 601728 70.6765 56.1791 4510.01 1676.95 6313.93 6314.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1860 3.2e-05 2048 150 1920 601728 70.5192 56.0116 2809.6 1675.53 4611.79 4611.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1860 3.2e-05 2048 150 1920 601344 70.6764 56.1018 2306.82 1674.94 4108.65 4108.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1860 3.2e-05 2048 150 1920 601344 70.6452 55.9855 2049.83 1676.73 3853.3 3853.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1860 3.2e-05 2048 150 1920 600960 70.6697 56.0947 1804 1674.41 3605.28 3605.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1860 3.2e-05 2048 150 1920 601664 70.8256 56.1166 4221.85 1675.93 6024.84 6024.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1860 3.2e-05 2048 150 1920 601216 70.7148 56.0723 2683.87 1676.78 4487.55 4487.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1860 3.2e-05 2048 150 1920 600768 70.9102 56.2319 2266.47 1674.99 4068.71 4068.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1860 3.2e-05 2048 150 1920 601216 70.5539 56.1323 1991.3 1676.9 3795 3795.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1860 3.2e-05 2048 150 1920 600320 70.8902 56.1416 1763.01 1673.93 3564.1 3564.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1860 3.2e-05 2048 150 1920 601856 70.6248 56.0056 4115.23 1676.1 5918.07 5918.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1860 3.2e-05 2048 150 1920 601600 70.6036 56.1207 2720.79 1676.99 4524.62 4524.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1860 3.2e-05 2048 150 1920 601344 70.65 56.0183 2257.61 1676.47 4060.86 4060.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1860 3.2e-05 2048 150 1920 601088 70.6257 56.0215 2052.82 1677.35 3856.94 3857.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1860 3.2e-05 2048 150 1920 601600 70.6094 56.1437 1884.53 1677.27 3688.67 3688.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1860 3.2e-05 2048 150 1920 600576 70.7104 55.9689 1762.74 1673.51 3563.05 3563.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1860 3.2e-05 2048 150 1920 601792 71.1386 56.3508 5263.14 1676.3 7067.04 7067.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1860 3.2e-05 2048 150 1920 601728 70.5496 56.0968 4088.31 1676.24 5891.31 5891.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1860 3.2e-05 2048 150 1920 601600 70.6625 56.0868 2638.61 1677.5 4442.97 4443.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1860 3.2e-05 2048 150 1920 601344 70.5152 56.0857 2150.09 1677.39 3954.2 3954.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1860 3.2e-05 2048 150 1920 601088 70.6177 56.0043 1916.88 1675.56 3719.18 3719.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1860 3.2e-05 2048 150 1920 600960 70.5372 56.0025 1756.57 1677.28 3560.51 3560.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1860 3.2e-05 2048 150 1920 600576 70.6995 56.0504 1623.15 1675.42 3425.43 3425.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1860 3.2e-05 2048 150 1920 601216 70.5591 55.9957 1526.17 1677.06 3329.9 3329.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1860 3.2e-05 2048 150 1920 601088 70.589 56.1582 1453.24 1676.22 3256.31 3256.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1860 3.2e-05 2048 150 1920 601216 70.535 56.0511 1404.16 1676.9 3207.76 3207.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1860 3.2e-05 2048 150 1920 601216 70.5469 56.0824 1370.4 1675.77 3172.91 3173.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1860 3.2e-05 2048 150 1950 600320 70.894 56.1165 1419.94 1674 3221.07 3221.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1860 3.2e-05 2048 150 1920 600320 70.8727 56.3132 1400.46 1675.45 3203.21 3203.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1860 3.2e-05 2048 150 1920 601600 70.6805 56.0386 1601.15 1676.99 3404.97 3405.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1860 3.2e-05 2048 150 1920 600960 70.5763 55.9944 2431.16 1676.4 4234.25 4234.35
