#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fcd08c0c040 .scope module, "MUX_WIDTH_CHAN_TB" "MUX_WIDTH_CHAN_TB" 2 3;
 .timescale 0 0;
v0x7fcd08c1fe30_0 .var "in_bus", 11 0;
v0x7fcd08c1fee0_0 .net "out", 2 0, L_0x7fcd08c204a0;  1 drivers
v0x7fcd08c1ff90_0 .var "sel", 3 0;
S_0x7fcd08c0d650 .scope module, "MY_MUX_WIDTH_CHAN" "MUX_WIDTH_CHAN" 2 33, 3 5 0, S_0x7fcd08c0c040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "out"
    .port_info 1 /INPUT 4 "sel"
    .port_info 2 /INPUT 12 "in_bus"
P_0x7fcd08c037d0 .param/l "CHANNELS" 0 3 7, +C4<00000000000000000000000000000100>;
P_0x7fcd08c03810 .param/l "WIDTH" 0 3 6, +C4<00000000000000000000000000000011>;
L_0x7fcd08c204a0 .functor BUFZ 3, L_0x7fcd08c20400, C4<000>, C4<000>, C4<000>;
v0x7fcd08c1f9e0_0 .net *"_s4", 2 0, L_0x7fcd08c20400;  1 drivers
v0x7fcd08c1faa0_0 .net "in_bus", 11 0, v0x7fcd08c1fe30_0;  1 drivers
v0x7fcd08c1fb50 .array "input_array", 3 0;
v0x7fcd08c1fb50_0 .net v0x7fcd08c1fb50 0, 2 0, L_0x7fcd08c20060; 1 drivers
v0x7fcd08c1fb50_1 .net v0x7fcd08c1fb50 1, 2 0, L_0x7fcd08c20160; 1 drivers
v0x7fcd08c1fb50_2 .net v0x7fcd08c1fb50 2, 2 0, L_0x7fcd08c20200; 1 drivers
v0x7fcd08c1fb50_3 .net v0x7fcd08c1fb50 3, 2 0, L_0x7fcd08c20340; 1 drivers
v0x7fcd08c1fc60_0 .net "out", 2 0, L_0x7fcd08c204a0;  alias, 1 drivers
v0x7fcd08c1fd10_0 .net "sel", 3 0, v0x7fcd08c1ff90_0;  1 drivers
L_0x7fcd08c20060 .part v0x7fcd08c1fe30_0, 0, 3;
L_0x7fcd08c20160 .part v0x7fcd08c1fe30_0, 3, 3;
L_0x7fcd08c20200 .part v0x7fcd08c1fe30_0, 6, 3;
L_0x7fcd08c20340 .part v0x7fcd08c1fe30_0, 9, 3;
L_0x7fcd08c20400 .array/port v0x7fcd08c1fb50, v0x7fcd08c1ff90_0;
S_0x7fcd08c063f0 .scope generate, "array_assignments[0]" "array_assignments[0]" 3 23, 3 23 0, S_0x7fcd08c0d650;
 .timescale 0 0;
P_0x7fcd08c065a0 .param/l "ig" 0 3 23, +C4<00>;
S_0x7fcd08c03280 .scope generate, "array_assignments[1]" "array_assignments[1]" 3 23, 3 23 0, S_0x7fcd08c0d650;
 .timescale 0 0;
P_0x7fcd08c0eac0 .param/l "ig" 0 3 23, +C4<01>;
S_0x7fcd08c0f7a0 .scope generate, "array_assignments[2]" "array_assignments[2]" 3 23, 3 23 0, S_0x7fcd08c0d650;
 .timescale 0 0;
P_0x7fcd08c03430 .param/l "ig" 0 3 23, +C4<010>;
S_0x7fcd08c0f900 .scope generate, "array_assignments[3]" "array_assignments[3]" 3 23, 3 23 0, S_0x7fcd08c0d650;
 .timescale 0 0;
P_0x7fcd08c0eb90 .param/l "ig" 0 3 23, +C4<011>;
S_0x7fcd08c0fa60 .scope function, "clogb2" "clogb2" 3 30, 3 30 0, S_0x7fcd08c0d650;
 .timescale 0 0;
v0x7fcd08c0fbc0_0 .var/i "clogb2", 31 0;
v0x7fcd08c1f7f0_0 .var "depth", 0 0;
v0x7fcd08c1f890_0 .var/i "i", 31 0;
v0x7fcd08c1f930_0 .var/i "result", 31 0;
TD_MUX_WIDTH_CHAN_TB.MY_MUX_WIDTH_CHAN.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcd08c1f890_0, 0, 32;
T_0.0 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x7fcd08c1f890_0;
    %pow/s;
    %load/vec4 v0x7fcd08c1f7f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x7fcd08c1f890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fcd08c1f930_0, 0, 32;
    %load/vec4 v0x7fcd08c1f890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fcd08c1f890_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x7fcd08c1f930_0;
    %store/vec4 v0x7fcd08c0fbc0_0, 0, 32;
    %end;
    .scope S_0x7fcd08c0c040;
T_1 ;
    %pushi/vec4 7, 0, 12;
    %store/vec4 v0x7fcd08c1fe30_0, 0, 12;
    %end;
    .thread T_1;
    .scope S_0x7fcd08c0c040;
T_2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fcd08c1ff90_0, 0, 4;
    %delay 1, 0;
    %load/vec4 v0x7fcd08c1fe30_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fcd08c1fe30_0, 0, 12;
    %delay 1, 0;
    %load/vec4 v0x7fcd08c1fe30_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fcd08c1fe30_0, 0, 12;
    %delay 1, 0;
    %load/vec4 v0x7fcd08c1fe30_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fcd08c1fe30_0, 0, 12;
    %end;
    .thread T_2;
    .scope S_0x7fcd08c0c040;
T_3 ;
    %vpi_call 2 24 "$monitor", $time, "    in_bus=%b, sel=%b, out=%b", v0x7fcd08c1fe30_0, v0x7fcd08c1ff90_0, v0x7fcd08c1fee0_0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fcd08c0c040;
T_4 ;
    %vpi_call 2 29 "$dumpfile", "MUX_WIDTH_CHAN.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "MUX_WIDTH_CHAN_TB.v";
    "./MUX_WIDTH_CHAN.v";
