#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001fae11b32d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001fae11b1040 .scope module, "z_monocicle_tb" "z_monocicle_tb" 3 3;
 .timescale -9 -12;
v000001fae1207c50_0 .var "CLK", 0 0;
v000001fae1207d90_0 .var "RST", 0 0;
S_000001fae11bc8c0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 38, 3 38 0, S_000001fae11b1040;
 .timescale -9 -12;
v000001fae11a8440_0 .var/i "i", 31 0;
S_000001fae11bca50 .scope module, "monocicle_prueba" "monocicle" 3 7, 4 12 0, S_000001fae11b1040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
v000001fae1208c90_0 .net "ALUtoAND", 0 0, v000001fae11a8260_0;  1 drivers
v000001fae1208d30_0 .net "ALUtodata_mem", 63 0, v000001fae11a8080_0;  1 drivers
v000001fae12074d0_0 .net "ANDtomux2", 0 0, L_000001fae11a65d0;  1 drivers
v000001fae12080b0_0 .net "CLK", 0 0, v000001fae1207c50_0;  1 drivers
v000001fae1208b50_0 .net "PCtoInst_mem", 63 0, v000001fae11a8300_0;  1 drivers
v000001fae1208010_0 .net "RST", 0 0, v000001fae1207d90_0;  1 drivers
v000001fae1208bf0_0 .net *"_ivl_11", 2 0, L_000001fae126baa0;  1 drivers
v000001fae1208dd0_0 .net *"_ivl_13", 6 0, L_000001fae126be60;  1 drivers
v000001fae1208150_0 .net *"_ivl_9", 0 0, L_000001fae126b000;  1 drivers
v000001fae1208ab0_0 .net "adder1tomux2", 63 0, L_000001fae126b960;  1 drivers
v000001fae1208fb0_0 .net "adder2tomux2", 63 0, L_000001fae126bc80;  1 drivers
v000001fae1208790_0 .net "data_memtomux3", 63 0, v000001fae11fdda0_0;  1 drivers
v000001fae1208290_0 .net "decotoALU", 3 0, v000001fae11fdbc0_0;  1 drivers
v000001fae1208330_0 .net "decotoAND", 0 0, v000001fae11fd760_0;  1 drivers
v000001fae1207cf0_0 .net "decotodatamem", 0 0, v000001fae11fdb20_0;  1 drivers
v000001fae12071b0_0 .net "decotomux1", 0 0, v000001fae11fdc60_0;  1 drivers
v000001fae1207570_0 .net "decotomux3", 0 0, v000001fae11fc220_0;  1 drivers
v000001fae1207a70_0 .net "decotoreg", 0 0, v000001fae11fdd00_0;  1 drivers
v000001fae1208830_0 .net "immgentomux1", 63 0, v000001fae1207750_0;  1 drivers
v000001fae1208510_0 .net "instruction", 31 0, v000001fae11fc900_0;  1 drivers
v000001fae1207430_0 .net "mux1toALU", 63 0, v000001fae11fc860_0;  1 drivers
v000001fae1207250_0 .net "mux2toPC", 63 0, v000001fae11fd300_0;  1 drivers
v000001fae1207610_0 .net "mux3toreg", 63 0, v000001fae11fdee0_0;  1 drivers
v000001fae12076b0_0 .net "regtoALU", 63 0, L_000001fae126c680;  1 drivers
v000001fae12085b0_0 .net "regtomux1", 63 0, L_000001fae126ace0;  1 drivers
L_000001fae126a920 .part v000001fae11fc900_0, 15, 5;
L_000001fae126bdc0 .part v000001fae11fc900_0, 20, 5;
L_000001fae126b8c0 .part v000001fae11fc900_0, 7, 5;
L_000001fae126b000 .part v000001fae11fc900_0, 30, 1;
L_000001fae126baa0 .part v000001fae11fc900_0, 12, 3;
L_000001fae126be60 .part v000001fae11fc900_0, 0, 7;
L_000001fae126c2c0 .concat [ 7 3 1 0], L_000001fae126be60, L_000001fae126baa0, L_000001fae126b000;
S_000001fae116f710 .scope module, "ALU_mono" "ALU" 4 24, 5 1 0, S_000001fae11bca50;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 4 "ALU_operation";
    .port_info 3 /OUTPUT 64 "ALU_result";
    .port_info 4 /OUTPUT 1 "zero";
v000001fae11a86c0_0 .net "A", 63 0, L_000001fae126c680;  alias, 1 drivers
v000001fae11a84e0_0 .net "ALU_operation", 3 0, v000001fae11fdbc0_0;  alias, 1 drivers
v000001fae11a8080_0 .var "ALU_result", 63 0;
v000001fae11a8120_0 .net "B", 63 0, v000001fae11fc860_0;  alias, 1 drivers
v000001fae11a8260_0 .var "zero", 0 0;
E_000001fae11aa950 .event anyedge, v000001fae11a84e0_0, v000001fae11a86c0_0, v000001fae11a8120_0, v000001fae11a8080_0;
S_000001fae116f8a0 .scope module, "PC_mono" "PC" 4 41, 6 1 0, S_000001fae11bca50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 64 "IN";
    .port_info 3 /OUTPUT 64 "OUT";
v000001fae11a89e0_0 .net "IN", 63 0, v000001fae11fd300_0;  alias, 1 drivers
v000001fae11a8300_0 .var "OUT", 63 0;
v000001fae11a8800_0 .net "clk", 0 0, v000001fae1207c50_0;  alias, 1 drivers
v000001fae11a8620_0 .net "rst", 0 0, v000001fae1207d90_0;  alias, 1 drivers
E_000001fae11aa9d0 .event posedge, v000001fae11a8800_0;
S_000001fae1164c60 .scope module, "adder1" "adder" 4 43, 7 1 0, S_000001fae11bca50;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "Q";
v000001fae11a88a0_0 .net "A", 63 0, v000001fae11a8300_0;  alias, 1 drivers
L_000001fae12229d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fae11a8a80_0 .net "B", 63 0, L_000001fae12229d8;  1 drivers
v000001fae11fd8a0_0 .net "Q", 63 0, L_000001fae126b960;  alias, 1 drivers
L_000001fae126b960 .arith/sum 64, v000001fae11a8300_0, L_000001fae12229d8;
S_000001fae1164df0 .scope module, "adder2" "adder" 4 45, 7 1 0, S_000001fae11bca50;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "Q";
v000001fae11fcc20_0 .net "A", 63 0, v000001fae11a8300_0;  alias, 1 drivers
v000001fae11fc2c0_0 .net "B", 63 0, v000001fae1207750_0;  alias, 1 drivers
v000001fae11fe020_0 .net "Q", 63 0, L_000001fae126bc80;  alias, 1 drivers
L_000001fae126bc80 .arith/sum 64, v000001fae11a8300_0, v000001fae1207750_0;
S_000001fae1161d60 .scope module, "control_mono" "control" 4 47, 8 1 0, S_000001fae11bca50;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemtoReg";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 4 "ALUOp";
P_000001fae11b11d0 .param/l "arit_op" 1 8 10, C4<0110011>;
P_000001fae11b1208 .param/l "beq_op" 1 8 9, C4<1100011>;
P_000001fae11b1240 .param/l "lw_op" 1 8 12, C4<0000011>;
P_000001fae11b1278 .param/l "sw_op" 1 8 11, C4<0100011>;
v000001fae11fdbc0_0 .var "ALUOp", 3 0;
v000001fae11fdc60_0 .var "ALUSrc", 0 0;
v000001fae11fd760_0 .var "Branch", 0 0;
v000001fae11fdb20_0 .var "MemWrite", 0 0;
v000001fae11fc220_0 .var "MemtoReg", 0 0;
v000001fae11fdd00_0 .var "RegWrite", 0 0;
v000001fae11fc360_0 .net "instruction", 10 0, L_000001fae126c2c0;  1 drivers
E_000001fae11aae90 .event anyedge, v000001fae11fc360_0;
S_000001fae1161ef0 .scope module, "data_mono" "data_mem" 4 26, 9 1 0, S_000001fae11bca50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wrt_en";
    .port_info 3 /INPUT 64 "address";
    .port_info 4 /INPUT 64 "write_data";
    .port_info 5 /OUTPUT 64 "read_data";
v000001fae11fca40_0 .net "address", 63 0, v000001fae11a8080_0;  alias, 1 drivers
v000001fae11fd080_0 .net "clk", 0 0, v000001fae1207c50_0;  alias, 1 drivers
v000001fae11fc400_0 .var/i "i", 31 0;
v000001fae11fc180 .array "memory", 0 63, 7 0;
v000001fae11fdda0_0 .var "read_data", 63 0;
v000001fae11fd120_0 .net "rst", 0 0, v000001fae1207d90_0;  alias, 1 drivers
v000001fae11fd1c0_0 .net "write_data", 63 0, L_000001fae126ace0;  alias, 1 drivers
v000001fae11fd800_0 .net "wrt_en", 0 0, v000001fae11fdb20_0;  alias, 1 drivers
v000001fae11fc180_0 .array/port v000001fae11fc180, 0;
v000001fae11fc180_1 .array/port v000001fae11fc180, 1;
v000001fae11fc180_2 .array/port v000001fae11fc180, 2;
E_000001fae11aa4d0/0 .event anyedge, v000001fae11a8080_0, v000001fae11fc180_0, v000001fae11fc180_1, v000001fae11fc180_2;
v000001fae11fc180_3 .array/port v000001fae11fc180, 3;
v000001fae11fc180_4 .array/port v000001fae11fc180, 4;
v000001fae11fc180_5 .array/port v000001fae11fc180, 5;
v000001fae11fc180_6 .array/port v000001fae11fc180, 6;
E_000001fae11aa4d0/1 .event anyedge, v000001fae11fc180_3, v000001fae11fc180_4, v000001fae11fc180_5, v000001fae11fc180_6;
v000001fae11fc180_7 .array/port v000001fae11fc180, 7;
v000001fae11fc180_8 .array/port v000001fae11fc180, 8;
v000001fae11fc180_9 .array/port v000001fae11fc180, 9;
v000001fae11fc180_10 .array/port v000001fae11fc180, 10;
E_000001fae11aa4d0/2 .event anyedge, v000001fae11fc180_7, v000001fae11fc180_8, v000001fae11fc180_9, v000001fae11fc180_10;
v000001fae11fc180_11 .array/port v000001fae11fc180, 11;
v000001fae11fc180_12 .array/port v000001fae11fc180, 12;
v000001fae11fc180_13 .array/port v000001fae11fc180, 13;
v000001fae11fc180_14 .array/port v000001fae11fc180, 14;
E_000001fae11aa4d0/3 .event anyedge, v000001fae11fc180_11, v000001fae11fc180_12, v000001fae11fc180_13, v000001fae11fc180_14;
v000001fae11fc180_15 .array/port v000001fae11fc180, 15;
v000001fae11fc180_16 .array/port v000001fae11fc180, 16;
v000001fae11fc180_17 .array/port v000001fae11fc180, 17;
v000001fae11fc180_18 .array/port v000001fae11fc180, 18;
E_000001fae11aa4d0/4 .event anyedge, v000001fae11fc180_15, v000001fae11fc180_16, v000001fae11fc180_17, v000001fae11fc180_18;
v000001fae11fc180_19 .array/port v000001fae11fc180, 19;
v000001fae11fc180_20 .array/port v000001fae11fc180, 20;
v000001fae11fc180_21 .array/port v000001fae11fc180, 21;
v000001fae11fc180_22 .array/port v000001fae11fc180, 22;
E_000001fae11aa4d0/5 .event anyedge, v000001fae11fc180_19, v000001fae11fc180_20, v000001fae11fc180_21, v000001fae11fc180_22;
v000001fae11fc180_23 .array/port v000001fae11fc180, 23;
v000001fae11fc180_24 .array/port v000001fae11fc180, 24;
v000001fae11fc180_25 .array/port v000001fae11fc180, 25;
v000001fae11fc180_26 .array/port v000001fae11fc180, 26;
E_000001fae11aa4d0/6 .event anyedge, v000001fae11fc180_23, v000001fae11fc180_24, v000001fae11fc180_25, v000001fae11fc180_26;
v000001fae11fc180_27 .array/port v000001fae11fc180, 27;
v000001fae11fc180_28 .array/port v000001fae11fc180, 28;
v000001fae11fc180_29 .array/port v000001fae11fc180, 29;
v000001fae11fc180_30 .array/port v000001fae11fc180, 30;
E_000001fae11aa4d0/7 .event anyedge, v000001fae11fc180_27, v000001fae11fc180_28, v000001fae11fc180_29, v000001fae11fc180_30;
v000001fae11fc180_31 .array/port v000001fae11fc180, 31;
v000001fae11fc180_32 .array/port v000001fae11fc180, 32;
v000001fae11fc180_33 .array/port v000001fae11fc180, 33;
v000001fae11fc180_34 .array/port v000001fae11fc180, 34;
E_000001fae11aa4d0/8 .event anyedge, v000001fae11fc180_31, v000001fae11fc180_32, v000001fae11fc180_33, v000001fae11fc180_34;
v000001fae11fc180_35 .array/port v000001fae11fc180, 35;
v000001fae11fc180_36 .array/port v000001fae11fc180, 36;
v000001fae11fc180_37 .array/port v000001fae11fc180, 37;
v000001fae11fc180_38 .array/port v000001fae11fc180, 38;
E_000001fae11aa4d0/9 .event anyedge, v000001fae11fc180_35, v000001fae11fc180_36, v000001fae11fc180_37, v000001fae11fc180_38;
v000001fae11fc180_39 .array/port v000001fae11fc180, 39;
v000001fae11fc180_40 .array/port v000001fae11fc180, 40;
v000001fae11fc180_41 .array/port v000001fae11fc180, 41;
v000001fae11fc180_42 .array/port v000001fae11fc180, 42;
E_000001fae11aa4d0/10 .event anyedge, v000001fae11fc180_39, v000001fae11fc180_40, v000001fae11fc180_41, v000001fae11fc180_42;
v000001fae11fc180_43 .array/port v000001fae11fc180, 43;
v000001fae11fc180_44 .array/port v000001fae11fc180, 44;
v000001fae11fc180_45 .array/port v000001fae11fc180, 45;
v000001fae11fc180_46 .array/port v000001fae11fc180, 46;
E_000001fae11aa4d0/11 .event anyedge, v000001fae11fc180_43, v000001fae11fc180_44, v000001fae11fc180_45, v000001fae11fc180_46;
v000001fae11fc180_47 .array/port v000001fae11fc180, 47;
v000001fae11fc180_48 .array/port v000001fae11fc180, 48;
v000001fae11fc180_49 .array/port v000001fae11fc180, 49;
v000001fae11fc180_50 .array/port v000001fae11fc180, 50;
E_000001fae11aa4d0/12 .event anyedge, v000001fae11fc180_47, v000001fae11fc180_48, v000001fae11fc180_49, v000001fae11fc180_50;
v000001fae11fc180_51 .array/port v000001fae11fc180, 51;
v000001fae11fc180_52 .array/port v000001fae11fc180, 52;
v000001fae11fc180_53 .array/port v000001fae11fc180, 53;
v000001fae11fc180_54 .array/port v000001fae11fc180, 54;
E_000001fae11aa4d0/13 .event anyedge, v000001fae11fc180_51, v000001fae11fc180_52, v000001fae11fc180_53, v000001fae11fc180_54;
v000001fae11fc180_55 .array/port v000001fae11fc180, 55;
v000001fae11fc180_56 .array/port v000001fae11fc180, 56;
v000001fae11fc180_57 .array/port v000001fae11fc180, 57;
v000001fae11fc180_58 .array/port v000001fae11fc180, 58;
E_000001fae11aa4d0/14 .event anyedge, v000001fae11fc180_55, v000001fae11fc180_56, v000001fae11fc180_57, v000001fae11fc180_58;
v000001fae11fc180_59 .array/port v000001fae11fc180, 59;
v000001fae11fc180_60 .array/port v000001fae11fc180, 60;
v000001fae11fc180_61 .array/port v000001fae11fc180, 61;
v000001fae11fc180_62 .array/port v000001fae11fc180, 62;
E_000001fae11aa4d0/15 .event anyedge, v000001fae11fc180_59, v000001fae11fc180_60, v000001fae11fc180_61, v000001fae11fc180_62;
v000001fae11fc180_63 .array/port v000001fae11fc180, 63;
E_000001fae11aa4d0/16 .event anyedge, v000001fae11fc180_63;
E_000001fae11aa4d0 .event/or E_000001fae11aa4d0/0, E_000001fae11aa4d0/1, E_000001fae11aa4d0/2, E_000001fae11aa4d0/3, E_000001fae11aa4d0/4, E_000001fae11aa4d0/5, E_000001fae11aa4d0/6, E_000001fae11aa4d0/7, E_000001fae11aa4d0/8, E_000001fae11aa4d0/9, E_000001fae11aa4d0/10, E_000001fae11aa4d0/11, E_000001fae11aa4d0/12, E_000001fae11aa4d0/13, E_000001fae11aa4d0/14, E_000001fae11aa4d0/15, E_000001fae11aa4d0/16;
S_000001fae115bd10 .scope module, "gate" "and1" 4 50, 10 1 0, S_000001fae11bca50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "q";
L_000001fae11a65d0 .functor AND 1, v000001fae11fd760_0, v000001fae11a8260_0, C4<1>, C4<1>;
v000001fae11fcf40_0 .net "a", 0 0, v000001fae11fd760_0;  alias, 1 drivers
v000001fae11fcea0_0 .net "b", 0 0, v000001fae11a8260_0;  alias, 1 drivers
v000001fae11fd940_0 .net "q", 0 0, L_000001fae11a65d0;  alias, 1 drivers
S_000001fae115bea0 .scope module, "inst_mono" "inst_mem" 4 39, 11 6 0, S_000001fae11bca50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 64 "read_adr";
    .port_info 3 /OUTPUT 32 "instruction";
P_000001fae11bcbe0 .param/l "adr_in" 0 11 6, +C4<00000000000000000000000001000000>;
P_000001fae11bcc18 .param/l "depth" 0 11 6, +C4<00000000000000000000000001010000>;
P_000001fae11bcc50 .param/l "width" 0 11 6, +C4<00000000000000000000000000100000>;
v000001fae11fd580_0 .net "clk", 0 0, v000001fae1207c50_0;  alias, 1 drivers
v000001fae11fda80_0 .var/i "i", 31 0;
v000001fae11fc900_0 .var "instruction", 31 0;
v000001fae11fccc0 .array "memory", 0 79, 31 0;
v000001fae11fcfe0_0 .net "read_adr", 63 0, v000001fae11a8300_0;  alias, 1 drivers
v000001fae11fc4a0_0 .net "rst", 0 0, v000001fae1207d90_0;  alias, 1 drivers
v000001fae11fccc0_0 .array/port v000001fae11fccc0, 0;
v000001fae11fccc0_1 .array/port v000001fae11fccc0, 1;
v000001fae11fccc0_2 .array/port v000001fae11fccc0, 2;
E_000001fae11abd90/0 .event anyedge, v000001fae11a8300_0, v000001fae11fccc0_0, v000001fae11fccc0_1, v000001fae11fccc0_2;
v000001fae11fccc0_3 .array/port v000001fae11fccc0, 3;
v000001fae11fccc0_4 .array/port v000001fae11fccc0, 4;
v000001fae11fccc0_5 .array/port v000001fae11fccc0, 5;
v000001fae11fccc0_6 .array/port v000001fae11fccc0, 6;
E_000001fae11abd90/1 .event anyedge, v000001fae11fccc0_3, v000001fae11fccc0_4, v000001fae11fccc0_5, v000001fae11fccc0_6;
v000001fae11fccc0_7 .array/port v000001fae11fccc0, 7;
v000001fae11fccc0_8 .array/port v000001fae11fccc0, 8;
v000001fae11fccc0_9 .array/port v000001fae11fccc0, 9;
v000001fae11fccc0_10 .array/port v000001fae11fccc0, 10;
E_000001fae11abd90/2 .event anyedge, v000001fae11fccc0_7, v000001fae11fccc0_8, v000001fae11fccc0_9, v000001fae11fccc0_10;
v000001fae11fccc0_11 .array/port v000001fae11fccc0, 11;
v000001fae11fccc0_12 .array/port v000001fae11fccc0, 12;
v000001fae11fccc0_13 .array/port v000001fae11fccc0, 13;
v000001fae11fccc0_14 .array/port v000001fae11fccc0, 14;
E_000001fae11abd90/3 .event anyedge, v000001fae11fccc0_11, v000001fae11fccc0_12, v000001fae11fccc0_13, v000001fae11fccc0_14;
v000001fae11fccc0_15 .array/port v000001fae11fccc0, 15;
v000001fae11fccc0_16 .array/port v000001fae11fccc0, 16;
v000001fae11fccc0_17 .array/port v000001fae11fccc0, 17;
v000001fae11fccc0_18 .array/port v000001fae11fccc0, 18;
E_000001fae11abd90/4 .event anyedge, v000001fae11fccc0_15, v000001fae11fccc0_16, v000001fae11fccc0_17, v000001fae11fccc0_18;
v000001fae11fccc0_19 .array/port v000001fae11fccc0, 19;
v000001fae11fccc0_20 .array/port v000001fae11fccc0, 20;
v000001fae11fccc0_21 .array/port v000001fae11fccc0, 21;
v000001fae11fccc0_22 .array/port v000001fae11fccc0, 22;
E_000001fae11abd90/5 .event anyedge, v000001fae11fccc0_19, v000001fae11fccc0_20, v000001fae11fccc0_21, v000001fae11fccc0_22;
v000001fae11fccc0_23 .array/port v000001fae11fccc0, 23;
v000001fae11fccc0_24 .array/port v000001fae11fccc0, 24;
v000001fae11fccc0_25 .array/port v000001fae11fccc0, 25;
v000001fae11fccc0_26 .array/port v000001fae11fccc0, 26;
E_000001fae11abd90/6 .event anyedge, v000001fae11fccc0_23, v000001fae11fccc0_24, v000001fae11fccc0_25, v000001fae11fccc0_26;
v000001fae11fccc0_27 .array/port v000001fae11fccc0, 27;
v000001fae11fccc0_28 .array/port v000001fae11fccc0, 28;
v000001fae11fccc0_29 .array/port v000001fae11fccc0, 29;
v000001fae11fccc0_30 .array/port v000001fae11fccc0, 30;
E_000001fae11abd90/7 .event anyedge, v000001fae11fccc0_27, v000001fae11fccc0_28, v000001fae11fccc0_29, v000001fae11fccc0_30;
v000001fae11fccc0_31 .array/port v000001fae11fccc0, 31;
v000001fae11fccc0_32 .array/port v000001fae11fccc0, 32;
v000001fae11fccc0_33 .array/port v000001fae11fccc0, 33;
v000001fae11fccc0_34 .array/port v000001fae11fccc0, 34;
E_000001fae11abd90/8 .event anyedge, v000001fae11fccc0_31, v000001fae11fccc0_32, v000001fae11fccc0_33, v000001fae11fccc0_34;
v000001fae11fccc0_35 .array/port v000001fae11fccc0, 35;
v000001fae11fccc0_36 .array/port v000001fae11fccc0, 36;
v000001fae11fccc0_37 .array/port v000001fae11fccc0, 37;
v000001fae11fccc0_38 .array/port v000001fae11fccc0, 38;
E_000001fae11abd90/9 .event anyedge, v000001fae11fccc0_35, v000001fae11fccc0_36, v000001fae11fccc0_37, v000001fae11fccc0_38;
v000001fae11fccc0_39 .array/port v000001fae11fccc0, 39;
v000001fae11fccc0_40 .array/port v000001fae11fccc0, 40;
v000001fae11fccc0_41 .array/port v000001fae11fccc0, 41;
v000001fae11fccc0_42 .array/port v000001fae11fccc0, 42;
E_000001fae11abd90/10 .event anyedge, v000001fae11fccc0_39, v000001fae11fccc0_40, v000001fae11fccc0_41, v000001fae11fccc0_42;
v000001fae11fccc0_43 .array/port v000001fae11fccc0, 43;
v000001fae11fccc0_44 .array/port v000001fae11fccc0, 44;
v000001fae11fccc0_45 .array/port v000001fae11fccc0, 45;
v000001fae11fccc0_46 .array/port v000001fae11fccc0, 46;
E_000001fae11abd90/11 .event anyedge, v000001fae11fccc0_43, v000001fae11fccc0_44, v000001fae11fccc0_45, v000001fae11fccc0_46;
v000001fae11fccc0_47 .array/port v000001fae11fccc0, 47;
v000001fae11fccc0_48 .array/port v000001fae11fccc0, 48;
v000001fae11fccc0_49 .array/port v000001fae11fccc0, 49;
v000001fae11fccc0_50 .array/port v000001fae11fccc0, 50;
E_000001fae11abd90/12 .event anyedge, v000001fae11fccc0_47, v000001fae11fccc0_48, v000001fae11fccc0_49, v000001fae11fccc0_50;
v000001fae11fccc0_51 .array/port v000001fae11fccc0, 51;
v000001fae11fccc0_52 .array/port v000001fae11fccc0, 52;
v000001fae11fccc0_53 .array/port v000001fae11fccc0, 53;
v000001fae11fccc0_54 .array/port v000001fae11fccc0, 54;
E_000001fae11abd90/13 .event anyedge, v000001fae11fccc0_51, v000001fae11fccc0_52, v000001fae11fccc0_53, v000001fae11fccc0_54;
v000001fae11fccc0_55 .array/port v000001fae11fccc0, 55;
v000001fae11fccc0_56 .array/port v000001fae11fccc0, 56;
v000001fae11fccc0_57 .array/port v000001fae11fccc0, 57;
v000001fae11fccc0_58 .array/port v000001fae11fccc0, 58;
E_000001fae11abd90/14 .event anyedge, v000001fae11fccc0_55, v000001fae11fccc0_56, v000001fae11fccc0_57, v000001fae11fccc0_58;
v000001fae11fccc0_59 .array/port v000001fae11fccc0, 59;
v000001fae11fccc0_60 .array/port v000001fae11fccc0, 60;
v000001fae11fccc0_61 .array/port v000001fae11fccc0, 61;
v000001fae11fccc0_62 .array/port v000001fae11fccc0, 62;
E_000001fae11abd90/15 .event anyedge, v000001fae11fccc0_59, v000001fae11fccc0_60, v000001fae11fccc0_61, v000001fae11fccc0_62;
v000001fae11fccc0_63 .array/port v000001fae11fccc0, 63;
v000001fae11fccc0_64 .array/port v000001fae11fccc0, 64;
v000001fae11fccc0_65 .array/port v000001fae11fccc0, 65;
v000001fae11fccc0_66 .array/port v000001fae11fccc0, 66;
E_000001fae11abd90/16 .event anyedge, v000001fae11fccc0_63, v000001fae11fccc0_64, v000001fae11fccc0_65, v000001fae11fccc0_66;
v000001fae11fccc0_67 .array/port v000001fae11fccc0, 67;
v000001fae11fccc0_68 .array/port v000001fae11fccc0, 68;
v000001fae11fccc0_69 .array/port v000001fae11fccc0, 69;
v000001fae11fccc0_70 .array/port v000001fae11fccc0, 70;
E_000001fae11abd90/17 .event anyedge, v000001fae11fccc0_67, v000001fae11fccc0_68, v000001fae11fccc0_69, v000001fae11fccc0_70;
v000001fae11fccc0_71 .array/port v000001fae11fccc0, 71;
v000001fae11fccc0_72 .array/port v000001fae11fccc0, 72;
v000001fae11fccc0_73 .array/port v000001fae11fccc0, 73;
v000001fae11fccc0_74 .array/port v000001fae11fccc0, 74;
E_000001fae11abd90/18 .event anyedge, v000001fae11fccc0_71, v000001fae11fccc0_72, v000001fae11fccc0_73, v000001fae11fccc0_74;
v000001fae11fccc0_75 .array/port v000001fae11fccc0, 75;
v000001fae11fccc0_76 .array/port v000001fae11fccc0, 76;
v000001fae11fccc0_77 .array/port v000001fae11fccc0, 77;
v000001fae11fccc0_78 .array/port v000001fae11fccc0, 78;
E_000001fae11abd90/19 .event anyedge, v000001fae11fccc0_75, v000001fae11fccc0_76, v000001fae11fccc0_77, v000001fae11fccc0_78;
v000001fae11fccc0_79 .array/port v000001fae11fccc0, 79;
E_000001fae11abd90/20 .event anyedge, v000001fae11fccc0_79;
E_000001fae11abd90 .event/or E_000001fae11abd90/0, E_000001fae11abd90/1, E_000001fae11abd90/2, E_000001fae11abd90/3, E_000001fae11abd90/4, E_000001fae11abd90/5, E_000001fae11abd90/6, E_000001fae11abd90/7, E_000001fae11abd90/8, E_000001fae11abd90/9, E_000001fae11abd90/10, E_000001fae11abd90/11, E_000001fae11abd90/12, E_000001fae11abd90/13, E_000001fae11abd90/14, E_000001fae11abd90/15, E_000001fae11abd90/16, E_000001fae11abd90/17, E_000001fae11abd90/18, E_000001fae11abd90/19, E_000001fae11abd90/20;
S_000001fae1172ee0 .scope module, "mux1" "mux21" 4 32, 12 1 0, S_000001fae11bca50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 64 "IN0";
    .port_info 2 /INPUT 64 "IN1";
    .port_info 3 /OUTPUT 64 "OUT";
v000001fae11fce00_0 .net "IN0", 63 0, L_000001fae126ace0;  alias, 1 drivers
v000001fae11fc540_0 .net "IN1", 63 0, v000001fae1207750_0;  alias, 1 drivers
v000001fae11fc860_0 .var "OUT", 63 0;
v000001fae11fcae0_0 .net "SEL", 0 0, v000001fae11fdc60_0;  alias, 1 drivers
E_000001fae11ab290 .event anyedge, v000001fae11fdc60_0, v000001fae11fd1c0_0, v000001fae11fc2c0_0;
S_000001fae110d860 .scope module, "mux2" "mux21" 4 30, 12 1 0, S_000001fae11bca50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 64 "IN0";
    .port_info 2 /INPUT 64 "IN1";
    .port_info 3 /OUTPUT 64 "OUT";
v000001fae11fd260_0 .net "IN0", 63 0, L_000001fae126b960;  alias, 1 drivers
v000001fae11fde40_0 .net "IN1", 63 0, L_000001fae126bc80;  alias, 1 drivers
v000001fae11fd300_0 .var "OUT", 63 0;
v000001fae11fd9e0_0 .net "SEL", 0 0, L_000001fae11a65d0;  alias, 1 drivers
E_000001fae11ab310 .event anyedge, v000001fae11fd940_0, v000001fae11fd8a0_0, v000001fae11fe020_0;
S_000001fae1181730 .scope module, "mux3" "mux21" 4 28, 12 1 0, S_000001fae11bca50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 64 "IN0";
    .port_info 2 /INPUT 64 "IN1";
    .port_info 3 /OUTPUT 64 "OUT";
v000001fae11fc5e0_0 .net "IN0", 63 0, v000001fae11a8080_0;  alias, 1 drivers
v000001fae11fd3a0_0 .net "IN1", 63 0, v000001fae11fdda0_0;  alias, 1 drivers
v000001fae11fdee0_0 .var "OUT", 63 0;
v000001fae11fd440_0 .net "SEL", 0 0, v000001fae11fc220_0;  alias, 1 drivers
E_000001fae11ab350 .event anyedge, v000001fae11fc220_0, v000001fae11a8080_0, v000001fae11fdda0_0;
S_000001fae1206e20 .scope module, "register_mono" "register" 4 36, 13 1 0, S_000001fae11bca50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "regwrite";
    .port_info 3 /INPUT 5 "adr_reg1";
    .port_info 4 /INPUT 5 "adr_reg2";
    .port_info 5 /INPUT 5 "adr_wr_reg";
    .port_info 6 /INPUT 64 "wr_data";
    .port_info 7 /OUTPUT 64 "reg_data1";
    .port_info 8 /OUTPUT 64 "reg_data2";
P_000001fae1196b10 .param/l "depth" 0 13 1, +C4<00000000000000000000000000100000>;
P_000001fae1196b48 .param/l "width" 0 13 1, +C4<00000000000000000000000001000000>;
L_000001fae1222828 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fae11fdf80_0 .net/2u *"_ivl_0", 4 0, L_000001fae1222828;  1 drivers
L_000001fae12228b8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fae11fd4e0_0 .net/2u *"_ivl_10", 63 0, L_000001fae12228b8;  1 drivers
L_000001fae1222900 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fae11fd620_0 .net/2u *"_ivl_14", 4 0, L_000001fae1222900;  1 drivers
v000001fae11fc9a0_0 .net *"_ivl_16", 0 0, L_000001fae126ac40;  1 drivers
v000001fae11fd6c0_0 .net *"_ivl_18", 63 0, L_000001fae126c220;  1 drivers
v000001fae11fc680_0 .net *"_ivl_2", 0 0, L_000001fae1207e30;  1 drivers
v000001fae11fc7c0_0 .net *"_ivl_20", 6 0, L_000001fae126b5a0;  1 drivers
L_000001fae1222948 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fae11fcb80_0 .net *"_ivl_23", 1 0, L_000001fae1222948;  1 drivers
L_000001fae1222990 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fae12081f0_0 .net/2u *"_ivl_24", 63 0, L_000001fae1222990;  1 drivers
v000001fae1207930_0 .net *"_ivl_4", 63 0, L_000001fae126aba0;  1 drivers
v000001fae12079d0_0 .net *"_ivl_6", 6 0, L_000001fae126b820;  1 drivers
L_000001fae1222870 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fae1209050_0 .net *"_ivl_9", 1 0, L_000001fae1222870;  1 drivers
v000001fae1208e70_0 .net "adr_reg1", 4 0, L_000001fae126a920;  1 drivers
v000001fae1208470_0 .net "adr_reg2", 4 0, L_000001fae126bdc0;  1 drivers
v000001fae12083d0_0 .net "adr_wr_reg", 4 0, L_000001fae126b8c0;  1 drivers
v000001fae12077f0_0 .net "clk", 0 0, v000001fae1207c50_0;  alias, 1 drivers
v000001fae1207390_0 .net "reg_data1", 63 0, L_000001fae126c680;  alias, 1 drivers
v000001fae1207f70_0 .net "reg_data2", 63 0, L_000001fae126ace0;  alias, 1 drivers
v000001fae12072f0 .array "registers", 0 31, 63 0;
v000001fae12088d0_0 .net "regwrite", 0 0, v000001fae11fdd00_0;  alias, 1 drivers
v000001fae1207ed0_0 .net "rst", 0 0, v000001fae1207d90_0;  alias, 1 drivers
v000001fae1208f10_0 .net "wr_data", 63 0, v000001fae11fdee0_0;  alias, 1 drivers
L_000001fae1207e30 .cmp/ne 5, L_000001fae126a920, L_000001fae1222828;
L_000001fae126aba0 .array/port v000001fae12072f0, L_000001fae126b820;
L_000001fae126b820 .concat [ 5 2 0 0], L_000001fae126a920, L_000001fae1222870;
L_000001fae126c680 .functor MUXZ 64, L_000001fae12228b8, L_000001fae126aba0, L_000001fae1207e30, C4<>;
L_000001fae126ac40 .cmp/ne 5, L_000001fae126bdc0, L_000001fae1222900;
L_000001fae126c220 .array/port v000001fae12072f0, L_000001fae126b5a0;
L_000001fae126b5a0 .concat [ 5 2 0 0], L_000001fae126bdc0, L_000001fae1222948;
L_000001fae126ace0 .functor MUXZ 64, L_000001fae1222990, L_000001fae126c220, L_000001fae126ac40, C4<>;
S_000001fae1206fb0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 13 22, 13 22 0, S_000001fae1206e20;
 .timescale -9 -12;
v000001fae11fc720_0 .var/i "i", 31 0;
S_000001fae12061a0 .scope module, "signextend_mono" "signextend" 4 34, 14 1 0, S_000001fae11bca50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "IN";
    .port_info 1 /OUTPUT 64 "OUT";
v000001fae12086f0_0 .net "IN", 31 0, v000001fae11fc900_0;  alias, 1 drivers
v000001fae1207750_0 .var "OUT", 63 0;
E_000001fae11ab990 .event anyedge, v000001fae11fc900_0;
S_000001fae1206330 .scope autotask, "mostrar_data_mem" "mostrar_data_mem" 3 63, 3 63 0, S_000001fae11b1040;
 .timescale -9 -12;
v000001fae1207890_0 .var/i "b", 31 0;
TD_z_monocicle_tb.mostrar_data_mem ;
    %fork t_1, S_000001fae12064c0;
    %jmp t_0;
    .scope S_000001fae12064c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fae1208650_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001fae1208650_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v000001fae1207890_0;
    %pow/s;
    %addi 1, 0, 32;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001fae1208650_0;
    %addi 7, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001fae11fc180, 4;
    %load/vec4 v000001fae1208650_0;
    %addi 6, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001fae11fc180, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fae1208650_0;
    %addi 5, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001fae11fc180, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fae1208650_0;
    %addi 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001fae11fc180, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fae1208650_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001fae11fc180, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fae1208650_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001fae11fc180, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fae1208650_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001fae11fc180, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v000001fae1208650_0;
    %load/vec4a v000001fae11fc180, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fae1208650_0;
    %addi 7, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001fae11fc180, 4;
    %load/vec4 v000001fae1208650_0;
    %addi 6, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001fae11fc180, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fae1208650_0;
    %addi 5, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001fae11fc180, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fae1208650_0;
    %addi 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001fae11fc180, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fae1208650_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001fae11fc180, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fae1208650_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001fae11fc180, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fae1208650_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001fae11fc180, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v000001fae1208650_0;
    %load/vec4a v000001fae11fc180, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 65 "$display", "Data_Mem[%d]:(h)|%h|(d)|%d|", v000001fae1208650_0, S<1,vec4,u64>, S<0,vec4,u64> {2 0 0};
    %load/vec4 v000001fae1208650_0;
    %addi 8, 0, 32;
    %store/vec4 v000001fae1208650_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_000001fae1206330;
t_0 %join;
    %end;
S_000001fae12064c0 .scope autobegin, "$ivl_for_loop4" "$ivl_for_loop4" 3 64, 3 64 0, S_000001fae1206330;
 .timescale -9 -12;
v000001fae1208650_0 .var/i "a", 31 0;
S_000001fae1206650 .scope autotask, "mostrar_inst_mem" "mostrar_inst_mem" 3 50, 3 50 0, S_000001fae11b1040;
 .timescale -9 -12;
v000001fae1208970_0 .var/i "b", 31 0;
TD_z_monocicle_tb.mostrar_inst_mem ;
    %fork t_3, S_000001fae12067e0;
    %jmp t_2;
    .scope S_000001fae12067e0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fae1207b10_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001fae1207b10_0;
    %load/vec4 v000001fae1208970_0;
    %cmp/s;
    %jmp/0xz T_1.3, 5;
    %vpi_call/w 3 52 "$display", "Inst_Mem[%d]:|%b|", v000001fae1207b10_0, &A<v000001fae11fccc0, v000001fae1207b10_0 > {0 0 0};
    %load/vec4 v000001fae1207b10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fae1207b10_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_000001fae1206650;
t_2 %join;
    %end;
S_000001fae12067e0 .scope autobegin, "$ivl_for_loop2" "$ivl_for_loop2" 3 51, 3 51 0, S_000001fae1206650;
 .timescale -9 -12;
v000001fae1207b10_0 .var/i "a", 31 0;
S_000001fae1206970 .scope autotask, "mostrar_regs" "mostrar_regs" 3 56, 3 56 0, S_000001fae11b1040;
 .timescale -9 -12;
v000001fae1208a10_0 .var/i "b", 31 0;
TD_z_monocicle_tb.mostrar_regs ;
    %fork t_5, S_000001fae1206b00;
    %jmp t_4;
    .scope S_000001fae1206b00;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fae1207bb0_0, 0, 32;
T_2.4 ;
    %load/vec4 v000001fae1207bb0_0;
    %load/vec4 v000001fae1208a10_0;
    %cmp/s;
    %jmp/0xz T_2.5, 5;
    %vpi_call/w 3 58 "$display", "Reg[%d]:(h)|%h|(d)|%d|", v000001fae1207bb0_0, &A<v000001fae12072f0, v000001fae1207bb0_0 >, &A<v000001fae12072f0, v000001fae1207bb0_0 > {0 0 0};
    %load/vec4 v000001fae1207bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fae1207bb0_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %end;
    .scope S_000001fae1206970;
t_4 %join;
    %end;
S_000001fae1206b00 .scope autobegin, "$ivl_for_loop3" "$ivl_for_loop3" 3 57, 3 57 0, S_000001fae1206970;
 .timescale -9 -12;
v000001fae1207bb0_0 .var/i "a", 31 0;
    .scope S_000001fae116f710;
T_3 ;
    %wait E_000001fae11aa950;
    %load/vec4 v000001fae11a84e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v000001fae11a8080_0, 0, 64;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v000001fae11a86c0_0;
    %load/vec4 v000001fae11a8120_0;
    %and;
    %store/vec4 v000001fae11a8080_0, 0, 64;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v000001fae11a86c0_0;
    %load/vec4 v000001fae11a8120_0;
    %or;
    %store/vec4 v000001fae11a8080_0, 0, 64;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v000001fae11a86c0_0;
    %load/vec4 v000001fae11a8120_0;
    %add;
    %store/vec4 v000001fae11a8080_0, 0, 64;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v000001fae11a86c0_0;
    %load/vec4 v000001fae11a8120_0;
    %sub;
    %store/vec4 v000001fae11a8080_0, 0, 64;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %load/vec4 v000001fae11a8080_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fae11a8260_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fae11a8260_0, 0, 1;
T_3.7 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001fae1161ef0;
T_4 ;
    %wait E_000001fae11aa9d0;
    %load/vec4 v000001fae11fd120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fae11fc400_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001fae11fc400_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000001fae11fc400_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fae11fc180, 0, 4;
    %load/vec4 v000001fae11fc400_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fae11fc400_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %load/vec4 v000001fae11fd800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001fae11fd1c0_0;
    %split/vec4 8;
    %ix/getv 3, v000001fae11fca40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fae11fc180, 0, 4;
    %split/vec4 8;
    %load/vec4 v000001fae11fca40_0;
    %addi 1, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fae11fc180, 0, 4;
    %split/vec4 8;
    %load/vec4 v000001fae11fca40_0;
    %addi 2, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fae11fc180, 0, 4;
    %split/vec4 8;
    %load/vec4 v000001fae11fca40_0;
    %addi 3, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fae11fc180, 0, 4;
    %split/vec4 8;
    %load/vec4 v000001fae11fca40_0;
    %addi 4, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fae11fc180, 0, 4;
    %split/vec4 8;
    %load/vec4 v000001fae11fca40_0;
    %addi 5, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fae11fc180, 0, 4;
    %split/vec4 8;
    %load/vec4 v000001fae11fca40_0;
    %addi 6, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fae11fc180, 0, 4;
    %load/vec4 v000001fae11fca40_0;
    %addi 7, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fae11fc180, 0, 4;
T_4.4 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fae1161ef0;
T_5 ;
    %wait E_000001fae11aa4d0;
    %load/vec4 v000001fae11fca40_0;
    %addi 7, 0, 64;
    %ix/vec4 4;
    %load/vec4a v000001fae11fc180, 4;
    %load/vec4 v000001fae11fca40_0;
    %addi 6, 0, 64;
    %ix/vec4 4;
    %load/vec4a v000001fae11fc180, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fae11fca40_0;
    %addi 5, 0, 64;
    %ix/vec4 4;
    %load/vec4a v000001fae11fc180, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fae11fca40_0;
    %addi 4, 0, 64;
    %ix/vec4 4;
    %load/vec4a v000001fae11fc180, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fae11fca40_0;
    %addi 3, 0, 64;
    %ix/vec4 4;
    %load/vec4a v000001fae11fc180, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fae11fca40_0;
    %addi 2, 0, 64;
    %ix/vec4 4;
    %load/vec4a v000001fae11fc180, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fae11fca40_0;
    %addi 1, 0, 64;
    %ix/vec4 4;
    %load/vec4a v000001fae11fc180, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001fae11fca40_0;
    %load/vec4a v000001fae11fc180, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001fae11fdda0_0, 0, 64;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001fae1181730;
T_6 ;
Ewait_0 .event/or E_000001fae11ab350, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001fae11fd440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001fae11fc5e0_0;
    %store/vec4 v000001fae11fdee0_0, 0, 64;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001fae11fd3a0_0;
    %store/vec4 v000001fae11fdee0_0, 0, 64;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001fae110d860;
T_7 ;
Ewait_1 .event/or E_000001fae11ab310, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001fae11fd9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001fae11fd260_0;
    %store/vec4 v000001fae11fd300_0, 0, 64;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001fae11fde40_0;
    %store/vec4 v000001fae11fd300_0, 0, 64;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001fae1172ee0;
T_8 ;
Ewait_2 .event/or E_000001fae11ab290, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000001fae11fcae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001fae11fce00_0;
    %store/vec4 v000001fae11fc860_0, 0, 64;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001fae11fc540_0;
    %store/vec4 v000001fae11fc860_0, 0, 64;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001fae12061a0;
T_9 ;
    %wait E_000001fae11ab990;
    %load/vec4 v000001fae12086f0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v000001fae1207750_0, 0, 64;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v000001fae12086f0_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v000001fae12086f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001fae1207750_0, 0, 64;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v000001fae12086f0_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v000001fae12086f0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fae12086f0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001fae1207750_0, 0, 64;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v000001fae12086f0_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v000001fae12086f0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fae12086f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fae12086f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fae12086f0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001fae1207750_0, 0, 64;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001fae1206e20;
T_10 ;
    %wait E_000001fae11aa9d0;
    %load/vec4 v000001fae12088d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v000001fae12083d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001fae1208f10_0;
    %load/vec4 v000001fae12083d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fae12072f0, 0, 4;
T_10.0 ;
    %load/vec4 v000001fae1207ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.3, 8;
    %fork t_7, S_000001fae1206fb0;
    %jmp t_6;
    .scope S_000001fae1206fb0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fae11fc720_0, 0, 32;
T_10.5 ;
    %load/vec4 v000001fae11fc720_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.6, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v000001fae11fc720_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fae12072f0, 0, 4;
    %load/vec4 v000001fae11fc720_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fae11fc720_0, 0, 32;
    %jmp T_10.5;
T_10.6 ;
    %end;
    .scope S_000001fae1206e20;
t_6 %join;
T_10.3 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001fae115bea0;
T_11 ;
    %wait E_000001fae11aa9d0;
    %load/vec4 v000001fae11fc4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fae11fda80_0, 0, 32;
T_11.2 ;
    %load/vec4 v000001fae11fda80_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fae11fda80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fae11fccc0, 0, 4;
    %load/vec4 v000001fae11fda80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fae11fda80_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001fae115bea0;
T_12 ;
    %wait E_000001fae11abd90;
    %ix/getv 4, v000001fae11fcfe0_0;
    %load/vec4a v000001fae11fccc0, 4;
    %store/vec4 v000001fae11fc900_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001fae116f8a0;
T_13 ;
    %wait E_000001fae11aa9d0;
    %load/vec4 v000001fae11a8620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000001fae11a8300_0, 0, 64;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001fae11a89e0_0;
    %store/vec4 v000001fae11a8300_0, 0, 64;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001fae1161d60;
T_14 ;
    %wait E_000001fae11aae90;
    %load/vec4 v000001fae11fc360_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %pushi/vec4 15, 0, 5;
    %split/vec4 1;
    %store/vec4 v000001fae11fdd00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fae11fdc60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fae11fdb20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fae11fc220_0, 0, 1;
    %store/vec4 v000001fae11fd760_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001fae11fdbc0_0, 0, 4;
    %jmp T_14.5;
T_14.0 ;
    %pushi/vec4 16, 0, 5;
    %split/vec4 1;
    %store/vec4 v000001fae11fdd00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fae11fdc60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fae11fdb20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fae11fc220_0, 0, 1;
    %store/vec4 v000001fae11fd760_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001fae11fdbc0_0, 0, 4;
    %jmp T_14.5;
T_14.1 ;
    %pushi/vec4 6, 0, 5;
    %split/vec4 1;
    %store/vec4 v000001fae11fdd00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fae11fdc60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fae11fdb20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fae11fc220_0, 0, 1;
    %store/vec4 v000001fae11fd760_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001fae11fdbc0_0, 0, 4;
    %jmp T_14.5;
T_14.2 ;
    %pushi/vec4 11, 0, 5;
    %split/vec4 1;
    %store/vec4 v000001fae11fdd00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fae11fdc60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fae11fdb20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fae11fc220_0, 0, 1;
    %store/vec4 v000001fae11fd760_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001fae11fdbc0_0, 0, 4;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v000001fae11fc360_0;
    %parti/s 4, 7, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %pushi/vec4 15, 0, 5;
    %split/vec4 1;
    %store/vec4 v000001fae11fdd00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fae11fdc60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fae11fdb20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fae11fc220_0, 0, 1;
    %store/vec4 v000001fae11fd760_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001fae11fdbc0_0, 0, 4;
    %jmp T_14.11;
T_14.6 ;
    %pushi/vec4 1, 0, 5;
    %split/vec4 1;
    %store/vec4 v000001fae11fdd00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fae11fdc60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fae11fdb20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fae11fc220_0, 0, 1;
    %store/vec4 v000001fae11fd760_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001fae11fdbc0_0, 0, 4;
    %jmp T_14.11;
T_14.7 ;
    %pushi/vec4 1, 0, 5;
    %split/vec4 1;
    %store/vec4 v000001fae11fdd00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fae11fdc60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fae11fdb20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fae11fc220_0, 0, 1;
    %store/vec4 v000001fae11fd760_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001fae11fdbc0_0, 0, 4;
    %jmp T_14.11;
T_14.8 ;
    %pushi/vec4 1, 0, 5;
    %split/vec4 1;
    %store/vec4 v000001fae11fdd00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fae11fdc60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fae11fdb20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fae11fc220_0, 0, 1;
    %store/vec4 v000001fae11fd760_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001fae11fdbc0_0, 0, 4;
    %jmp T_14.11;
T_14.9 ;
    %pushi/vec4 1, 0, 5;
    %split/vec4 1;
    %store/vec4 v000001fae11fdd00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fae11fdc60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fae11fdb20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fae11fc220_0, 0, 1;
    %store/vec4 v000001fae11fd760_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fae11fdbc0_0, 0, 4;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001fae11b1040;
T_15 ;
T_15.0 ;
    %delay 1000, 0;
    %load/vec4 v000001fae1207c50_0;
    %inv;
    %store/vec4 v000001fae1207c50_0, 0, 1;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_000001fae11b1040;
T_16 ;
    %vpi_call/w 3 13 "$dumpfile", "prueba_monocicle" {0 0 0};
    %vpi_call/w 3 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fae11b1040 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fae1207c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fae1207d90_0, 0;
    %vpi_call/w 3 20 "$display", "PC:", v000001fae11a8300_0 {0 0 0};
    %alloc S_000001fae1206650;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v000001fae1208970_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_inst_mem, S_000001fae1206650;
    %join;
    %free S_000001fae1206650;
    %alloc S_000001fae1206970;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001fae1208a10_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_regs, S_000001fae1206970;
    %join;
    %free S_000001fae1206970;
    %alloc S_000001fae1206330;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001fae1207890_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_data_mem, S_000001fae1206330;
    %join;
    %free S_000001fae1206330;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fae1207d90_0, 0;
    %delay 1000, 0;
    %vpi_call/w 3 27 "$readmemh", "data_initial", v000001fae11fc180, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000100111 {0 0 0};
    %vpi_call/w 3 28 "$readmemb", "inst_initial", v000001fae11fccc0 {0 0 0};
    %vpi_call/w 3 30 "$display", "\012ACTIVACION DE RESET\012" {0 0 0};
    %vpi_call/w 3 31 "$display", "----------------" {0 0 0};
    %vpi_call/w 3 32 "$display", "PC:", v000001fae11a8300_0 {0 0 0};
    %alloc S_000001fae1206650;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v000001fae1208970_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_inst_mem, S_000001fae1206650;
    %join;
    %free S_000001fae1206650;
    %alloc S_000001fae1206970;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001fae1208a10_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_regs, S_000001fae1206970;
    %join;
    %free S_000001fae1206970;
    %alloc S_000001fae1206330;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001fae1207890_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_data_mem, S_000001fae1206330;
    %join;
    %free S_000001fae1206330;
    %vpi_call/w 3 36 "$display", "----------------" {0 0 0};
    %fork t_9, S_000001fae11bc8c0;
    %jmp t_8;
    .scope S_000001fae11bc8c0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fae11a8440_0, 0, 32;
T_16.0 ;
    %load/vec4 v000001fae11a8440_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_16.1, 5;
    %delay 2000, 0;
    %vpi_call/w 3 40 "$display", "-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-" {0 0 0};
    %vpi_call/w 3 41 "$display", "PC:", v000001fae11a8300_0 {0 0 0};
    %alloc S_000001fae1206970;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001fae1208a10_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_regs, S_000001fae1206970;
    %join;
    %free S_000001fae1206970;
    %alloc S_000001fae1206330;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001fae1207890_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_data_mem, S_000001fae1206330;
    %join;
    %free S_000001fae1206330;
    %load/vec4 v000001fae11a8440_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fae11a8440_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %end;
    .scope S_000001fae11b1040;
t_8 %join;
    %vpi_call/w 3 46 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "Z_monocicle_tb.sv";
    "./monocicle.sv";
    "./ALU.sv";
    "./PC.sv";
    "./adder.sv";
    "./control.sv";
    "./data_mem.sv";
    "./and1.sv";
    "./inst_mem.sv";
    "./mux21.sv";
    "./register.sv";
    "./signextend.sv";
