-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Rocca_S_hw_v2_hw_mixhw_Column is
port (
    ap_ready : OUT STD_LOGIC;
    column_0_read : IN STD_LOGIC_VECTOR (7 downto 0);
    column_1_read : IN STD_LOGIC_VECTOR (7 downto 0);
    column_2_read : IN STD_LOGIC_VECTOR (7 downto 0);
    column_3_read : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of Rocca_S_hw_v2_hw_mixhw_Column is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal tmp_hw_galois_multiplication_fu_44_ap_ready : STD_LOGIC;
    signal tmp_hw_galois_multiplication_fu_44_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_hw_galois_multiplication_fu_52_ap_ready : STD_LOGIC;
    signal tmp_1_hw_galois_multiplication_fu_52_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_hw_galois_multiplication_fu_60_ap_ready : STD_LOGIC;
    signal tmp_2_hw_galois_multiplication_fu_60_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_hw_galois_multiplication_fu_68_ap_ready : STD_LOGIC;
    signal tmp_3_hw_galois_multiplication_fu_68_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_hw_galois_multiplication_fu_76_ap_ready : STD_LOGIC;
    signal tmp_4_hw_galois_multiplication_fu_76_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_hw_galois_multiplication_fu_84_ap_ready : STD_LOGIC;
    signal tmp_5_hw_galois_multiplication_fu_84_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_hw_galois_multiplication_fu_92_ap_ready : STD_LOGIC;
    signal tmp_6_hw_galois_multiplication_fu_92_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_hw_galois_multiplication_fu_100_ap_ready : STD_LOGIC;
    signal tmp_7_hw_galois_multiplication_fu_100_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_hw_galois_multiplication_fu_108_ap_ready : STD_LOGIC;
    signal tmp_8_hw_galois_multiplication_fu_108_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_hw_galois_multiplication_fu_116_ap_ready : STD_LOGIC;
    signal tmp_9_hw_galois_multiplication_fu_116_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_hw_galois_multiplication_fu_124_ap_ready : STD_LOGIC;
    signal tmp_s_hw_galois_multiplication_fu_124_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_hw_galois_multiplication_fu_132_ap_ready : STD_LOGIC;
    signal tmp_10_hw_galois_multiplication_fu_132_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln146_2_fu_146_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln146_1_fu_140_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln151_2_fu_164_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln151_1_fu_158_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln156_2_fu_182_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln156_1_fu_176_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln161_2_fu_200_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln161_1_fu_194_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln146_fu_152_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln151_fu_170_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln156_fu_188_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln161_fu_206_p2 : STD_LOGIC_VECTOR (7 downto 0);

    component Rocca_S_hw_v2_hw_galois_multiplication IS
    port (
        ap_ready : OUT STD_LOGIC;
        a : IN STD_LOGIC_VECTOR (7 downto 0);
        b : IN STD_LOGIC_VECTOR (1 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    tmp_hw_galois_multiplication_fu_44 : component Rocca_S_hw_v2_hw_galois_multiplication
    port map (
        ap_ready => tmp_hw_galois_multiplication_fu_44_ap_ready,
        a => column_0_read,
        b => ap_const_lv2_2,
        ap_return => tmp_hw_galois_multiplication_fu_44_ap_return);

    tmp_1_hw_galois_multiplication_fu_52 : component Rocca_S_hw_v2_hw_galois_multiplication
    port map (
        ap_ready => tmp_1_hw_galois_multiplication_fu_52_ap_ready,
        a => column_3_read,
        b => ap_const_lv2_1,
        ap_return => tmp_1_hw_galois_multiplication_fu_52_ap_return);

    tmp_2_hw_galois_multiplication_fu_60 : component Rocca_S_hw_v2_hw_galois_multiplication
    port map (
        ap_ready => tmp_2_hw_galois_multiplication_fu_60_ap_ready,
        a => column_2_read,
        b => ap_const_lv2_1,
        ap_return => tmp_2_hw_galois_multiplication_fu_60_ap_return);

    tmp_3_hw_galois_multiplication_fu_68 : component Rocca_S_hw_v2_hw_galois_multiplication
    port map (
        ap_ready => tmp_3_hw_galois_multiplication_fu_68_ap_ready,
        a => column_1_read,
        b => ap_const_lv2_3,
        ap_return => tmp_3_hw_galois_multiplication_fu_68_ap_return);

    tmp_4_hw_galois_multiplication_fu_76 : component Rocca_S_hw_v2_hw_galois_multiplication
    port map (
        ap_ready => tmp_4_hw_galois_multiplication_fu_76_ap_ready,
        a => column_1_read,
        b => ap_const_lv2_2,
        ap_return => tmp_4_hw_galois_multiplication_fu_76_ap_return);

    tmp_5_hw_galois_multiplication_fu_84 : component Rocca_S_hw_v2_hw_galois_multiplication
    port map (
        ap_ready => tmp_5_hw_galois_multiplication_fu_84_ap_ready,
        a => column_0_read,
        b => ap_const_lv2_1,
        ap_return => tmp_5_hw_galois_multiplication_fu_84_ap_return);

    tmp_6_hw_galois_multiplication_fu_92 : component Rocca_S_hw_v2_hw_galois_multiplication
    port map (
        ap_ready => tmp_6_hw_galois_multiplication_fu_92_ap_ready,
        a => column_2_read,
        b => ap_const_lv2_3,
        ap_return => tmp_6_hw_galois_multiplication_fu_92_ap_return);

    tmp_7_hw_galois_multiplication_fu_100 : component Rocca_S_hw_v2_hw_galois_multiplication
    port map (
        ap_ready => tmp_7_hw_galois_multiplication_fu_100_ap_ready,
        a => column_2_read,
        b => ap_const_lv2_2,
        ap_return => tmp_7_hw_galois_multiplication_fu_100_ap_return);

    tmp_8_hw_galois_multiplication_fu_108 : component Rocca_S_hw_v2_hw_galois_multiplication
    port map (
        ap_ready => tmp_8_hw_galois_multiplication_fu_108_ap_ready,
        a => column_1_read,
        b => ap_const_lv2_1,
        ap_return => tmp_8_hw_galois_multiplication_fu_108_ap_return);

    tmp_9_hw_galois_multiplication_fu_116 : component Rocca_S_hw_v2_hw_galois_multiplication
    port map (
        ap_ready => tmp_9_hw_galois_multiplication_fu_116_ap_ready,
        a => column_3_read,
        b => ap_const_lv2_3,
        ap_return => tmp_9_hw_galois_multiplication_fu_116_ap_return);

    tmp_s_hw_galois_multiplication_fu_124 : component Rocca_S_hw_v2_hw_galois_multiplication
    port map (
        ap_ready => tmp_s_hw_galois_multiplication_fu_124_ap_ready,
        a => column_3_read,
        b => ap_const_lv2_2,
        ap_return => tmp_s_hw_galois_multiplication_fu_124_ap_return);

    tmp_10_hw_galois_multiplication_fu_132 : component Rocca_S_hw_v2_hw_galois_multiplication
    port map (
        ap_ready => tmp_10_hw_galois_multiplication_fu_132_ap_ready,
        a => column_0_read,
        b => ap_const_lv2_3,
        ap_return => tmp_10_hw_galois_multiplication_fu_132_ap_return);




    ap_ready <= ap_const_logic_1;
    ap_return_0 <= xor_ln146_fu_152_p2;
    ap_return_1 <= xor_ln151_fu_170_p2;
    ap_return_2 <= xor_ln156_fu_188_p2;
    ap_return_3 <= xor_ln161_fu_206_p2;
    xor_ln146_1_fu_140_p2 <= (tmp_hw_galois_multiplication_fu_44_ap_return xor tmp_1_hw_galois_multiplication_fu_52_ap_return);
    xor_ln146_2_fu_146_p2 <= (tmp_3_hw_galois_multiplication_fu_68_ap_return xor tmp_2_hw_galois_multiplication_fu_60_ap_return);
    xor_ln146_fu_152_p2 <= (xor_ln146_2_fu_146_p2 xor xor_ln146_1_fu_140_p2);
    xor_ln151_1_fu_158_p2 <= (tmp_4_hw_galois_multiplication_fu_76_ap_return xor tmp_1_hw_galois_multiplication_fu_52_ap_return);
    xor_ln151_2_fu_164_p2 <= (tmp_6_hw_galois_multiplication_fu_92_ap_return xor tmp_5_hw_galois_multiplication_fu_84_ap_return);
    xor_ln151_fu_170_p2 <= (xor_ln151_2_fu_164_p2 xor xor_ln151_1_fu_158_p2);
    xor_ln156_1_fu_176_p2 <= (tmp_7_hw_galois_multiplication_fu_100_ap_return xor tmp_5_hw_galois_multiplication_fu_84_ap_return);
    xor_ln156_2_fu_182_p2 <= (tmp_9_hw_galois_multiplication_fu_116_ap_return xor tmp_8_hw_galois_multiplication_fu_108_ap_return);
    xor_ln156_fu_188_p2 <= (xor_ln156_2_fu_182_p2 xor xor_ln156_1_fu_176_p2);
    xor_ln161_1_fu_194_p2 <= (tmp_8_hw_galois_multiplication_fu_108_ap_return xor tmp_2_hw_galois_multiplication_fu_60_ap_return);
    xor_ln161_2_fu_200_p2 <= (tmp_s_hw_galois_multiplication_fu_124_ap_return xor tmp_10_hw_galois_multiplication_fu_132_ap_return);
    xor_ln161_fu_206_p2 <= (xor_ln161_2_fu_200_p2 xor xor_ln161_1_fu_194_p2);
end behav;
