module tb_counter_system;
reg clk;
reg reset;
wire [3:0] A;
wire [3:0] B;
counter_system abc (clk,reset,A,B);
initial begin
clk = 0;
forever #0.5 clk = ~clk; 
end
initial begin
reset = 1;
#2 reset = 0;
#10000 $finish; 
end
initial begin
$monitor("Time: %0t | Counter A: %b | Counter B: %b", $time, A, B);
end
endmodule
